
GarbageIn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b150  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000489  0800b388  0800b388  0000c388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b814  0800b814  0000c814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b81c  0800b81c  0000c81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b820  0800b820  0000c820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  20000000  0800b824  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000302  200001e0  0800ba00  0000d1e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000606  200004e2  0800ba00  0000d4e2  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017a4f  00000000  00000000  0000d212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fa9  00000000  00000000  00024c61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000012d0  00000000  00000000  00027c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e86  00000000  00000000  00028ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002fb55  00000000  00000000  00029d66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000193b8  00000000  00000000  000598bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00125340  00000000  00000000  00072c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00197fb3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ffc  00000000  00000000  00197ff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  0019dff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e0 	.word	0x200001e0
 8000254:	00000000 	.word	0x00000000
 8000258:	0800b370 	.word	0x0800b370

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e4 	.word	0x200001e4
 8000274:	0800b370 	.word	0x0800b370

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b9b0 	b.w	8000f28 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	4688      	mov	r8, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	468e      	mov	lr, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14a      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d95f      	bls.n	8000cb6 <__udivmoddi4+0xd6>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	b14e      	cbz	r6, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	f1c6 0320 	rsb	r3, r6, #32
 8000c00:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c10:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c1e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x5e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x5c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 8154 	bhi.w	8000ee4 <__udivmoddi4+0x304>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	b2a2      	uxth	r2, r4
 8000c42:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c46:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d90b      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	bf2c      	ite	cs
 8000c5e:	2401      	movcs	r4, #1
 8000c60:	2400      	movcc	r4, #0
 8000c62:	4594      	cmp	ip, r2
 8000c64:	d902      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	2c00      	cmp	r4, #0
 8000c68:	f000 813f 	beq.w	8000eea <__udivmoddi4+0x30a>
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	eba2 020c 	sub.w	r2, r2, ip
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa2>
 8000c7a:	40f2      	lsrs	r2, r6
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xb6>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb0>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d14e      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000c9e:	4543      	cmp	r3, r8
 8000ca0:	f0c0 8112 	bcc.w	8000ec8 <__udivmoddi4+0x2e8>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f240 810f 	bls.w	8000ec8 <__udivmoddi4+0x2e8>
 8000caa:	4608      	mov	r0, r1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e8      	beq.n	8000c82 <__udivmoddi4+0xa2>
 8000cb0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb4:	e7e5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f000 80ac 	beq.w	8000e14 <__udivmoddi4+0x234>
 8000cbc:	fab2 f682 	clz	r6, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	f040 80bb 	bne.w	8000e3c <__udivmoddi4+0x25c>
 8000cc6:	1a8b      	subs	r3, r1, r2
 8000cc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ccc:	b2bc      	uxth	r4, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	0c02      	lsrs	r2, r0, #16
 8000cd2:	b280      	uxth	r0, r0
 8000cd4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cd8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cdc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000ce0:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d90e      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80ec 	beq.w	8000edc <__udivmoddi4+0x2fc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	fb04 f408 	mul.w	r4, r4, r8
 8000d14:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x154>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d22:	bf2c      	ite	cs
 8000d24:	2001      	movcs	r0, #1
 8000d26:	2000      	movcc	r0, #0
 8000d28:	4294      	cmp	r4, r2
 8000d2a:	d902      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 80d1 	beq.w	8000ed4 <__udivmoddi4+0x2f4>
 8000d32:	4698      	mov	r8, r3
 8000d34:	1b12      	subs	r2, r2, r4
 8000d36:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa08 f401 	lsl.w	r4, r8, r1
 8000d46:	fa00 f901 	lsl.w	r9, r0, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d52:	408a      	lsls	r2, r1
 8000d54:	431f      	orrs	r7, r3
 8000d56:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fa1f fc87 	uxth.w	ip, r7
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fbb8 fef0 	udiv	lr, r8, r0
 8000d68:	fb00 881e 	mls	r8, r0, lr, r8
 8000d6c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d70:	fb0e f80c 	mul.w	r8, lr, ip
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d90e      	bls.n	8000d96 <__udivmoddi4+0x1b6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	bf2c      	ite	cs
 8000d80:	f04f 0b01 	movcs.w	fp, #1
 8000d84:	f04f 0b00 	movcc.w	fp, #0
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	d903      	bls.n	8000d94 <__udivmoddi4+0x1b4>
 8000d8c:	f1bb 0f00 	cmp.w	fp, #0
 8000d90:	f000 80b8 	beq.w	8000f04 <__udivmoddi4+0x324>
 8000d94:	46d6      	mov	lr, sl
 8000d96:	eba4 0408 	sub.w	r4, r4, r8
 8000d9a:	fa1f f883 	uxth.w	r8, r3
 8000d9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da2:	fb00 4413 	mls	r4, r0, r3, r4
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d90e      	bls.n	8000dd0 <__udivmoddi4+0x1f0>
 8000db2:	193c      	adds	r4, r7, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0801 	movcs.w	r8, #1
 8000dbe:	f04f 0800 	movcc.w	r8, #0
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d903      	bls.n	8000dce <__udivmoddi4+0x1ee>
 8000dc6:	f1b8 0f00 	cmp.w	r8, #0
 8000dca:	f000 809f 	beq.w	8000f0c <__udivmoddi4+0x32c>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd4:	eba4 040c 	sub.w	r4, r4, ip
 8000dd8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ddc:	4564      	cmp	r4, ip
 8000dde:	4673      	mov	r3, lr
 8000de0:	46e0      	mov	r8, ip
 8000de2:	d302      	bcc.n	8000dea <__udivmoddi4+0x20a>
 8000de4:	d107      	bne.n	8000df6 <__udivmoddi4+0x216>
 8000de6:	45f1      	cmp	r9, lr
 8000de8:	d205      	bcs.n	8000df6 <__udivmoddi4+0x216>
 8000dea:	ebbe 0302 	subs.w	r3, lr, r2
 8000dee:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df2:	3801      	subs	r0, #1
 8000df4:	46e0      	mov	r8, ip
 8000df6:	b15d      	cbz	r5, 8000e10 <__udivmoddi4+0x230>
 8000df8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dfc:	eb64 0408 	sbc.w	r4, r4, r8
 8000e00:	fa04 f606 	lsl.w	r6, r4, r6
 8000e04:	fa22 f301 	lsr.w	r3, r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	431e      	orrs	r6, r3
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e736      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000e14:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e18:	0c01      	lsrs	r1, r0, #16
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	b280      	uxth	r0, r0
 8000e1e:	4696      	mov	lr, r2
 8000e20:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e24:	2620      	movs	r6, #32
 8000e26:	4690      	mov	r8, r2
 8000e28:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e32:	eba3 0308 	sub.w	r3, r3, r8
 8000e36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0xf4>
 8000e3c:	40b7      	lsls	r7, r6
 8000e3e:	f1c6 0320 	rsb	r3, r6, #32
 8000e42:	fa01 f206 	lsl.w	r2, r1, r6
 8000e46:	fa21 f803 	lsr.w	r8, r1, r3
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e52:	b2bc      	uxth	r4, r7
 8000e54:	40b0      	lsls	r0, r6
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0c02      	lsrs	r2, r0, #16
 8000e5a:	0c19      	lsrs	r1, r3, #16
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e62:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e66:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	4588      	cmp	r8, r1
 8000e70:	d951      	bls.n	8000f16 <__udivmoddi4+0x336>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f109 3cff 	add.w	ip, r9, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0a01 	movcs.w	sl, #1
 8000e7e:	f04f 0a00 	movcc.w	sl, #0
 8000e82:	4588      	cmp	r8, r1
 8000e84:	d902      	bls.n	8000e8c <__udivmoddi4+0x2ac>
 8000e86:	f1ba 0f00 	cmp.w	sl, #0
 8000e8a:	d031      	beq.n	8000ef0 <__udivmoddi4+0x310>
 8000e8c:	eba1 0108 	sub.w	r1, r1, r8
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea2:	4543      	cmp	r3, r8
 8000ea4:	d235      	bcs.n	8000f12 <__udivmoddi4+0x332>
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eac:	bf2c      	ite	cs
 8000eae:	f04f 0a01 	movcs.w	sl, #1
 8000eb2:	f04f 0a00 	movcc.w	sl, #0
 8000eb6:	4543      	cmp	r3, r8
 8000eb8:	d2bb      	bcs.n	8000e32 <__udivmoddi4+0x252>
 8000eba:	f1ba 0f00 	cmp.w	sl, #0
 8000ebe:	d1b8      	bne.n	8000e32 <__udivmoddi4+0x252>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	e7b4      	b.n	8000e32 <__udivmoddi4+0x252>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb68 0203 	sbc.w	r2, r8, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4696      	mov	lr, r2
 8000ed2:	e6eb      	b.n	8000cac <__udivmoddi4+0xcc>
 8000ed4:	443a      	add	r2, r7
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x154>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	443b      	add	r3, r7
 8000ee2:	e710      	b.n	8000d06 <__udivmoddi4+0x126>
 8000ee4:	3902      	subs	r1, #2
 8000ee6:	443b      	add	r3, r7
 8000ee8:	e6a9      	b.n	8000c3e <__udivmoddi4+0x5e>
 8000eea:	443a      	add	r2, r7
 8000eec:	3802      	subs	r0, #2
 8000eee:	e6be      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ef0:	eba7 0808 	sub.w	r8, r7, r8
 8000ef4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ef8:	4441      	add	r1, r8
 8000efa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efe:	fb09 f804 	mul.w	r8, r9, r4
 8000f02:	e7c9      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	e744      	b.n	8000d96 <__udivmoddi4+0x1b6>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	443c      	add	r4, r7
 8000f10:	e75e      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000f12:	4649      	mov	r1, r9
 8000f14:	e78d      	b.n	8000e32 <__udivmoddi4+0x252>
 8000f16:	eba1 0108 	sub.w	r1, r1, r8
 8000f1a:	46cc      	mov	ip, r9
 8000f1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f20:	fb09 f804 	mul.w	r8, r9, r4
 8000f24:	e7b8      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f26:	bf00      	nop

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f2e:	b0c7      	sub	sp, #284	@ 0x11c
 8000f30:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f32:	f001 fa61 	bl	80023f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f36:	f000 f8b3 	bl	80010a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3a:	f000 f9f1 	bl	8001320 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000f3e:	f000 f937 	bl	80011b0 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000f42:	f000 f97f 	bl	8001244 <MX_SPI1_Init>
  MX_I2C2_Init();
 8000f46:	f000 f8f5 	bl	8001134 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  IMU_INIT(&hspi1);
 8000f4a:	4851      	ldr	r0, [pc, #324]	@ (8001090 <main+0x164>)
 8000f4c:	f001 f9b6 	bl	80022bc <IMU_INIT>
  IMU_SETUP_FOR_LOGGING();
 8000f50:	f001 f9c2 	bl	80022d8 <IMU_SETUP_FOR_LOGGING>
  IMU_ENABLE_ALL();
 8000f54:	f001 f9c8 	bl	80022e8 <IMU_ENABLE_ALL>

  HAL_Delay(3000);
 8000f58:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000f5c:	f001 fb12 	bl	8002584 <HAL_Delay>

  int imuready = IMU_READY();
 8000f60:	f001 f9d0 	bl	8002304 <IMU_READY>
 8000f64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  while(imuready != 1) {
 8000f68:	e00e      	b.n	8000f88 <main+0x5c>
	  imuready = IMU_READY();
 8000f6a:	f001 f9cb 	bl	8002304 <IMU_READY>
 8000f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
	  HAL_UART_Transmit(&hlpuart1, err, 7, 1000);
 8000f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f76:	2207      	movs	r2, #7
 8000f78:	4946      	ldr	r1, [pc, #280]	@ (8001094 <main+0x168>)
 8000f7a:	4847      	ldr	r0, [pc, #284]	@ (8001098 <main+0x16c>)
 8000f7c:	f006 fe34 	bl	8007be8 <HAL_UART_Transmit>
	  HAL_Delay(5000);
 8000f80:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f84:	f001 fafe 	bl	8002584 <HAL_Delay>
  while(imuready != 1) {
 8000f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d1ec      	bne.n	8000f6a <main+0x3e>
  }

  struct Vector3 xyz_a;
  struct Vector3 xyz_v; xyz_v.x = 0; xyz_v.y = 0; xyz_v.z = 0;
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
 8000f9c:	f04f 0200 	mov.w	r2, #0
 8000fa0:	f04f 0300 	mov.w	r3, #0
 8000fa4:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	f04f 0300 	mov.w	r3, #0
 8000fb0:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
  struct Vector3 xyz_p; xyz_p.x = 0; xyz_p.y = 0; xyz_p.z = 0;
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0

  struct Vector3 rpy_v;
  struct Vector3 rpy_p; rpy_p.x = 0; rpy_p.y = 0; rpy_p.z = 0;
 8000fd8:	f04f 0200 	mov.w	r2, #0
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
 8000fe4:	f04f 0200 	mov.w	r2, #0
 8000fe8:	f04f 0300 	mov.w	r3, #0
 8000fec:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

  struct Vector3 xyz_ground; xyz_ground.x = 0; xyz_ground.y =0; xyz_ground.z = 0;
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	f04f 0300 	mov.w	r3, #0
 8001010:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8001014:	f04f 0200 	mov.w	r2, #0
 8001018:	f04f 0300 	mov.w	r3, #0
 800101c:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
//  }

  float cr, sr, cp, sp, cy, sy;
  float aX, aY, aZ;

  uint32_t last = HAL_GetTick();
 8001020:	f001 faa4 	bl	800256c <HAL_GetTick>
 8001024:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
//		  rpy_p.y = alpha * rpy_p.y + (1.0f - alpha) * accel_pitch;
//
//		  HAL_Delay(5);
//	  }
	  char msg[100];
	  xyz_a = ACCEL_READ_ACCELERATION();
 8001028:	f000 fdc8 	bl	8001bbc <ACCEL_READ_ACCELERATION>
 800102c:	eeb0 5a40 	vmov.f32	s10, s0
 8001030:	eef0 5a60 	vmov.f32	s11, s1
 8001034:	eeb0 6a41 	vmov.f32	s12, s2
 8001038:	eef0 6a61 	vmov.f32	s13, s3
 800103c:	eeb0 7a42 	vmov.f32	s14, s4
 8001040:	eef0 7a62 	vmov.f32	s15, s5
 8001044:	ed87 5b38 	vstr	d5, [r7, #224]	@ 0xe0
 8001048:	ed87 6b3a 	vstr	d6, [r7, #232]	@ 0xe8
 800104c:	ed87 7b3c 	vstr	d7, [r7, #240]	@ 0xf0
	  snprintf(msg, sizeof(msg), "%.3f,%.3f,%.3f\n\r", xyz_a.x, xyz_a.y, xyz_a.z);
 8001050:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 8001054:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001058:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800105c:	1d3e      	adds	r6, r7, #4
 800105e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001066:	e9cd 2300 	strd	r2, r3, [sp]
 800106a:	4a0c      	ldr	r2, [pc, #48]	@ (800109c <main+0x170>)
 800106c:	2164      	movs	r1, #100	@ 0x64
 800106e:	4630      	mov	r0, r6
 8001070:	f008 f900 	bl	8009274 <sniprintf>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001074:	1d3b      	adds	r3, r7, #4
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff f8fe 	bl	8000278 <strlen>
 800107c:	4603      	mov	r3, r0
 800107e:	b29a      	uxth	r2, r3
 8001080:	1d39      	adds	r1, r7, #4
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	4804      	ldr	r0, [pc, #16]	@ (8001098 <main+0x16c>)
 8001088:	f006 fdae 	bl	8007be8 <HAL_UART_Transmit>
  {
 800108c:	bf00      	nop
 800108e:	e7cb      	b.n	8001028 <main+0xfc>
 8001090:	200002e4 	.word	0x200002e4
 8001094:	20000000 	.word	0x20000000
 8001098:	20000250 	.word	0x20000250
 800109c:	0800b388 	.word	0x0800b388

080010a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b09e      	sub	sp, #120	@ 0x78
 80010a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0318 	add.w	r3, r7, #24
 80010aa:	2260      	movs	r2, #96	@ 0x60
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f008 f959 	bl	8009366 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	463b      	mov	r3, r7
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]
 80010c2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80010c4:	2000      	movs	r0, #0
 80010c6:	f001 ff13 	bl	8002ef0 <HAL_PWREx_ControlVoltageScaling>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010d0:	f000 f9a2 	bl	8001418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010d4:	2310      	movs	r3, #16
 80010d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010d8:	2301      	movs	r3, #1
 80010da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010dc:	2310      	movs	r3, #16
 80010de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80010e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	f107 0318 	add.w	r3, r7, #24
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 ff8a 	bl	8003008 <HAL_RCC_OscConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80010fa:	f000 f98d 	bl	8001418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fe:	231f      	movs	r3, #31
 8001100:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001116:	463b      	mov	r3, r7
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f002 fe50 	bl	8003dc0 <HAL_RCC_ClockConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001126:	f000 f977 	bl	8001418 <Error_Handler>
  }
}
 800112a:	bf00      	nop
 800112c:	3778      	adds	r7, #120	@ 0x78
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001138:	4b1b      	ldr	r3, [pc, #108]	@ (80011a8 <MX_I2C2_Init+0x74>)
 800113a:	4a1c      	ldr	r2, [pc, #112]	@ (80011ac <MX_I2C2_Init+0x78>)
 800113c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800113e:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001140:	f640 6214 	movw	r2, #3604	@ 0xe14
 8001144:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001146:	4b18      	ldr	r3, [pc, #96]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b16      	ldr	r3, [pc, #88]	@ (80011a8 <MX_I2C2_Init+0x74>)
 800114e:	2201      	movs	r2, #1
 8001150:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001152:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001158:	4b13      	ldr	r3, [pc, #76]	@ (80011a8 <MX_I2C2_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800115e:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116a:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <MX_I2C2_Init+0x74>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001172:	f001 fd8b 	bl	8002c8c <HAL_I2C_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800117c:	f000 f94c 	bl	8001418 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001180:	2100      	movs	r1, #0
 8001182:	4809      	ldr	r0, [pc, #36]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001184:	f001 fe1d 	bl	8002dc2 <HAL_I2CEx_ConfigAnalogFilter>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800118e:	f000 f943 	bl	8001418 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001192:	2100      	movs	r1, #0
 8001194:	4804      	ldr	r0, [pc, #16]	@ (80011a8 <MX_I2C2_Init+0x74>)
 8001196:	f001 fe5f 	bl	8002e58 <HAL_I2CEx_ConfigDigitalFilter>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80011a0:	f000 f93a 	bl	8001418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	200001fc 	.word	0x200001fc
 80011ac:	40005800 	.word	0x40005800

080011b0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011b4:	4b21      	ldr	r3, [pc, #132]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011b6:	4a22      	ldr	r2, [pc, #136]	@ (8001240 <MX_LPUART1_UART_Init+0x90>)
 80011b8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 80011ba:	4b20      	ldr	r3, [pc, #128]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011c0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011c2:	4b1e      	ldr	r3, [pc, #120]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80011c8:	4b1c      	ldr	r3, [pc, #112]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80011ce:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011d4:	4b19      	ldr	r3, [pc, #100]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011d6:	220c      	movs	r2, #12
 80011d8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011da:	4b18      	ldr	r3, [pc, #96]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e0:	4b16      	ldr	r3, [pc, #88]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011f2:	4812      	ldr	r0, [pc, #72]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 80011f4:	f006 fca8 	bl	8007b48 <HAL_UART_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80011fe:	f000 f90b 	bl	8001418 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001202:	2100      	movs	r1, #0
 8001204:	480d      	ldr	r0, [pc, #52]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 8001206:	f007 f96d 	bl	80084e4 <HAL_UARTEx_SetTxFifoThreshold>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001210:	f000 f902 	bl	8001418 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001214:	2100      	movs	r1, #0
 8001216:	4809      	ldr	r0, [pc, #36]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 8001218:	f007 f9a2 	bl	8008560 <HAL_UARTEx_SetRxFifoThreshold>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001222:	f000 f8f9 	bl	8001418 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001226:	4805      	ldr	r0, [pc, #20]	@ (800123c <MX_LPUART1_UART_Init+0x8c>)
 8001228:	f007 f923 	bl	8008472 <HAL_UARTEx_DisableFifoMode>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001232:	f000 f8f1 	bl	8001418 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000250 	.word	0x20000250
 8001240:	46002400 	.word	0x46002400

08001244 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001254:	4b30      	ldr	r3, [pc, #192]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001256:	4a31      	ldr	r2, [pc, #196]	@ (800131c <MX_SPI1_Init+0xd8>)
 8001258:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800125a:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <MX_SPI1_Init+0xd4>)
 800125c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001260:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001262:	4b2d      	ldr	r3, [pc, #180]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001268:	4b2b      	ldr	r3, [pc, #172]	@ (8001318 <MX_SPI1_Init+0xd4>)
 800126a:	2207      	movs	r2, #7
 800126c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800126e:	4b2a      	ldr	r3, [pc, #168]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001274:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800127a:	4b27      	ldr	r3, [pc, #156]	@ (8001318 <MX_SPI1_Init+0xd4>)
 800127c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001280:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001282:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001284:	2200      	movs	r2, #0
 8001286:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001288:	4b23      	ldr	r3, [pc, #140]	@ (8001318 <MX_SPI1_Init+0xd4>)
 800128a:	2200      	movs	r2, #0
 800128c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800128e:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001290:	2200      	movs	r2, #0
 8001292:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001294:	4b20      	ldr	r3, [pc, #128]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001296:	2200      	movs	r2, #0
 8001298:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 800129a:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <MX_SPI1_Init+0xd4>)
 800129c:	2207      	movs	r2, #7
 800129e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80012b4:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012da:	2200      	movs	r2, #0
 80012dc:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012de:	480e      	ldr	r0, [pc, #56]	@ (8001318 <MX_SPI1_Init+0xd4>)
 80012e0:	f005 fcfc 	bl	8006cdc <HAL_SPI_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 80012ea:	f000 f895 	bl	8001418 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80012f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80012f6:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	4805      	ldr	r0, [pc, #20]	@ (8001318 <MX_SPI1_Init+0xd4>)
 8001302:	f006 fbe0 	bl	8007ac6 <HAL_SPIEx_SetConfigAutonomousMode>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 800130c:	f000 f884 	bl	8001418 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001310:	bf00      	nop
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200002e4 	.word	0x200002e4
 800131c:	40013000 	.word	0x40013000

08001320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	4b35      	ldr	r3, [pc, #212]	@ (800140c <MX_GPIO_Init+0xec>)
 8001338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800133c:	4a33      	ldr	r2, [pc, #204]	@ (800140c <MX_GPIO_Init+0xec>)
 800133e:	f043 0304 	orr.w	r3, r3, #4
 8001342:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001346:	4b31      	ldr	r3, [pc, #196]	@ (800140c <MX_GPIO_Init+0xec>)
 8001348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001354:	4b2d      	ldr	r3, [pc, #180]	@ (800140c <MX_GPIO_Init+0xec>)
 8001356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800135a:	4a2c      	ldr	r2, [pc, #176]	@ (800140c <MX_GPIO_Init+0xec>)
 800135c:	f043 0302 	orr.w	r3, r3, #2
 8001360:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001364:	4b29      	ldr	r3, [pc, #164]	@ (800140c <MX_GPIO_Init+0xec>)
 8001366:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	4b26      	ldr	r3, [pc, #152]	@ (800140c <MX_GPIO_Init+0xec>)
 8001374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001378:	4a24      	ldr	r2, [pc, #144]	@ (800140c <MX_GPIO_Init+0xec>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001382:	4b22      	ldr	r3, [pc, #136]	@ (800140c <MX_GPIO_Init+0xec>)
 8001384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	21c0      	movs	r1, #192	@ 0xc0
 8001394:	481e      	ldr	r0, [pc, #120]	@ (8001410 <MX_GPIO_Init+0xf0>)
 8001396:	f001 fc61 	bl	8002c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	2140      	movs	r1, #64	@ 0x40
 800139e:	481d      	ldr	r0, [pc, #116]	@ (8001414 <MX_GPIO_Init+0xf4>)
 80013a0:	f001 fc5c 	bl	8002c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	2180      	movs	r1, #128	@ 0x80
 80013a8:	481a      	ldr	r0, [pc, #104]	@ (8001414 <MX_GPIO_Init+0xf4>)
 80013aa:	f001 fc57 	bl	8002c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ae:	23c0      	movs	r3, #192	@ 0xc0
 80013b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4619      	mov	r1, r3
 80013c4:	4812      	ldr	r0, [pc, #72]	@ (8001410 <MX_GPIO_Init+0xf0>)
 80013c6:	f001 fa69 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013ca:	2340      	movs	r3, #64	@ 0x40
 80013cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	480c      	ldr	r0, [pc, #48]	@ (8001414 <MX_GPIO_Init+0xf4>)
 80013e2:	f001 fa5b 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013e6:	2380      	movs	r3, #128	@ 0x80
 80013e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ee:	2301      	movs	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_GPIO_Init+0xf4>)
 80013fe:	f001 fa4d 	bl	800289c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001402:	bf00      	nop
 8001404:	3720      	adds	r7, #32
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	46020c00 	.word	0x46020c00
 8001410:	42020800 	.word	0x42020800
 8001414:	42020400 	.word	0x42020400

08001418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800141c:	b672      	cpsid	i
}
 800141e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <Error_Handler+0x8>

08001424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800142a:	4b0a      	ldr	r3, [pc, #40]	@ (8001454 <HAL_MspInit+0x30>)
 800142c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001430:	4a08      	ldr	r2, [pc, #32]	@ (8001454 <HAL_MspInit+0x30>)
 8001432:	f043 0304 	orr.w	r3, r3, #4
 8001436:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800143a:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <HAL_MspInit+0x30>)
 800143c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	46020c00 	.word	0x46020c00

08001458 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b0ba      	sub	sp, #232	@ 0xe8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	22c0      	movs	r2, #192	@ 0xc0
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f007 ff74 	bl	8009366 <memset>
  if(hi2c->Instance==I2C2)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a26      	ldr	r2, [pc, #152]	@ (800151c <HAL_I2C_MspInit+0xc4>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d145      	bne.n	8001514 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001488:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001494:	2300      	movs	r3, #0
 8001496:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	4618      	mov	r0, r3
 800149e:	f003 f85f 	bl	8004560 <HAL_RCCEx_PeriphCLKConfig>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80014a8:	f7ff ffb6 	bl	8001418 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 80014ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 80014b4:	f043 0302 	orr.w	r3, r3, #2
 80014b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014bc:	4b18      	ldr	r3, [pc, #96]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 80014be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80014ca:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80014ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d2:	2312      	movs	r3, #18
 80014d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2300      	movs	r3, #0
 80014e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014e4:	2304      	movs	r3, #4
 80014e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014ee:	4619      	mov	r1, r3
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <HAL_I2C_MspInit+0xcc>)
 80014f2:	f001 f9d3 	bl	800289c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 80014f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014fc:	4a08      	ldr	r2, [pc, #32]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 80014fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001502:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_I2C_MspInit+0xc8>)
 8001508:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800150c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001514:	bf00      	nop
 8001516:	37e8      	adds	r7, #232	@ 0xe8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40005800 	.word	0x40005800
 8001520:	46020c00 	.word	0x46020c00
 8001524:	42020400 	.word	0x42020400

08001528 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b0ba      	sub	sp, #232	@ 0xe8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	22c0      	movs	r2, #192	@ 0xc0
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f007 ff0c 	bl	8009366 <memset>
  if(huart->Instance==LPUART1)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a26      	ldr	r2, [pc, #152]	@ (80015ec <HAL_UART_MspInit+0xc4>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d144      	bne.n	80015e2 <HAL_UART_MspInit+0xba>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001558:	f04f 0220 	mov.w	r2, #32
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8001564:	2300      	movs	r3, #0
 8001566:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	4618      	mov	r0, r3
 800156e:	f002 fff7 	bl	8004560 <HAL_RCCEx_PeriphCLKConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001578:	f7ff ff4e 	bl	8001418 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800157c:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 800157e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001582:	4a1b      	ldr	r2, [pc, #108]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 8001584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001588:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800158c:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 800158e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 800159c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015a0:	4a13      	ldr	r2, [pc, #76]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 80015a2:	f043 0304 	orr.w	r3, r3, #4
 80015a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015aa:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <HAL_UART_MspInit+0xc8>)
 80015ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015b8:	2303      	movs	r3, #3
 80015ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ca:	2300      	movs	r3, #0
 80015cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80015d0:	2308      	movs	r3, #8
 80015d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <HAL_UART_MspInit+0xcc>)
 80015de:	f001 f95d 	bl	800289c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80015e2:	bf00      	nop
 80015e4:	37e8      	adds	r7, #232	@ 0xe8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	46002400 	.word	0x46002400
 80015f0:	46020c00 	.word	0x46020c00
 80015f4:	42020800 	.word	0x42020800

080015f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b0ba      	sub	sp, #232	@ 0xe8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	22c0      	movs	r2, #192	@ 0xc0
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f007 fea4 	bl	8009366 <memset>
  if(hspi->Instance==SPI1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a27      	ldr	r2, [pc, #156]	@ (80016c0 <HAL_SPI_MspInit+0xc8>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d146      	bne.n	80016b6 <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001628:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8001634:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001638:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	4618      	mov	r0, r3
 8001642:	f002 ff8d 	bl	8004560 <HAL_RCCEx_PeriphCLKConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 800164c:	f7ff fee4 	bl	8001418 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001650:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001652:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001656:	4a1b      	ldr	r2, [pc, #108]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001658:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800165c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001662:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001666:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166e:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001670:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001674:	4a13      	ldr	r2, [pc, #76]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001676:	f043 0302 	orr.w	r3, r3, #2
 800167a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_SPI_MspInit+0xcc>)
 8001680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800168c:	2338      	movs	r3, #56	@ 0x38
 800168e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001692:	2302      	movs	r3, #2
 8001694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016a4:	2305      	movs	r3, #5
 80016a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016ae:	4619      	mov	r1, r3
 80016b0:	4805      	ldr	r0, [pc, #20]	@ (80016c8 <HAL_SPI_MspInit+0xd0>)
 80016b2:	f001 f8f3 	bl	800289c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80016b6:	bf00      	nop
 80016b8:	37e8      	adds	r7, #232	@ 0xe8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40013000 	.word	0x40013000
 80016c4:	46020c00 	.word	0x46020c00
 80016c8:	42020400 	.word	0x42020400

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <NMI_Handler+0x4>

080016d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <MemManage_Handler+0x4>

080016e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001722:	f000 ff0f 	bl	8002544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}

0800172a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0
  return 1;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_kill>:

int _kill(int pid, int sig)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001744:	f007 fe72 	bl	800942c <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	2216      	movs	r2, #22
 800174c:	601a      	str	r2, [r3, #0]
  return -1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_exit>:

void _exit (int status)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001762:	f04f 31ff 	mov.w	r1, #4294967295
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ffe7 	bl	800173a <_kill>
  while (1) {}    /* Make sure we hang here */
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <_exit+0x12>

08001770 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e00a      	b.n	8001798 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001782:	f3af 8000 	nop.w
 8001786:	4601      	mov	r1, r0
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	60ba      	str	r2, [r7, #8]
 800178e:	b2ca      	uxtb	r2, r1
 8001790:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	429a      	cmp	r2, r3
 800179e:	dbf0      	blt.n	8001782 <_read+0x12>
  }

  return len;
 80017a0:	687b      	ldr	r3, [r7, #4]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	e009      	b.n	80017d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf1      	blt.n	80017bc <_write+0x12>
  }
  return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_close>:

int _close(int file)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800180a:	605a      	str	r2, [r3, #4]
  return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_isatty>:

int _isatty(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001854:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <_sbrk+0x5c>)
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <_sbrk+0x60>)
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <_sbrk+0x64>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <_sbrk+0x68>)
 800186c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d207      	bcs.n	800188c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800187c:	f007 fdd6 	bl	800942c <__errno>
 8001880:	4603      	mov	r3, r0
 8001882:	220c      	movs	r2, #12
 8001884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e009      	b.n	80018a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001892:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <_sbrk+0x64>)
 800189c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20040000 	.word	0x20040000
 80018ac:	00000400 	.word	0x00000400
 80018b0:	20000374 	.word	0x20000374
 80018b4:	200004e8 	.word	0x200004e8

080018b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018bc:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <SystemInit+0x68>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c2:	4a17      	ldr	r2, [pc, #92]	@ (8001920 <SystemInit+0x68>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80018cc:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <SystemInit+0x6c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80018d2:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <SystemInit+0x6c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80018d8:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <SystemInit+0x6c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80018de:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <SystemInit+0x6c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80018e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <SystemInit+0x6c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001924 <SystemInit+0x6c>)
 80018ea:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80018ee:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80018f2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <SystemInit+0x6c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80018fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <SystemInit+0x6c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <SystemInit+0x6c>)
 8001900:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001904:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <SystemInit+0x6c>)
 8001908:	2200      	movs	r2, #0
 800190a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <SystemInit+0x68>)
 800190e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001912:	609a      	str	r2, [r3, #8]
  #endif
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00
 8001924:	46020c00 	.word	0x46020c00

08001928 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001928:	480d      	ldr	r0, [pc, #52]	@ (8001960 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800192a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800192c:	f7ff ffc4 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001930:	480c      	ldr	r0, [pc, #48]	@ (8001964 <LoopForever+0x6>)
  ldr r1, =_edata
 8001932:	490d      	ldr	r1, [pc, #52]	@ (8001968 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001934:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <LoopForever+0xe>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001948:	4c0a      	ldr	r4, [pc, #40]	@ (8001974 <LoopForever+0x16>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001956:	f007 fd6f 	bl	8009438 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800195a:	f7ff fae7 	bl	8000f2c <main>

0800195e <LoopForever>:

LoopForever:
    b LoopForever
 800195e:	e7fe      	b.n	800195e <LoopForever>
  ldr   r0, =_estack
 8001960:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001964:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001968:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800196c:	0800b824 	.word	0x0800b824
  ldr r2, =_sbss
 8001970:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001974:	200004e2 	.word	0x200004e2

08001978 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001978:	e7fe      	b.n	8001978 <ADC1_IRQHandler>
	...

0800197c <ACCEL_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void ACCEL_INIT(SPI_HandleTypeDef* spiHandler){
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    unselect();
 8001984:	f000 f9f2 	bl	8001d6c <unselect>
    a_hspi = spiHandler;
 8001988:	4a05      	ldr	r2, [pc, #20]	@ (80019a0 <ACCEL_INIT+0x24>)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6013      	str	r3, [r2, #0]
    ACCEL_READ_ID(); // Dummy read to make sure everything else works
 800198e:	f000 f901 	bl	8001b94 <ACCEL_READ_ID>
    ACCEL_RELOAD_SETTINGS();
 8001992:	f000 f8d5 	bl	8001b40 <ACCEL_RELOAD_SETTINGS>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000378 	.word	0x20000378

080019a4 <ACCEL_GOOD_SETTINGS>:

void ACCEL_GOOD_SETTINGS(){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    ACCEL_SET_RANGE(ACCEL_RANGE_3G);
 80019a8:	2000      	movs	r0, #0
 80019aa:	f000 f96f 	bl	8001c8c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_400);
 80019ae:	210a      	movs	r1, #10
 80019b0:	200a      	movs	r0, #10
 80019b2:	f000 f943 	bl	8001c3c <ACCEL_SET_CONFIG>
    ACCEL_WRITE_FIFO_DOWNSAMP(ACCEL_FIFO_DOWNSAMP_NONE);
 80019b6:	2080      	movs	r0, #128	@ 0x80
 80019b8:	f000 f9ba 	bl	8001d30 <ACCEL_WRITE_FIFO_DOWNSAMP>
    ACCEL_WRITE_FIFO_MODE(ACCEL_FIFO_MODE_STREAM);
 80019bc:	2002      	movs	r0, #2
 80019be:	f000 f9a5 	bl	8001d0c <ACCEL_WRITE_FIFO_MODE>
    ACCEL_WRITE_FIFO_ENABLED(ACCEL_FIFO_ENABLED);
 80019c2:	2050      	movs	r0, #80	@ 0x50
 80019c4:	f000 f990 	bl	8001ce8 <ACCEL_WRITE_FIFO_ENABLED>
}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	0000      	movs	r0, r0
	...

080019d0 <ACCEL_SELF_TEST>:

uint8_t ACCEL_SELF_TEST(){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b094      	sub	sp, #80	@ 0x50
 80019d4:	af00      	add	r7, sp, #0
    Vector3 positive;
    Vector3 negative;
    Vector3 difference;
    uint8_t isGood = 1;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // Setup
    ACCEL_SET_RANGE(ACCEL_RANGE_24G);
 80019dc:	2003      	movs	r0, #3
 80019de:	f000 f955 	bl	8001c8c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_1600);
 80019e2:	210c      	movs	r1, #12
 80019e4:	200a      	movs	r0, #10
 80019e6:	f000 f929 	bl	8001c3c <ACCEL_SET_CONFIG>
    // ACCEL_RELOAD_SETTINGS();
    // positive = ACCEL_READ_ACCELERATION();
    HAL_Delay(5);
 80019ea:	2005      	movs	r0, #5
 80019ec:	f000 fdca 	bl	8002584 <HAL_Delay>
    // Positive
    select();
 80019f0:	f000 f9b0 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x0D);
 80019f4:	210d      	movs	r1, #13
 80019f6:	206d      	movs	r0, #109	@ 0x6d
 80019f8:	f000 fa08 	bl	8001e0c <writeAddr>
    unselect();
 80019fc:	f000 f9b6 	bl	8001d6c <unselect>
    HAL_Delay(55);
 8001a00:	2037      	movs	r0, #55	@ 0x37
 8001a02:	f000 fdbf 	bl	8002584 <HAL_Delay>
    positive = ACCEL_READ_ACCELERATION();
 8001a06:	f000 f8d9 	bl	8001bbc <ACCEL_READ_ACCELERATION>
 8001a0a:	eeb0 5a40 	vmov.f32	s10, s0
 8001a0e:	eef0 5a60 	vmov.f32	s11, s1
 8001a12:	eeb0 6a41 	vmov.f32	s12, s2
 8001a16:	eef0 6a61 	vmov.f32	s13, s3
 8001a1a:	eeb0 7a42 	vmov.f32	s14, s4
 8001a1e:	eef0 7a62 	vmov.f32	s15, s5
 8001a22:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 8001a26:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 8001a2a:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
    // Negative
    select();
 8001a2e:	f000 f991 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x09);
 8001a32:	2109      	movs	r1, #9
 8001a34:	206d      	movs	r0, #109	@ 0x6d
 8001a36:	f000 f9e9 	bl	8001e0c <writeAddr>
    unselect();
 8001a3a:	f000 f997 	bl	8001d6c <unselect>
    HAL_Delay(55);
 8001a3e:	2037      	movs	r0, #55	@ 0x37
 8001a40:	f000 fda0 	bl	8002584 <HAL_Delay>
    negative = ACCEL_READ_ACCELERATION();
 8001a44:	f000 f8ba 	bl	8001bbc <ACCEL_READ_ACCELERATION>
 8001a48:	eeb0 5a40 	vmov.f32	s10, s0
 8001a4c:	eef0 5a60 	vmov.f32	s11, s1
 8001a50:	eeb0 6a41 	vmov.f32	s12, s2
 8001a54:	eef0 6a61 	vmov.f32	s13, s3
 8001a58:	eeb0 7a42 	vmov.f32	s14, s4
 8001a5c:	eef0 7a62 	vmov.f32	s15, s5
 8001a60:	ed87 5b06 	vstr	d5, [r7, #24]
 8001a64:	ed87 6b08 	vstr	d6, [r7, #32]
 8001a68:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    // Reset
    select();
 8001a6c:	f000 f972 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x00);
 8001a70:	2100      	movs	r1, #0
 8001a72:	206d      	movs	r0, #109	@ 0x6d
 8001a74:	f000 f9ca 	bl	8001e0c <writeAddr>
    unselect();
 8001a78:	f000 f978 	bl	8001d6c <unselect>
    HAL_Delay(55);
 8001a7c:	2037      	movs	r0, #55	@ 0x37
 8001a7e:	f000 fd81 	bl	8002584 <HAL_Delay>
    // Calculate results
    difference = vSub(positive, negative);
 8001a82:	ed97 3b06 	vldr	d3, [r7, #24]
 8001a86:	ed97 4b08 	vldr	d4, [r7, #32]
 8001a8a:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 8001a8e:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8001a92:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8001a96:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001a9a:	eeb0 0a42 	vmov.f32	s0, s4
 8001a9e:	eef0 0a62 	vmov.f32	s1, s5
 8001aa2:	eeb0 1a46 	vmov.f32	s2, s12
 8001aa6:	eef0 1a66 	vmov.f32	s3, s13
 8001aaa:	eeb0 2a47 	vmov.f32	s4, s14
 8001aae:	eef0 2a67 	vmov.f32	s5, s15
 8001ab2:	f000 fc46 	bl	8002342 <vSub>
 8001ab6:	eeb0 5a40 	vmov.f32	s10, s0
 8001aba:	eef0 5a60 	vmov.f32	s11, s1
 8001abe:	eeb0 6a41 	vmov.f32	s12, s2
 8001ac2:	eef0 6a61 	vmov.f32	s13, s3
 8001ac6:	eeb0 7a42 	vmov.f32	s14, s4
 8001aca:	eef0 7a62 	vmov.f32	s15, s5
 8001ace:	ed87 5b00 	vstr	d5, [r7]
 8001ad2:	ed87 6b02 	vstr	d6, [r7, #8]
 8001ad6:	ed87 7b04 	vstr	d7, [r7, #16]
    isGood = (difference.x >= GRAV) &&
 8001ada:	e9d7 0100 	ldrd	r0, r1, [r7]
                (difference.y >= GRAV) &&
 8001ade:	a314      	add	r3, pc, #80	@ (adr r3, 8001b30 <ACCEL_SELF_TEST+0x160>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7ff f812 	bl	8000b0c <__aeabi_dcmpge>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d015      	beq.n	8001b1a <ACCEL_SELF_TEST+0x14a>
 8001aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    isGood = (difference.x >= GRAV) &&
 8001af2:	a30f      	add	r3, pc, #60	@ (adr r3, 8001b30 <ACCEL_SELF_TEST+0x160>)
 8001af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af8:	f7ff f808 	bl	8000b0c <__aeabi_dcmpge>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d00b      	beq.n	8001b1a <ACCEL_SELF_TEST+0x14a>
                (difference.z >= GRAV/2);
 8001b02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
                (difference.y >= GRAV) &&
 8001b06:	a30c      	add	r3, pc, #48	@ (adr r3, 8001b38 <ACCEL_SELF_TEST+0x168>)
 8001b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0c:	f7fe fffe 	bl	8000b0c <__aeabi_dcmpge>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <ACCEL_SELF_TEST+0x14a>
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <ACCEL_SELF_TEST+0x14c>
 8001b1a:	2300      	movs	r3, #0
    isGood = (difference.x >= GRAV) &&
 8001b1c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    return isGood;
 8001b20:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3750      	adds	r7, #80	@ 0x50
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	3a92a305 	.word	0x3a92a305
 8001b34:	40239d01 	.word	0x40239d01
 8001b38:	3a92a305 	.word	0x3a92a305
 8001b3c:	40139d01 	.word	0x40139d01

08001b40 <ACCEL_RELOAD_SETTINGS>:

void ACCEL_RELOAD_SETTINGS(){
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
    uint8_t rawData[2];
    select();
 8001b46:	f000 f905 	bl	8001d54 <select>
    readAddr(ADDR_ACC_CONF, rawData, 2);
 8001b4a:	1d3b      	adds	r3, r7, #4
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	2040      	movs	r0, #64	@ 0x40
 8001b52:	f000 f917 	bl	8001d84 <readAddr>
    unselect();
 8001b56:	f000 f909 	bl	8001d6c <unselect>

    a_bwp = rawData[0] >> 4; // First 4
 8001b5a:	793b      	ldrb	r3, [r7, #4]
 8001b5c:	091b      	lsrs	r3, r3, #4
 8001b5e:	b2da      	uxtb	r2, r3
 8001b60:	4b0a      	ldr	r3, [pc, #40]	@ (8001b8c <ACCEL_RELOAD_SETTINGS+0x4c>)
 8001b62:	701a      	strb	r2, [r3, #0]
    a_odr = rawData[0] & 0b00001111; // Last 4
 8001b64:	793b      	ldrb	r3, [r7, #4]
 8001b66:	f003 030f 	and.w	r3, r3, #15
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b08      	ldr	r3, [pc, #32]	@ (8001b90 <ACCEL_RELOAD_SETTINGS+0x50>)
 8001b6e:	701a      	strb	r2, [r3, #0]

    rawData[1] = rawData[1] & 0b00000011; // Last 2
 8001b70:	797b      	ldrb	r3, [r7, #5]
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	717b      	strb	r3, [r7, #5]

    setRangeMem(rawData[1]);
 8001b7a:	797b      	ldrb	r3, [r7, #5]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 fa2b 	bl	8001fd8 <setRangeMem>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000388 	.word	0x20000388
 8001b90:	20000389 	.word	0x20000389

08001b94 <ACCEL_READ_ID>:

uint8_t ACCEL_READ_ID(){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	71fb      	strb	r3, [r7, #7]
    select();
 8001b9e:	f000 f8d9 	bl	8001d54 <select>

    readAddr(ADDR_CHIP_ID, &id, 1);
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f000 f8eb 	bl	8001d84 <readAddr>

    unselect();
 8001bae:	f000 f8dd 	bl	8001d6c <unselect>
    return id;
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <ACCEL_READ_ACCELERATION>:

Vector3 ACCEL_READ_ACCELERATION(){
 8001bbc:	b5b0      	push	{r4, r5, r7, lr}
 8001bbe:	b08e      	sub	sp, #56	@ 0x38
 8001bc0:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 8001bc2:	f000 f8c7 	bl	8001d54 <select>
    readAddr(ADDR_ACC_X_LSB, rawVals, 6);
 8001bc6:	f107 0318 	add.w	r3, r7, #24
 8001bca:	2206      	movs	r2, #6
 8001bcc:	4619      	mov	r1, r3
 8001bce:	2012      	movs	r0, #18
 8001bd0:	f000 f8d8 	bl	8001d84 <readAddr>
    unselect();
 8001bd4:	f000 f8ca 	bl	8001d6c <unselect>

    return parseRawUInts(rawVals);
 8001bd8:	f107 0318 	add.w	r3, r7, #24
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 f92f 	bl	8001e40 <parseRawUInts>
 8001be2:	eeb0 5a40 	vmov.f32	s10, s0
 8001be6:	eef0 5a60 	vmov.f32	s11, s1
 8001bea:	eeb0 6a41 	vmov.f32	s12, s2
 8001bee:	eef0 6a61 	vmov.f32	s13, s3
 8001bf2:	eeb0 7a42 	vmov.f32	s14, s4
 8001bf6:	eef0 7a62 	vmov.f32	s15, s5
 8001bfa:	ed87 5b08 	vstr	d5, [r7, #32]
 8001bfe:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 8001c02:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 8001c06:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c0e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c12:	ec45 4b15 	vmov	d5, r4, r5
 8001c16:	ec41 0b16 	vmov	d6, r0, r1
 8001c1a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c1e:	eeb0 0a45 	vmov.f32	s0, s10
 8001c22:	eef0 0a65 	vmov.f32	s1, s11
 8001c26:	eeb0 1a46 	vmov.f32	s2, s12
 8001c2a:	eef0 1a66 	vmov.f32	s3, s13
 8001c2e:	eeb0 2a47 	vmov.f32	s4, s14
 8001c32:	eef0 2a67 	vmov.f32	s5, s15
 8001c36:	3738      	adds	r7, #56	@ 0x38
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bdb0      	pop	{r4, r5, r7, pc}

08001c3c <ACCEL_SET_CONFIG>:
    
    return enabled;
}

// Write functions
void ACCEL_SET_CONFIG(uint8_t oversamplingRate, uint8_t outputDataRate){
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	460a      	mov	r2, r1
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	71bb      	strb	r3, [r7, #6]
    uint8_t message = (oversamplingRate << 4) | outputDataRate;
 8001c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c50:	011b      	lsls	r3, r3, #4
 8001c52:	b25a      	sxtb	r2, r3
 8001c54:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	73fb      	strb	r3, [r7, #15]
    select();
 8001c5e:	f000 f879 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_CONF, message);
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	4619      	mov	r1, r3
 8001c66:	2040      	movs	r0, #64	@ 0x40
 8001c68:	f000 f8d0 	bl	8001e0c <writeAddr>
    unselect();
 8001c6c:	f000 f87e 	bl	8001d6c <unselect>
    a_bwp = oversamplingRate;
 8001c70:	4a04      	ldr	r2, [pc, #16]	@ (8001c84 <ACCEL_SET_CONFIG+0x48>)
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	7013      	strb	r3, [r2, #0]
    a_odr = outputDataRate;
 8001c76:	4a04      	ldr	r2, [pc, #16]	@ (8001c88 <ACCEL_SET_CONFIG+0x4c>)
 8001c78:	79bb      	ldrb	r3, [r7, #6]
 8001c7a:	7013      	strb	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000388 	.word	0x20000388
 8001c88:	20000389 	.word	0x20000389

08001c8c <ACCEL_SET_RANGE>:
void ACCEL_SET_RANGE(uint8_t range){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
    select();
 8001c96:	f000 f85d 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_RANGE, range);
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	2041      	movs	r0, #65	@ 0x41
 8001ca0:	f000 f8b4 	bl	8001e0c <writeAddr>
    unselect();
 8001ca4:	f000 f862 	bl	8001d6c <unselect>
    setRangeMem(range);
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f000 f994 	bl	8001fd8 <setRangeMem>
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <ACCEL_WRITE_PWR_ACTIVATE>:

void ACCEL_WRITE_PWR_ACTIVATE(){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
    select();
 8001cbc:	f000 f84a 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_ACTIVE);
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	207c      	movs	r0, #124	@ 0x7c
 8001cc4:	f000 f8a2 	bl	8001e0c <writeAddr>
    unselect();
 8001cc8:	f000 f850 	bl	8001d6c <unselect>
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <ACCEL_WRITE_ACCEL_ENABLE>:
void ACCEL_WRITE_PWR_SUSPEND(){
    select();
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_SUSPEND);
    unselect();
}
void ACCEL_WRITE_ACCEL_ENABLE(){
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
    select();
 8001cd4:	f000 f83e 	bl	8001d54 <select>
    writeAddr(ADDR_ACC_PWR_CTRL, ACCEL_ACCEL_ENABLED);
 8001cd8:	2104      	movs	r1, #4
 8001cda:	207d      	movs	r0, #125	@ 0x7d
 8001cdc:	f000 f896 	bl	8001e0c <writeAddr>
    unselect();
 8001ce0:	f000 f844 	bl	8001d6c <unselect>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <ACCEL_WRITE_FIFO_ENABLED>:
    out.array = realloc(out.array, out.len * sizeof(Vector3)); // Scale down to only nescessary memory
    return out;
}


void ACCEL_WRITE_FIFO_ENABLED(uint8_t enabled){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
    select();
 8001cf2:	f000 f82f 	bl	8001d54 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, enabled);
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	2049      	movs	r0, #73	@ 0x49
 8001cfc:	f000 f886 	bl	8001e0c <writeAddr>
    unselect();
 8001d00:	f000 f834 	bl	8001d6c <unselect>
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <ACCEL_WRITE_FIFO_MODE>:

void ACCEL_WRITE_FIFO_MODE(uint8_t modeFIFO){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
    select();
 8001d16:	f000 f81d 	bl	8001d54 <select>
    writeAddr(ADDR_FIFO_CONFIG_0, modeFIFO);
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	2048      	movs	r0, #72	@ 0x48
 8001d20:	f000 f874 	bl	8001e0c <writeAddr>
    unselect();
 8001d24:	f000 f822 	bl	8001d6c <unselect>
}
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <ACCEL_WRITE_FIFO_DOWNSAMP>:

void ACCEL_WRITE_FIFO_DOWNSAMP(uint8_t downsampFIFO){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
    select();
 8001d3a:	f000 f80b 	bl	8001d54 <select>
    writeAddr(ADDR_FIFO_DOWNS, downsampFIFO);
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	4619      	mov	r1, r3
 8001d42:	2045      	movs	r0, #69	@ 0x45
 8001d44:	f000 f862 	bl	8001e0c <writeAddr>
    unselect();
 8001d48:	f000 f810 	bl	8001d6c <unselect>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <select>:

// Infrastructure backend
static void select(){
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2140      	movs	r1, #64	@ 0x40
 8001d5c:	4802      	ldr	r0, [pc, #8]	@ (8001d68 <select+0x14>)
 8001d5e:	f000 ff7d 	bl	8002c5c <HAL_GPIO_WritePin>
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	42020400 	.word	0x42020400

08001d6c <unselect>:

static void unselect(){
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8001d70:	2201      	movs	r2, #1
 8001d72:	2140      	movs	r1, #64	@ 0x40
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <unselect+0x14>)
 8001d76:	f000 ff71 	bl	8002c5c <HAL_GPIO_WritePin>
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	42020400 	.word	0x42020400

08001d84 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08a      	sub	sp, #40	@ 0x28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	73fb      	strb	r3, [r7, #15]
    addr = READ | addr;
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	73fb      	strb	r3, [r7, #15]
    // uint8_t tempBuff[outBytes + 1]; // need to read dummy byte
    
    int status = HAL_SPI_Transmit(a_hspi, &addr, 1, 100);
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <readAddr+0x84>)
 8001d9e:	6818      	ldr	r0, [r3, #0]
 8001da0:	f107 010f 	add.w	r1, r7, #15
 8001da4:	2364      	movs	r3, #100	@ 0x64
 8001da6:	2201      	movs	r2, #1
 8001da8:	f005 f8ae 	bl	8006f08 <HAL_SPI_Transmit>
 8001dac:	4603      	mov	r3, r0
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
    status = HAL_SPI_Receive(a_hspi, outBuff, 1, 100); // read dummy
 8001db0:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <readAddr+0x84>)
 8001db2:	6818      	ldr	r0, [r3, #0]
 8001db4:	2364      	movs	r3, #100	@ 0x64
 8001db6:	2201      	movs	r2, #1
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	f005 fab9 	bl	8007330 <HAL_SPI_Receive>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    status = HAL_SPI_Receive(a_hspi, outBuff, outBytes, 100);
 8001dc2:	4b11      	ldr	r3, [pc, #68]	@ (8001e08 <readAddr+0x84>)
 8001dc4:	6818      	ldr	r0, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	2364      	movs	r3, #100	@ 0x64
 8001dcc:	68b9      	ldr	r1, [r7, #8]
 8001dce:	f005 faaf 	bl	8007330 <HAL_SPI_Receive>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    int b1 = outBuff[1];
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	623b      	str	r3, [r7, #32]
    int b2 = outBuff[2];
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	3302      	adds	r3, #2
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	61fb      	str	r3, [r7, #28]
    int b3 = outBuff[3];
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	3303      	adds	r3, #3
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	61bb      	str	r3, [r7, #24]
    int b4 = outBuff[4];
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	3304      	adds	r3, #4
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	617b      	str	r3, [r7, #20]
    int b5 = outBuff[5];
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3305      	adds	r3, #5
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	613b      	str	r3, [r7, #16]
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	@ 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000378 	.word	0x20000378

08001e0c <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	460a      	mov	r2, r1
 8001e16:	71fb      	strb	r3, [r7, #7]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	733b      	strb	r3, [r7, #12]
 8001e20:	79bb      	ldrb	r3, [r7, #6]
 8001e22:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(a_hspi, message, 2, 100);
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <writeAddr+0x30>)
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	f107 010c 	add.w	r1, r7, #12
 8001e2c:	2364      	movs	r3, #100	@ 0x64
 8001e2e:	2202      	movs	r2, #2
 8001e30:	f005 f86a 	bl	8006f08 <HAL_SPI_Transmit>
}
 8001e34:	bf00      	nop
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000378 	.word	0x20000378

08001e40 <parseRawUInts>:

static Vector3 parseRawUInts(uint8_t* rawVals){
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	b098      	sub	sp, #96	@ 0x60
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	61f8      	str	r0, [r7, #28]
    int32_t x, y, z;
    Vector3 out;
    // Int casts nescessary for two's complement
    x = ((int16_t)(rawVals[1]*256 + rawVals[0])) * (2 << a_maxRangeBits);
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	69fa      	ldr	r2, [r7, #28]
 8001e54:	7812      	ldrb	r2, [r2, #0]
 8001e56:	4413      	add	r3, r2
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	b21b      	sxth	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001fc8 <parseRawUInts+0x188>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	4619      	mov	r1, r3
 8001e64:	2302      	movs	r3, #2
 8001e66:	408b      	lsls	r3, r1
 8001e68:	fb02 f303 	mul.w	r3, r2, r3
 8001e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    y = ((int16_t)(rawVals[3]*256 + rawVals[2])) * (2 << a_maxRangeBits);
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3303      	adds	r3, #3
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	021b      	lsls	r3, r3, #8
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	69fa      	ldr	r2, [r7, #28]
 8001e7a:	3202      	adds	r2, #2
 8001e7c:	7812      	ldrb	r2, [r2, #0]
 8001e7e:	4413      	add	r3, r2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b50      	ldr	r3, [pc, #320]	@ (8001fc8 <parseRawUInts+0x188>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	408b      	lsls	r3, r1
 8001e90:	fb02 f303 	mul.w	r3, r2, r3
 8001e94:	65bb      	str	r3, [r7, #88]	@ 0x58
    z = ((int16_t)(rawVals[5]*256 + rawVals[4])) * (2 << a_maxRangeBits);
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3305      	adds	r3, #5
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	69fa      	ldr	r2, [r7, #28]
 8001ea2:	3204      	adds	r2, #4
 8001ea4:	7812      	ldrb	r2, [r2, #0]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	b21b      	sxth	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b46      	ldr	r3, [pc, #280]	@ (8001fc8 <parseRawUInts+0x188>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	408b      	lsls	r3, r1
 8001eb8:	fb02 f303 	mul.w	r3, r2, r3
 8001ebc:	657b      	str	r3, [r7, #84]	@ 0x54

    // Convert units to real units (m/s^2 or ft/s^2)
    out.x = (x / 32768.0) * 1.5 * GRAV;
 8001ebe:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001ec0:	f7fe fb34 	bl	800052c <__aeabi_i2d>
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b40      	ldr	r3, [pc, #256]	@ (8001fcc <parseRawUInts+0x18c>)
 8001eca:	f7fe fcc3 	bl	8000854 <__aeabi_ddiv>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b3d      	ldr	r3, [pc, #244]	@ (8001fd0 <parseRawUInts+0x190>)
 8001edc:	f7fe fb90 	bl	8000600 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	a335      	add	r3, pc, #212	@ (adr r3, 8001fc0 <parseRawUInts+0x180>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f7fe fb87 	bl	8000600 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.z = (z / 32768.0) * 1.5 * GRAV;
 8001efa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001efc:	f7fe fb16 	bl	800052c <__aeabi_i2d>
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	4b31      	ldr	r3, [pc, #196]	@ (8001fcc <parseRawUInts+0x18c>)
 8001f06:	f7fe fca5 	bl	8000854 <__aeabi_ddiv>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b2e      	ldr	r3, [pc, #184]	@ (8001fd0 <parseRawUInts+0x190>)
 8001f18:	f7fe fb72 	bl	8000600 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	a326      	add	r3, pc, #152	@ (adr r3, 8001fc0 <parseRawUInts+0x180>)
 8001f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2a:	f7fe fb69 	bl	8000600 <__aeabi_dmul>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    out.y = (y / 32768.0) * 1.5 * GRAV;
 8001f36:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001f38:	f7fe faf8 	bl	800052c <__aeabi_i2d>
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	4b22      	ldr	r3, [pc, #136]	@ (8001fcc <parseRawUInts+0x18c>)
 8001f42:	f7fe fc87 	bl	8000854 <__aeabi_ddiv>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd0 <parseRawUInts+0x190>)
 8001f54:	f7fe fb54 	bl	8000600 <__aeabi_dmul>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	a317      	add	r3, pc, #92	@ (adr r3, 8001fc0 <parseRawUInts+0x180>)
 8001f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f66:	f7fe fb4b 	bl	8000600 <__aeabi_dmul>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    
    return out;
 8001f72:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001f76:	f107 0520 	add.w	r5, r7, #32
 8001f7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f7e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f82:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f86:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001f8a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001f8e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f92:	ec45 4b15 	vmov	d5, r4, r5
 8001f96:	ec41 0b16 	vmov	d6, r0, r1
 8001f9a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f9e:	eeb0 0a45 	vmov.f32	s0, s10
 8001fa2:	eef0 0a65 	vmov.f32	s1, s11
 8001fa6:	eeb0 1a46 	vmov.f32	s2, s12
 8001faa:	eef0 1a66 	vmov.f32	s3, s13
 8001fae:	eeb0 2a47 	vmov.f32	s4, s14
 8001fb2:	eef0 2a67 	vmov.f32	s5, s15
 8001fb6:	3760      	adds	r7, #96	@ 0x60
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbc:	f3af 8000 	nop.w
 8001fc0:	3a92a305 	.word	0x3a92a305
 8001fc4:	40239d01 	.word	0x40239d01
 8001fc8:	2000037c 	.word	0x2000037c
 8001fcc:	40e00000 	.word	0x40e00000
 8001fd0:	3ff80000 	.word	0x3ff80000
 8001fd4:	00000000 	.word	0x00000000

08001fd8 <setRangeMem>:

static void setRangeMem(uint8_t range){
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
    a_maxRangeBits = range;
 8001fe2:	4a25      	ldr	r2, [pc, #148]	@ (8002078 <setRangeMem+0xa0>)
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	7013      	strb	r3, [r2, #0]
    switch (range)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	2b03      	cmp	r3, #3
 8001fec:	d826      	bhi.n	800203c <setRangeMem+0x64>
 8001fee:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff4 <setRangeMem+0x1c>)
 8001ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff4:	08002005 	.word	0x08002005
 8001ff8:	08002013 	.word	0x08002013
 8001ffc:	08002021 	.word	0x08002021
 8002000:	0800202f 	.word	0x0800202f
    {
    case ACCEL_RANGE_3G:
        a_maxRangeReal = 3 * GRAV;
 8002004:	491d      	ldr	r1, [pc, #116]	@ (800207c <setRangeMem+0xa4>)
 8002006:	a314      	add	r3, pc, #80	@ (adr r3, 8002058 <setRangeMem+0x80>)
 8002008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200c:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002010:	e01c      	b.n	800204c <setRangeMem+0x74>
    case ACCEL_RANGE_6G:
        a_maxRangeReal = 6 * GRAV;
 8002012:	491a      	ldr	r1, [pc, #104]	@ (800207c <setRangeMem+0xa4>)
 8002014:	a312      	add	r3, pc, #72	@ (adr r3, 8002060 <setRangeMem+0x88>)
 8002016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201a:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800201e:	e015      	b.n	800204c <setRangeMem+0x74>
    case ACCEL_RANGE_12G:
        a_maxRangeReal = 12 * GRAV;
 8002020:	4916      	ldr	r1, [pc, #88]	@ (800207c <setRangeMem+0xa4>)
 8002022:	a311      	add	r3, pc, #68	@ (adr r3, 8002068 <setRangeMem+0x90>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800202c:	e00e      	b.n	800204c <setRangeMem+0x74>
    case ACCEL_RANGE_24G:
        a_maxRangeReal = 24 * GRAV;
 800202e:	4913      	ldr	r1, [pc, #76]	@ (800207c <setRangeMem+0xa4>)
 8002030:	a30f      	add	r3, pc, #60	@ (adr r3, 8002070 <setRangeMem+0x98>)
 8002032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002036:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800203a:	e007      	b.n	800204c <setRangeMem+0x74>
    default:
        a_maxRangeReal = 0;
 800203c:	490f      	ldr	r1, [pc, #60]	@ (800207c <setRangeMem+0xa4>)
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	f04f 0300 	mov.w	r3, #0
 8002046:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800204a:	bf00      	nop
    }
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	d7dbf488 	.word	0xd7dbf488
 800205c:	403d6b81 	.word	0x403d6b81
 8002060:	d7dbf488 	.word	0xd7dbf488
 8002064:	404d6b81 	.word	0x404d6b81
 8002068:	d7dbf488 	.word	0xd7dbf488
 800206c:	405d6b81 	.word	0x405d6b81
 8002070:	d7dbf488 	.word	0xd7dbf488
 8002074:	406d6b81 	.word	0x406d6b81
 8002078:	2000037c 	.word	0x2000037c
 800207c:	20000380 	.word	0x20000380

08002080 <GYRO_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void GYRO_INIT(SPI_HandleTypeDef* spiHandler){
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
    unselect();
 8002088:	f000 f8d0 	bl	800222c <unselect>
    gyro_hspi = spiHandler;
 800208c:	4a04      	ldr	r2, [pc, #16]	@ (80020a0 <GYRO_INIT+0x20>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6013      	str	r3, [r2, #0]
    GYRO_RELOAD_SETTINGS();
 8002092:	f000 f817 	bl	80020c4 <GYRO_RELOAD_SETTINGS>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	2000038c 	.word	0x2000038c

080020a4 <GYRO_GOOD_SETTINGS>:

void GYRO_GOOD_SETTINGS(){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
    GYRO_SET_RANGE(GYRO_RANGE_DPS_1K);
 80020a8:	2001      	movs	r0, #1
 80020aa:	f000 f877 	bl	800219c <GYRO_SET_RANGE>
    GYRO_SET_OUPUT_DATA_RATE(GYRO_ODR_1K__BW_116);
 80020ae:	2002      	movs	r0, #2
 80020b0:	f000 f88c 	bl	80021cc <GYRO_SET_OUPUT_DATA_RATE>
    GYRO_SET_FIFO_MODE(GYRO_FIFO_STREAM);
 80020b4:	2080      	movs	r0, #128	@ 0x80
 80020b6:	f000 f89b 	bl	80021f0 <GYRO_SET_FIFO_MODE>
    GYRO_RELOAD_SETTINGS();
 80020ba:	f000 f803 	bl	80020c4 <GYRO_RELOAD_SETTINGS>
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <GYRO_RELOAD_SETTINGS>:
    unselect();

    return parseRawUInts(rawVals);
}

void GYRO_RELOAD_SETTINGS(){
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
    uint8_t rawVals[2];
    select();
 80020ca:	f000 f8a3 	bl	8002214 <select>
    readAddr(ADDR_RANGE, rawVals, 2);
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	2202      	movs	r2, #2
 80020d2:	4619      	mov	r1, r3
 80020d4:	200f      	movs	r0, #15
 80020d6:	f000 f8b5 	bl	8002244 <readAddr>
    unselect();
 80020da:	f000 f8a7 	bl	800222c <unselect>

    range = rawVals[0];
 80020de:	793a      	ldrb	r2, [r7, #4]
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <GYRO_RELOAD_SETTINGS+0x34>)
 80020e2:	701a      	strb	r2, [r3, #0]
    odr = rawVals[1] & 0b01111111; // Ignore bit 7
 80020e4:	797b      	ldrb	r3, [r7, #5]
 80020e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	4b03      	ldr	r3, [pc, #12]	@ (80020fc <GYRO_RELOAD_SETTINGS+0x38>)
 80020ee:	701a      	strb	r2, [r3, #0]
}   
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000390 	.word	0x20000390
 80020fc:	20000391 	.word	0x20000391

08002100 <GYRO_SELF_TEST>:

uint8_t GYRO_SELF_TEST(){
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	71bb      	strb	r3, [r7, #6]
    uint8_t count = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	71fb      	strb	r3, [r7, #7]
    select();
 800210e:	f000 f881 	bl	8002214 <select>
    writeAddr(ADDR_GYRO_SELF_TEST, 0x01);// Set bit 0
 8002112:	2101      	movs	r1, #1
 8002114:	203c      	movs	r0, #60	@ 0x3c
 8002116:	f000 f8b7 	bl	8002288 <writeAddr>
    unselect();
 800211a:	f000 f887 	bl	800222c <unselect>
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 800211e:	e00f      	b.n	8002140 <GYRO_SELF_TEST+0x40>
        HAL_Delay(100);
 8002120:	2064      	movs	r0, #100	@ 0x64
 8002122:	f000 fa2f 	bl	8002584 <HAL_Delay>
        select();
 8002126:	f000 f875 	bl	8002214 <select>
        readAddr(ADDR_GYRO_SELF_TEST, &result, 1);
 800212a:	1dbb      	adds	r3, r7, #6
 800212c:	2201      	movs	r2, #1
 800212e:	4619      	mov	r1, r3
 8002130:	203c      	movs	r0, #60	@ 0x3c
 8002132:	f000 f887 	bl	8002244 <readAddr>
        unselect();
 8002136:	f000 f879 	bl	800222c <unselect>
        count++;
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	3301      	adds	r3, #1
 800213e:	71fb      	strb	r3, [r7, #7]
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d102      	bne.n	8002150 <GYRO_SELF_TEST+0x50>
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	2b09      	cmp	r3, #9
 800214e:	d9e7      	bls.n	8002120 <GYRO_SELF_TEST+0x20>
    }
    // if test completed
    if(result & 0b00000010){
 8002150:	79bb      	ldrb	r3, [r7, #6]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d008      	beq.n	800216c <GYRO_SELF_TEST+0x6c>
        return !(result & 0b00000100); // Essentail return NOT failed.
 800215a:	79bb      	ldrb	r3, [r7, #6]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf0c      	ite	eq
 8002164:	2301      	moveq	r3, #1
 8002166:	2300      	movne	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	e000      	b.n	800216e <GYRO_SELF_TEST+0x6e>
        // (bit 2 is 1 if test failed)
    } else { // count reached 10 & test did not complete. Assume fail
        return 0;
 800216c:	2300      	movs	r3, #0
    }
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <GYRO_SET_POWERMODE>:
    return out;
}

// Write functions

void GYRO_SET_POWERMODE(uint8_t gyroPowermode){
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	4603      	mov	r3, r0
 800217e:	71fb      	strb	r3, [r7, #7]
    select();
 8002180:	f000 f848 	bl	8002214 <select>
    writeAddr(ADDR_LPM1, gyroPowermode);
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4619      	mov	r1, r3
 8002188:	2011      	movs	r0, #17
 800218a:	f000 f87d 	bl	8002288 <writeAddr>
    unselect();
 800218e:	f000 f84d 	bl	800222c <unselect>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <GYRO_SET_RANGE>:
void GYRO_SET_RANGE(uint8_t gyroRange){
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
    select();
 80021a6:	f000 f835 	bl	8002214 <select>
    range = gyroRange;
 80021aa:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <GYRO_SET_RANGE+0x2c>)
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	7013      	strb	r3, [r2, #0]
    writeAddr(ADDR_RANGE, gyroRange);
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4619      	mov	r1, r3
 80021b4:	200f      	movs	r0, #15
 80021b6:	f000 f867 	bl	8002288 <writeAddr>
    unselect();
 80021ba:	f000 f837 	bl	800222c <unselect>
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000390 	.word	0x20000390

080021cc <GYRO_SET_OUPUT_DATA_RATE>:
void GYRO_SET_OUPUT_DATA_RATE(uint8_t gyroODR){
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	71fb      	strb	r3, [r7, #7]
    select();
 80021d6:	f000 f81d 	bl	8002214 <select>
    writeAddr(ADDR_BANDWIDTH, gyroODR);
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	4619      	mov	r1, r3
 80021de:	2010      	movs	r0, #16
 80021e0:	f000 f852 	bl	8002288 <writeAddr>
    unselect();
 80021e4:	f000 f822 	bl	800222c <unselect>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <GYRO_SET_FIFO_MODE>:
void GYRO_SET_FIFO_MODE(uint8_t gyroFIFOMode){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
    select();
 80021fa:	f000 f80b 	bl	8002214 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, gyroFIFOMode);
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	4619      	mov	r1, r3
 8002202:	203e      	movs	r0, #62	@ 0x3e
 8002204:	f000 f840 	bl	8002288 <writeAddr>
    unselect();
 8002208:	f000 f810 	bl	800222c <unselect>
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <select>:

// Infrastructure definitions
static void select(){
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002218:	2200      	movs	r2, #0
 800221a:	2180      	movs	r1, #128	@ 0x80
 800221c:	4802      	ldr	r0, [pc, #8]	@ (8002228 <select+0x14>)
 800221e:	f000 fd1d 	bl	8002c5c <HAL_GPIO_WritePin>
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	42020400 	.word	0x42020400

0800222c <unselect>:

static void unselect(){
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002230:	2201      	movs	r2, #1
 8002232:	2180      	movs	r1, #128	@ 0x80
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <unselect+0x14>)
 8002236:	f000 fd11 	bl	8002c5c <HAL_GPIO_WritePin>
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	42020400 	.word	0x42020400

08002244 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	73fb      	strb	r3, [r7, #15]
    uint8_t address = READ | addr;
 8002252:	7bfb      	ldrb	r3, [r7, #15]
 8002254:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002258:	b2db      	uxtb	r3, r3
 800225a:	75fb      	strb	r3, [r7, #23]

    HAL_SPI_Transmit(gyro_hspi, &address, 1, 100);
 800225c:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <readAddr+0x40>)
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	f107 0117 	add.w	r1, r7, #23
 8002264:	2364      	movs	r3, #100	@ 0x64
 8002266:	2201      	movs	r2, #1
 8002268:	f004 fe4e 	bl	8006f08 <HAL_SPI_Transmit>
    HAL_SPI_Receive(gyro_hspi, outBuff, outBytes, 100);
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <readAddr+0x40>)
 800226e:	6818      	ldr	r0, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	b29a      	uxth	r2, r3
 8002274:	2364      	movs	r3, #100	@ 0x64
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	f005 f85a 	bl	8007330 <HAL_SPI_Receive>
}
 800227c:	bf00      	nop
 800227e:	3718      	adds	r7, #24
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	2000038c 	.word	0x2000038c

08002288 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	460a      	mov	r2, r1
 8002292:	71fb      	strb	r3, [r7, #7]
 8002294:	4613      	mov	r3, r2
 8002296:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	733b      	strb	r3, [r7, #12]
 800229c:	79bb      	ldrb	r3, [r7, #6]
 800229e:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(gyro_hspi, message, 2, 100);
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <writeAddr+0x30>)
 80022a2:	6818      	ldr	r0, [r3, #0]
 80022a4:	f107 010c 	add.w	r1, r7, #12
 80022a8:	2364      	movs	r3, #100	@ 0x64
 80022aa:	2202      	movs	r2, #2
 80022ac:	f004 fe2c 	bl	8006f08 <HAL_SPI_Transmit>
}
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	2000038c 	.word	0x2000038c

080022bc <IMU_INIT>:

#include "Accel.h"
#include "Gyro.h"


void IMU_INIT(SPI_HandleTypeDef* spiHandle){
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
    ACCEL_INIT(spiHandle);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff fb59 	bl	800197c <ACCEL_INIT>
    GYRO_INIT(spiHandle);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff fed8 	bl	8002080 <GYRO_INIT>
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <IMU_SETUP_FOR_LOGGING>:

void IMU_SETUP_FOR_LOGGING(){
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
    ACCEL_GOOD_SETTINGS();
 80022dc:	f7ff fb62 	bl	80019a4 <ACCEL_GOOD_SETTINGS>
    GYRO_GOOD_SETTINGS();
 80022e0:	f7ff fee0 	bl	80020a4 <GYRO_GOOD_SETTINGS>
}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <IMU_ENABLE_ALL>:

void IMU_ENABLE_ALL(){
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
    ACCEL_WRITE_PWR_ACTIVATE();
 80022ec:	f7ff fce4 	bl	8001cb8 <ACCEL_WRITE_PWR_ACTIVATE>
    ACCEL_WRITE_ACCEL_ENABLE();
 80022f0:	f7ff fcee 	bl	8001cd0 <ACCEL_WRITE_ACCEL_ENABLE>
    GYRO_SET_POWERMODE(GYRO_PWR_NORMAL);
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff ff3e 	bl	8002176 <GYRO_SET_POWERMODE>
    HAL_Delay(100);
 80022fa:	2064      	movs	r0, #100	@ 0x64
 80022fc:	f000 f942 	bl	8002584 <HAL_Delay>
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <IMU_READY>:

int IMU_READY(){
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
    int ready = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	607b      	str	r3, [r7, #4]
    if(!ACCEL_SELF_TEST()){
 800230e:	f7ff fb5f 	bl	80019d0 <ACCEL_SELF_TEST>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d102      	bne.n	800231e <IMU_READY+0x1a>
        ready = -1;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
 800231c:	607b      	str	r3, [r7, #4]
    }
    if(!GYRO_SELF_TEST()){
 800231e:	f7ff feef 	bl	8002100 <GYRO_SELF_TEST>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d102      	bne.n	800232e <IMU_READY+0x2a>
        ready -= 2;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b02      	subs	r3, #2
 800232c:	607b      	str	r3, [r7, #4]
    }
    return ready == 0 ? 1 : ready;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <IMU_READY+0x34>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	e000      	b.n	800233a <IMU_READY+0x36>
 8002338:	2301      	movs	r3, #1
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <vSub>:
#include "Vectors.h"

Vector3 vSub(Vector3 a, Vector3 b){
 8002342:	b5b0      	push	{r4, r5, r7, lr}
 8002344:	b09e      	sub	sp, #120	@ 0x78
 8002346:	af00      	add	r7, sp, #0
 8002348:	eeb0 6a44 	vmov.f32	s12, s8
 800234c:	eef0 6a64 	vmov.f32	s13, s9
 8002350:	eeb0 7a45 	vmov.f32	s14, s10
 8002354:	eef0 7a65 	vmov.f32	s15, s11
 8002358:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800235c:	ed87 1b0e 	vstr	d1, [r7, #56]	@ 0x38
 8002360:	ed87 2b10 	vstr	d2, [r7, #64]	@ 0x40
 8002364:	ed87 3b06 	vstr	d3, [r7, #24]
 8002368:	ed87 6b08 	vstr	d6, [r7, #32]
 800236c:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    Vector3 out;
    out.x = a.x - b.x;
 8002370:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002374:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002378:	f7fd ff8a 	bl	8000290 <__aeabi_dsub>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    out.y = a.y - b.y;
 8002384:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002388:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800238c:	f7fd ff80 	bl	8000290 <__aeabi_dsub>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    out.z = a.z - b.z;
 8002398:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800239c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023a0:	f7fd ff76 	bl	8000290 <__aeabi_dsub>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    return out;
 80023ac:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 80023b0:	f107 0548 	add.w	r5, r7, #72	@ 0x48
 80023b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80023bc:	e884 0003 	stmia.w	r4, {r0, r1}
 80023c0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80023c8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80023cc:	ec45 4b15 	vmov	d5, r4, r5
 80023d0:	ec41 0b16 	vmov	d6, r0, r1
 80023d4:	ec43 2b17 	vmov	d7, r2, r3
 80023d8:	eeb0 0a45 	vmov.f32	s0, s10
 80023dc:	eef0 0a65 	vmov.f32	s1, s11
 80023e0:	eeb0 1a46 	vmov.f32	s2, s12
 80023e4:	eef0 1a66 	vmov.f32	s3, s13
 80023e8:	eeb0 2a47 	vmov.f32	s4, s14
 80023ec:	eef0 2a67 	vmov.f32	s5, s15
 80023f0:	3778      	adds	r7, #120	@ 0x78
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080023f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_Init+0x50>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a11      	ldr	r2, [pc, #68]	@ (8002448 <HAL_Init+0x50>)
 8002402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002408:	2003      	movs	r0, #3
 800240a:	f000 f96e 	bl	80026ea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800240e:	f001 fec9 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8002412:	4602      	mov	r2, r0
 8002414:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <HAL_Init+0x54>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	490c      	ldr	r1, [pc, #48]	@ (8002450 <HAL_Init+0x58>)
 800241e:	5ccb      	ldrb	r3, [r1, r3]
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	4a0b      	ldr	r2, [pc, #44]	@ (8002454 <HAL_Init+0x5c>)
 8002426:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002428:	2004      	movs	r0, #4
 800242a:	f000 f9a5 	bl	8002778 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800242e:	200f      	movs	r0, #15
 8002430:	f000 f812 	bl	8002458 <HAL_InitTick>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e002      	b.n	8002444 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800243e:	f7fe fff1 	bl	8001424 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40022000 	.word	0x40022000
 800244c:	46020c00 	.word	0x46020c00
 8002450:	0800b39c 	.word	0x0800b39c
 8002454:	20000008 	.word	0x20000008

08002458 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002464:	4b33      	ldr	r3, [pc, #204]	@ (8002534 <HAL_InitTick+0xdc>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e05c      	b.n	800252a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002470:	4b31      	ldr	r3, [pc, #196]	@ (8002538 <HAL_InitTick+0xe0>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b04      	cmp	r3, #4
 800247a:	d10c      	bne.n	8002496 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800247c:	4b2f      	ldr	r3, [pc, #188]	@ (800253c <HAL_InitTick+0xe4>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b2c      	ldr	r3, [pc, #176]	@ (8002534 <HAL_InitTick+0xdc>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	4619      	mov	r1, r3
 8002486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248a:	fbb3 f3f1 	udiv	r3, r3, r1
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	e037      	b.n	8002506 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002496:	f000 f9c7 	bl	8002828 <HAL_SYSTICK_GetCLKSourceConfig>
 800249a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d023      	beq.n	80024ea <HAL_InitTick+0x92>
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d82d      	bhi.n	8002504 <HAL_InitTick+0xac>
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_InitTick+0x5e>
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d00d      	beq.n	80024d0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80024b4:	e026      	b.n	8002504 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80024b6:	4b21      	ldr	r3, [pc, #132]	@ (800253c <HAL_InitTick+0xe4>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002534 <HAL_InitTick+0xdc>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	4619      	mov	r1, r3
 80024c0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80024c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	60fb      	str	r3, [r7, #12]
        break;
 80024ce:	e01a      	b.n	8002506 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80024d0:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <HAL_InitTick+0xdc>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	461a      	mov	r2, r3
 80024d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024da:	fbb3 f3f2 	udiv	r3, r3, r2
 80024de:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80024e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e6:	60fb      	str	r3, [r7, #12]
        break;
 80024e8:	e00d      	b.n	8002506 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80024ea:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <HAL_InitTick+0xdc>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80024f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002500:	60fb      	str	r3, [r7, #12]
        break;
 8002502:	e000      	b.n	8002506 <HAL_InitTick+0xae>
        break;
 8002504:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f914 	bl	8002734 <HAL_SYSTICK_Config>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e009      	b.n	800252a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002516:	2200      	movs	r2, #0
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	f04f 30ff 	mov.w	r0, #4294967295
 800251e:	f000 f8ef 	bl	8002700 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002522:	4a07      	ldr	r2, [pc, #28]	@ (8002540 <HAL_InitTick+0xe8>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000010 	.word	0x20000010
 8002538:	e000e010 	.word	0xe000e010
 800253c:	20000008 	.word	0x20000008
 8002540:	2000000c 	.word	0x2000000c

08002544 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	20000010 	.word	0x20000010
 8002568:	20000394 	.word	0x20000394

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000394 	.word	0x20000394

08002584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800258c:	f7ff ffee 	bl	800256c <HAL_GetTick>
 8002590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259c:	d005      	beq.n	80025aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800259e:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_Delay+0x44>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4413      	add	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025aa:	bf00      	nop
 80025ac:	f7ff ffde 	bl	800256c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d8f7      	bhi.n	80025ac <HAL_Delay+0x28>
  {
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000010 	.word	0x20000010

080025cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	@ (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db0a      	blt.n	800265a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	490c      	ldr	r1, [pc, #48]	@ (800267c <__NVIC_SetPriority+0x4c>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	440b      	add	r3, r1
 8002654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002658:	e00a      	b.n	8002670 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4908      	ldr	r1, [pc, #32]	@ (8002680 <__NVIC_SetPriority+0x50>)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	3b04      	subs	r3, #4
 8002668:	0112      	lsls	r2, r2, #4
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	440b      	add	r3, r1
 800266e:	761a      	strb	r2, [r3, #24]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000e100 	.word	0xe000e100
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2b04      	cmp	r3, #4
 80026a0:	bf28      	it	cs
 80026a2:	2304      	movcs	r3, #4
 80026a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d902      	bls.n	80026b4 <NVIC_EncodePriority+0x30>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	3b03      	subs	r3, #3
 80026b2:	e000      	b.n	80026b6 <NVIC_EncodePriority+0x32>
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	401a      	ands	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026cc:	f04f 31ff 	mov.w	r1, #4294967295
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43d9      	mvns	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	4313      	orrs	r3, r2
         );
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ff6a 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270e:	f7ff ff81 	bl	8002614 <__NVIC_GetPriorityGrouping>
 8002712:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	6978      	ldr	r0, [r7, #20]
 800271a:	f7ff ffb3 	bl	8002684 <NVIC_EncodePriority>
 800271e:	4602      	mov	r2, r0
 8002720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff82 	bl	8002630 <__NVIC_SetPriority>
}
 800272c:	bf00      	nop
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002744:	d301      	bcc.n	800274a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002746:	2301      	movs	r3, #1
 8002748:	e00d      	b.n	8002766 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800274a:	4a0a      	ldr	r2, [pc, #40]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002752:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a05      	ldr	r2, [pc, #20]	@ (8002774 <HAL_SYSTICK_Config+0x40>)
 800275e:	f043 0303 	orr.w	r3, r3, #3
 8002762:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b04      	cmp	r3, #4
 8002784:	d844      	bhi.n	8002810 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002786:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	080027af 	.word	0x080027af
 8002790:	080027cd 	.word	0x080027cd
 8002794:	080027ef 	.word	0x080027ef
 8002798:	08002811 	.word	0x08002811
 800279c:	080027a1 	.word	0x080027a1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027a6:	f043 0304 	orr.w	r3, r3, #4
 80027aa:	6013      	str	r3, [r2, #0]
      break;
 80027ac:	e031      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80027ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c0:	4a18      	ldr	r2, [pc, #96]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027c2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027ca:	e022      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027d2:	f023 0304 	bic.w	r3, r3, #4
 80027d6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80027d8:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027de:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027e2:	4a10      	ldr	r2, [pc, #64]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027ec:	e011      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002820 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027f4:	f023 0304 	bic.w	r3, r3, #4
 80027f8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80027fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002800:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002804:	4a07      	ldr	r2, [pc, #28]	@ (8002824 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002806:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800280a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800280e:	e000      	b.n	8002812 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002810:	bf00      	nop
  }
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000e010 	.word	0xe000e010
 8002824:	46020c00 	.word	0x46020c00

08002828 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800282e:	4b19      	ldr	r3, [pc, #100]	@ (8002894 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800283a:	2304      	movs	r3, #4
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	e021      	b.n	8002884 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002840:	4b15      	ldr	r3, [pc, #84]	@ (8002898 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002846:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800284a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002852:	d011      	beq.n	8002878 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800285a:	d810      	bhi.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d004      	beq.n	800286c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002868:	d003      	beq.n	8002872 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800286a:	e008      	b.n	800287e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800286c:	2300      	movs	r3, #0
 800286e:	607b      	str	r3, [r7, #4]
        break;
 8002870:	e008      	b.n	8002884 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002872:	2301      	movs	r3, #1
 8002874:	607b      	str	r3, [r7, #4]
        break;
 8002876:	e005      	b.n	8002884 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002878:	2302      	movs	r3, #2
 800287a:	607b      	str	r3, [r7, #4]
        break;
 800287c:	e002      	b.n	8002884 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
        break;
 8002882:	bf00      	nop
    }
  }
  return systick_source;
 8002884:	687b      	ldr	r3, [r7, #4]
}
 8002886:	4618      	mov	r0, r3
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000e010 	.word	0xe000e010
 8002898:	46020c00 	.word	0x46020c00

0800289c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	@ 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80028ae:	e1c2      	b.n	8002c36 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	2101      	movs	r1, #1
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	fa01 f303 	lsl.w	r3, r1, r3
 80028bc:	4013      	ands	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f000 81b2 	beq.w	8002c30 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a55      	ldr	r2, [pc, #340]	@ (8002a24 <HAL_GPIO_Init+0x188>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d15d      	bne.n	8002990 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80028da:	2201      	movs	r2, #1
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43db      	mvns	r3, r3
 80028e4:	69fa      	ldr	r2, [r7, #28]
 80028e6:	4013      	ands	r3, r2
 80028e8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 0201 	and.w	r2, r3, #1
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69fa      	ldr	r2, [r7, #28]
 8002902:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002904:	4a48      	ldr	r2, [pc, #288]	@ (8002a28 <HAL_GPIO_Init+0x18c>)
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800290c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800290e:	4a46      	ldr	r2, [pc, #280]	@ (8002a28 <HAL_GPIO_Init+0x18c>)
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	4413      	add	r3, r2
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	08da      	lsrs	r2, r3, #3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	3208      	adds	r2, #8
 8002922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002926:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	220f      	movs	r2, #15
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	69fa      	ldr	r2, [r7, #28]
 800293a:	4013      	ands	r3, r2
 800293c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	f003 0307 	and.w	r3, r3, #7
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	220b      	movs	r2, #11
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	69fa      	ldr	r2, [r7, #28]
 800294e:	4313      	orrs	r3, r2
 8002950:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	08da      	lsrs	r2, r3, #3
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	3208      	adds	r2, #8
 800295a:	69f9      	ldr	r1, [r7, #28]
 800295c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	2203      	movs	r2, #3
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	4013      	ands	r3, r2
 8002976:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	2202      	movs	r2, #2
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	69fa      	ldr	r2, [r7, #28]
 8002984:	4313      	orrs	r3, r2
 8002986:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	69fa      	ldr	r2, [r7, #28]
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	e067      	b.n	8002a60 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_Init+0x104>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b12      	cmp	r3, #18
 800299e:	d145      	bne.n	8002a2c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	08da      	lsrs	r2, r3, #3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3208      	adds	r2, #8
 80029a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	220f      	movs	r2, #15
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	f003 020f 	and.w	r2, r3, #15
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	4313      	orrs	r3, r2
 80029dc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	08da      	lsrs	r2, r3, #3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3208      	adds	r2, #8
 80029e6:	69f9      	ldr	r1, [r7, #28]
 80029e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	2203      	movs	r2, #3
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	4013      	ands	r3, r2
 8002a02:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0203 	and.w	r2, r3, #3
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	69fa      	ldr	r2, [r7, #28]
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	e01e      	b.n	8002a60 <HAL_GPIO_Init+0x1c4>
 8002a22:	bf00      	nop
 8002a24:	46020000 	.word	0x46020000
 8002a28:	0800b3f4 	.word	0x0800b3f4
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	69fa      	ldr	r2, [r7, #28]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	69fa      	ldr	r2, [r7, #28]
 8002a5e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d00b      	beq.n	8002a80 <HAL_GPIO_Init+0x1e4>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d007      	beq.n	8002a80 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a74:	2b11      	cmp	r3, #17
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b12      	cmp	r3, #18
 8002a7e:	d130      	bne.n	8002ae2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	69fa      	ldr	r2, [r7, #28]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f003 0201 	and.w	r2, r3, #1
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	69fa      	ldr	r2, [r7, #28]
 8002ae0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d107      	bne.n	8002afa <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002aee:	2b03      	cmp	r3, #3
 8002af0:	d11b      	bne.n	8002b2a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d017      	beq.n	8002b2a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	2203      	movs	r2, #3
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	69fa      	ldr	r2, [r7, #28]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	689a      	ldr	r2, [r3, #8]
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	69fa      	ldr	r2, [r7, #28]
 8002b28:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d07c      	beq.n	8002c30 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b36:	4a47      	ldr	r2, [pc, #284]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	089b      	lsrs	r3, r3, #2
 8002b3c:	3318      	adds	r3, #24
 8002b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b42:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	220f      	movs	r2, #15
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43db      	mvns	r3, r3
 8002b54:	69fa      	ldr	r2, [r7, #28]
 8002b56:	4013      	ands	r3, r2
 8002b58:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	0a9a      	lsrs	r2, r3, #10
 8002b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c58 <HAL_GPIO_Init+0x3bc>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	f002 0203 	and.w	r2, r2, #3
 8002b68:	00d2      	lsls	r2, r2, #3
 8002b6a:	4093      	lsls	r3, r2
 8002b6c:	69fa      	ldr	r2, [r7, #28]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b72:	4938      	ldr	r1, [pc, #224]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	089b      	lsrs	r3, r3, #2
 8002b78:	3318      	adds	r3, #24
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002b80:	4b34      	ldr	r3, [pc, #208]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8002b9c:	69fa      	ldr	r2, [r7, #28]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002baa:	4b2a      	ldr	r3, [pc, #168]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69fa      	ldr	r2, [r7, #28]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002bce:	4a21      	ldr	r2, [pc, #132]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bda:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	69fa      	ldr	r2, [r7, #28]
 8002be2:	4013      	ands	r3, r2
 8002be4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002bfa:	4a16      	ldr	r2, [pc, #88]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002c02:	4b14      	ldr	r3, [pc, #80]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c08:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69fa      	ldr	r2, [r7, #28]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002c20:	69fa      	ldr	r2, [r7, #28]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002c28:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <HAL_GPIO_Init+0x3b8>)
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	3301      	adds	r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f47f ae35 	bne.w	80028b0 <HAL_GPIO_Init+0x14>
  }
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	3724      	adds	r7, #36	@ 0x24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	46022000 	.word	0x46022000
 8002c58:	002f7f7f 	.word	0x002f7f7f

08002c5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c6c:	787b      	ldrb	r3, [r7, #1]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c72:	887a      	ldrh	r2, [r7, #2]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002c78:	e002      	b.n	8002c80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002c7a:	887a      	ldrh	r2, [r7, #2]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e08d      	b.n	8002dba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d106      	bne.n	8002cb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7fe fbd0 	bl	8001458 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2224      	movs	r2, #36	@ 0x24
 8002cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cdc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d107      	bne.n	8002d06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689a      	ldr	r2, [r3, #8]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	e006      	b.n	8002d14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d108      	bne.n	8002d2e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d2a:	605a      	str	r2, [r3, #4]
 8002d2c:	e007      	b.n	8002d3e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d3c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d50:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68da      	ldr	r2, [r3, #12]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d60:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691a      	ldr	r2, [r3, #16]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69d9      	ldr	r1, [r3, #28]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a1a      	ldr	r2, [r3, #32]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d138      	bne.n	8002e4a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d101      	bne.n	8002de6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e032      	b.n	8002e4c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2224      	movs	r2, #36	@ 0x24
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0201 	bic.w	r2, r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e14:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6819      	ldr	r1, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	430a      	orrs	r2, r1
 8002e24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f042 0201 	orr.w	r2, r2, #1
 8002e34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e000      	b.n	8002e4c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e4a:	2302      	movs	r3, #2
  }
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	d139      	bne.n	8002ee2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e033      	b.n	8002ee4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2224      	movs	r2, #36	@ 0x24
 8002e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0201 	bic.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eaa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	021b      	lsls	r3, r3, #8
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f042 0201 	orr.w	r2, r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	e000      	b.n	8002ee4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
  }
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8002ef8:	4b39      	ldr	r3, [pc, #228]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f00:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d10b      	bne.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f10:	d905      	bls.n	8002f1e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002f12:	4b33      	ldr	r3, [pc, #204]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	4a32      	ldr	r2, [pc, #200]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f1c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	e057      	b.n	8002fd2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f28:	d90a      	bls.n	8002f40 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8002f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	4a2a      	ldr	r2, [pc, #168]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f3c:	60d3      	str	r3, [r2, #12]
 8002f3e:	e007      	b.n	8002f50 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8002f40:	4b27      	ldr	r3, [pc, #156]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002f48:	4925      	ldr	r1, [pc, #148]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002f50:	4b24      	ldr	r3, [pc, #144]	@ (8002fe4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a24      	ldr	r2, [pc, #144]	@ (8002fe8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002f56:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5a:	099b      	lsrs	r3, r3, #6
 8002f5c:	2232      	movs	r2, #50	@ 0x32
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	4a21      	ldr	r2, [pc, #132]	@ (8002fe8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	099b      	lsrs	r3, r3, #6
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002f6e:	e002      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002f76:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d102      	bne.n	8002f88 <HAL_PWREx_ControlVoltageScaling+0x98>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1f3      	bne.n	8002f70 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01b      	beq.n	8002fc6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002f8e:	4b15      	ldr	r3, [pc, #84]	@ (8002fe4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a15      	ldr	r2, [pc, #84]	@ (8002fe8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002f94:	fba2 2303 	umull	r2, r3, r2, r3
 8002f98:	099b      	lsrs	r3, r3, #6
 8002f9a:	2232      	movs	r2, #50	@ 0x32
 8002f9c:	fb02 f303 	mul.w	r3, r2, r3
 8002fa0:	4a11      	ldr	r2, [pc, #68]	@ (8002fe8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	099b      	lsrs	r3, r3, #6
 8002fa8:	3301      	adds	r3, #1
 8002faa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002fac:	e002      	b.n	8002fb4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d102      	bne.n	8002fc6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f3      	bne.n	8002fae <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e000      	b.n	8002fd2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	46020800 	.word	0x46020800
 8002fe4:	20000008 	.word	0x20000008
 8002fe8:	10624dd3 	.word	0x10624dd3

08002fec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002ff0:	4b04      	ldr	r3, [pc, #16]	@ (8003004 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	46020800 	.word	0x46020800

08003008 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08e      	sub	sp, #56	@ 0x38
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003010:	2300      	movs	r3, #0
 8003012:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d102      	bne.n	8003022 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	f000 bec8 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003022:	4b99      	ldr	r3, [pc, #612]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800302c:	4b96      	ldr	r3, [pc, #600]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800302e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0310 	and.w	r3, r3, #16
 800303e:	2b00      	cmp	r3, #0
 8003040:	f000 816c 	beq.w	800331c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <HAL_RCC_OscConfig+0x52>
 800304a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304c:	2b0c      	cmp	r3, #12
 800304e:	f040 80de 	bne.w	800320e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003054:	2b01      	cmp	r3, #1
 8003056:	f040 80da 	bne.w	800320e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d102      	bne.n	8003068 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f000 bea5 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800306c:	4b86      	ldr	r3, [pc, #536]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d004      	beq.n	8003082 <HAL_RCC_OscConfig+0x7a>
 8003078:	4b83      	ldr	r3, [pc, #524]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003080:	e005      	b.n	800308e <HAL_RCC_OscConfig+0x86>
 8003082:	4b81      	ldr	r3, [pc, #516]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003084:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003088:	041b      	lsls	r3, r3, #16
 800308a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800308e:	4293      	cmp	r3, r2
 8003090:	d255      	bcs.n	800313e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003094:	2b00      	cmp	r3, #0
 8003096:	d10a      	bne.n	80030ae <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	4618      	mov	r0, r3
 800309e:	f001 f9d9 	bl	8004454 <RCC_SetFlashLatencyFromMSIRange>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	f000 be82 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80030ae:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	4a75      	ldr	r2, [pc, #468]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030b8:	6093      	str	r3, [r2, #8]
 80030ba:	4b73      	ldr	r3, [pc, #460]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	4970      	ldr	r1, [pc, #448]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80030d4:	d309      	bcc.n	80030ea <HAL_RCC_OscConfig+0xe2>
 80030d6:	4b6c      	ldr	r3, [pc, #432]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f023 021f 	bic.w	r2, r3, #31
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	4969      	ldr	r1, [pc, #420]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60cb      	str	r3, [r1, #12]
 80030e8:	e07e      	b.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	da0a      	bge.n	8003108 <HAL_RCC_OscConfig+0x100>
 80030f2:	4b65      	ldr	r3, [pc, #404]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	015b      	lsls	r3, r3, #5
 8003100:	4961      	ldr	r1, [pc, #388]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003102:	4313      	orrs	r3, r2
 8003104:	60cb      	str	r3, [r1, #12]
 8003106:	e06f      	b.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003110:	d30a      	bcc.n	8003128 <HAL_RCC_OscConfig+0x120>
 8003112:	4b5d      	ldr	r3, [pc, #372]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	029b      	lsls	r3, r3, #10
 8003120:	4959      	ldr	r1, [pc, #356]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003122:	4313      	orrs	r3, r2
 8003124:	60cb      	str	r3, [r1, #12]
 8003126:	e05f      	b.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
 8003128:	4b57      	ldr	r3, [pc, #348]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	03db      	lsls	r3, r3, #15
 8003136:	4954      	ldr	r1, [pc, #336]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003138:	4313      	orrs	r3, r2
 800313a:	60cb      	str	r3, [r1, #12]
 800313c:	e054      	b.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800313e:	4b52      	ldr	r3, [pc, #328]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	4a51      	ldr	r2, [pc, #324]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003144:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003148:	6093      	str	r3, [r2, #8]
 800314a:	4b4f      	ldr	r3, [pc, #316]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	494c      	ldr	r1, [pc, #304]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003158:	4313      	orrs	r3, r2
 800315a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003164:	d309      	bcc.n	800317a <HAL_RCC_OscConfig+0x172>
 8003166:	4b48      	ldr	r3, [pc, #288]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f023 021f 	bic.w	r2, r3, #31
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	4945      	ldr	r1, [pc, #276]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003174:	4313      	orrs	r3, r2
 8003176:	60cb      	str	r3, [r1, #12]
 8003178:	e028      	b.n	80031cc <HAL_RCC_OscConfig+0x1c4>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317e:	2b00      	cmp	r3, #0
 8003180:	da0a      	bge.n	8003198 <HAL_RCC_OscConfig+0x190>
 8003182:	4b41      	ldr	r3, [pc, #260]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	015b      	lsls	r3, r3, #5
 8003190:	493d      	ldr	r1, [pc, #244]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003192:	4313      	orrs	r3, r2
 8003194:	60cb      	str	r3, [r1, #12]
 8003196:	e019      	b.n	80031cc <HAL_RCC_OscConfig+0x1c4>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a0:	d30a      	bcc.n	80031b8 <HAL_RCC_OscConfig+0x1b0>
 80031a2:	4b39      	ldr	r3, [pc, #228]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	029b      	lsls	r3, r3, #10
 80031b0:	4935      	ldr	r1, [pc, #212]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60cb      	str	r3, [r1, #12]
 80031b6:	e009      	b.n	80031cc <HAL_RCC_OscConfig+0x1c4>
 80031b8:	4b33      	ldr	r3, [pc, #204]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	03db      	lsls	r3, r3, #15
 80031c6:	4930      	ldr	r1, [pc, #192]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80031cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 f93c 	bl	8004454 <RCC_SetFlashLatencyFromMSIRange>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	f000 bde5 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80031e8:	f001 f8de 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031ec:	4b27      	ldr	r3, [pc, #156]	@ (800328c <HAL_RCC_OscConfig+0x284>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff f931 	bl	8002458 <HAL_InitTick>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80031fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 808a 	beq.w	800331a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003206:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800320a:	f000 bdd2 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d066      	beq.n	80032e4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003216:	4b1c      	ldr	r3, [pc, #112]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a1b      	ldr	r2, [pc, #108]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003222:	f7ff f9a3 	bl	800256c <HAL_GetTick>
 8003226:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003228:	e009      	b.n	800323e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800322a:	f7ff f99f 	bl	800256c <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d902      	bls.n	800323e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	f000 bdba 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800323e:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0304 	and.w	r3, r3, #4
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0ef      	beq.n	800322a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800324a:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4a0e      	ldr	r2, [pc, #56]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003250:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003254:	6093      	str	r3, [r2, #8]
 8003256:	4b0c      	ldr	r3, [pc, #48]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003262:	4909      	ldr	r1, [pc, #36]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003264:	4313      	orrs	r3, r2
 8003266:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003270:	d30e      	bcc.n	8003290 <HAL_RCC_OscConfig+0x288>
 8003272:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f023 021f 	bic.w	r2, r3, #31
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	4902      	ldr	r1, [pc, #8]	@ (8003288 <HAL_RCC_OscConfig+0x280>)
 8003280:	4313      	orrs	r3, r2
 8003282:	60cb      	str	r3, [r1, #12]
 8003284:	e04a      	b.n	800331c <HAL_RCC_OscConfig+0x314>
 8003286:	bf00      	nop
 8003288:	46020c00 	.word	0x46020c00
 800328c:	2000000c 	.word	0x2000000c
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	2b00      	cmp	r3, #0
 8003296:	da0a      	bge.n	80032ae <HAL_RCC_OscConfig+0x2a6>
 8003298:	4b98      	ldr	r3, [pc, #608]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	015b      	lsls	r3, r3, #5
 80032a6:	4995      	ldr	r1, [pc, #596]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	60cb      	str	r3, [r1, #12]
 80032ac:	e036      	b.n	800331c <HAL_RCC_OscConfig+0x314>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b6:	d30a      	bcc.n	80032ce <HAL_RCC_OscConfig+0x2c6>
 80032b8:	4b90      	ldr	r3, [pc, #576]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	029b      	lsls	r3, r3, #10
 80032c6:	498d      	ldr	r1, [pc, #564]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60cb      	str	r3, [r1, #12]
 80032cc:	e026      	b.n	800331c <HAL_RCC_OscConfig+0x314>
 80032ce:	4b8b      	ldr	r3, [pc, #556]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	03db      	lsls	r3, r3, #15
 80032dc:	4987      	ldr	r1, [pc, #540]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	60cb      	str	r3, [r1, #12]
 80032e2:	e01b      	b.n	800331c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80032e4:	4b85      	ldr	r3, [pc, #532]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a84      	ldr	r2, [pc, #528]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80032ea:	f023 0301 	bic.w	r3, r3, #1
 80032ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80032f0:	f7ff f93c 	bl	800256c <HAL_GetTick>
 80032f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80032f6:	e009      	b.n	800330c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032f8:	f7ff f938 	bl	800256c <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d902      	bls.n	800330c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	f000 bd53 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800330c:	4b7b      	ldr	r3, [pc, #492]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1ef      	bne.n	80032f8 <HAL_RCC_OscConfig+0x2f0>
 8003318:	e000      	b.n	800331c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800331a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 808b 	beq.w	8003440 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800332a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332c:	2b08      	cmp	r3, #8
 800332e:	d005      	beq.n	800333c <HAL_RCC_OscConfig+0x334>
 8003330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003332:	2b0c      	cmp	r3, #12
 8003334:	d109      	bne.n	800334a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003338:	2b03      	cmp	r3, #3
 800333a:	d106      	bne.n	800334a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d17d      	bne.n	8003440 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	f000 bd34 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003352:	d106      	bne.n	8003362 <HAL_RCC_OscConfig+0x35a>
 8003354:	4b69      	ldr	r3, [pc, #420]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a68      	ldr	r2, [pc, #416]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800335a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800335e:	6013      	str	r3, [r2, #0]
 8003360:	e041      	b.n	80033e6 <HAL_RCC_OscConfig+0x3de>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800336a:	d112      	bne.n	8003392 <HAL_RCC_OscConfig+0x38a>
 800336c:	4b63      	ldr	r3, [pc, #396]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a62      	ldr	r2, [pc, #392]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 8003372:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	4b60      	ldr	r3, [pc, #384]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a5f      	ldr	r2, [pc, #380]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800337e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	4b5d      	ldr	r3, [pc, #372]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a5c      	ldr	r2, [pc, #368]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800338a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	e029      	b.n	80033e6 <HAL_RCC_OscConfig+0x3de>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800339a:	d112      	bne.n	80033c2 <HAL_RCC_OscConfig+0x3ba>
 800339c:	4b57      	ldr	r3, [pc, #348]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a56      	ldr	r2, [pc, #344]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b54      	ldr	r3, [pc, #336]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a53      	ldr	r2, [pc, #332]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033b2:	6013      	str	r3, [r2, #0]
 80033b4:	4b51      	ldr	r3, [pc, #324]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a50      	ldr	r2, [pc, #320]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	e011      	b.n	80033e6 <HAL_RCC_OscConfig+0x3de>
 80033c2:	4b4e      	ldr	r3, [pc, #312]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a4d      	ldr	r2, [pc, #308]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	4b4b      	ldr	r3, [pc, #300]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a4a      	ldr	r2, [pc, #296]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	4b48      	ldr	r3, [pc, #288]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a47      	ldr	r2, [pc, #284]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80033e0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80033e4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d014      	beq.n	8003418 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80033ee:	f7ff f8bd 	bl	800256c <HAL_GetTick>
 80033f2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033f4:	e009      	b.n	800340a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033f6:	f7ff f8b9 	bl	800256c <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b64      	cmp	r3, #100	@ 0x64
 8003402:	d902      	bls.n	800340a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	f000 bcd4 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800340a:	4b3c      	ldr	r3, [pc, #240]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ef      	beq.n	80033f6 <HAL_RCC_OscConfig+0x3ee>
 8003416:	e013      	b.n	8003440 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003418:	f7ff f8a8 	bl	800256c <HAL_GetTick>
 800341c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800341e:	e009      	b.n	8003434 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003420:	f7ff f8a4 	bl	800256c <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b64      	cmp	r3, #100	@ 0x64
 800342c:	d902      	bls.n	8003434 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	f000 bcbf 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003434:	4b31      	ldr	r3, [pc, #196]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1ef      	bne.n	8003420 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d05f      	beq.n	800350c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800344c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344e:	2b04      	cmp	r3, #4
 8003450:	d005      	beq.n	800345e <HAL_RCC_OscConfig+0x456>
 8003452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003454:	2b0c      	cmp	r3, #12
 8003456:	d114      	bne.n	8003482 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800345a:	2b02      	cmp	r3, #2
 800345c:	d111      	bne.n	8003482 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	f000 bca3 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800346c:	4b23      	ldr	r3, [pc, #140]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	041b      	lsls	r3, r3, #16
 800347a:	4920      	ldr	r1, [pc, #128]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800347c:	4313      	orrs	r3, r2
 800347e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003480:	e044      	b.n	800350c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d024      	beq.n	80034d4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800348a:	4b1c      	ldr	r3, [pc, #112]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1b      	ldr	r2, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 8003490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003494:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003496:	f7ff f869 	bl	800256c <HAL_GetTick>
 800349a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800349c:	e009      	b.n	80034b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349e:	f7ff f865 	bl	800256c <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d902      	bls.n	80034b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	f000 bc80 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b2:	4b12      	ldr	r3, [pc, #72]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0ef      	beq.n	800349e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80034be:	4b0f      	ldr	r3, [pc, #60]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	041b      	lsls	r3, r3, #16
 80034cc:	490b      	ldr	r1, [pc, #44]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	610b      	str	r3, [r1, #16]
 80034d2:	e01b      	b.n	800350c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80034d4:	4b09      	ldr	r3, [pc, #36]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a08      	ldr	r2, [pc, #32]	@ (80034fc <HAL_RCC_OscConfig+0x4f4>)
 80034da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034de:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80034e0:	f7ff f844 	bl	800256c <HAL_GetTick>
 80034e4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034e6:	e00b      	b.n	8003500 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e8:	f7ff f840 	bl	800256c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d904      	bls.n	8003500 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	f000 bc5b 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
 80034fc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003500:	4baf      	ldr	r3, [pc, #700]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1ed      	bne.n	80034e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80c8 	beq.w	80036aa <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003520:	4ba7      	ldr	r3, [pc, #668]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003522:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	d111      	bne.n	8003552 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800352e:	4ba4      	ldr	r3, [pc, #656]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003534:	4aa2      	ldr	r2, [pc, #648]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003536:	f043 0304 	orr.w	r3, r3, #4
 800353a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800353e:	4ba0      	ldr	r3, [pc, #640]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003540:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	617b      	str	r3, [r7, #20]
 800354a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800354c:	2301      	movs	r3, #1
 800354e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003552:	4b9c      	ldr	r3, [pc, #624]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d119      	bne.n	8003592 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800355e:	4b99      	ldr	r3, [pc, #612]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	4a98      	ldr	r2, [pc, #608]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800356a:	f7fe ffff 	bl	800256c <HAL_GetTick>
 800356e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003570:	e009      	b.n	8003586 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003572:	f7fe fffb 	bl	800256c <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d902      	bls.n	8003586 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	f000 bc16 	b.w	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003586:	4b8f      	ldr	r3, [pc, #572]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0ef      	beq.n	8003572 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d05f      	beq.n	800365a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800359a:	4b89      	ldr	r3, [pc, #548]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800359c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035a0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d037      	beq.n	8003620 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d006      	beq.n	80035c8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e3f4      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80035c8:	6a3b      	ldr	r3, [r7, #32]
 80035ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d01b      	beq.n	800360a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80035d2:	4b7b      	ldr	r3, [pc, #492]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80035d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035d8:	4a79      	ldr	r2, [pc, #484]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80035da:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80035de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80035e2:	f7fe ffc3 	bl	800256c <HAL_GetTick>
 80035e6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ea:	f7fe ffbf 	bl	800256c <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e3da      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80035fc:	4b70      	ldr	r3, [pc, #448]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80035fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003602:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1ef      	bne.n	80035ea <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800360a:	4b6d      	ldr	r3, [pc, #436]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800360c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003610:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	4969      	ldr	r1, [pc, #420]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003620:	4b67      	ldr	r3, [pc, #412]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003626:	4a66      	ldr	r2, [pc, #408]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003628:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800362c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003630:	f7fe ff9c 	bl	800256c <HAL_GetTick>
 8003634:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003638:	f7fe ff98 	bl	800256c <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b05      	cmp	r3, #5
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e3b3      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800364a:	4b5d      	ldr	r3, [pc, #372]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800364c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003650:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0ef      	beq.n	8003638 <HAL_RCC_OscConfig+0x630>
 8003658:	e01b      	b.n	8003692 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800365a:	4b59      	ldr	r3, [pc, #356]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800365c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003660:	4a57      	ldr	r2, [pc, #348]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003662:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003666:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800366a:	f7fe ff7f 	bl	800256c <HAL_GetTick>
 800366e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003672:	f7fe ff7b 	bl	800256c <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b05      	cmp	r3, #5
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e396      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003684:	4b4e      	ldr	r3, [pc, #312]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003686:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800368a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1ef      	bne.n	8003672 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003692:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8003696:	2b01      	cmp	r3, #1
 8003698:	d107      	bne.n	80036aa <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800369a:	4b49      	ldr	r3, [pc, #292]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800369c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036a0:	4a47      	ldr	r2, [pc, #284]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80036a2:	f023 0304 	bic.w	r3, r3, #4
 80036a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 8111 	beq.w	80038da <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80036b8:	2300      	movs	r3, #0
 80036ba:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036be:	4b40      	ldr	r3, [pc, #256]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80036c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036c4:	f003 0304 	and.w	r3, r3, #4
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d111      	bne.n	80036f0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036cc:	4b3c      	ldr	r3, [pc, #240]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80036ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d2:	4a3b      	ldr	r2, [pc, #236]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80036d4:	f043 0304 	orr.w	r3, r3, #4
 80036d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80036dc:	4b38      	ldr	r3, [pc, #224]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 80036de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036e2:	f003 0304 	and.w	r3, r3, #4
 80036e6:	613b      	str	r3, [r7, #16]
 80036e8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80036f0:	4b34      	ldr	r3, [pc, #208]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d118      	bne.n	800372e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80036fc:	4b31      	ldr	r3, [pc, #196]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 80036fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003700:	4a30      	ldr	r2, [pc, #192]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003708:	f7fe ff30 	bl	800256c <HAL_GetTick>
 800370c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003710:	f7fe ff2c 	bl	800256c <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e347      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003722:	4b28      	ldr	r3, [pc, #160]	@ (80037c4 <HAL_RCC_OscConfig+0x7bc>)
 8003724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d01f      	beq.n	800377a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0304 	and.w	r3, r3, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	d010      	beq.n	8003768 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003746:	4b1e      	ldr	r3, [pc, #120]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800374c:	4a1c      	ldr	r2, [pc, #112]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800374e:	f043 0304 	orr.w	r3, r3, #4
 8003752:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003756:	4b1a      	ldr	r3, [pc, #104]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800375c:	4a18      	ldr	r2, [pc, #96]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800375e:	f043 0301 	orr.w	r3, r3, #1
 8003762:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003766:	e018      	b.n	800379a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003768:	4b15      	ldr	r3, [pc, #84]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800376a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800376e:	4a14      	ldr	r2, [pc, #80]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003770:	f043 0301 	orr.w	r3, r3, #1
 8003774:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003778:	e00f      	b.n	800379a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800377a:	4b11      	ldr	r3, [pc, #68]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800377c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003780:	4a0f      	ldr	r2, [pc, #60]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003782:	f023 0301 	bic.w	r3, r3, #1
 8003786:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800378a:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 800378c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003790:	4a0b      	ldr	r2, [pc, #44]	@ (80037c0 <HAL_RCC_OscConfig+0x7b8>)
 8003792:	f023 0304 	bic.w	r3, r3, #4
 8003796:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d057      	beq.n	8003852 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80037a2:	f7fe fee3 	bl	800256c <HAL_GetTick>
 80037a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a8:	e00e      	b.n	80037c8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fe fedf 	bl	800256c <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d905      	bls.n	80037c8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e2f8      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
 80037c0:	46020c00 	.word	0x46020c00
 80037c4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037c8:	4b9c      	ldr	r3, [pc, #624]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80037ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0e9      	beq.n	80037aa <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d01b      	beq.n	800381a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80037e2:	4b96      	ldr	r3, [pc, #600]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80037e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037e8:	4a94      	ldr	r2, [pc, #592]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80037ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80037f2:	e00a      	b.n	800380a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f4:	f7fe feba 	bl	800256c <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003802:	4293      	cmp	r3, r2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e2d3      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800380a:	4b8c      	ldr	r3, [pc, #560]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800380c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003810:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0ed      	beq.n	80037f4 <HAL_RCC_OscConfig+0x7ec>
 8003818:	e053      	b.n	80038c2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800381a:	4b88      	ldr	r3, [pc, #544]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800381c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003820:	4a86      	ldr	r2, [pc, #536]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003822:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003826:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800382a:	e00a      	b.n	8003842 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382c:	f7fe fe9e 	bl	800256c <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e2b7      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003842:	4b7e      	ldr	r3, [pc, #504]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1ed      	bne.n	800382c <HAL_RCC_OscConfig+0x824>
 8003850:	e037      	b.n	80038c2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8003852:	f7fe fe8b 	bl	800256c <HAL_GetTick>
 8003856:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003858:	e00a      	b.n	8003870 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385a:	f7fe fe87 	bl	800256c <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003868:	4293      	cmp	r3, r2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e2a0      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003870:	4b72      	ldr	r3, [pc, #456]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1ed      	bne.n	800385a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800387e:	4b6f      	ldr	r3, [pc, #444]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003880:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01a      	beq.n	80038c2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800388c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800388e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003892:	4a6a      	ldr	r2, [pc, #424]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003894:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003898:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800389c:	e00a      	b.n	80038b4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800389e:	f7fe fe65 	bl	800256c <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e27e      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80038b4:	4b61      	ldr	r3, [pc, #388]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80038b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1ed      	bne.n	800389e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038c2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d107      	bne.n	80038da <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ca:	4b5c      	ldr	r3, [pc, #368]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80038cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038d0:	4a5a      	ldr	r2, [pc, #360]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0320 	and.w	r3, r3, #32
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d036      	beq.n	8003954 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d019      	beq.n	8003922 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80038ee:	4b53      	ldr	r3, [pc, #332]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a52      	ldr	r2, [pc, #328]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80038f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80038f8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80038fa:	f7fe fe37 	bl	800256c <HAL_GetTick>
 80038fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003902:	f7fe fe33 	bl	800256c <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e24e      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003914:	4b49      	ldr	r3, [pc, #292]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCC_OscConfig+0x8fa>
 8003920:	e018      	b.n	8003954 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8003922:	4b46      	ldr	r3, [pc, #280]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a45      	ldr	r2, [pc, #276]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003928:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800392c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800392e:	f7fe fe1d 	bl	800256c <HAL_GetTick>
 8003932:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003936:	f7fe fe19 	bl	800256c <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e234      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003948:	4b3c      	ldr	r3, [pc, #240]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f0      	bne.n	8003936 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800395c:	2b00      	cmp	r3, #0
 800395e:	d036      	beq.n	80039ce <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003964:	2b00      	cmp	r3, #0
 8003966:	d019      	beq.n	800399c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8003968:	4b34      	ldr	r3, [pc, #208]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a33      	ldr	r2, [pc, #204]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800396e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003972:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003974:	f7fe fdfa 	bl	800256c <HAL_GetTick>
 8003978:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800397c:	f7fe fdf6 	bl	800256c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e211      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800398e:	4b2b      	ldr	r3, [pc, #172]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0f0      	beq.n	800397c <HAL_RCC_OscConfig+0x974>
 800399a:	e018      	b.n	80039ce <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800399c:	4b27      	ldr	r3, [pc, #156]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a26      	ldr	r2, [pc, #152]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039a6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80039a8:	f7fe fde0 	bl	800256c <HAL_GetTick>
 80039ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80039b0:	f7fe fddc 	bl	800256c <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e1f7      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80039c2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f0      	bne.n	80039b0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d07f      	beq.n	8003ada <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d062      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80039e2:	4b16      	ldr	r3, [pc, #88]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	4a15      	ldr	r2, [pc, #84]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039ec:	6093      	str	r3, [r2, #8]
 80039ee:	4b13      	ldr	r3, [pc, #76]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fa:	4910      	ldr	r1, [pc, #64]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003a08:	d309      	bcc.n	8003a1e <HAL_RCC_OscConfig+0xa16>
 8003a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f023 021f 	bic.w	r2, r3, #31
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4909      	ldr	r1, [pc, #36]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60cb      	str	r3, [r1, #12]
 8003a1c:	e02a      	b.n	8003a74 <HAL_RCC_OscConfig+0xa6c>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	da0c      	bge.n	8003a40 <HAL_RCC_OscConfig+0xa38>
 8003a26:	4b05      	ldr	r3, [pc, #20]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	015b      	lsls	r3, r3, #5
 8003a34:	4901      	ldr	r1, [pc, #4]	@ (8003a3c <HAL_RCC_OscConfig+0xa34>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60cb      	str	r3, [r1, #12]
 8003a3a:	e01b      	b.n	8003a74 <HAL_RCC_OscConfig+0xa6c>
 8003a3c:	46020c00 	.word	0x46020c00
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a48:	d30a      	bcc.n	8003a60 <HAL_RCC_OscConfig+0xa58>
 8003a4a:	4ba1      	ldr	r3, [pc, #644]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	029b      	lsls	r3, r3, #10
 8003a58:	499d      	ldr	r1, [pc, #628]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60cb      	str	r3, [r1, #12]
 8003a5e:	e009      	b.n	8003a74 <HAL_RCC_OscConfig+0xa6c>
 8003a60:	4b9b      	ldr	r3, [pc, #620]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	03db      	lsls	r3, r3, #15
 8003a6e:	4998      	ldr	r1, [pc, #608]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003a74:	4b96      	ldr	r3, [pc, #600]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a95      	ldr	r2, [pc, #596]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003a80:	f7fe fd74 	bl	800256c <HAL_GetTick>
 8003a84:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003a88:	f7fe fd70 	bl	800256c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e18b      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003a9a:	4b8d      	ldr	r3, [pc, #564]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0xa80>
 8003aa6:	e018      	b.n	8003ada <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003aa8:	4b89      	ldr	r3, [pc, #548]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a88      	ldr	r2, [pc, #544]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003aae:	f023 0310 	bic.w	r3, r3, #16
 8003ab2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003ab4:	f7fe fd5a 	bl	800256c <HAL_GetTick>
 8003ab8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003abc:	f7fe fd56 	bl	800256c <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e171      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003ace:	4b80      	ldr	r3, [pc, #512]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 8166 	beq.w	8003db0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aea:	4b79      	ldr	r3, [pc, #484]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	f003 030c 	and.w	r3, r3, #12
 8003af2:	2b0c      	cmp	r3, #12
 8003af4:	f000 80f2 	beq.w	8003cdc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	f040 80c5 	bne.w	8003c8c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003b02:	4b73      	ldr	r3, [pc, #460]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a72      	ldr	r2, [pc, #456]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b0c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003b0e:	f7fe fd2d 	bl	800256c <HAL_GetTick>
 8003b12:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b16:	f7fe fd29 	bl	800256c <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e144      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b28:	4b69      	ldr	r3, [pc, #420]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1f0      	bne.n	8003b16 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b34:	4b66      	ldr	r3, [pc, #408]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b3a:	f003 0304 	and.w	r3, r3, #4
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d111      	bne.n	8003b66 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8003b42:	4b63      	ldr	r3, [pc, #396]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b48:	4a61      	ldr	r2, [pc, #388]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b4a:	f043 0304 	orr.w	r3, r3, #4
 8003b4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003b52:	4b5f      	ldr	r3, [pc, #380]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b58:	f003 0304 	and.w	r3, r3, #4
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003b60:	2301      	movs	r3, #1
 8003b62:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8003b66:	4b5b      	ldr	r3, [pc, #364]	@ (8003cd4 <HAL_RCC_OscConfig+0xccc>)
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b72:	d102      	bne.n	8003b7a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8003b74:	2301      	movs	r3, #1
 8003b76:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003b7a:	4b56      	ldr	r3, [pc, #344]	@ (8003cd4 <HAL_RCC_OscConfig+0xccc>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	4a55      	ldr	r2, [pc, #340]	@ (8003cd4 <HAL_RCC_OscConfig+0xccc>)
 8003b80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b84:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8003b86:	4b52      	ldr	r3, [pc, #328]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b8e:	f023 0303 	bic.w	r3, r3, #3
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b9a:	3a01      	subs	r2, #1
 8003b9c:	0212      	lsls	r2, r2, #8
 8003b9e:	4311      	orrs	r1, r2
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	494a      	ldr	r1, [pc, #296]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	628b      	str	r3, [r1, #40]	@ 0x28
 8003bac:	4b48      	ldr	r3, [pc, #288]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003bae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bb0:	4b49      	ldr	r3, [pc, #292]	@ (8003cd8 <HAL_RCC_OscConfig+0xcd0>)
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003bb8:	3a01      	subs	r2, #1
 8003bba:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bc2:	3a01      	subs	r2, #1
 8003bc4:	0252      	lsls	r2, r2, #9
 8003bc6:	b292      	uxth	r2, r2
 8003bc8:	4311      	orrs	r1, r2
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bce:	3a01      	subs	r2, #1
 8003bd0:	0412      	lsls	r2, r2, #16
 8003bd2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003bd6:	4311      	orrs	r1, r2
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003bdc:	3a01      	subs	r2, #1
 8003bde:	0612      	lsls	r2, r2, #24
 8003be0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003be4:	430a      	orrs	r2, r1
 8003be6:	493a      	ldr	r1, [pc, #232]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003bec:	4b38      	ldr	r3, [pc, #224]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	4a37      	ldr	r2, [pc, #220]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003bf2:	f023 0310 	bic.w	r3, r3, #16
 8003bf6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfc:	4a34      	ldr	r2, [pc, #208]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003c02:	4b33      	ldr	r3, [pc, #204]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c06:	4a32      	ldr	r2, [pc, #200]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c08:	f043 0310 	orr.w	r3, r3, #16
 8003c0c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003c0e:	4b30      	ldr	r3, [pc, #192]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c12:	f023 020c 	bic.w	r2, r3, #12
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1a:	492d      	ldr	r1, [pc, #180]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8003c20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d105      	bne.n	8003c34 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003c28:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd4 <HAL_RCC_OscConfig+0xccc>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4a29      	ldr	r2, [pc, #164]	@ (8003cd4 <HAL_RCC_OscConfig+0xccc>)
 8003c2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c32:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8003c34:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d107      	bne.n	8003c4c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003c3c:	4b24      	ldr	r3, [pc, #144]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c42:	4a23      	ldr	r2, [pc, #140]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c44:	f023 0304 	bic.w	r3, r3, #4
 8003c48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003c4c:	4b20      	ldr	r3, [pc, #128]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a1f      	ldr	r2, [pc, #124]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c56:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003c58:	f7fe fc88 	bl	800256c <HAL_GetTick>
 8003c5c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c60:	f7fe fc84 	bl	800256c <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e09f      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003c72:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f0      	beq.n	8003c60 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003c7e:	4b14      	ldr	r3, [pc, #80]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c82:	4a13      	ldr	r2, [pc, #76]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c88:	6293      	str	r3, [r2, #40]	@ 0x28
 8003c8a:	e091      	b.n	8003db0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003c8c:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a0f      	ldr	r2, [pc, #60]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c96:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003c98:	f7fe fc68 	bl	800256c <HAL_GetTick>
 8003c9c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca0:	f7fe fc64 	bl	800256c <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e07f      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003cb2:	4b07      	ldr	r3, [pc, #28]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003cbe:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc2:	4a03      	ldr	r2, [pc, #12]	@ (8003cd0 <HAL_RCC_OscConfig+0xcc8>)
 8003cc4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003cc8:	f023 0303 	bic.w	r3, r3, #3
 8003ccc:	6293      	str	r3, [r2, #40]	@ 0x28
 8003cce:	e06f      	b.n	8003db0 <HAL_RCC_OscConfig+0xda8>
 8003cd0:	46020c00 	.word	0x46020c00
 8003cd4:	46020800 	.word	0x46020800
 8003cd8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003cdc:	4b37      	ldr	r3, [pc, #220]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003ce2:	4b36      	ldr	r3, [pc, #216]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d039      	beq.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	f003 0203 	and.w	r2, r3, #3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d132      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	0a1b      	lsrs	r3, r3, #8
 8003d02:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d129      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d122      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d28:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d11a      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	0a5b      	lsrs	r3, r3, #9
 8003d32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d111      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	0c1b      	lsrs	r3, r3, #16
 8003d44:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d108      	bne.n	8003d64 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	0e1b      	lsrs	r3, r3, #24
 8003d56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d001      	beq.n	8003d68 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e024      	b.n	8003db2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003d68:	4b14      	ldr	r3, [pc, #80]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	08db      	lsrs	r3, r3, #3
 8003d6e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d01a      	beq.n	8003db0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003d7a:	4b10      	ldr	r3, [pc, #64]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7e:	4a0f      	ldr	r2, [pc, #60]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003d80:	f023 0310 	bic.w	r3, r3, #16
 8003d84:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d86:	f7fe fbf1 	bl	800256c <HAL_GetTick>
 8003d8a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003d8c:	bf00      	nop
 8003d8e:	f7fe fbed 	bl	800256c <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d0f9      	beq.n	8003d8e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9e:	4a07      	ldr	r2, [pc, #28]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003da4:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da8:	4a04      	ldr	r2, [pc, #16]	@ (8003dbc <HAL_RCC_OscConfig+0xdb4>)
 8003daa:	f043 0310 	orr.w	r3, r3, #16
 8003dae:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3738      	adds	r7, #56	@ 0x38
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	46020c00 	.word	0x46020c00

08003dc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e1d9      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd4:	4b9b      	ldr	r3, [pc, #620]	@ (8004044 <HAL_RCC_ClockConfig+0x284>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 030f 	and.w	r3, r3, #15
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d910      	bls.n	8003e04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de2:	4b98      	ldr	r3, [pc, #608]	@ (8004044 <HAL_RCC_ClockConfig+0x284>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f023 020f 	bic.w	r2, r3, #15
 8003dea:	4996      	ldr	r1, [pc, #600]	@ (8004044 <HAL_RCC_ClockConfig+0x284>)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df2:	4b94      	ldr	r3, [pc, #592]	@ (8004044 <HAL_RCC_ClockConfig+0x284>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d001      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e1c1      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d010      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695a      	ldr	r2, [r3, #20]
 8003e14:	4b8c      	ldr	r3, [pc, #560]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d908      	bls.n	8003e32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8003e20:	4b89      	ldr	r3, [pc, #548]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	4986      	ldr	r1, [pc, #536]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d012      	beq.n	8003e64 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	4b81      	ldr	r3, [pc, #516]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	091b      	lsrs	r3, r3, #4
 8003e48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d909      	bls.n	8003e64 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003e50:	4b7d      	ldr	r3, [pc, #500]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	011b      	lsls	r3, r3, #4
 8003e5e:	497a      	ldr	r1, [pc, #488]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d010      	beq.n	8003e92 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	4b74      	ldr	r3, [pc, #464]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d908      	bls.n	8003e92 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003e80:	4b71      	ldr	r3, [pc, #452]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	496e      	ldr	r1, [pc, #440]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d010      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	4b69      	ldr	r3, [pc, #420]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	f003 030f 	and.w	r3, r3, #15
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d908      	bls.n	8003ec0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003eae:	4b66      	ldr	r3, [pc, #408]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	f023 020f 	bic.w	r2, r3, #15
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	4963      	ldr	r1, [pc, #396]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80d2 	beq.w	8004072 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d143      	bne.n	8003f62 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eda:	4b5b      	ldr	r3, [pc, #364]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d110      	bne.n	8003f0a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003ee8:	4b57      	ldr	r3, [pc, #348]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eee:	4a56      	ldr	r2, [pc, #344]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003ef0:	f043 0304 	orr.w	r3, r3, #4
 8003ef4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003ef8:	4b53      	ldr	r3, [pc, #332]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	60bb      	str	r3, [r7, #8]
 8003f04:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8003f06:	2301      	movs	r3, #1
 8003f08:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8003f0a:	f7fe fb2f 	bl	800256c <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8003f10:	4b4e      	ldr	r3, [pc, #312]	@ (800404c <HAL_RCC_ClockConfig+0x28c>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00f      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8003f1e:	f7fe fb25 	bl	800256c <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e12b      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003f30:	4b46      	ldr	r3, [pc, #280]	@ (800404c <HAL_RCC_ClockConfig+0x28c>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0f0      	beq.n	8003f1e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d107      	bne.n	8003f52 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003f42:	4b41      	ldr	r3, [pc, #260]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f48:	4a3f      	ldr	r2, [pc, #252]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f4a:	f023 0304 	bic.w	r3, r3, #4
 8003f4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003f52:	4b3d      	ldr	r3, [pc, #244]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d121      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e112      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d107      	bne.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f6a:	4b37      	ldr	r3, [pc, #220]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d115      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e106      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d107      	bne.n	8003f92 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003f82:	4b31      	ldr	r3, [pc, #196]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d109      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e0fa      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f92:	4b2d      	ldr	r3, [pc, #180]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0f2      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8003fa2:	4b29      	ldr	r3, [pc, #164]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	f023 0203 	bic.w	r2, r3, #3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	4926      	ldr	r1, [pc, #152]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8003fb4:	f7fe fada 	bl	800256c <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b03      	cmp	r3, #3
 8003fc0:	d112      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fc2:	e00a      	b.n	8003fda <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fc4:	f7fe fad2 	bl	800256c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e0d6      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fda:	4b1b      	ldr	r3, [pc, #108]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f003 030c 	and.w	r3, r3, #12
 8003fe2:	2b0c      	cmp	r3, #12
 8003fe4:	d1ee      	bne.n	8003fc4 <HAL_RCC_ClockConfig+0x204>
 8003fe6:	e044      	b.n	8004072 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d112      	bne.n	8004016 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ff0:	e00a      	b.n	8004008 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff2:	f7fe fabb 	bl	800256c <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004000:	4293      	cmp	r3, r2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e0bf      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004008:	4b0f      	ldr	r3, [pc, #60]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 800400a:	69db      	ldr	r3, [r3, #28]
 800400c:	f003 030c 	and.w	r3, r3, #12
 8004010:	2b08      	cmp	r3, #8
 8004012:	d1ee      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0x232>
 8004014:	e02d      	b.n	8004072 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d123      	bne.n	8004066 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004020:	f7fe faa4 	bl	800256c <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e0a8      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004036:	4b04      	ldr	r3, [pc, #16]	@ (8004048 <HAL_RCC_ClockConfig+0x288>)
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1ee      	bne.n	8004020 <HAL_RCC_ClockConfig+0x260>
 8004042:	e016      	b.n	8004072 <HAL_RCC_ClockConfig+0x2b2>
 8004044:	40022000 	.word	0x40022000
 8004048:	46020c00 	.word	0x46020c00
 800404c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004050:	f7fe fa8c 	bl	800256c <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800405e:	4293      	cmp	r3, r2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e090      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004066:	4b4a      	ldr	r3, [pc, #296]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	2b04      	cmp	r3, #4
 8004070:	d1ee      	bne.n	8004050 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d010      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	689a      	ldr	r2, [r3, #8]
 8004082:	4b43      	ldr	r3, [pc, #268]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	f003 030f 	and.w	r3, r3, #15
 800408a:	429a      	cmp	r2, r3
 800408c:	d208      	bcs.n	80040a0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800408e:	4b40      	ldr	r3, [pc, #256]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f023 020f 	bic.w	r2, r3, #15
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	493d      	ldr	r1, [pc, #244]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 800409c:	4313      	orrs	r3, r2
 800409e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040a0:	4b3c      	ldr	r3, [pc, #240]	@ (8004194 <HAL_RCC_ClockConfig+0x3d4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 030f 	and.w	r3, r3, #15
 80040a8:	683a      	ldr	r2, [r7, #0]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d210      	bcs.n	80040d0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ae:	4b39      	ldr	r3, [pc, #228]	@ (8004194 <HAL_RCC_ClockConfig+0x3d4>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f023 020f 	bic.w	r2, r3, #15
 80040b6:	4937      	ldr	r1, [pc, #220]	@ (8004194 <HAL_RCC_ClockConfig+0x3d4>)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040be:	4b35      	ldr	r3, [pc, #212]	@ (8004194 <HAL_RCC_ClockConfig+0x3d4>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e05b      	b.n	8004188 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d010      	beq.n	80040fe <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68da      	ldr	r2, [r3, #12]
 80040e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d208      	bcs.n	80040fe <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80040ec:	4b28      	ldr	r3, [pc, #160]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	4925      	ldr	r1, [pc, #148]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b00      	cmp	r3, #0
 8004108:	d012      	beq.n	8004130 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691a      	ldr	r2, [r3, #16]
 800410e:	4b20      	ldr	r3, [pc, #128]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	091b      	lsrs	r3, r3, #4
 8004114:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004118:	429a      	cmp	r2, r3
 800411a:	d209      	bcs.n	8004130 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800411c:	4b1c      	ldr	r3, [pc, #112]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	4919      	ldr	r1, [pc, #100]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 800412c:	4313      	orrs	r3, r2
 800412e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0310 	and.w	r3, r3, #16
 8004138:	2b00      	cmp	r3, #0
 800413a:	d010      	beq.n	800415e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	695a      	ldr	r2, [r3, #20]
 8004140:	4b13      	ldr	r3, [pc, #76]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004148:	429a      	cmp	r2, r3
 800414a:	d208      	bcs.n	800415e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800414c:	4b10      	ldr	r3, [pc, #64]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 800414e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004150:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	490d      	ldr	r1, [pc, #52]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 800415a:	4313      	orrs	r3, r2
 800415c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800415e:	f000 f821 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8004162:	4602      	mov	r2, r0
 8004164:	4b0a      	ldr	r3, [pc, #40]	@ (8004190 <HAL_RCC_ClockConfig+0x3d0>)
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	f003 030f 	and.w	r3, r3, #15
 800416c:	490a      	ldr	r1, [pc, #40]	@ (8004198 <HAL_RCC_ClockConfig+0x3d8>)
 800416e:	5ccb      	ldrb	r3, [r1, r3]
 8004170:	fa22 f303 	lsr.w	r3, r2, r3
 8004174:	4a09      	ldr	r2, [pc, #36]	@ (800419c <HAL_RCC_ClockConfig+0x3dc>)
 8004176:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004178:	4b09      	ldr	r3, [pc, #36]	@ (80041a0 <HAL_RCC_ClockConfig+0x3e0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7fe f96b 	bl	8002458 <HAL_InitTick>
 8004182:	4603      	mov	r3, r0
 8004184:	73fb      	strb	r3, [r7, #15]

  return status;
 8004186:	7bfb      	ldrb	r3, [r7, #15]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	46020c00 	.word	0x46020c00
 8004194:	40022000 	.word	0x40022000
 8004198:	0800b39c 	.word	0x0800b39c
 800419c:	20000008 	.word	0x20000008
 80041a0:	2000000c 	.word	0x2000000c

080041a4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b08b      	sub	sp, #44	@ 0x2c
 80041a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80041aa:	2300      	movs	r3, #0
 80041ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041b2:	4b78      	ldr	r3, [pc, #480]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041bc:	4b75      	ldr	r3, [pc, #468]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c0:	f003 0303 	and.w	r3, r3, #3
 80041c4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_RCC_GetSysClockFreq+0x34>
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b0c      	cmp	r3, #12
 80041d0:	d121      	bne.n	8004216 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d11e      	bne.n	8004216 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80041d8:	4b6e      	ldr	r3, [pc, #440]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80041e4:	4b6b      	ldr	r3, [pc, #428]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041ea:	0b1b      	lsrs	r3, r3, #12
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041f2:	e005      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80041f4:	4b67      	ldr	r3, [pc, #412]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	0f1b      	lsrs	r3, r3, #28
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004200:	4a65      	ldr	r2, [pc, #404]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004208:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d110      	bne.n	8004232 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004212:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004214:	e00d      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004216:	4b5f      	ldr	r3, [pc, #380]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	f003 030c 	and.w	r3, r3, #12
 800421e:	2b04      	cmp	r3, #4
 8004220:	d102      	bne.n	8004228 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004222:	4b5e      	ldr	r3, [pc, #376]	@ (800439c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004224:	623b      	str	r3, [r7, #32]
 8004226:	e004      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	2b08      	cmp	r3, #8
 800422c:	d101      	bne.n	8004232 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800422e:	4b5b      	ldr	r3, [pc, #364]	@ (800439c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004230:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	2b0c      	cmp	r3, #12
 8004236:	f040 80a5 	bne.w	8004384 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800423a:	4b56      	ldr	r3, [pc, #344]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800423c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004244:	4b53      	ldr	r3, [pc, #332]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004248:	0a1b      	lsrs	r3, r3, #8
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	3301      	adds	r3, #1
 8004250:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004252:	4b50      	ldr	r3, [pc, #320]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004256:	091b      	lsrs	r3, r3, #4
 8004258:	f003 0301 	and.w	r3, r3, #1
 800425c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800425e:	4b4d      	ldr	r3, [pc, #308]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004262:	08db      	lsrs	r3, r3, #3
 8004264:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	fb02 f303 	mul.w	r3, r2, r3
 800426e:	ee07 3a90 	vmov	s15, r3
 8004272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004276:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d003      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0xe4>
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	2b03      	cmp	r3, #3
 8004284:	d022      	beq.n	80042cc <HAL_RCC_GetSysClockFreq+0x128>
 8004286:	e043      	b.n	8004310 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004292:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80043a0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800429a:	4b3e      	ldr	r3, [pc, #248]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800429c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800429e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80042aa:	ed97 6a01 	vldr	s12, [r7, #4]
 80042ae:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80043a4 <HAL_RCC_GetSysClockFreq+0x200>
 80042b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80042ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042be:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042ca:	e046      	b.n	800435a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80043a0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80042da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042de:	4b2d      	ldr	r3, [pc, #180]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80042e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80042ee:	ed97 6a01 	vldr	s12, [r7, #4]
 80042f2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80043a4 <HAL_RCC_GetSysClockFreq+0x200>
 80042f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80042fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004302:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800430a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800430e:	e024      	b.n	800435a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	ee07 3a90 	vmov	s15, r3
 8004320:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004328:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800432a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800432c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004330:	ee07 3a90 	vmov	s15, r3
 8004334:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004338:	ed97 6a01 	vldr	s12, [r7, #4]
 800433c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80043a4 <HAL_RCC_GetSysClockFreq+0x200>
 8004340:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004344:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004348:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800434c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004354:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004358:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800435a:	4b0e      	ldr	r3, [pc, #56]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800435c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435e:	0e1b      	lsrs	r3, r3, #24
 8004360:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004364:	3301      	adds	r3, #1
 8004366:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004372:	edd7 6a07 	vldr	s13, [r7, #28]
 8004376:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800437a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800437e:	ee17 3a90 	vmov	r3, s15
 8004382:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004384:	6a3b      	ldr	r3, [r7, #32]
}
 8004386:	4618      	mov	r0, r3
 8004388:	372c      	adds	r7, #44	@ 0x2c
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	46020c00 	.word	0x46020c00
 8004398:	0800b3b4 	.word	0x0800b3b4
 800439c:	00f42400 	.word	0x00f42400
 80043a0:	4b742400 	.word	0x4b742400
 80043a4:	46000000 	.word	0x46000000

080043a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80043ac:	f7ff fefa 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 80043b0:	4602      	mov	r2, r0
 80043b2:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <HAL_RCC_GetHCLKFreq+0x28>)
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	4906      	ldr	r1, [pc, #24]	@ (80043d4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80043bc:	5ccb      	ldrb	r3, [r1, r3]
 80043be:	fa22 f303 	lsr.w	r3, r2, r3
 80043c2:	4a05      	ldr	r2, [pc, #20]	@ (80043d8 <HAL_RCC_GetHCLKFreq+0x30>)
 80043c4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80043c6:	4b04      	ldr	r3, [pc, #16]	@ (80043d8 <HAL_RCC_GetHCLKFreq+0x30>)
 80043c8:	681b      	ldr	r3, [r3, #0]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	46020c00 	.word	0x46020c00
 80043d4:	0800b39c 	.word	0x0800b39c
 80043d8:	20000008 	.word	0x20000008

080043dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80043e0:	f7ff ffe2 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 80043e4:	4602      	mov	r2, r0
 80043e6:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	091b      	lsrs	r3, r3, #4
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	4903      	ldr	r1, [pc, #12]	@ (8004400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043f2:	5ccb      	ldrb	r3, [r1, r3]
 80043f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	46020c00 	.word	0x46020c00
 8004400:	0800b3ac 	.word	0x0800b3ac

08004404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004408:	f7ff ffce 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 800440c:	4602      	mov	r2, r0
 800440e:	4b05      	ldr	r3, [pc, #20]	@ (8004424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	0a1b      	lsrs	r3, r3, #8
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	4903      	ldr	r1, [pc, #12]	@ (8004428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800441a:	5ccb      	ldrb	r3, [r1, r3]
 800441c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004420:	4618      	mov	r0, r3
 8004422:	bd80      	pop	{r7, pc}
 8004424:	46020c00 	.word	0x46020c00
 8004428:	0800b3ac 	.word	0x0800b3ac

0800442c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004430:	f7ff ffba 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 8004434:	4602      	mov	r2, r0
 8004436:	4b05      	ldr	r3, [pc, #20]	@ (800444c <HAL_RCC_GetPCLK3Freq+0x20>)
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	091b      	lsrs	r3, r3, #4
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	4903      	ldr	r1, [pc, #12]	@ (8004450 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004442:	5ccb      	ldrb	r3, [r1, r3]
 8004444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004448:	4618      	mov	r0, r3
 800444a:	bd80      	pop	{r7, pc}
 800444c:	46020c00 	.word	0x46020c00
 8004450:	0800b3ac 	.word	0x0800b3ac

08004454 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800445c:	4b3e      	ldr	r3, [pc, #248]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800445e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004462:	f003 0304 	and.w	r3, r3, #4
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800446a:	f7fe fdbf 	bl	8002fec <HAL_PWREx_GetVoltageRange>
 800446e:	6178      	str	r0, [r7, #20]
 8004470:	e019      	b.n	80044a6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004472:	4b39      	ldr	r3, [pc, #228]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004474:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004478:	4a37      	ldr	r2, [pc, #220]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800447a:	f043 0304 	orr.w	r3, r3, #4
 800447e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004482:	4b35      	ldr	r3, [pc, #212]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004488:	f003 0304 	and.w	r3, r3, #4
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004490:	f7fe fdac 	bl	8002fec <HAL_PWREx_GetVoltageRange>
 8004494:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004496:	4b30      	ldr	r3, [pc, #192]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004498:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449c:	4a2e      	ldr	r2, [pc, #184]	@ (8004558 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800449e:	f023 0304 	bic.w	r3, r3, #4
 80044a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044ac:	d003      	beq.n	80044b6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044b4:	d109      	bne.n	80044ca <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044bc:	d202      	bcs.n	80044c4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80044be:	2301      	movs	r3, #1
 80044c0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80044c2:	e033      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80044c4:	2300      	movs	r3, #0
 80044c6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80044c8:	e030      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044d0:	d208      	bcs.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d8:	d102      	bne.n	80044e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80044da:	2303      	movs	r3, #3
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	e025      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e035      	b.n	8004550 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044ea:	d90f      	bls.n	800450c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044f8:	d902      	bls.n	8004500 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80044fa:	2300      	movs	r3, #0
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	e015      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004500:	2301      	movs	r3, #1
 8004502:	613b      	str	r3, [r7, #16]
 8004504:	e012      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	e00f      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004512:	d109      	bne.n	8004528 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800451a:	d102      	bne.n	8004522 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800451c:	2301      	movs	r3, #1
 800451e:	613b      	str	r3, [r7, #16]
 8004520:	e004      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004522:	2302      	movs	r3, #2
 8004524:	613b      	str	r3, [r7, #16]
 8004526:	e001      	b.n	800452c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004528:	2301      	movs	r3, #1
 800452a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800452c:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f023 020f 	bic.w	r2, r3, #15
 8004534:	4909      	ldr	r1, [pc, #36]	@ (800455c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	4313      	orrs	r3, r2
 800453a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800453c:	4b07      	ldr	r3, [pc, #28]	@ (800455c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 030f 	and.w	r3, r3, #15
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	429a      	cmp	r2, r3
 8004548:	d001      	beq.n	800454e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e000      	b.n	8004550 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	46020c00 	.word	0x46020c00
 800455c:	40022000 	.word	0x40022000

08004560 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b0b6      	sub	sp, #216	@ 0xd8
 8004566:	af00      	add	r7, sp, #0
 8004568:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800456c:	2300      	movs	r3, #0
 800456e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004572:	2300      	movs	r3, #0
 8004574:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004578:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800457c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004580:	f002 0401 	and.w	r4, r2, #1
 8004584:	2500      	movs	r5, #0
 8004586:	ea54 0305 	orrs.w	r3, r4, r5
 800458a:	d00b      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800458c:	4bc5      	ldr	r3, [pc, #788]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800458e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004592:	f023 0103 	bic.w	r1, r3, #3
 8004596:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800459a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800459c:	4ac1      	ldr	r2, [pc, #772]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800459e:	430b      	orrs	r3, r1
 80045a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ac:	f002 0804 	and.w	r8, r2, #4
 80045b0:	f04f 0900 	mov.w	r9, #0
 80045b4:	ea58 0309 	orrs.w	r3, r8, r9
 80045b8:	d00b      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80045ba:	4bba      	ldr	r3, [pc, #744]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80045bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045c0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80045c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ca:	4ab6      	ldr	r2, [pc, #728]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80045cc:	430b      	orrs	r3, r1
 80045ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f002 0a08 	and.w	sl, r2, #8
 80045de:	f04f 0b00 	mov.w	fp, #0
 80045e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80045e6:	d00b      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80045e8:	4bae      	ldr	r3, [pc, #696]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80045ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80045f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f8:	4aaa      	ldr	r2, [pc, #680]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80045fa:	430b      	orrs	r3, r1
 80045fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004600:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004608:	f002 0310 	and.w	r3, r2, #16
 800460c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004610:	2300      	movs	r3, #0
 8004612:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004616:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800461a:	460b      	mov	r3, r1
 800461c:	4313      	orrs	r3, r2
 800461e:	d00b      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004620:	4ba0      	ldr	r3, [pc, #640]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004626:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800462a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800462e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004630:	4a9c      	ldr	r2, [pc, #624]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004632:	430b      	orrs	r3, r1
 8004634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004638:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004640:	f002 0320 	and.w	r3, r2, #32
 8004644:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004648:	2300      	movs	r3, #0
 800464a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800464e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004652:	460b      	mov	r3, r1
 8004654:	4313      	orrs	r3, r2
 8004656:	d00b      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004658:	4b92      	ldr	r3, [pc, #584]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800465a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800465e:	f023 0107 	bic.w	r1, r3, #7
 8004662:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004668:	4a8e      	ldr	r2, [pc, #568]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800466a:	430b      	orrs	r3, r1
 800466c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004670:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004678:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800467c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004680:	2300      	movs	r3, #0
 8004682:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004686:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800468a:	460b      	mov	r3, r1
 800468c:	4313      	orrs	r3, r2
 800468e:	d00b      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004690:	4b84      	ldr	r3, [pc, #528]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004692:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004696:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800469a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800469e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046a0:	4a80      	ldr	r2, [pc, #512]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80046a2:	430b      	orrs	r3, r1
 80046a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80046a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80046b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046b8:	2300      	movs	r3, #0
 80046ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80046be:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80046c2:	460b      	mov	r3, r1
 80046c4:	4313      	orrs	r3, r2
 80046c6:	d00b      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80046c8:	4b76      	ldr	r3, [pc, #472]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80046ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046d8:	4a72      	ldr	r2, [pc, #456]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80046da:	430b      	orrs	r3, r1
 80046dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80046ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046f0:	2300      	movs	r3, #0
 80046f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80046f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80046fa:	460b      	mov	r3, r1
 80046fc:	4313      	orrs	r3, r2
 80046fe:	d00b      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004700:	4b68      	ldr	r3, [pc, #416]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004702:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004706:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800470a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800470e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004710:	4a64      	ldr	r2, [pc, #400]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004712:	430b      	orrs	r3, r1
 8004714:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004718:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800471c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004720:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004724:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004728:	2300      	movs	r3, #0
 800472a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800472e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004732:	460b      	mov	r3, r1
 8004734:	4313      	orrs	r3, r2
 8004736:	d00b      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004738:	4b5a      	ldr	r3, [pc, #360]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800473a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800473e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8004742:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	4a56      	ldr	r2, [pc, #344]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800474a:	430b      	orrs	r3, r1
 800474c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004750:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004758:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800475c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004760:	2300      	movs	r3, #0
 8004762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004766:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800476a:	460b      	mov	r3, r1
 800476c:	4313      	orrs	r3, r2
 800476e:	d00b      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004770:	4b4c      	ldr	r3, [pc, #304]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004772:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004776:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800477a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800477e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004780:	4a48      	ldr	r2, [pc, #288]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004782:	430b      	orrs	r3, r1
 8004784:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004794:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004798:	2300      	movs	r3, #0
 800479a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800479e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80047a2:	460b      	mov	r3, r1
 80047a4:	4313      	orrs	r3, r2
 80047a6:	d00b      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80047a8:	4b3e      	ldr	r3, [pc, #248]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80047aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ae:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80047b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047b8:	4a3a      	ldr	r2, [pc, #232]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80047ba:	430b      	orrs	r3, r1
 80047bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80047c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80047cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047ce:	2300      	movs	r3, #0
 80047d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047d2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80047d6:	460b      	mov	r3, r1
 80047d8:	4313      	orrs	r3, r2
 80047da:	d00b      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80047dc:	4b31      	ldr	r3, [pc, #196]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80047de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ec:	4a2d      	ldr	r2, [pc, #180]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80047ee:	430b      	orrs	r3, r1
 80047f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80047f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fc:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004800:	673b      	str	r3, [r7, #112]	@ 0x70
 8004802:	2300      	movs	r3, #0
 8004804:	677b      	str	r3, [r7, #116]	@ 0x74
 8004806:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800480a:	460b      	mov	r3, r1
 800480c:	4313      	orrs	r3, r2
 800480e:	d04f      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004814:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004818:	2b80      	cmp	r3, #128	@ 0x80
 800481a:	d02d      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800481c:	2b80      	cmp	r3, #128	@ 0x80
 800481e:	d827      	bhi.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004820:	2b60      	cmp	r3, #96	@ 0x60
 8004822:	d02b      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004824:	2b60      	cmp	r3, #96	@ 0x60
 8004826:	d823      	bhi.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004828:	2b40      	cmp	r3, #64	@ 0x40
 800482a:	d006      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800482c:	2b40      	cmp	r3, #64	@ 0x40
 800482e:	d81f      	bhi.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004830:	2b00      	cmp	r3, #0
 8004832:	d009      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8004834:	2b20      	cmp	r3, #32
 8004836:	d011      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8004838:	e01a      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800483a:	4b1a      	ldr	r3, [pc, #104]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004844:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004846:	e01a      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004848:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800484c:	3308      	adds	r3, #8
 800484e:	4618      	mov	r0, r3
 8004850:	f002 f914 	bl	8006a7c <RCCEx_PLL2_Config>
 8004854:	4603      	mov	r3, r0
 8004856:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800485a:	e010      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800485c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004860:	332c      	adds	r3, #44	@ 0x2c
 8004862:	4618      	mov	r0, r3
 8004864:	f002 f9a2 	bl	8006bac <RCCEx_PLL3_Config>
 8004868:	4603      	mov	r3, r0
 800486a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800486e:	e006      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004876:	e002      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8004878:	bf00      	nop
 800487a:	e000      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 800487c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800487e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d110      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004886:	4b07      	ldr	r3, [pc, #28]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004888:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800488c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8004890:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004898:	4a02      	ldr	r2, [pc, #8]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800489a:	430b      	orrs	r3, r1
 800489c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80048a0:	e006      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80048a2:	bf00      	nop
 80048a4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80048ac:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80048b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80048bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048be:	2300      	movs	r3, #0
 80048c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80048c6:	460b      	mov	r3, r1
 80048c8:	4313      	orrs	r3, r2
 80048ca:	d046      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80048cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80048d8:	d028      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80048da:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80048de:	d821      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80048e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048e4:	d022      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80048e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048ea:	d81b      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80048ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048f0:	d01c      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80048f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048f6:	d815      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fc:	d008      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80048fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004902:	d80f      	bhi.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8004904:	2b00      	cmp	r3, #0
 8004906:	d011      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8004908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800490c:	d00e      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800490e:	e009      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004910:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004914:	3308      	adds	r3, #8
 8004916:	4618      	mov	r0, r3
 8004918:	f002 f8b0 	bl	8006a7c <RCCEx_PLL2_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004922:	e004      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800492a:	e000      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 800492c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800492e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10d      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004936:	4bb6      	ldr	r3, [pc, #728]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004938:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800493c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004940:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004944:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004948:	4ab1      	ldr	r2, [pc, #708]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800494a:	430b      	orrs	r3, r1
 800494c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004950:	e003      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004952:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004956:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800495a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004966:	663b      	str	r3, [r7, #96]	@ 0x60
 8004968:	2300      	movs	r3, #0
 800496a:	667b      	str	r3, [r7, #100]	@ 0x64
 800496c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004970:	460b      	mov	r3, r1
 8004972:	4313      	orrs	r3, r2
 8004974:	d03e      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8004976:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800497a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800497e:	2b04      	cmp	r3, #4
 8004980:	d81d      	bhi.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8004982:	a201      	add	r2, pc, #4	@ (adr r2, 8004988 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8004984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004988:	080049c7 	.word	0x080049c7
 800498c:	0800499d 	.word	0x0800499d
 8004990:	080049ab 	.word	0x080049ab
 8004994:	080049c7 	.word	0x080049c7
 8004998:	080049c7 	.word	0x080049c7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800499c:	4b9c      	ldr	r3, [pc, #624]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800499e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a0:	4a9b      	ldr	r2, [pc, #620]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80049a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049a6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80049a8:	e00e      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049ae:	332c      	adds	r3, #44	@ 0x2c
 80049b0:	4618      	mov	r0, r3
 80049b2:	f002 f8fb 	bl	8006bac <RCCEx_PLL3_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80049bc:	e004      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80049c4:	e000      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 80049c6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80049c8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10d      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80049d0:	4b8f      	ldr	r3, [pc, #572]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80049d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80049d6:	f023 0107 	bic.w	r1, r3, #7
 80049da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049e2:	4a8b      	ldr	r2, [pc, #556]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80049e4:	430b      	orrs	r3, r1
 80049e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80049ea:	e003      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ec:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80049f0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80049f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004a00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a02:	2300      	movs	r3, #0
 8004a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a06:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	d04a      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8004a10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a1c:	d028      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8004a1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a22:	d821      	bhi.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8004a24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a28:	d024      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004a2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a2e:	d81b      	bhi.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8004a30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a34:	d00e      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004a36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a3a:	d815      	bhi.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d01b      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a44:	d110      	bne.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004a46:	4b72      	ldr	r3, [pc, #456]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4a:	4a71      	ldr	r2, [pc, #452]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a50:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004a52:	e012      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a58:	332c      	adds	r3, #44	@ 0x2c
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f002 f8a6 	bl	8006bac <RCCEx_PLL3_Config>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004a66:	e008      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004a6e:	e004      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8004a70:	bf00      	nop
 8004a72:	e002      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8004a74:	bf00      	nop
 8004a76:	e000      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8004a78:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004a7a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10d      	bne.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8004a82:	4b63      	ldr	r3, [pc, #396]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004a84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a88:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a94:	4a5e      	ldr	r2, [pc, #376]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004a96:	430b      	orrs	r3, r1
 8004a98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004a9c:	e003      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a9e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004aa2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004aa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ab8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004abc:	460b      	mov	r3, r1
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f000 80ba 	beq.w	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aca:	4b51      	ldr	r3, [pc, #324]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d113      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ad8:	4b4d      	ldr	r3, [pc, #308]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ade:	4a4c      	ldr	r2, [pc, #304]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004ae0:	f043 0304 	orr.w	r3, r3, #4
 8004ae4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004ae8:	4b49      	ldr	r3, [pc, #292]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aee:	f003 0304 	and.w	r3, r3, #4
 8004af2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004af6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8004afa:	2301      	movs	r3, #1
 8004afc:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004b00:	4b44      	ldr	r3, [pc, #272]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	4a43      	ldr	r2, [pc, #268]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b0c:	f7fd fd2e 	bl	800256c <HAL_GetTick>
 8004b10:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004b14:	e00b      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b16:	f7fd fd29 	bl	800256c <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d903      	bls.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004b2c:	e005      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004b2e:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8004b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0ed      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8004b3a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d16a      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b42:	4b33      	ldr	r3, [pc, #204]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b4c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004b50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d023      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8004b58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b5c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8004b60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d01b      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b68:	4b29      	ldr	r3, [pc, #164]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b76:	4b26      	ldr	r3, [pc, #152]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b7c:	4a24      	ldr	r2, [pc, #144]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b86:	4b22      	ldr	r3, [pc, #136]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b8c:	4a20      	ldr	r2, [pc, #128]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b96:	4a1e      	ldr	r2, [pc, #120]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004b98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ba0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d019      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bac:	f7fd fcde 	bl	800256c <HAL_GetTick>
 8004bb0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bb4:	e00d      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bb6:	f7fd fcd9 	bl	800256c <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bc0:	1ad2      	subs	r2, r2, r3
 8004bc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d903      	bls.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8004bd0:	e006      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004bd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0ea      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8004be0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d10d      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004be8:	4b09      	ldr	r3, [pc, #36]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004bea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004bf2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004bf6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004bfa:	4a05      	ldr	r2, [pc, #20]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c02:	e00d      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c04:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004c08:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8004c0c:	e008      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8004c0e:	bf00      	nop
 8004c10:	46020c00 	.word	0x46020c00
 8004c14:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c18:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004c1c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c20:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d107      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c28:	4bb2      	ldr	r3, [pc, #712]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c2e:	4ab1      	ldr	r2, [pc, #708]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004c30:	f023 0304 	bic.w	r3, r3, #4
 8004c34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004c38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c40:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004c44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c46:	2300      	movs	r3, #0
 8004c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c4a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4313      	orrs	r3, r2
 8004c52:	d042      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8004c54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004c60:	d022      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004c62:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004c66:	d81b      	bhi.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004c68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c6c:	d011      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8004c6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c72:	d815      	bhi.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d019      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004c78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c7c:	d110      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004c82:	3308      	adds	r3, #8
 8004c84:	4618      	mov	r0, r3
 8004c86:	f001 fef9 	bl	8006a7c <RCCEx_PLL2_Config>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004c90:	e00d      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c92:	4b98      	ldr	r3, [pc, #608]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c96:	4a97      	ldr	r2, [pc, #604]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c9c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004c9e:	e006      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004ca6:	e002      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8004ca8:	bf00      	nop
 8004caa:	e000      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8004cac:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004cae:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10d      	bne.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8004cb6:	4b8f      	ldr	r3, [pc, #572]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cbc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cc8:	4a8a      	ldr	r2, [pc, #552]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004cd0:	e003      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004cd6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004cda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004ce6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ce8:	2300      	movs	r3, #0
 8004cea:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cec:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	d02d      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004cf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d02:	d00b      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8004d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d08:	d804      	bhi.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d008      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8004d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d12:	d007      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004d1a:	e004      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8004d1c:	bf00      	nop
 8004d1e:	e002      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8004d20:	bf00      	nop
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8004d24:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004d26:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10d      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004d2e:	4b71      	ldr	r3, [pc, #452]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004d30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d34:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d40:	4a6c      	ldr	r2, [pc, #432]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004d42:	430b      	orrs	r3, r1
 8004d44:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004d48:	e003      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d4a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004d4e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8004d52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d60:	2300      	movs	r3, #0
 8004d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d64:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d00c      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8004d6e:	4b61      	ldr	r3, [pc, #388]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004d70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d74:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8004d78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d80:	4a5c      	ldr	r2, [pc, #368]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004d82:	430b      	orrs	r3, r1
 8004d84:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8004d88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d96:	2300      	movs	r3, #0
 8004d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d9a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4313      	orrs	r3, r2
 8004da2:	d019      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8004da4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db0:	d105      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004db2:	4b50      	ldr	r3, [pc, #320]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	4a4f      	ldr	r2, [pc, #316]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbc:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8004dbe:	4b4d      	ldr	r3, [pc, #308]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004dc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004dc4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004dc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004dcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dd0:	4a48      	ldr	r2, [pc, #288]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004dd2:	430b      	orrs	r3, r1
 8004dd4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004dd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004de4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004de6:	2300      	movs	r3, #0
 8004de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dea:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004dee:	460b      	mov	r3, r1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	d00c      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004df4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004dfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e06:	493b      	ldr	r1, [pc, #236]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004e0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004e1a:	623b      	str	r3, [r7, #32]
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e20:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e24:	460b      	mov	r3, r1
 8004e26:	4313      	orrs	r3, r2
 8004e28:	d00c      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004e2a:	4b32      	ldr	r3, [pc, #200]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e3c:	492d      	ldr	r1, [pc, #180]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004e44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	2300      	movs	r3, #0
 8004e54:	61fb      	str	r3, [r7, #28]
 8004e56:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	d00c      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004e60:	4b24      	ldr	r3, [pc, #144]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004e62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e66:	f023 0218 	bic.w	r2, r3, #24
 8004e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e72:	4920      	ldr	r1, [pc, #128]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004e7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e82:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004e86:	613b      	str	r3, [r7, #16]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	617b      	str	r3, [r7, #20]
 8004e8c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e90:	460b      	mov	r3, r1
 8004e92:	4313      	orrs	r3, r2
 8004e94:	d034      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8004e96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ea2:	d105      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ea4:	4b13      	ldr	r3, [pc, #76]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea8:	4a12      	ldr	r2, [pc, #72]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eae:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8004eb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004eb4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004eb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ebc:	d108      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ebe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ec2:	3308      	adds	r3, #8
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f001 fdd9 	bl	8006a7c <RCCEx_PLL2_Config>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8004ed0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10f      	bne.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004ed8:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004eda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ede:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ee2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ee6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004eea:	4902      	ldr	r1, [pc, #8]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004ef2:	e005      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8004ef4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004efc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8004f00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f08:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004f16:	460b      	mov	r3, r1
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	d03a      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8004f1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f28:	d00e      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8004f2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f2e:	d815      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d017      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8004f34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f38:	d110      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f3a:	4b27      	ldr	r3, [pc, #156]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3e:	4a26      	ldr	r2, [pc, #152]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f44:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004f46:	e00e      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f4c:	3308      	adds	r3, #8
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f001 fd94 	bl	8006a7c <RCCEx_PLL2_Config>
 8004f54:	4603      	mov	r3, r0
 8004f56:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004f5a:	e004      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8004f62:	e000      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8004f64:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004f66:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10d      	bne.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8004f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f74:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f80:	4915      	ldr	r1, [pc, #84]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004f88:	e003      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004f8e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8004f92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	607b      	str	r3, [r7, #4]
 8004fa4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4313      	orrs	r3, r2
 8004fac:	d00c      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8004fae:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004fb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fb4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004fb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fc0:	4905      	ldr	r1, [pc, #20]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8004fc8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	37d8      	adds	r7, #216	@ 0xd8
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fd6:	bf00      	nop
 8004fd8:	46020c00 	.word	0x46020c00

08004fdc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b089      	sub	sp, #36	@ 0x24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004fe4:	4ba6      	ldr	r3, [pc, #664]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fec:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004fee:	4ba4      	ldr	r3, [pc, #656]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff2:	f003 0303 	and.w	r3, r3, #3
 8004ff6:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004ff8:	4ba1      	ldr	r3, [pc, #644]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffc:	0a1b      	lsrs	r3, r3, #8
 8004ffe:	f003 030f 	and.w	r3, r3, #15
 8005002:	3301      	adds	r3, #1
 8005004:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005006:	4b9e      	ldr	r3, [pc, #632]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500a:	091b      	lsrs	r3, r3, #4
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005012:	4b9b      	ldr	r3, [pc, #620]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005016:	08db      	lsrs	r3, r3, #3
 8005018:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	ee07 3a90 	vmov	s15, r3
 8005026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b03      	cmp	r3, #3
 8005032:	d062      	beq.n	80050fa <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	2b03      	cmp	r3, #3
 8005038:	f200 8081 	bhi.w	800513e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d024      	beq.n	800508c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b02      	cmp	r3, #2
 8005046:	d17a      	bne.n	800513e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005052:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005284 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800505a:	4b89      	ldr	r3, [pc, #548]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800505c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800506a:	ed97 6a02 	vldr	s12, [r7, #8]
 800506e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005288 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005072:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005076:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800507a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800507e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005086:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800508a:	e08f      	b.n	80051ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800508c:	4b7c      	ldr	r3, [pc, #496]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d005      	beq.n	80050a4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005098:	4b79      	ldr	r3, [pc, #484]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	0f1b      	lsrs	r3, r3, #28
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	e006      	b.n	80050b2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80050a4:	4b76      	ldr	r3, [pc, #472]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80050a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050aa:	041b      	lsls	r3, r3, #16
 80050ac:	0f1b      	lsrs	r3, r3, #28
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	4a76      	ldr	r2, [pc, #472]	@ (800528c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80050b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050b8:	ee07 3a90 	vmov	s15, r3
 80050bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	ee07 3a90 	vmov	s15, r3
 80050d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80050dc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005288 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80050e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80050f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80050f8:	e058      	b.n	80051ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	ee07 3a90 	vmov	s15, r3
 8005100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005104:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005284 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005108:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800510c:	4b5c      	ldr	r3, [pc, #368]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800510e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005114:	ee07 3a90 	vmov	s15, r3
 8005118:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800511c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005120:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005288 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005124:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005128:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800512c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005130:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005138:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800513c:	e036      	b.n	80051ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800513e:	4b50      	ldr	r3, [pc, #320]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800514a:	4b4d      	ldr	r3, [pc, #308]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	0f1b      	lsrs	r3, r3, #28
 8005150:	f003 030f 	and.w	r3, r3, #15
 8005154:	e006      	b.n	8005164 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005156:	4b4a      	ldr	r3, [pc, #296]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005158:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800515c:	041b      	lsls	r3, r3, #16
 800515e:	0f1b      	lsrs	r3, r3, #28
 8005160:	f003 030f 	and.w	r3, r3, #15
 8005164:	4a49      	ldr	r2, [pc, #292]	@ (800528c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800516a:	ee07 3a90 	vmov	s15, r3
 800516e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	ee07 3a90 	vmov	s15, r3
 8005178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	ee07 3a90 	vmov	s15, r3
 8005186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800518a:	ed97 6a02 	vldr	s12, [r7, #8]
 800518e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005288 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800519a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800519e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80051a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80051aa:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80051ac:	4b34      	ldr	r3, [pc, #208]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80051ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d017      	beq.n	80051e8 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80051b8:	4b31      	ldr	r3, [pc, #196]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80051ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051bc:	0a5b      	lsrs	r3, r3, #9
 80051be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051c2:	ee07 3a90 	vmov	s15, r3
 80051c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80051ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80051ce:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80051d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80051d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051de:	ee17 2a90 	vmov	r2, s15
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	e002      	b.n	80051ee <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80051ee:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80051f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d017      	beq.n	800522a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80051fa:	4b21      	ldr	r3, [pc, #132]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80051fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fe:	0c1b      	lsrs	r3, r3, #16
 8005200:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005204:	ee07 3a90 	vmov	s15, r3
 8005208:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800520c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005210:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005214:	edd7 6a07 	vldr	s13, [r7, #28]
 8005218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800521c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005220:	ee17 2a90 	vmov	r2, s15
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	605a      	str	r2, [r3, #4]
 8005228:	e002      	b.n	8005230 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005230:	4b13      	ldr	r3, [pc, #76]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d017      	beq.n	800526c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800523c:	4b10      	ldr	r3, [pc, #64]	@ (8005280 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800523e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005240:	0e1b      	lsrs	r3, r3, #24
 8005242:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800524e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005252:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005256:	edd7 6a07 	vldr	s13, [r7, #28]
 800525a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800525e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005262:	ee17 2a90 	vmov	r2, s15
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800526a:	e002      	b.n	8005272 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	609a      	str	r2, [r3, #8]
}
 8005272:	bf00      	nop
 8005274:	3724      	adds	r7, #36	@ 0x24
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	46020c00 	.word	0x46020c00
 8005284:	4b742400 	.word	0x4b742400
 8005288:	46000000 	.word	0x46000000
 800528c:	0800b3b4 	.word	0x0800b3b4

08005290 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005290:	b480      	push	{r7}
 8005292:	b089      	sub	sp, #36	@ 0x24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005298:	4ba6      	ldr	r3, [pc, #664]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800529a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800529c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052a0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80052a2:	4ba4      	ldr	r3, [pc, #656]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80052a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a6:	f003 0303 	and.w	r3, r3, #3
 80052aa:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80052ac:	4ba1      	ldr	r3, [pc, #644]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80052ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	f003 030f 	and.w	r3, r3, #15
 80052b6:	3301      	adds	r3, #1
 80052b8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80052ba:	4b9e      	ldr	r3, [pc, #632]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052be:	091b      	lsrs	r3, r3, #4
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80052c6:	4b9b      	ldr	r3, [pc, #620]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80052c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ca:	08db      	lsrs	r3, r3, #3
 80052cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	fb02 f303 	mul.w	r3, r2, r3
 80052d6:	ee07 3a90 	vmov	s15, r3
 80052da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052de:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b03      	cmp	r3, #3
 80052e6:	d062      	beq.n	80053ae <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	2b03      	cmp	r3, #3
 80052ec:	f200 8081 	bhi.w	80053f2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d024      	beq.n	8005340 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d17a      	bne.n	80053f2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	ee07 3a90 	vmov	s15, r3
 8005302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005306:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005538 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800530a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800530e:	4b89      	ldr	r3, [pc, #548]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005316:	ee07 3a90 	vmov	s15, r3
 800531a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800531e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005322:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800553c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005326:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800532a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800532e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005332:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800533a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800533e:	e08f      	b.n	8005460 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005340:	4b7c      	ldr	r3, [pc, #496]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d005      	beq.n	8005358 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800534c:	4b79      	ldr	r3, [pc, #484]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	0f1b      	lsrs	r3, r3, #28
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	e006      	b.n	8005366 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8005358:	4b76      	ldr	r3, [pc, #472]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800535a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	0f1b      	lsrs	r3, r3, #28
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	4a76      	ldr	r2, [pc, #472]	@ (8005540 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800536c:	ee07 3a90 	vmov	s15, r3
 8005370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	ee07 3a90 	vmov	s15, r3
 800537a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800537e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	ee07 3a90 	vmov	s15, r3
 8005388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800538c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005390:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800553c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005394:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005398:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800539c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80053a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80053ac:	e058      	b.n	8005460 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	ee07 3a90 	vmov	s15, r3
 80053b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053b8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005538 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80053bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053c0:	4b5c      	ldr	r3, [pc, #368]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80053c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053c8:	ee07 3a90 	vmov	s15, r3
 80053cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80053d0:	ed97 6a02 	vldr	s12, [r7, #8]
 80053d4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800553c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80053d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80053dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80053e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80053e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80053f0:	e036      	b.n	8005460 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80053f2:	4b50      	ldr	r3, [pc, #320]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d005      	beq.n	800540a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80053fe:	4b4d      	ldr	r3, [pc, #308]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	0f1b      	lsrs	r3, r3, #28
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	e006      	b.n	8005418 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800540a:	4b4a      	ldr	r3, [pc, #296]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800540c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005410:	041b      	lsls	r3, r3, #16
 8005412:	0f1b      	lsrs	r3, r3, #28
 8005414:	f003 030f 	and.w	r3, r3, #15
 8005418:	4a49      	ldr	r2, [pc, #292]	@ (8005540 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800541a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800541e:	ee07 3a90 	vmov	s15, r3
 8005422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	ee07 3a90 	vmov	s15, r3
 800542c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	ee07 3a90 	vmov	s15, r3
 800543a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800543e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005442:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800553c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005446:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800544a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800544e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005452:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800545a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800545e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005460:	4b34      	ldr	r3, [pc, #208]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d017      	beq.n	800549c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800546c:	4b31      	ldr	r3, [pc, #196]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800546e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005470:	0a5b      	lsrs	r3, r3, #9
 8005472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005476:	ee07 3a90 	vmov	s15, r3
 800547a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800547e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005482:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005486:	edd7 6a07 	vldr	s13, [r7, #28]
 800548a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800548e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005492:	ee17 2a90 	vmov	r2, s15
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	e002      	b.n	80054a2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80054a2:	4b24      	ldr	r3, [pc, #144]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80054a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d017      	beq.n	80054de <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80054ae:	4b21      	ldr	r3, [pc, #132]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80054b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b2:	0c1b      	lsrs	r3, r3, #16
 80054b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054b8:	ee07 3a90 	vmov	s15, r3
 80054bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80054c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054c4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80054c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80054cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054d4:	ee17 2a90 	vmov	r2, s15
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	605a      	str	r2, [r3, #4]
 80054dc:	e002      	b.n	80054e4 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80054e4:	4b13      	ldr	r3, [pc, #76]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d017      	beq.n	8005520 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80054f0:	4b10      	ldr	r3, [pc, #64]	@ (8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80054f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f4:	0e1b      	lsrs	r3, r3, #24
 80054f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005506:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800550a:	edd7 6a07 	vldr	s13, [r7, #28]
 800550e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005516:	ee17 2a90 	vmov	r2, s15
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800551e:	e002      	b.n	8005526 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	609a      	str	r2, [r3, #8]
}
 8005526:	bf00      	nop
 8005528:	3724      	adds	r7, #36	@ 0x24
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	46020c00 	.word	0x46020c00
 8005538:	4b742400 	.word	0x4b742400
 800553c:	46000000 	.word	0x46000000
 8005540:	0800b3b4 	.word	0x0800b3b4

08005544 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005544:	b480      	push	{r7}
 8005546:	b089      	sub	sp, #36	@ 0x24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800554c:	4ba6      	ldr	r3, [pc, #664]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800554e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005554:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005556:	4ba4      	ldr	r3, [pc, #656]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005560:	4ba1      	ldr	r3, [pc, #644]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005564:	0a1b      	lsrs	r3, r3, #8
 8005566:	f003 030f 	and.w	r3, r3, #15
 800556a:	3301      	adds	r3, #1
 800556c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800556e:	4b9e      	ldr	r3, [pc, #632]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005572:	091b      	lsrs	r3, r3, #4
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800557a:	4b9b      	ldr	r3, [pc, #620]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800557c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800557e:	08db      	lsrs	r3, r3, #3
 8005580:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	fb02 f303 	mul.w	r3, r2, r3
 800558a:	ee07 3a90 	vmov	s15, r3
 800558e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005592:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2b03      	cmp	r3, #3
 800559a:	d062      	beq.n	8005662 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2b03      	cmp	r3, #3
 80055a0:	f200 8081 	bhi.w	80056a6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d024      	beq.n	80055f4 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d17a      	bne.n	80056a6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	ee07 3a90 	vmov	s15, r3
 80055b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ba:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80057ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80055be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055c2:	4b89      	ldr	r3, [pc, #548]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80055c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ca:	ee07 3a90 	vmov	s15, r3
 80055ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80055d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80055d6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80057f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80055da:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80055de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80055e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80055ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ee:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80055f2:	e08f      	b.n	8005714 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80055f4:	4b7c      	ldr	r3, [pc, #496]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d005      	beq.n	800560c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005600:	4b79      	ldr	r3, [pc, #484]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	0f1b      	lsrs	r3, r3, #28
 8005606:	f003 030f 	and.w	r3, r3, #15
 800560a:	e006      	b.n	800561a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800560c:	4b76      	ldr	r3, [pc, #472]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800560e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005612:	041b      	lsls	r3, r3, #16
 8005614:	0f1b      	lsrs	r3, r3, #28
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	4a76      	ldr	r2, [pc, #472]	@ (80057f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800561c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005620:	ee07 3a90 	vmov	s15, r3
 8005624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	ee07 3a90 	vmov	s15, r3
 800562e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	ee07 3a90 	vmov	s15, r3
 800563c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005640:	ed97 6a02 	vldr	s12, [r7, #8]
 8005644:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80057f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005648:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800564c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005650:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005654:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800565c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005660:	e058      	b.n	8005714 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	ee07 3a90 	vmov	s15, r3
 8005668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800566c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80057ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005674:	4b5c      	ldr	r3, [pc, #368]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800567c:	ee07 3a90 	vmov	s15, r3
 8005680:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005684:	ed97 6a02 	vldr	s12, [r7, #8]
 8005688:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80057f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800568c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005690:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005694:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005698:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800569c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80056a4:	e036      	b.n	8005714 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80056a6:	4b50      	ldr	r3, [pc, #320]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d005      	beq.n	80056be <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80056b2:	4b4d      	ldr	r3, [pc, #308]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	0f1b      	lsrs	r3, r3, #28
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	e006      	b.n	80056cc <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80056be:	4b4a      	ldr	r3, [pc, #296]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80056c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056c4:	041b      	lsls	r3, r3, #16
 80056c6:	0f1b      	lsrs	r3, r3, #28
 80056c8:	f003 030f 	and.w	r3, r3, #15
 80056cc:	4a49      	ldr	r2, [pc, #292]	@ (80057f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80056ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	ee07 3a90 	vmov	s15, r3
 80056e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	ee07 3a90 	vmov	s15, r3
 80056ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056f6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80057f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80056fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005702:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005706:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800570a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005712:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005714:	4b34      	ldr	r3, [pc, #208]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800571c:	2b00      	cmp	r3, #0
 800571e:	d017      	beq.n	8005750 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005720:	4b31      	ldr	r3, [pc, #196]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005724:	0a5b      	lsrs	r3, r3, #9
 8005726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800572a:	ee07 3a90 	vmov	s15, r3
 800572e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8005732:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005736:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800573a:	edd7 6a07 	vldr	s13, [r7, #28]
 800573e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005746:	ee17 2a90 	vmov	r2, s15
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	e002      	b.n	8005756 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005756:	4b24      	ldr	r3, [pc, #144]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d017      	beq.n	8005792 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005762:	4b21      	ldr	r3, [pc, #132]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005766:	0c1b      	lsrs	r3, r3, #16
 8005768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800576c:	ee07 3a90 	vmov	s15, r3
 8005770:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005774:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005778:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800577c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005780:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005784:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005788:	ee17 2a90 	vmov	r2, s15
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	605a      	str	r2, [r3, #4]
 8005790:	e002      	b.n	8005798 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005798:	4b13      	ldr	r3, [pc, #76]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800579a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d017      	beq.n	80057d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80057a4:	4b10      	ldr	r3, [pc, #64]	@ (80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80057a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a8:	0e1b      	lsrs	r3, r3, #24
 80057aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057ae:	ee07 3a90 	vmov	s15, r3
 80057b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80057b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057ba:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80057be:	edd7 6a07 	vldr	s13, [r7, #28]
 80057c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057ca:	ee17 2a90 	vmov	r2, s15
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80057d2:	e002      	b.n	80057da <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	609a      	str	r2, [r3, #8]
}
 80057da:	bf00      	nop
 80057dc:	3724      	adds	r7, #36	@ 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	46020c00 	.word	0x46020c00
 80057ec:	4b742400 	.word	0x4b742400
 80057f0:	46000000 	.word	0x46000000
 80057f4:	0800b3b4 	.word	0x0800b3b4

080057f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08e      	sub	sp, #56	@ 0x38
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005806:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800580a:	430b      	orrs	r3, r1
 800580c:	d145      	bne.n	800589a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800580e:	4b9b      	ldr	r3, [pc, #620]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005814:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005818:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800581a:	4b98      	ldr	r3, [pc, #608]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800581c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b02      	cmp	r3, #2
 8005826:	d108      	bne.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800582e:	d104      	bne.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
 8005836:	f001 b912 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800583a:	4b90      	ldr	r3, [pc, #576]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800583c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005840:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005844:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005848:	d114      	bne.n	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005850:	d110      	bne.n	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005852:	4b8a      	ldr	r3, [pc, #552]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005854:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800585c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005860:	d103      	bne.n	800586a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8005862:	23fa      	movs	r3, #250	@ 0xfa
 8005864:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005866:	f001 b8fa 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800586a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800586e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005870:	f001 b8f5 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005874:	4b81      	ldr	r3, [pc, #516]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800587c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005880:	d107      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005888:	d103      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800588a:	4b7d      	ldr	r3, [pc, #500]	@ (8005a80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800588c:	637b      	str	r3, [r7, #52]	@ 0x34
 800588e:	f001 b8e6 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	637b      	str	r3, [r7, #52]	@ 0x34
 8005896:	f001 b8e2 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800589a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800589e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80058a2:	430b      	orrs	r3, r1
 80058a4:	d151      	bne.n	800594a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80058a6:	4b75      	ldr	r3, [pc, #468]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80058a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058ac:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80058b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80058b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b4:	2b80      	cmp	r3, #128	@ 0x80
 80058b6:	d035      	beq.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	2b80      	cmp	r3, #128	@ 0x80
 80058bc:	d841      	bhi.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80058be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c0:	2b60      	cmp	r3, #96	@ 0x60
 80058c2:	d02a      	beq.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80058c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c6:	2b60      	cmp	r3, #96	@ 0x60
 80058c8:	d83b      	bhi.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80058ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058cc:	2b40      	cmp	r3, #64	@ 0x40
 80058ce:	d009      	beq.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80058d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d2:	2b40      	cmp	r3, #64	@ 0x40
 80058d4:	d835      	bhi.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80058d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00c      	beq.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	2b20      	cmp	r3, #32
 80058e0:	d012      	beq.n	8005908 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80058e2:	e02e      	b.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff fb77 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80058f2:	f001 b8b4 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058f6:	f107 0318 	add.w	r3, r7, #24
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff fcc8 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005904:	f001 b8ab 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005908:	f107 030c 	add.w	r3, r7, #12
 800590c:	4618      	mov	r0, r3
 800590e:	f7ff fe19 	bl	8005544 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005916:	f001 b8a2 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800591a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800591e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005920:	f001 b89d 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005924:	4b55      	ldr	r3, [pc, #340]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800592c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005930:	d103      	bne.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8005932:	4b54      	ldr	r3, [pc, #336]	@ (8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005934:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005936:	f001 b892 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800593e:	f001 b88e 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005946:	f001 b88a 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800594a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800594e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005952:	430b      	orrs	r3, r1
 8005954:	d126      	bne.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8005956:	4b49      	ldr	r3, [pc, #292]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005958:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800595c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005960:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8005962:	4b46      	ldr	r3, [pc, #280]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800596e:	d106      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	2b00      	cmp	r3, #0
 8005974:	d103      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8005976:	4b43      	ldr	r3, [pc, #268]	@ (8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005978:	637b      	str	r3, [r7, #52]	@ 0x34
 800597a:	f001 b870 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800597e:	4b3f      	ldr	r3, [pc, #252]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800598a:	d107      	bne.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005992:	d103      	bne.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8005994:	4b3c      	ldr	r3, [pc, #240]	@ (8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005996:	637b      	str	r3, [r7, #52]	@ 0x34
 8005998:	f001 b861 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800599c:	2300      	movs	r3, #0
 800599e:	637b      	str	r3, [r7, #52]	@ 0x34
 80059a0:	f001 b85d 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80059a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059a8:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80059ac:	430b      	orrs	r3, r1
 80059ae:	d171      	bne.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80059b0:	4b32      	ldr	r3, [pc, #200]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80059b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059b6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80059ba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80059bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80059c2:	d034      	beq.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80059ca:	d853      	bhi.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059d2:	d00b      	beq.n	80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 80059d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059da:	d84b      	bhi.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80059dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d016      	beq.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80059e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059e8:	d009      	beq.n	80059fe <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 80059ea:	e043      	b.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80059ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7ff faf3 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80059f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80059fa:	f001 b830 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059fe:	f107 0318 	add.w	r3, r7, #24
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff fc44 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a0c:	f001 b827 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005a10:	4b1a      	ldr	r3, [pc, #104]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a1c:	d103      	bne.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 8005a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a8c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005a20:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005a22:	f001 b81c 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005a26:	2300      	movs	r3, #0
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a2a:	f001 b818 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005a2e:	4b13      	ldr	r3, [pc, #76]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0320 	and.w	r3, r3, #32
 8005a36:	2b20      	cmp	r3, #32
 8005a38:	d118      	bne.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005a3a:	4b10      	ldr	r3, [pc, #64]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8005a46:	4b0d      	ldr	r3, [pc, #52]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	0e1b      	lsrs	r3, r3, #24
 8005a4c:	f003 030f 	and.w	r3, r3, #15
 8005a50:	e006      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8005a52:	4b0a      	ldr	r3, [pc, #40]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005a54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a58:	041b      	lsls	r3, r3, #16
 8005a5a:	0e1b      	lsrs	r3, r3, #24
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	4a0b      	ldr	r2, [pc, #44]	@ (8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005a68:	f000 bff9 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a70:	f000 bff5 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a78:	f000 bff1 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005a7c:	46020c00 	.word	0x46020c00
 8005a80:	0007a120 	.word	0x0007a120
 8005a84:	00f42400 	.word	0x00f42400
 8005a88:	007a1200 	.word	0x007a1200
 8005a8c:	02dc6c00 	.word	0x02dc6c00
 8005a90:	0800b3b4 	.word	0x0800b3b4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a98:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	d17f      	bne.n	8005ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005aa0:	4ba8      	ldr	r3, [pc, #672]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005aa2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005aa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005aaa:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8005aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d165      	bne.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005ab2:	4ba4      	ldr	r3, [pc, #656]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ab8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005abc:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005ac4:	d034      	beq.n	8005b30 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005acc:	d853      	bhi.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8005ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ad4:	d00b      	beq.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005adc:	d84b      	bhi.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d016      	beq.n	8005b12 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005aea:	d009      	beq.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8005aec:	e043      	b.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff fa72 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afa:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005afc:	f000 bfaf 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b00:	f107 0318 	add.w	r3, r7, #24
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fbc3 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005b0e:	f000 bfa6 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005b12:	4b8c      	ldr	r3, [pc, #560]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b1e:	d103      	bne.n	8005b28 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8005b20:	4b89      	ldr	r3, [pc, #548]	@ (8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8005b22:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005b24:	f000 bf9b 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005b2c:	f000 bf97 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005b30:	4b84      	ldr	r3, [pc, #528]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0320 	and.w	r3, r3, #32
 8005b38:	2b20      	cmp	r3, #32
 8005b3a:	d118      	bne.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005b3c:	4b81      	ldr	r3, [pc, #516]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d005      	beq.n	8005b54 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8005b48:	4b7e      	ldr	r3, [pc, #504]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	0e1b      	lsrs	r3, r3, #24
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	e006      	b.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8005b54:	4b7b      	ldr	r3, [pc, #492]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005b56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b5a:	041b      	lsls	r3, r3, #16
 8005b5c:	0e1b      	lsrs	r3, r3, #24
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	4a7a      	ldr	r2, [pc, #488]	@ (8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8005b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b68:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005b6a:	f000 bf78 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005b72:	f000 bf74 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005b7a:	f000 bf70 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b84:	d108      	bne.n	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff fa26 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b94:	f000 bf63 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b9c:	f000 bf5f 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8005ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ba4:	1e51      	subs	r1, r2, #1
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	d136      	bne.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005baa:	4b66      	ldr	r3, [pc, #408]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bb0:	f003 0303 	and.w	r3, r3, #3
 8005bb4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d104      	bne.n	8005bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8005bbc:	f7fe fc22 	bl	8004404 <HAL_RCC_GetPCLK2Freq>
 8005bc0:	6378      	str	r0, [r7, #52]	@ 0x34
 8005bc2:	f000 bf4c 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d104      	bne.n	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005bcc:	f7fe faea 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005bd0:	6378      	str	r0, [r7, #52]	@ 0x34
 8005bd2:	f000 bf44 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be2:	d106      	bne.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8005be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d103      	bne.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8005bea:	4b59      	ldr	r3, [pc, #356]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8005bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bee:	f000 bf36 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005bf2:	4b54      	ldr	r3, [pc, #336]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005bf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d107      	bne.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8005c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c02:	2b03      	cmp	r3, #3
 8005c04:	d104      	bne.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8005c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c0c:	f000 bf27 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c14:	f000 bf23 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8005c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c1c:	1f11      	subs	r1, r2, #4
 8005c1e:	430b      	orrs	r3, r1
 8005c20:	d136      	bne.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8005c22:	4b48      	ldr	r3, [pc, #288]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c2c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d104      	bne.n	8005c3e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005c34:	f7fe fbd2 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8005c38:	6378      	str	r0, [r7, #52]	@ 0x34
 8005c3a:	f000 bf10 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	2b10      	cmp	r3, #16
 8005c42:	d104      	bne.n	8005c4e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005c44:	f7fe faae 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005c48:	6378      	str	r0, [r7, #52]	@ 0x34
 8005c4a:	f000 bf08 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8005c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c5a:	d106      	bne.n	8005c6a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5e:	2b20      	cmp	r3, #32
 8005c60:	d103      	bne.n	8005c6a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8005c62:	4b3b      	ldr	r3, [pc, #236]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8005c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c66:	f000 befa 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8005c6a:	4b36      	ldr	r3, [pc, #216]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d107      	bne.n	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	2b30      	cmp	r3, #48	@ 0x30
 8005c7c:	d104      	bne.n	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8005c7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c84:	f000 beeb 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c8c:	f000 bee7 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8005c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c94:	f1a2 0108 	sub.w	r1, r2, #8
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	d136      	bne.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005c9c:	4b29      	ldr	r3, [pc, #164]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ca2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ca6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d104      	bne.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005cae:	f7fe fb95 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8005cb2:	6378      	str	r0, [r7, #52]	@ 0x34
 8005cb4:	f000 bed3 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	2b40      	cmp	r3, #64	@ 0x40
 8005cbc:	d104      	bne.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005cbe:	f7fe fa71 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005cc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8005cc4:	f000 becb 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8005cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cd4:	d106      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	2b80      	cmp	r3, #128	@ 0x80
 8005cda:	d103      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8005cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8005cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce0:	f000 bebd 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8005ce4:	4b17      	ldr	r3, [pc, #92]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005ce6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d107      	bne.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cf6:	d104      	bne.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8005cf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cfe:	f000 beae 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d06:	f000 beaa 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8005d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d0e:	f1a2 0110 	sub.w	r1, r2, #16
 8005d12:	430b      	orrs	r3, r1
 8005d14:	d141      	bne.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005d16:	4b0b      	ldr	r3, [pc, #44]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8005d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d20:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d104      	bne.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005d28:	f7fe fb58 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8005d2c:	6378      	str	r0, [r7, #52]	@ 0x34
 8005d2e:	f000 be96 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8005d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d38:	d10c      	bne.n	8005d54 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005d3a:	f7fe fa33 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005d3e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005d40:	f000 be8d 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005d44:	46020c00 	.word	0x46020c00
 8005d48:	02dc6c00 	.word	0x02dc6c00
 8005d4c:	0800b3b4 	.word	0x0800b3b4
 8005d50:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8005d54:	4baa      	ldr	r3, [pc, #680]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d60:	d107      	bne.n	8005d72 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8005d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d68:	d103      	bne.n	8005d72 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8005d6a:	4ba6      	ldr	r3, [pc, #664]	@ (8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8005d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d6e:	f000 be76 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8005d72:	4ba3      	ldr	r3, [pc, #652]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d108      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d86:	d104      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8005d88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d8e:	f000 be66 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d96:	f000 be62 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8005d9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d9e:	f1a2 0120 	sub.w	r1, r2, #32
 8005da2:	430b      	orrs	r3, r1
 8005da4:	d158      	bne.n	8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005da6:	4b96      	ldr	r3, [pc, #600]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005da8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8005db8:	f7fe fb38 	bl	800442c <HAL_RCC_GetPCLK3Freq>
 8005dbc:	6378      	str	r0, [r7, #52]	@ 0x34
 8005dbe:	f000 be4e 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d104      	bne.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005dc8:	f7fe f9ec 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005dcc:	6378      	str	r0, [r7, #52]	@ 0x34
 8005dce:	f000 be46 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005dd2:	4b8b      	ldr	r3, [pc, #556]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dde:	d106      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8005de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d103      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8005de6:	4b87      	ldr	r3, [pc, #540]	@ (8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8005de8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dea:	f000 be38 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005dee:	4b84      	ldr	r3, [pc, #528]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005df0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d107      	bne.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfe:	2b03      	cmp	r3, #3
 8005e00:	d104      	bne.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8005e02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e08:	f000 be29 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8005e0c:	4b7c      	ldr	r3, [pc, #496]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b20      	cmp	r3, #32
 8005e16:	d11b      	bne.n	8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d118      	bne.n	8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005e1e:	4b78      	ldr	r3, [pc, #480]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d005      	beq.n	8005e36 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8005e2a:	4b75      	ldr	r3, [pc, #468]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	0e1b      	lsrs	r3, r3, #24
 8005e30:	f003 030f 	and.w	r3, r3, #15
 8005e34:	e006      	b.n	8005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005e36:	4b72      	ldr	r3, [pc, #456]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005e38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e3c:	041b      	lsls	r3, r3, #16
 8005e3e:	0e1b      	lsrs	r3, r3, #24
 8005e40:	f003 030f 	and.w	r3, r3, #15
 8005e44:	4a70      	ldr	r2, [pc, #448]	@ (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8005e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e4c:	f000 be07 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e54:	f000 be03 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8005e58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e5c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005e60:	430b      	orrs	r3, r1
 8005e62:	d16c      	bne.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005e64:	4b66      	ldr	r3, [pc, #408]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e6a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005e6e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8005e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e76:	d104      	bne.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005e78:	f7fe f994 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8005e7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8005e7e:	f000 bdee 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e88:	d108      	bne.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e8a:	f107 0318 	add.w	r3, r7, #24
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7ff f9fe 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e98:	f000 bde1 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8005e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d104      	bne.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8005ea2:	f7fe fa81 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 8005ea6:	6378      	str	r0, [r7, #52]	@ 0x34
 8005ea8:	f000 bdd9 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8005eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005eb2:	d122      	bne.n	8005efa <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005eb4:	4b52      	ldr	r3, [pc, #328]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0320 	and.w	r3, r3, #32
 8005ebc:	2b20      	cmp	r3, #32
 8005ebe:	d118      	bne.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005ec0:	4b4f      	ldr	r3, [pc, #316]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d005      	beq.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8005ecc:	4b4c      	ldr	r3, [pc, #304]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	0e1b      	lsrs	r3, r3, #24
 8005ed2:	f003 030f 	and.w	r3, r3, #15
 8005ed6:	e006      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8005ed8:	4b49      	ldr	r3, [pc, #292]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005eda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005ede:	041b      	lsls	r3, r3, #16
 8005ee0:	0e1b      	lsrs	r3, r3, #24
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	4a48      	ldr	r2, [pc, #288]	@ (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8005ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eee:	f000 bdb6 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef6:	f000 bdb2 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005efa:	4b41      	ldr	r3, [pc, #260]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f06:	d107      	bne.n	8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8005f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f0e:	d103      	bne.n	8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8005f10:	4b3c      	ldr	r3, [pc, #240]	@ (8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8005f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f14:	f000 bda3 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8005f18:	4b39      	ldr	r3, [pc, #228]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f24:	d107      	bne.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f2c:	d103      	bne.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8005f2e:	4b35      	ldr	r3, [pc, #212]	@ (8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8005f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f32:	f000 bd94 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8005f36:	2300      	movs	r3, #0
 8005f38:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f3a:	f000 bd90 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8005f3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f42:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005f46:	430b      	orrs	r3, r1
 8005f48:	d160      	bne.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8005f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005f4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f50:	f003 0307 	and.w	r3, r3, #7
 8005f54:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d84c      	bhi.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8005f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8005f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f62:	bf00      	nop
 8005f64:	08005f9d 	.word	0x08005f9d
 8005f68:	08005f79 	.word	0x08005f79
 8005f6c:	08005f8b 	.word	0x08005f8b
 8005f70:	08005fa7 	.word	0x08005fa7
 8005f74:	08005fb1 	.word	0x08005fb1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff f82d 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f86:	f000 bd6a 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f8a:	f107 030c 	add.w	r3, r7, #12
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7ff fad8 	bl	8005544 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f98:	f000 bd61 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8005f9c:	f7fe fa04 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 8005fa0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005fa2:	f000 bd5c 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005fa6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005faa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fac:	f000 bd57 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005fb0:	4b13      	ldr	r3, [pc, #76]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0320 	and.w	r3, r3, #32
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	d118      	bne.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005fbc:	4b10      	ldr	r3, [pc, #64]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d005      	beq.n	8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8005fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	0e1b      	lsrs	r3, r3, #24
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	e006      	b.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8005fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8005fd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fda:	041b      	lsls	r3, r3, #16
 8005fdc:	0e1b      	lsrs	r3, r3, #24
 8005fde:	f003 030f 	and.w	r3, r3, #15
 8005fe2:	4a09      	ldr	r2, [pc, #36]	@ (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8005fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fe8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005fea:	f000 bd38 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ff2:	f000 bd34 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ffa:	f000 bd30 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005ffe:	bf00      	nop
 8006000:	46020c00 	.word	0x46020c00
 8006004:	00f42400 	.word	0x00f42400
 8006008:	0800b3b4 	.word	0x0800b3b4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800600c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006010:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006014:	430b      	orrs	r3, r1
 8006016:	d167      	bne.n	80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006018:	4ba0      	ldr	r3, [pc, #640]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800601a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800601e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006022:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006026:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800602a:	d036      	beq.n	800609a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006032:	d855      	bhi.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006036:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800603a:	d029      	beq.n	8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006042:	d84d      	bhi.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006046:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800604a:	d013      	beq.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006052:	d845      	bhi.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006056:	2b00      	cmp	r3, #0
 8006058:	d015      	beq.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006060:	d13e      	bne.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006062:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006066:	4618      	mov	r0, r3
 8006068:	f7fe ffb8 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006070:	f000 bcf5 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006074:	f107 030c 	add.w	r3, r7, #12
 8006078:	4618      	mov	r0, r3
 800607a:	f7ff fa63 	bl	8005544 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006082:	f000 bcec 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006086:	f7fe f98f 	bl	80043a8 <HAL_RCC_GetHCLKFreq>
 800608a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800608c:	f000 bce7 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006090:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006094:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006096:	f000 bce2 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800609a:	4b80      	ldr	r3, [pc, #512]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b20      	cmp	r3, #32
 80060a4:	d118      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80060a6:	4b7d      	ldr	r3, [pc, #500]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d005      	beq.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80060b2:	4b7a      	ldr	r3, [pc, #488]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	0e1b      	lsrs	r3, r3, #24
 80060b8:	f003 030f 	and.w	r3, r3, #15
 80060bc:	e006      	b.n	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 80060be:	4b77      	ldr	r3, [pc, #476]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80060c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060c4:	041b      	lsls	r3, r3, #16
 80060c6:	0e1b      	lsrs	r3, r3, #24
 80060c8:	f003 030f 	and.w	r3, r3, #15
 80060cc:	4a74      	ldr	r2, [pc, #464]	@ (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80060ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80060d4:	f000 bcc3 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80060d8:	2300      	movs	r3, #0
 80060da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060dc:	f000 bcbf 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060e4:	f000 bcbb 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80060e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060ec:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80060f0:	430b      	orrs	r3, r1
 80060f2:	d14c      	bne.n	800618e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80060f4:	4b69      	ldr	r3, [pc, #420]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80060f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060fa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060fe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	2b00      	cmp	r3, #0
 8006104:	d104      	bne.n	8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006106:	f7fe f969 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 800610a:	6378      	str	r0, [r7, #52]	@ 0x34
 800610c:	f000 bca7 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006116:	d104      	bne.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006118:	f7fe f844 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 800611c:	6378      	str	r0, [r7, #52]	@ 0x34
 800611e:	f000 bc9e 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006122:	4b5e      	ldr	r3, [pc, #376]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800612a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800612e:	d107      	bne.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8006130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006132:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006136:	d103      	bne.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8006138:	4b5a      	ldr	r3, [pc, #360]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800613a:	637b      	str	r3, [r7, #52]	@ 0x34
 800613c:	f000 bc8f 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006140:	4b56      	ldr	r3, [pc, #344]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b20      	cmp	r3, #32
 800614a:	d11c      	bne.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 800614c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006152:	d118      	bne.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006154:	4b51      	ldr	r3, [pc, #324]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8006160:	4b4e      	ldr	r3, [pc, #312]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	0e1b      	lsrs	r3, r3, #24
 8006166:	f003 030f 	and.w	r3, r3, #15
 800616a:	e006      	b.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 800616c:	4b4b      	ldr	r3, [pc, #300]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800616e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006172:	041b      	lsls	r3, r3, #16
 8006174:	0e1b      	lsrs	r3, r3, #24
 8006176:	f003 030f 	and.w	r3, r3, #15
 800617a:	4a49      	ldr	r2, [pc, #292]	@ (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 800617c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
 8006182:	f000 bc6c 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	637b      	str	r3, [r7, #52]	@ 0x34
 800618a:	f000 bc68 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800618e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006192:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006196:	430b      	orrs	r3, r1
 8006198:	d14c      	bne.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800619a:	4b40      	ldr	r3, [pc, #256]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800619c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061a0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80061a4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d104      	bne.n	80061b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80061ac:	f7fe f916 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 80061b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80061b2:	f000 bc54 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80061b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061bc:	d104      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80061be:	f7fd fff1 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 80061c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80061c4:	f000 bc4b 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80061c8:	4b34      	ldr	r3, [pc, #208]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061d4:	d107      	bne.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061dc:	d103      	bne.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 80061de:	4b31      	ldr	r3, [pc, #196]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80061e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80061e2:	f000 bc3c 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80061e6:	4b2d      	ldr	r3, [pc, #180]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d11c      	bne.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 80061f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061f8:	d118      	bne.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80061fa:	4b28      	ldr	r3, [pc, #160]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8006206:	4b25      	ldr	r3, [pc, #148]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	0e1b      	lsrs	r3, r3, #24
 800620c:	f003 030f 	and.w	r3, r3, #15
 8006210:	e006      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8006212:	4b22      	ldr	r3, [pc, #136]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006214:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006218:	041b      	lsls	r3, r3, #16
 800621a:	0e1b      	lsrs	r3, r3, #24
 800621c:	f003 030f 	and.w	r3, r3, #15
 8006220:	4a1f      	ldr	r2, [pc, #124]	@ (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006226:	637b      	str	r3, [r7, #52]	@ 0x34
 8006228:	f000 bc19 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006230:	f000 bc15 	b.w	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006234:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006238:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800623c:	430b      	orrs	r3, r1
 800623e:	d157      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006240:	4b16      	ldr	r3, [pc, #88]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006242:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006246:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800624a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006250:	d02a      	beq.n	80062a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8006252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006254:	2bc0      	cmp	r3, #192	@ 0xc0
 8006256:	d848      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	2b80      	cmp	r3, #128	@ 0x80
 800625c:	d00d      	beq.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	2b80      	cmp	r3, #128	@ 0x80
 8006262:	d842      	bhi.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	2b40      	cmp	r3, #64	@ 0x40
 800626e:	d011      	beq.n	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006270:	e03b      	b.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006272:	f7fe f8db 	bl	800442c <HAL_RCC_GetPCLK3Freq>
 8006276:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006278:	e3f1      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800627a:	4b08      	ldr	r3, [pc, #32]	@ (800629c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006286:	d102      	bne.n	800628e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8006288:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800628a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800628c:	e3e7      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800628e:	2300      	movs	r3, #0
 8006290:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006292:	e3e4      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006294:	f7fd ff86 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8006298:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800629a:	e3e0      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800629c:	46020c00 	.word	0x46020c00
 80062a0:	0800b3b4 	.word	0x0800b3b4
 80062a4:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80062a8:	4ba3      	ldr	r3, [pc, #652]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b20      	cmp	r3, #32
 80062b2:	d117      	bne.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80062b4:	4ba0      	ldr	r3, [pc, #640]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d005      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 80062c0:	4b9d      	ldr	r3, [pc, #628]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	0e1b      	lsrs	r3, r3, #24
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	e006      	b.n	80062da <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 80062cc:	4b9a      	ldr	r3, [pc, #616]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80062ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062d2:	041b      	lsls	r3, r3, #16
 80062d4:	0e1b      	lsrs	r3, r3, #24
 80062d6:	f003 030f 	and.w	r3, r3, #15
 80062da:	4a98      	ldr	r2, [pc, #608]	@ (800653c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80062dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062e0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80062e2:	e3bc      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062e8:	e3b9      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80062ea:	2300      	movs	r3, #0
 80062ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062ee:	e3b6      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80062f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062f4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80062f8:	430b      	orrs	r3, r1
 80062fa:	d147      	bne.n	800638c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80062fc:	4b8e      	ldr	r3, [pc, #568]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80062fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006302:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006306:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	2b00      	cmp	r3, #0
 800630c:	d103      	bne.n	8006316 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800630e:	f7fe f865 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8006312:	6378      	str	r0, [r7, #52]	@ 0x34
 8006314:	e3a3      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800631c:	d103      	bne.n	8006326 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800631e:	f7fd ff41 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8006322:	6378      	str	r0, [r7, #52]	@ 0x34
 8006324:	e39b      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006326:	4b84      	ldr	r3, [pc, #528]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006332:	d106      	bne.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8006334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800633a:	d102      	bne.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 800633c:	4b80      	ldr	r3, [pc, #512]	@ (8006540 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800633e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006340:	e38d      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006342:	4b7d      	ldr	r3, [pc, #500]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b20      	cmp	r3, #32
 800634c:	d11b      	bne.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 800634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006350:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006354:	d117      	bne.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006356:	4b78      	ldr	r3, [pc, #480]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d005      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8006362:	4b75      	ldr	r3, [pc, #468]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	0e1b      	lsrs	r3, r3, #24
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	e006      	b.n	800637c <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800636e:	4b72      	ldr	r3, [pc, #456]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006370:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006374:	041b      	lsls	r3, r3, #16
 8006376:	0e1b      	lsrs	r3, r3, #24
 8006378:	f003 030f 	and.w	r3, r3, #15
 800637c:	4a6f      	ldr	r2, [pc, #444]	@ (800653c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800637e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006382:	637b      	str	r3, [r7, #52]	@ 0x34
 8006384:	e36b      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	637b      	str	r3, [r7, #52]	@ 0x34
 800638a:	e368      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800638c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006390:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006394:	430b      	orrs	r3, r1
 8006396:	d164      	bne.n	8006462 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006398:	4b67      	ldr	r3, [pc, #412]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800639a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800639e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063a2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d120      	bne.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80063aa:	4b63      	ldr	r3, [pc, #396]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0320 	and.w	r3, r3, #32
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d117      	bne.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80063b6:	4b60      	ldr	r3, [pc, #384]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 80063c2:	4b5d      	ldr	r3, [pc, #372]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	0e1b      	lsrs	r3, r3, #24
 80063c8:	f003 030f 	and.w	r3, r3, #15
 80063cc:	e006      	b.n	80063dc <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 80063ce:	4b5a      	ldr	r3, [pc, #360]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80063d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063d4:	041b      	lsls	r3, r3, #16
 80063d6:	0e1b      	lsrs	r3, r3, #24
 80063d8:	f003 030f 	and.w	r3, r3, #15
 80063dc:	4a57      	ldr	r2, [pc, #348]	@ (800653c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80063de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e4:	e33b      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80063e6:	2300      	movs	r3, #0
 80063e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80063ea:	e338      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80063ec:	4b52      	ldr	r3, [pc, #328]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80063ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063fa:	d112      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80063fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006402:	d10e      	bne.n	8006422 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006404:	4b4c      	ldr	r3, [pc, #304]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006406:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800640a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800640e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006412:	d102      	bne.n	800641a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8006414:	23fa      	movs	r3, #250	@ 0xfa
 8006416:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006418:	e321      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800641a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800641e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006420:	e31d      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006422:	4b45      	ldr	r3, [pc, #276]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800642a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800642e:	d106      	bne.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006436:	d102      	bne.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8006438:	4b41      	ldr	r3, [pc, #260]	@ (8006540 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800643a:	637b      	str	r3, [r7, #52]	@ 0x34
 800643c:	e30f      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800643e:	4b3e      	ldr	r3, [pc, #248]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006440:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b02      	cmp	r3, #2
 800644a:	d107      	bne.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 800644c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006452:	d103      	bne.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8006454:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006458:	637b      	str	r3, [r7, #52]	@ 0x34
 800645a:	e300      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006460:	e2fd      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006462:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006466:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800646a:	430b      	orrs	r3, r1
 800646c:	d16a      	bne.n	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800646e:	4b32      	ldr	r3, [pc, #200]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006470:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006474:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006478:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	2b00      	cmp	r3, #0
 800647e:	d120      	bne.n	80064c2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006480:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0320 	and.w	r3, r3, #32
 8006488:	2b20      	cmp	r3, #32
 800648a:	d117      	bne.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800648c:	4b2a      	ldr	r3, [pc, #168]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d005      	beq.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8006498:	4b27      	ldr	r3, [pc, #156]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	0e1b      	lsrs	r3, r3, #24
 800649e:	f003 030f 	and.w	r3, r3, #15
 80064a2:	e006      	b.n	80064b2 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 80064a4:	4b24      	ldr	r3, [pc, #144]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80064a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80064aa:	041b      	lsls	r3, r3, #16
 80064ac:	0e1b      	lsrs	r3, r3, #24
 80064ae:	f003 030f 	and.w	r3, r3, #15
 80064b2:	4a22      	ldr	r2, [pc, #136]	@ (800653c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80064b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80064ba:	e2d0      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	637b      	str	r3, [r7, #52]	@ 0x34
 80064c0:	e2cd      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80064c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80064c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064d0:	d112      	bne.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064d8:	d10e      	bne.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064da:	4b17      	ldr	r3, [pc, #92]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80064dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064e8:	d102      	bne.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80064ea:	23fa      	movs	r3, #250	@ 0xfa
 80064ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064ee:	e2b6      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80064f0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80064f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80064f6:	e2b2      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80064f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006500:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006504:	d106      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8006506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006508:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800650c:	d102      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 800650e:	4b0c      	ldr	r3, [pc, #48]	@ (8006540 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006510:	637b      	str	r3, [r7, #52]	@ 0x34
 8006512:	e2a4      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006514:	4b08      	ldr	r3, [pc, #32]	@ (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006516:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b02      	cmp	r3, #2
 8006520:	d107      	bne.n	8006532 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8006522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006524:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006528:	d103      	bne.n	8006532 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 800652a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800652e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006530:	e295      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	637b      	str	r3, [r7, #52]	@ 0x34
 8006536:	e292      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006538:	46020c00 	.word	0x46020c00
 800653c:	0800b3b4 	.word	0x0800b3b4
 8006540:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006548:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800654c:	430b      	orrs	r3, r1
 800654e:	d147      	bne.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006550:	4b9a      	ldr	r3, [pc, #616]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006556:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800655a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800655c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655e:	2b00      	cmp	r3, #0
 8006560:	d103      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006562:	f7fd ff3b 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8006566:	6378      	str	r0, [r7, #52]	@ 0x34
 8006568:	e279      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800656a:	4b94      	ldr	r3, [pc, #592]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800656c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006578:	d112      	bne.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800657a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006580:	d10e      	bne.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006582:	4b8e      	ldr	r3, [pc, #568]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006584:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006590:	d102      	bne.n	8006598 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8006592:	23fa      	movs	r3, #250	@ 0xfa
 8006594:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006596:	e262      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8006598:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800659c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800659e:	e25e      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80065a0:	4b86      	ldr	r3, [pc, #536]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065ac:	d106      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 80065ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80065b4:	d102      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 80065b6:	4b82      	ldr	r3, [pc, #520]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80065b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ba:	e250      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80065bc:	4b7f      	ldr	r3, [pc, #508]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80065be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d107      	bne.n	80065da <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80065ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065cc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80065d0:	d103      	bne.n	80065da <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 80065d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d8:	e241      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80065de:	e23e      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80065e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065e4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80065e8:	430b      	orrs	r3, r1
 80065ea:	d12d      	bne.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80065ec:	4b73      	ldr	r3, [pc, #460]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80065ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065f2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80065f6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80065f8:	4b70      	ldr	r3, [pc, #448]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006600:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006604:	d105      	bne.n	8006612 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	2b00      	cmp	r3, #0
 800660a:	d102      	bne.n	8006612 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 800660c:	4b6c      	ldr	r3, [pc, #432]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800660e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006610:	e225      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8006612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006618:	d107      	bne.n	800662a <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800661a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800661e:	4618      	mov	r0, r3
 8006620:	f7fe fcdc 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006626:	637b      	str	r3, [r7, #52]	@ 0x34
 8006628:	e219      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800662a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006630:	d107      	bne.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006632:	f107 0318 	add.w	r3, r7, #24
 8006636:	4618      	mov	r0, r3
 8006638:	f7fe fe2a 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006640:	e20d      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
 8006646:	e20a      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800664c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8006650:	430b      	orrs	r3, r1
 8006652:	d156      	bne.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006654:	4b59      	ldr	r3, [pc, #356]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006656:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800665a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800665e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006666:	d028      	beq.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8006668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800666e:	d845      	bhi.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8006670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006672:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006676:	d013      	beq.n	80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800667e:	d83d      	bhi.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	2b00      	cmp	r3, #0
 8006684:	d004      	beq.n	8006690 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8006686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006688:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800668c:	d004      	beq.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 800668e:	e035      	b.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8006690:	f7fd feb8 	bl	8004404 <HAL_RCC_GetPCLK2Freq>
 8006694:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006696:	e1e2      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006698:	f7fd fd84 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 800669c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800669e:	e1de      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066a0:	4b46      	ldr	r3, [pc, #280]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ac:	d102      	bne.n	80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 80066ae:	4b44      	ldr	r3, [pc, #272]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80066b0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066b2:	e1d4      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066b8:	e1d1      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80066ba:	4b40      	ldr	r3, [pc, #256]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0320 	and.w	r3, r3, #32
 80066c2:	2b20      	cmp	r3, #32
 80066c4:	d117      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80066c6:	4b3d      	ldr	r3, [pc, #244]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d005      	beq.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 80066d2:	4b3a      	ldr	r3, [pc, #232]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	0e1b      	lsrs	r3, r3, #24
 80066d8:	f003 030f 	and.w	r3, r3, #15
 80066dc:	e006      	b.n	80066ec <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 80066de:	4b37      	ldr	r3, [pc, #220]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80066e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80066e4:	041b      	lsls	r3, r3, #16
 80066e6:	0e1b      	lsrs	r3, r3, #24
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	4a35      	ldr	r2, [pc, #212]	@ (80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80066ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066f4:	e1b3      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066fa:	e1b0      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80066fc:	2300      	movs	r3, #0
 80066fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006700:	e1ad      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8006702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006706:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800670a:	430b      	orrs	r3, r1
 800670c:	d15c      	bne.n	80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800670e:	4b2b      	ldr	r3, [pc, #172]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006710:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006714:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006718:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800671a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006720:	d028      	beq.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8006722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006724:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006728:	d845      	bhi.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006730:	d013      	beq.n	800675a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006738:	d83d      	bhi.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800673a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673c:	2b00      	cmp	r3, #0
 800673e:	d004      	beq.n	800674a <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006742:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006746:	d004      	beq.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8006748:	e035      	b.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800674a:	f7fd fe47 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 800674e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006750:	e185      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006752:	f7fd fd27 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 8006756:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006758:	e181      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800675a:	4b18      	ldr	r3, [pc, #96]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006766:	d102      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8006768:	4b15      	ldr	r3, [pc, #84]	@ (80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800676a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800676c:	e177      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006772:	e174      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006774:	4b11      	ldr	r3, [pc, #68]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0320 	and.w	r3, r3, #32
 800677c:	2b20      	cmp	r3, #32
 800677e:	d117      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006780:	4b0e      	ldr	r3, [pc, #56]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d005      	beq.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 800678c:	4b0b      	ldr	r3, [pc, #44]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	0e1b      	lsrs	r3, r3, #24
 8006792:	f003 030f 	and.w	r3, r3, #15
 8006796:	e006      	b.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006798:	4b08      	ldr	r3, [pc, #32]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800679a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800679e:	041b      	lsls	r3, r3, #16
 80067a0:	0e1b      	lsrs	r3, r3, #24
 80067a2:	f003 030f 	and.w	r3, r3, #15
 80067a6:	4a07      	ldr	r2, [pc, #28]	@ (80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80067a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ac:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80067ae:	e156      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067b4:	e153      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ba:	e150      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80067bc:	46020c00 	.word	0x46020c00
 80067c0:	00f42400 	.word	0x00f42400
 80067c4:	0800b3b4 	.word	0x0800b3b4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80067c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067cc:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80067d0:	430b      	orrs	r3, r1
 80067d2:	d176      	bne.n	80068c2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80067d4:	4ba4      	ldr	r3, [pc, #656]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80067d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067da:	f003 0318 	and.w	r3, r3, #24
 80067de:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80067e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e2:	2b18      	cmp	r3, #24
 80067e4:	d86a      	bhi.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 80067e6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	08006851 	.word	0x08006851
 80067f0:	080068bd 	.word	0x080068bd
 80067f4:	080068bd 	.word	0x080068bd
 80067f8:	080068bd 	.word	0x080068bd
 80067fc:	080068bd 	.word	0x080068bd
 8006800:	080068bd 	.word	0x080068bd
 8006804:	080068bd 	.word	0x080068bd
 8006808:	080068bd 	.word	0x080068bd
 800680c:	08006859 	.word	0x08006859
 8006810:	080068bd 	.word	0x080068bd
 8006814:	080068bd 	.word	0x080068bd
 8006818:	080068bd 	.word	0x080068bd
 800681c:	080068bd 	.word	0x080068bd
 8006820:	080068bd 	.word	0x080068bd
 8006824:	080068bd 	.word	0x080068bd
 8006828:	080068bd 	.word	0x080068bd
 800682c:	08006861 	.word	0x08006861
 8006830:	080068bd 	.word	0x080068bd
 8006834:	080068bd 	.word	0x080068bd
 8006838:	080068bd 	.word	0x080068bd
 800683c:	080068bd 	.word	0x080068bd
 8006840:	080068bd 	.word	0x080068bd
 8006844:	080068bd 	.word	0x080068bd
 8006848:	080068bd 	.word	0x080068bd
 800684c:	0800687b 	.word	0x0800687b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8006850:	f7fd fdec 	bl	800442c <HAL_RCC_GetPCLK3Freq>
 8006854:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006856:	e102      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006858:	f7fd fca4 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 800685c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800685e:	e0fe      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006860:	4b81      	ldr	r3, [pc, #516]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800686c:	d102      	bne.n	8006874 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 800686e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8006870:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006872:	e0f4      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006874:	2300      	movs	r3, #0
 8006876:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006878:	e0f1      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800687a:	4b7b      	ldr	r3, [pc, #492]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0320 	and.w	r3, r3, #32
 8006882:	2b20      	cmp	r3, #32
 8006884:	d117      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006886:	4b78      	ldr	r3, [pc, #480]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d005      	beq.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8006892:	4b75      	ldr	r3, [pc, #468]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	0e1b      	lsrs	r3, r3, #24
 8006898:	f003 030f 	and.w	r3, r3, #15
 800689c:	e006      	b.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 800689e:	4b72      	ldr	r3, [pc, #456]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80068a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80068a4:	041b      	lsls	r3, r3, #16
 80068a6:	0e1b      	lsrs	r3, r3, #24
 80068a8:	f003 030f 	and.w	r3, r3, #15
 80068ac:	4a70      	ldr	r2, [pc, #448]	@ (8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80068ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80068b4:	e0d3      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068ba:	e0d0      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068c0:	e0cd      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80068c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068c6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80068ca:	430b      	orrs	r3, r1
 80068cc:	d155      	bne.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80068ce:	4b66      	ldr	r3, [pc, #408]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80068d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80068d8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80068da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068e0:	d013      	beq.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 80068e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068e8:	d844      	bhi.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80068ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068f0:	d013      	beq.n	800691a <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068f8:	d83c      	bhi.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d014      	beq.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8006900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006902:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006906:	d014      	beq.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8006908:	e034      	b.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800690a:	f107 0318 	add.w	r3, r7, #24
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fcbe 	bl	8005290 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006918:	e0a1      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800691a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800691e:	4618      	mov	r0, r3
 8006920:	f7fe fb5c 	bl	8004fdc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006926:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006928:	e099      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800692a:	f7fd fc3b 	bl	80041a4 <HAL_RCC_GetSysClockFreq>
 800692e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006930:	e095      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006932:	4b4d      	ldr	r3, [pc, #308]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0320 	and.w	r3, r3, #32
 800693a:	2b20      	cmp	r3, #32
 800693c:	d117      	bne.n	800696e <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800693e:	4b4a      	ldr	r3, [pc, #296]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 800694a:	4b47      	ldr	r3, [pc, #284]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	0e1b      	lsrs	r3, r3, #24
 8006950:	f003 030f 	and.w	r3, r3, #15
 8006954:	e006      	b.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8006956:	4b44      	ldr	r3, [pc, #272]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006958:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800695c:	041b      	lsls	r3, r3, #16
 800695e:	0e1b      	lsrs	r3, r3, #24
 8006960:	f003 030f 	and.w	r3, r3, #15
 8006964:	4a42      	ldr	r2, [pc, #264]	@ (8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8006966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800696a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800696c:	e077      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006972:	e074      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006978:	e071      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800697a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800697e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8006982:	430b      	orrs	r3, r1
 8006984:	d131      	bne.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8006986:	4b38      	ldr	r3, [pc, #224]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800698c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006990:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8006992:	4b35      	ldr	r3, [pc, #212]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b02      	cmp	r3, #2
 800699e:	d106      	bne.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 80069a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d103      	bne.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 80069a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80069ac:	e057      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80069ae:	4b2e      	ldr	r3, [pc, #184]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80069b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069bc:	d112      	bne.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 80069be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069c4:	d10e      	bne.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80069c6:	4b28      	ldr	r3, [pc, #160]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80069c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069d4:	d102      	bne.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 80069d6:	23fa      	movs	r3, #250	@ 0xfa
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80069da:	e040      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80069dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80069e2:	e03c      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80069e8:	e039      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80069ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069ee:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80069f2:	430b      	orrs	r3, r1
 80069f4:	d131      	bne.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80069f6:	4b1c      	ldr	r3, [pc, #112]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80069f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069fc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006a00:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006a02:	4b19      	ldr	r3, [pc, #100]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a0e:	d105      	bne.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d102      	bne.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8006a16:	4b17      	ldr	r3, [pc, #92]	@ (8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8006a18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a1a:	e020      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8006a1c:	4b12      	ldr	r3, [pc, #72]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a28:	d106      	bne.n	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a30:	d102      	bne.n	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8006a32:	4b11      	ldr	r3, [pc, #68]	@ (8006a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a36:	e012      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8006a38:	4b0b      	ldr	r3, [pc, #44]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a44:	d106      	bne.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8006a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a4c:	d102      	bne.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 8006a4e:	4b07      	ldr	r3, [pc, #28]	@ (8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8006a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a52:	e004      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a58:	e001      	b.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8006a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3738      	adds	r7, #56	@ 0x38
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	46020c00 	.word	0x46020c00
 8006a6c:	00f42400 	.word	0x00f42400
 8006a70:	0800b3b4 	.word	0x0800b3b4
 8006a74:	02dc6c00 	.word	0x02dc6c00
 8006a78:	016e3600 	.word	0x016e3600

08006a7c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8006a84:	4b47      	ldr	r3, [pc, #284]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a46      	ldr	r2, [pc, #280]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006a8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a8e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006a90:	f7fb fd6c 	bl	800256c <HAL_GetTick>
 8006a94:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006a96:	e008      	b.n	8006aaa <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006a98:	f7fb fd68 	bl	800256c <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d901      	bls.n	8006aaa <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e077      	b.n	8006b9a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006aaa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1f0      	bne.n	8006a98 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006ab6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006abe:	f023 0303 	bic.w	r3, r3, #3
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	6811      	ldr	r1, [r2, #0]
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	6852      	ldr	r2, [r2, #4]
 8006aca:	3a01      	subs	r2, #1
 8006acc:	0212      	lsls	r2, r2, #8
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	4934      	ldr	r1, [pc, #208]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006ad6:	4b33      	ldr	r3, [pc, #204]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006ad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ada:	4b33      	ldr	r3, [pc, #204]	@ (8006ba8 <RCCEx_PLL2_Config+0x12c>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6892      	ldr	r2, [r2, #8]
 8006ae2:	3a01      	subs	r2, #1
 8006ae4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68d2      	ldr	r2, [r2, #12]
 8006aec:	3a01      	subs	r2, #1
 8006aee:	0252      	lsls	r2, r2, #9
 8006af0:	b292      	uxth	r2, r2
 8006af2:	4311      	orrs	r1, r2
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	6912      	ldr	r2, [r2, #16]
 8006af8:	3a01      	subs	r2, #1
 8006afa:	0412      	lsls	r2, r2, #16
 8006afc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006b00:	4311      	orrs	r1, r2
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	6952      	ldr	r2, [r2, #20]
 8006b06:	3a01      	subs	r2, #1
 8006b08:	0612      	lsls	r2, r2, #24
 8006b0a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	4924      	ldr	r1, [pc, #144]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006b16:	4b23      	ldr	r3, [pc, #140]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1a:	f023 020c 	bic.w	r2, r3, #12
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	4920      	ldr	r1, [pc, #128]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006b28:	4b1e      	ldr	r3, [pc, #120]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	491c      	ldr	r1, [pc, #112]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8006b36:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b3c:	f023 0310 	bic.w	r3, r3, #16
 8006b40:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006b42:	4b18      	ldr	r3, [pc, #96]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b4a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	69d2      	ldr	r2, [r2, #28]
 8006b52:	00d2      	lsls	r2, r2, #3
 8006b54:	4913      	ldr	r1, [pc, #76]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8006b5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	4a11      	ldr	r2, [pc, #68]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b60:	f043 0310 	orr.w	r3, r3, #16
 8006b64:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006b66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b70:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006b72:	f7fb fcfb 	bl	800256c <HAL_GetTick>
 8006b76:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b78:	e008      	b.n	8006b8c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b7a:	f7fb fcf7 	bl	800256c <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e006      	b.n	8006b9a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <RCCEx_PLL2_Config+0x128>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0f0      	beq.n	8006b7a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8006b98:	2300      	movs	r3, #0

}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	46020c00 	.word	0x46020c00
 8006ba8:	80800000 	.word	0x80800000

08006bac <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8006bb4:	4b47      	ldr	r3, [pc, #284]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a46      	ldr	r2, [pc, #280]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bbe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006bc0:	f7fb fcd4 	bl	800256c <HAL_GetTick>
 8006bc4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006bc6:	e008      	b.n	8006bda <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006bc8:	f7fb fcd0 	bl	800256c <HAL_GetTick>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d901      	bls.n	8006bda <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e077      	b.n	8006cca <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006bda:	4b3e      	ldr	r3, [pc, #248]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1f0      	bne.n	8006bc8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8006be6:	4b3b      	ldr	r3, [pc, #236]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006bee:	f023 0303 	bic.w	r3, r3, #3
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6811      	ldr	r1, [r2, #0]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6852      	ldr	r2, [r2, #4]
 8006bfa:	3a01      	subs	r2, #1
 8006bfc:	0212      	lsls	r2, r2, #8
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	4934      	ldr	r1, [pc, #208]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	630b      	str	r3, [r1, #48]	@ 0x30
 8006c06:	4b33      	ldr	r3, [pc, #204]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c0a:	4b33      	ldr	r3, [pc, #204]	@ (8006cd8 <RCCEx_PLL3_Config+0x12c>)
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	6892      	ldr	r2, [r2, #8]
 8006c12:	3a01      	subs	r2, #1
 8006c14:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	68d2      	ldr	r2, [r2, #12]
 8006c1c:	3a01      	subs	r2, #1
 8006c1e:	0252      	lsls	r2, r2, #9
 8006c20:	b292      	uxth	r2, r2
 8006c22:	4311      	orrs	r1, r2
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6912      	ldr	r2, [r2, #16]
 8006c28:	3a01      	subs	r2, #1
 8006c2a:	0412      	lsls	r2, r2, #16
 8006c2c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006c30:	4311      	orrs	r1, r2
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6952      	ldr	r2, [r2, #20]
 8006c36:	3a01      	subs	r2, #1
 8006c38:	0612      	lsls	r2, r2, #24
 8006c3a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	4924      	ldr	r1, [pc, #144]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8006c46:	4b23      	ldr	r3, [pc, #140]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c4a:	f023 020c 	bic.w	r2, r3, #12
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	4920      	ldr	r1, [pc, #128]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8006c58:	4b1e      	ldr	r3, [pc, #120]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a1b      	ldr	r3, [r3, #32]
 8006c60:	491c      	ldr	r1, [pc, #112]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8006c66:	4b1b      	ldr	r3, [pc, #108]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c6c:	f023 0310 	bic.w	r3, r3, #16
 8006c70:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006c72:	4b18      	ldr	r3, [pc, #96]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c7a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	69d2      	ldr	r2, [r2, #28]
 8006c82:	00d2      	lsls	r2, r2, #3
 8006c84:	4913      	ldr	r1, [pc, #76]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8006c8a:	4b12      	ldr	r3, [pc, #72]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c8e:	4a11      	ldr	r2, [pc, #68]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c90:	f043 0310 	orr.w	r3, r3, #16
 8006c94:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8006c96:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ca0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006ca2:	f7fb fc63 	bl	800256c <HAL_GetTick>
 8006ca6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006ca8:	e008      	b.n	8006cbc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006caa:	f7fb fc5f 	bl	800256c <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d901      	bls.n	8006cbc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e006      	b.n	8006cca <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006cbc:	4b05      	ldr	r3, [pc, #20]	@ (8006cd4 <RCCEx_PLL3_Config+0x128>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0f0      	beq.n	8006caa <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	46020c00 	.word	0x46020c00
 8006cd8:	80800000 	.word	0x80800000

08006cdc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e0fb      	b.n	8006ee6 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a7f      	ldr	r2, [pc, #508]	@ (8006ef0 <HAL_SPI_Init+0x214>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d004      	beq.n	8006d02 <HAL_SPI_Init+0x26>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a7d      	ldr	r2, [pc, #500]	@ (8006ef4 <HAL_SPI_Init+0x218>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	e000      	b.n	8006d04 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8006d02:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a78      	ldr	r2, [pc, #480]	@ (8006ef0 <HAL_SPI_Init+0x214>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d004      	beq.n	8006d1e <HAL_SPI_Init+0x42>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a76      	ldr	r2, [pc, #472]	@ (8006ef4 <HAL_SPI_Init+0x218>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d105      	bne.n	8006d2a <HAL_SPI_Init+0x4e>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	2b0f      	cmp	r3, #15
 8006d24:	d901      	bls.n	8006d2a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e0dd      	b.n	8006ee6 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 feb0 	bl	8007a90 <SPI_GetPacketSize>
 8006d30:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a6e      	ldr	r2, [pc, #440]	@ (8006ef0 <HAL_SPI_Init+0x214>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d004      	beq.n	8006d46 <HAL_SPI_Init+0x6a>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a6c      	ldr	r2, [pc, #432]	@ (8006ef4 <HAL_SPI_Init+0x218>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d102      	bne.n	8006d4c <HAL_SPI_Init+0x70>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d816      	bhi.n	8006d7a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006d50:	4a69      	ldr	r2, [pc, #420]	@ (8006ef8 <HAL_SPI_Init+0x21c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00e      	beq.n	8006d74 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a68      	ldr	r2, [pc, #416]	@ (8006efc <HAL_SPI_Init+0x220>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d009      	beq.n	8006d74 <HAL_SPI_Init+0x98>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a66      	ldr	r2, [pc, #408]	@ (8006f00 <HAL_SPI_Init+0x224>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d004      	beq.n	8006d74 <HAL_SPI_Init+0x98>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a65      	ldr	r2, [pc, #404]	@ (8006f04 <HAL_SPI_Init+0x228>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d104      	bne.n	8006d7e <HAL_SPI_Init+0xa2>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2b10      	cmp	r3, #16
 8006d78:	d901      	bls.n	8006d7e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e0b3      	b.n	8006ee6 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d106      	bne.n	8006d98 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7fa fc30 	bl	80015f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 0201 	bic.w	r2, r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006dba:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dc4:	d119      	bne.n	8006dfa <HAL_SPI_Init+0x11e>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006dce:	d103      	bne.n	8006dd8 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d008      	beq.n	8006dea <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10c      	bne.n	8006dfa <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006de4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006de8:	d107      	bne.n	8006dfa <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006df8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00f      	beq.n	8006e26 <HAL_SPI_Init+0x14a>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	2b06      	cmp	r3, #6
 8006e0c:	d90b      	bls.n	8006e26 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	e007      	b.n	8006e36 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e34:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	69da      	ldr	r2, [r3, #28]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e48:	ea42 0103 	orr.w	r1, r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68da      	ldr	r2, [r3, #12]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e60:	431a      	orrs	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	431a      	orrs	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	431a      	orrs	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	431a      	orrs	r2, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	431a      	orrs	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	431a      	orrs	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e96:	431a      	orrs	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e9c:	431a      	orrs	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ea2:	ea42 0103 	orr.w	r1, r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	430a      	orrs	r2, r1
 8006ed2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	46002000 	.word	0x46002000
 8006ef4:	56002000 	.word	0x56002000
 8006ef8:	40013000 	.word	0x40013000
 8006efc:	50013000 	.word	0x50013000
 8006f00:	40003800 	.word	0x40003800
 8006f04:	50003800 	.word	0x50003800

08006f08 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b088      	sub	sp, #32
 8006f0c:	af02      	add	r7, sp, #8
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	603b      	str	r3, [r7, #0]
 8006f14:	4613      	mov	r3, r2
 8006f16:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	3320      	adds	r3, #32
 8006f1e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a90      	ldr	r2, [pc, #576]	@ (8007168 <HAL_SPI_Transmit+0x260>)
 8006f26:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f28:	f7fb fb20 	bl	800256c <HAL_GetTick>
 8006f2c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d001      	beq.n	8006f3e <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	e1f4      	b.n	8007328 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d002      	beq.n	8006f4a <HAL_SPI_Transmit+0x42>
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d101      	bne.n	8006f4e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e1ec      	b.n	8007328 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d101      	bne.n	8006f5c <HAL_SPI_Transmit+0x54>
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e1e5      	b.n	8007328 <HAL_SPI_Transmit+0x420>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2203      	movs	r2, #3
 8006f68:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	88fa      	ldrh	r2, [r7, #6]
 8006f7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	88fa      	ldrh	r2, [r7, #6]
 8006f86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006fb4:	d108      	bne.n	8006fc8 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fc4:	601a      	str	r2, [r3, #0]
 8006fc6:	e009      	b.n	8006fdc <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006fda:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	0c1b      	lsrs	r3, r3, #16
 8006fe4:	041b      	lsls	r3, r3, #16
 8006fe6:	88f9      	ldrh	r1, [r7, #6]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	6812      	ldr	r2, [r2, #0]
 8006fec:	430b      	orrs	r3, r1
 8006fee:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f042 0201 	orr.w	r2, r2, #1
 8006ffe:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10c      	bne.n	8007028 <HAL_SPI_Transmit+0x120>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007016:	d107      	bne.n	8007028 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007026:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	2b0f      	cmp	r3, #15
 800702e:	d95b      	bls.n	80070e8 <HAL_SPI_Transmit+0x1e0>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a4d      	ldr	r2, [pc, #308]	@ (800716c <HAL_SPI_Transmit+0x264>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d04f      	beq.n	80070da <HAL_SPI_Transmit+0x1d2>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a4c      	ldr	r2, [pc, #304]	@ (8007170 <HAL_SPI_Transmit+0x268>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d04a      	beq.n	80070da <HAL_SPI_Transmit+0x1d2>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a4a      	ldr	r2, [pc, #296]	@ (8007174 <HAL_SPI_Transmit+0x26c>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d045      	beq.n	80070da <HAL_SPI_Transmit+0x1d2>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a49      	ldr	r2, [pc, #292]	@ (8007178 <HAL_SPI_Transmit+0x270>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d147      	bne.n	80070e8 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007058:	e03f      	b.n	80070da <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b02      	cmp	r3, #2
 8007066:	d114      	bne.n	8007092 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	6812      	ldr	r2, [r2, #0]
 8007072:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007078:	1d1a      	adds	r2, r3, #4
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007084:	b29b      	uxth	r3, r3
 8007086:	3b01      	subs	r3, #1
 8007088:	b29a      	uxth	r2, r3
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007090:	e023      	b.n	80070da <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007092:	f7fb fa6b 	bl	800256c <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d803      	bhi.n	80070aa <HAL_SPI_Transmit+0x1a2>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d102      	bne.n	80070b0 <HAL_SPI_Transmit+0x1a8>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d114      	bne.n	80070da <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f000 fc1f 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e126      	b.n	8007328 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1b9      	bne.n	800705a <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80070e6:	e0f9      	b.n	80072dc <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	2b07      	cmp	r3, #7
 80070ee:	f240 80ee 	bls.w	80072ce <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80070f2:	e067      	b.n	80071c4 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	f003 0302 	and.w	r3, r3, #2
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d13c      	bne.n	800717c <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007108:	b29b      	uxth	r3, r3
 800710a:	2b01      	cmp	r3, #1
 800710c:	d918      	bls.n	8007140 <HAL_SPI_Transmit+0x238>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007112:	2b00      	cmp	r3, #0
 8007114:	d014      	beq.n	8007140 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6812      	ldr	r2, [r2, #0]
 8007120:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007126:	1d1a      	adds	r2, r3, #4
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007132:	b29b      	uxth	r3, r3
 8007134:	3b02      	subs	r3, #2
 8007136:	b29a      	uxth	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800713e:	e041      	b.n	80071c4 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007144:	881a      	ldrh	r2, [r3, #0]
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800714e:	1c9a      	adds	r2, r3, #2
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b29a      	uxth	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007166:	e02d      	b.n	80071c4 <HAL_SPI_Transmit+0x2bc>
 8007168:	46002000 	.word	0x46002000
 800716c:	40013000 	.word	0x40013000
 8007170:	50013000 	.word	0x50013000
 8007174:	40003800 	.word	0x40003800
 8007178:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800717c:	f7fb f9f6 	bl	800256c <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	683a      	ldr	r2, [r7, #0]
 8007188:	429a      	cmp	r2, r3
 800718a:	d803      	bhi.n	8007194 <HAL_SPI_Transmit+0x28c>
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007192:	d102      	bne.n	800719a <HAL_SPI_Transmit+0x292>
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d114      	bne.n	80071c4 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800719a:	68f8      	ldr	r0, [r7, #12]
 800719c:	f000 fbaa 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80071c0:	2303      	movs	r3, #3
 80071c2:	e0b1      	b.n	8007328 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d191      	bne.n	80070f4 <HAL_SPI_Transmit+0x1ec>
 80071d0:	e084      	b.n	80072dc <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	f003 0302 	and.w	r3, r3, #2
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d152      	bne.n	8007286 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	d918      	bls.n	800721e <HAL_SPI_Transmit+0x316>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071f0:	2b40      	cmp	r3, #64	@ 0x40
 80071f2:	d914      	bls.n	800721e <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6812      	ldr	r2, [r2, #0]
 80071fe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007204:	1d1a      	adds	r2, r3, #4
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007210:	b29b      	uxth	r3, r3
 8007212:	3b04      	subs	r3, #4
 8007214:	b29a      	uxth	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800721c:	e057      	b.n	80072ce <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007224:	b29b      	uxth	r3, r3
 8007226:	2b01      	cmp	r3, #1
 8007228:	d917      	bls.n	800725a <HAL_SPI_Transmit+0x352>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d013      	beq.n	800725a <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007236:	881a      	ldrh	r2, [r3, #0]
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007240:	1c9a      	adds	r2, r3, #2
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800724c:	b29b      	uxth	r3, r3
 800724e:	3b02      	subs	r3, #2
 8007250:	b29a      	uxth	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007258:	e039      	b.n	80072ce <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3320      	adds	r3, #32
 8007264:	7812      	ldrb	r2, [r2, #0]
 8007266:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800726c:	1c5a      	adds	r2, r3, #1
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007278:	b29b      	uxth	r3, r3
 800727a:	3b01      	subs	r3, #1
 800727c:	b29a      	uxth	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007284:	e023      	b.n	80072ce <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007286:	f7fb f971 	bl	800256c <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	429a      	cmp	r2, r3
 8007294:	d803      	bhi.n	800729e <HAL_SPI_Transmit+0x396>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729c:	d102      	bne.n	80072a4 <HAL_SPI_Transmit+0x39c>
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d114      	bne.n	80072ce <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 fb25 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	e02c      	b.n	8007328 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f47f af7b 	bne.w	80071d2 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2200      	movs	r2, #0
 80072e4:	2108      	movs	r1, #8
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f000 fba4 	bl	8007a34 <SPI_WaitOnFlagUntilTimeout>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d007      	beq.n	8007302 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072f8:	f043 0220 	orr.w	r2, r3, #32
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f000 faf6 	bl	80078f4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8007326:	2300      	movs	r3, #0
  }
}
 8007328:	4618      	mov	r0, r3
 800732a:	3718      	adds	r7, #24
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	603b      	str	r3, [r7, #0]
 800733c:	4613      	mov	r3, r2
 800733e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007344:	095b      	lsrs	r3, r3, #5
 8007346:	b29b      	uxth	r3, r3
 8007348:	3301      	adds	r3, #1
 800734a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3330      	adds	r3, #48	@ 0x30
 8007352:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a94      	ldr	r2, [pc, #592]	@ (80075ac <HAL_SPI_Receive+0x27c>)
 800735a:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800735c:	f7fb f906 	bl	800256c <HAL_GetTick>
 8007360:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b01      	cmp	r3, #1
 800736c:	d001      	beq.n	8007372 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800736e:	2302      	movs	r3, #2
 8007370:	e2bc      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_SPI_Receive+0x4e>
 8007378:	88fb      	ldrh	r3, [r7, #6]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e2b4      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007388:	2b01      	cmp	r3, #1
 800738a:	d101      	bne.n	8007390 <HAL_SPI_Receive+0x60>
 800738c:	2302      	movs	r3, #2
 800738e:	e2ad      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2204      	movs	r2, #4
 800739c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	88fa      	ldrh	r2, [r7, #6]
 80073b2:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	88fa      	ldrh	r2, [r7, #6]
 80073ba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80073e8:	d108      	bne.n	80073fc <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	e009      	b.n	8007410 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800740e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	0c1b      	lsrs	r3, r3, #16
 8007418:	041b      	lsls	r3, r3, #16
 800741a:	88f9      	ldrh	r1, [r7, #6]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	6812      	ldr	r2, [r2, #0]
 8007420:	430b      	orrs	r3, r1
 8007422:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f042 0201 	orr.w	r2, r2, #1
 8007432:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10c      	bne.n	800745c <HAL_SPI_Receive+0x12c>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800744a:	d107      	bne.n	800745c <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800745a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	2b0f      	cmp	r3, #15
 8007462:	f240 809c 	bls.w	800759e <HAL_SPI_Receive+0x26e>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a51      	ldr	r2, [pc, #324]	@ (80075b0 <HAL_SPI_Receive+0x280>)
 800746c:	4293      	cmp	r3, r2
 800746e:	f000 808e 	beq.w	800758e <HAL_SPI_Receive+0x25e>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a4f      	ldr	r2, [pc, #316]	@ (80075b4 <HAL_SPI_Receive+0x284>)
 8007478:	4293      	cmp	r3, r2
 800747a:	f000 8088 	beq.w	800758e <HAL_SPI_Receive+0x25e>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a4d      	ldr	r2, [pc, #308]	@ (80075b8 <HAL_SPI_Receive+0x288>)
 8007484:	4293      	cmp	r3, r2
 8007486:	f000 8082 	beq.w	800758e <HAL_SPI_Receive+0x25e>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a4b      	ldr	r2, [pc, #300]	@ (80075bc <HAL_SPI_Receive+0x28c>)
 8007490:	4293      	cmp	r3, r2
 8007492:	f040 8084 	bne.w	800759e <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007496:	e07a      	b.n	800758e <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d114      	bne.n	80074d8 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80074b8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074be:	1d1a      	adds	r2, r3, #4
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	3b01      	subs	r3, #1
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80074d6:	e05a      	b.n	800758e <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80074de:	b29b      	uxth	r3, r3
 80074e0:	8bfa      	ldrh	r2, [r7, #30]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d919      	bls.n	800751a <HAL_SPI_Receive+0x1ea>
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d014      	beq.n	800751a <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80074fa:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007500:	1d1a      	adds	r2, r3, #4
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800750c:	b29b      	uxth	r3, r3
 800750e:	3b01      	subs	r3, #1
 8007510:	b29a      	uxth	r2, r3
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007518:	e039      	b.n	800758e <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007520:	2b00      	cmp	r3, #0
 8007522:	d010      	beq.n	8007546 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800752e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007532:	d12c      	bne.n	800758e <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699a      	ldr	r2, [r3, #24]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007542:	619a      	str	r2, [r3, #24]
 8007544:	e023      	b.n	800758e <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007546:	f7fb f811 	bl	800256c <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	429a      	cmp	r2, r3
 8007554:	d803      	bhi.n	800755e <HAL_SPI_Receive+0x22e>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755c:	d102      	bne.n	8007564 <HAL_SPI_Receive+0x234>
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d114      	bne.n	800758e <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f000 f9c5 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007570:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e1ae      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007594:	b29b      	uxth	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	f47f af7e 	bne.w	8007498 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800759c:	e193      	b.n	80078c6 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	2b07      	cmp	r3, #7
 80075a4:	f240 8188 	bls.w	80078b8 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80075a8:	e0b0      	b.n	800770c <HAL_SPI_Receive+0x3dc>
 80075aa:	bf00      	nop
 80075ac:	46002000 	.word	0x46002000
 80075b0:	40013000 	.word	0x40013000
 80075b4:	50013000 	.word	0x50013000
 80075b8:	40003800 	.word	0x40003800
 80075bc:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d114      	bne.n	8007600 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075da:	69ba      	ldr	r2, [r7, #24]
 80075dc:	8812      	ldrh	r2, [r2, #0]
 80075de:	b292      	uxth	r2, r2
 80075e0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075e6:	1c9a      	adds	r2, r3, #2
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	3b01      	subs	r3, #1
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80075fe:	e085      	b.n	800770c <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007606:	b29b      	uxth	r3, r3
 8007608:	8bfa      	ldrh	r2, [r7, #30]
 800760a:	429a      	cmp	r2, r3
 800760c:	d924      	bls.n	8007658 <HAL_SPI_Receive+0x328>
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d01f      	beq.n	8007658 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	8812      	ldrh	r2, [r2, #0]
 8007620:	b292      	uxth	r2, r2
 8007622:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007628:	1c9a      	adds	r2, r3, #2
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007632:	69ba      	ldr	r2, [r7, #24]
 8007634:	8812      	ldrh	r2, [r2, #0]
 8007636:	b292      	uxth	r2, r2
 8007638:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800763e:	1c9a      	adds	r2, r3, #2
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800764a:	b29b      	uxth	r3, r3
 800764c:	3b02      	subs	r3, #2
 800764e:	b29a      	uxth	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007656:	e059      	b.n	800770c <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800765e:	b29b      	uxth	r3, r3
 8007660:	2b01      	cmp	r3, #1
 8007662:	d119      	bne.n	8007698 <HAL_SPI_Receive+0x368>
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d014      	beq.n	8007698 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007672:	69ba      	ldr	r2, [r7, #24]
 8007674:	8812      	ldrh	r2, [r2, #0]
 8007676:	b292      	uxth	r2, r2
 8007678:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800767e:	1c9a      	adds	r2, r3, #2
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800768a:	b29b      	uxth	r3, r3
 800768c:	3b01      	subs	r3, #1
 800768e:	b29a      	uxth	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007696:	e039      	b.n	800770c <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d010      	beq.n	80076c4 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076b0:	d12c      	bne.n	800770c <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	699a      	ldr	r2, [r3, #24]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076c0:	619a      	str	r2, [r3, #24]
 80076c2:	e023      	b.n	800770c <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076c4:	f7fa ff52 	bl	800256c <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d803      	bhi.n	80076dc <HAL_SPI_Receive+0x3ac>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076da:	d102      	bne.n	80076e2 <HAL_SPI_Receive+0x3b2>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d114      	bne.n	800770c <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 f906 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e0ef      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007712:	b29b      	uxth	r3, r3
 8007714:	2b00      	cmp	r3, #0
 8007716:	f47f af53 	bne.w	80075c0 <HAL_SPI_Receive+0x290>
 800771a:	e0d4      	b.n	80078c6 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	2b01      	cmp	r3, #1
 8007730:	d117      	bne.n	8007762 <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800773e:	7812      	ldrb	r2, [r2, #0]
 8007740:	b2d2      	uxtb	r2, r2
 8007742:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007754:	b29b      	uxth	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007760:	e0aa      	b.n	80078b8 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007768:	b29b      	uxth	r3, r3
 800776a:	8bfa      	ldrh	r2, [r7, #30]
 800776c:	429a      	cmp	r2, r3
 800776e:	d946      	bls.n	80077fe <HAL_SPI_Receive+0x4ce>
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d041      	beq.n	80077fe <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007786:	7812      	ldrb	r2, [r2, #0]
 8007788:	b2d2      	uxtb	r2, r2
 800778a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077a2:	7812      	ldrb	r2, [r2, #0]
 80077a4:	b2d2      	uxtb	r2, r2
 80077a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077be:	7812      	ldrb	r2, [r2, #0]
 80077c0:	b2d2      	uxtb	r2, r2
 80077c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077da:	7812      	ldrb	r2, [r2, #0]
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	3b04      	subs	r3, #4
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80077fc:	e05c      	b.n	80078b8 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007804:	b29b      	uxth	r3, r3
 8007806:	2b03      	cmp	r3, #3
 8007808:	d81c      	bhi.n	8007844 <HAL_SPI_Receive+0x514>
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d017      	beq.n	8007844 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007820:	7812      	ldrb	r2, [r2, #0]
 8007822:	b2d2      	uxtb	r2, r2
 8007824:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800782a:	1c5a      	adds	r2, r3, #1
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007836:	b29b      	uxth	r3, r3
 8007838:	3b01      	subs	r3, #1
 800783a:	b29a      	uxth	r2, r3
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007842:	e039      	b.n	80078b8 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800784a:	2b00      	cmp	r3, #0
 800784c:	d010      	beq.n	8007870 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785c:	d12c      	bne.n	80078b8 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	699a      	ldr	r2, [r3, #24]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800786c:	619a      	str	r2, [r3, #24]
 800786e:	e023      	b.n	80078b8 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007870:	f7fa fe7c 	bl	800256c <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d803      	bhi.n	8007888 <HAL_SPI_Receive+0x558>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007886:	d102      	bne.n	800788e <HAL_SPI_Receive+0x55e>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d114      	bne.n	80078b8 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f000 f830 	bl	80078f4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800789a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e019      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80078be:	b29b      	uxth	r3, r3
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f47f af2b 	bne.w	800771c <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f000 f814 	bl	80078f4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e000      	b.n	80078ec <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 80078ea:	2300      	movs	r3, #0
  }
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3720      	adds	r7, #32
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	699a      	ldr	r2, [r3, #24]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0208 	orr.w	r2, r2, #8
 8007912:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	699a      	ldr	r2, [r3, #24]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0210 	orr.w	r2, r2, #16
 8007922:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0201 	bic.w	r2, r2, #1
 8007932:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	6812      	ldr	r2, [r2, #0]
 800793e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8007942:	f023 0303 	bic.w	r3, r3, #3
 8007946:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	689a      	ldr	r2, [r3, #8]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007956:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b04      	cmp	r3, #4
 8007962:	d014      	beq.n	800798e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f003 0320 	and.w	r3, r3, #32
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00f      	beq.n	800798e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007974:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	699a      	ldr	r2, [r3, #24]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f042 0220 	orr.w	r2, r2, #32
 800798c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007994:	b2db      	uxtb	r3, r3
 8007996:	2b03      	cmp	r3, #3
 8007998:	d014      	beq.n	80079c4 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00f      	beq.n	80079c4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079aa:	f043 0204 	orr.w	r2, r3, #4
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699a      	ldr	r2, [r3, #24]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079c2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00f      	beq.n	80079ee <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079d4:	f043 0201 	orr.w	r2, r3, #1
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	699a      	ldr	r2, [r3, #24]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079ec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00f      	beq.n	8007a18 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079fe:	f043 0208 	orr.w	r2, r3, #8
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699a      	ldr	r2, [r3, #24]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a16:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8007a28:	bf00      	nop
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	4613      	mov	r3, r2
 8007a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007a44:	e010      	b.n	8007a68 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a46:	f7fa fd91 	bl	800256c <HAL_GetTick>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	1ad3      	subs	r3, r2, r3
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d803      	bhi.n	8007a5e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5c:	d102      	bne.n	8007a64 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e00f      	b.n	8007a88 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	695a      	ldr	r2, [r3, #20]
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	4013      	ands	r3, r2
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	bf0c      	ite	eq
 8007a78:	2301      	moveq	r3, #1
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	461a      	mov	r2, r3
 8007a80:	79fb      	ldrb	r3, [r7, #7]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d0df      	beq.n	8007a46 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a9c:	095b      	lsrs	r3, r3, #5
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	3307      	adds	r3, #7
 8007aae:	08db      	lsrs	r3, r3, #3
 8007ab0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	fb02 f303 	mul.w	r3, r2, r3
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b083      	sub	sp, #12
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d12e      	bne.n	8007b3a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d101      	bne.n	8007aea <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8007ae6:	2302      	movs	r3, #2
 8007ae8:	e028      	b.n	8007b3c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2201      	movs	r2, #1
 8007aee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2202      	movs	r2, #2
 8007af6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f022 0201 	bic.w	r2, r2, #1
 8007b08:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8007b16:	ea42 0103 	orr.w	r1, r2, r3
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	689a      	ldr	r2, [r3, #8]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	e000      	b.n	8007b3c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
  }
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e042      	b.n	8007be0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d106      	bne.n	8007b72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7f9 fcdb 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2224      	movs	r2, #36	@ 0x24
 8007b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f022 0201 	bic.w	r2, r2, #1
 8007b88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d002      	beq.n	8007b98 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fa4e 	bl	8008034 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 f8b3 	bl	8007d04 <UART_SetConfig>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d101      	bne.n	8007ba8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e01b      	b.n	8007be0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007bb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689a      	ldr	r2, [r3, #8]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007bc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 0201 	orr.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 facd 	bl	8008178 <UART_CheckIdleState>
 8007bde:	4603      	mov	r3, r0
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b08a      	sub	sp, #40	@ 0x28
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bfe:	2b20      	cmp	r3, #32
 8007c00:	d17b      	bne.n	8007cfa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d002      	beq.n	8007c0e <HAL_UART_Transmit+0x26>
 8007c08:	88fb      	ldrh	r3, [r7, #6]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d101      	bne.n	8007c12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e074      	b.n	8007cfc <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2221      	movs	r2, #33	@ 0x21
 8007c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c22:	f7fa fca3 	bl	800256c <HAL_GetTick>
 8007c26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	88fa      	ldrh	r2, [r7, #6]
 8007c2c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	88fa      	ldrh	r2, [r7, #6]
 8007c34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c40:	d108      	bne.n	8007c54 <HAL_UART_Transmit+0x6c>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d104      	bne.n	8007c54 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	61bb      	str	r3, [r7, #24]
 8007c52:	e003      	b.n	8007c5c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c5c:	e030      	b.n	8007cc0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2200      	movs	r2, #0
 8007c66:	2180      	movs	r1, #128	@ 0x80
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f000 fb2f 	bl	80082cc <UART_WaitOnFlagUntilTimeout>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d005      	beq.n	8007c80 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2220      	movs	r2, #32
 8007c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e03d      	b.n	8007cfc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d10b      	bne.n	8007c9e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	881b      	ldrh	r3, [r3, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c94:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	3302      	adds	r3, #2
 8007c9a:	61bb      	str	r3, [r7, #24]
 8007c9c:	e007      	b.n	8007cae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	781a      	ldrb	r2, [r3, #0]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	3301      	adds	r3, #1
 8007cac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	b29a      	uxth	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1c8      	bne.n	8007c5e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	9300      	str	r3, [sp, #0]
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	2140      	movs	r1, #64	@ 0x40
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 faf8 	bl	80082cc <UART_WaitOnFlagUntilTimeout>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d005      	beq.n	8007cee <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2220      	movs	r2, #32
 8007ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007cea:	2303      	movs	r3, #3
 8007cec:	e006      	b.n	8007cfc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	e000      	b.n	8007cfc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007cfa:	2302      	movs	r3, #2
  }
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3720      	adds	r7, #32
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d08:	b094      	sub	sp, #80	@ 0x50
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	4b9b      	ldr	r3, [pc, #620]	@ (8007f88 <UART_SetConfig+0x284>)
 8007d1a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d1e:	689a      	ldr	r2, [r3, #8]
 8007d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	431a      	orrs	r2, r3
 8007d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4994      	ldr	r1, [pc, #592]	@ (8007f8c <UART_SetConfig+0x288>)
 8007d3c:	4019      	ands	r1, r3
 8007d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d44:	430b      	orrs	r3, r1
 8007d46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d54:	68d9      	ldr	r1, [r3, #12]
 8007d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	ea40 0301 	orr.w	r3, r0, r1
 8007d5e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d62:	699b      	ldr	r3, [r3, #24]
 8007d64:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	4b87      	ldr	r3, [pc, #540]	@ (8007f88 <UART_SetConfig+0x284>)
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d009      	beq.n	8007d84 <UART_SetConfig+0x80>
 8007d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	4b86      	ldr	r3, [pc, #536]	@ (8007f90 <UART_SetConfig+0x28c>)
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d004      	beq.n	8007d84 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7c:	6a1a      	ldr	r2, [r3, #32]
 8007d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d80:	4313      	orrs	r3, r2
 8007d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007d8e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d98:	430b      	orrs	r3, r1
 8007d9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007da2:	f023 000f 	bic.w	r0, r3, #15
 8007da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	ea40 0301 	orr.w	r3, r0, r1
 8007db2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	4b76      	ldr	r3, [pc, #472]	@ (8007f94 <UART_SetConfig+0x290>)
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d102      	bne.n	8007dc4 <UART_SetConfig+0xc0>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007dc2:	e021      	b.n	8007e08 <UART_SetConfig+0x104>
 8007dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	4b73      	ldr	r3, [pc, #460]	@ (8007f98 <UART_SetConfig+0x294>)
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d102      	bne.n	8007dd4 <UART_SetConfig+0xd0>
 8007dce:	2304      	movs	r3, #4
 8007dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007dd2:	e019      	b.n	8007e08 <UART_SetConfig+0x104>
 8007dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	4b70      	ldr	r3, [pc, #448]	@ (8007f9c <UART_SetConfig+0x298>)
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d102      	bne.n	8007de4 <UART_SetConfig+0xe0>
 8007dde:	2308      	movs	r3, #8
 8007de0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007de2:	e011      	b.n	8007e08 <UART_SetConfig+0x104>
 8007de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	4b6d      	ldr	r3, [pc, #436]	@ (8007fa0 <UART_SetConfig+0x29c>)
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d102      	bne.n	8007df4 <UART_SetConfig+0xf0>
 8007dee:	2310      	movs	r3, #16
 8007df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007df2:	e009      	b.n	8007e08 <UART_SetConfig+0x104>
 8007df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	4b63      	ldr	r3, [pc, #396]	@ (8007f88 <UART_SetConfig+0x284>)
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d102      	bne.n	8007e04 <UART_SetConfig+0x100>
 8007dfe:	2320      	movs	r3, #32
 8007e00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e02:	e001      	b.n	8007e08 <UART_SetConfig+0x104>
 8007e04:	2300      	movs	r3, #0
 8007e06:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	4b5e      	ldr	r3, [pc, #376]	@ (8007f88 <UART_SetConfig+0x284>)
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d004      	beq.n	8007e1c <UART_SetConfig+0x118>
 8007e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	4b5e      	ldr	r3, [pc, #376]	@ (8007f90 <UART_SetConfig+0x28c>)
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d172      	bne.n	8007f02 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007e1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e1e:	2200      	movs	r2, #0
 8007e20:	623b      	str	r3, [r7, #32]
 8007e22:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007e28:	f7fd fce6 	bl	80057f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e2c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 80e7 	beq.w	8008004 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e3a:	4a5a      	ldr	r2, [pc, #360]	@ (8007fa4 <UART_SetConfig+0x2a0>)
 8007e3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e40:	461a      	mov	r2, r3
 8007e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e44:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4c:	685a      	ldr	r2, [r3, #4]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	005b      	lsls	r3, r3, #1
 8007e52:	4413      	add	r3, r2
 8007e54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d305      	bcc.n	8007e66 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d903      	bls.n	8007e6e <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007e6c:	e048      	b.n	8007f00 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e70:	2200      	movs	r2, #0
 8007e72:	61bb      	str	r3, [r7, #24]
 8007e74:	61fa      	str	r2, [r7, #28]
 8007e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	4a4a      	ldr	r2, [pc, #296]	@ (8007fa4 <UART_SetConfig+0x2a0>)
 8007e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	2200      	movs	r2, #0
 8007e84:	613b      	str	r3, [r7, #16]
 8007e86:	617a      	str	r2, [r7, #20]
 8007e88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007e8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007e90:	f7f8 fe8e 	bl	8000bb0 <__aeabi_uldivmod>
 8007e94:	4602      	mov	r2, r0
 8007e96:	460b      	mov	r3, r1
 8007e98:	4610      	mov	r0, r2
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	f04f 0200 	mov.w	r2, #0
 8007ea0:	f04f 0300 	mov.w	r3, #0
 8007ea4:	020b      	lsls	r3, r1, #8
 8007ea6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007eaa:	0202      	lsls	r2, r0, #8
 8007eac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eae:	6849      	ldr	r1, [r1, #4]
 8007eb0:	0849      	lsrs	r1, r1, #1
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	460c      	mov	r4, r1
 8007eb6:	4605      	mov	r5, r0
 8007eb8:	eb12 0804 	adds.w	r8, r2, r4
 8007ebc:	eb43 0905 	adc.w	r9, r3, r5
 8007ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	60bb      	str	r3, [r7, #8]
 8007ec8:	60fa      	str	r2, [r7, #12]
 8007eca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ece:	4640      	mov	r0, r8
 8007ed0:	4649      	mov	r1, r9
 8007ed2:	f7f8 fe6d 	bl	8000bb0 <__aeabi_uldivmod>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4613      	mov	r3, r2
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ee0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ee4:	d308      	bcc.n	8007ef8 <UART_SetConfig+0x1f4>
 8007ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ee8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eec:	d204      	bcs.n	8007ef8 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8007eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007ef4:	60da      	str	r2, [r3, #12]
 8007ef6:	e003      	b.n	8007f00 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007efe:	e081      	b.n	8008004 <UART_SetConfig+0x300>
 8007f00:	e080      	b.n	8008004 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f04:	69db      	ldr	r3, [r3, #28]
 8007f06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f0a:	d14d      	bne.n	8007fa8 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007f0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f0e:	2200      	movs	r2, #0
 8007f10:	603b      	str	r3, [r7, #0]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f18:	f7fd fc6e 	bl	80057f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007f1c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d06f      	beq.n	8008004 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f28:	4a1e      	ldr	r2, [pc, #120]	@ (8007fa4 <UART_SetConfig+0x2a0>)
 8007f2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f2e:	461a      	mov	r2, r3
 8007f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f32:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f36:	005a      	lsls	r2, r3, #1
 8007f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	085b      	lsrs	r3, r3, #1
 8007f3e:	441a      	add	r2, r3
 8007f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f4c:	2b0f      	cmp	r3, #15
 8007f4e:	d916      	bls.n	8007f7e <UART_SetConfig+0x27a>
 8007f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f56:	d212      	bcs.n	8007f7e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	f023 030f 	bic.w	r3, r3, #15
 8007f60:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f64:	085b      	lsrs	r3, r3, #1
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	f003 0307 	and.w	r3, r3, #7
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007f70:	4313      	orrs	r3, r2
 8007f72:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007f7a:	60da      	str	r2, [r3, #12]
 8007f7c:	e042      	b.n	8008004 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007f84:	e03e      	b.n	8008004 <UART_SetConfig+0x300>
 8007f86:	bf00      	nop
 8007f88:	46002400 	.word	0x46002400
 8007f8c:	cfff69f3 	.word	0xcfff69f3
 8007f90:	56002400 	.word	0x56002400
 8007f94:	40013800 	.word	0x40013800
 8007f98:	40004800 	.word	0x40004800
 8007f9c:	40004c00 	.word	0x40004c00
 8007fa0:	40005000 	.word	0x40005000
 8007fa4:	0800b474 	.word	0x0800b474
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007faa:	2200      	movs	r2, #0
 8007fac:	469a      	mov	sl, r3
 8007fae:	4693      	mov	fp, r2
 8007fb0:	4650      	mov	r0, sl
 8007fb2:	4659      	mov	r1, fp
 8007fb4:	f7fd fc20 	bl	80057f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007fb8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d021      	beq.n	8008004 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8008030 <UART_SetConfig+0x32c>)
 8007fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fca:	461a      	mov	r2, r3
 8007fcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fce:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	085b      	lsrs	r3, r3, #1
 8007fd8:	441a      	add	r2, r3
 8007fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe6:	2b0f      	cmp	r3, #15
 8007fe8:	d909      	bls.n	8007ffe <UART_SetConfig+0x2fa>
 8007fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ff0:	d205      	bcs.n	8007ffe <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	60da      	str	r2, [r3, #12]
 8007ffc:	e002      	b.n	8008004 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008006:	2201      	movs	r2, #1
 8008008:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800800c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800800e:	2201      	movs	r2, #1
 8008010:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008016:	2200      	movs	r2, #0
 8008018:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800801a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800801c:	2200      	movs	r2, #0
 800801e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008020:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008024:	4618      	mov	r0, r3
 8008026:	3750      	adds	r7, #80	@ 0x50
 8008028:	46bd      	mov	sp, r7
 800802a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800802e:	bf00      	nop
 8008030:	0800b474 	.word	0x0800b474

08008034 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	f003 0308 	and.w	r3, r3, #8
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00a      	beq.n	800805e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	430a      	orrs	r2, r1
 800805c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008062:	f003 0301 	and.w	r3, r3, #1
 8008066:	2b00      	cmp	r3, #0
 8008068:	d00a      	beq.n	8008080 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008084:	f003 0302 	and.w	r3, r3, #2
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00a      	beq.n	80080a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	430a      	orrs	r2, r1
 80080a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a6:	f003 0304 	and.w	r3, r3, #4
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00a      	beq.n	80080c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	430a      	orrs	r2, r1
 80080c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c8:	f003 0310 	and.w	r3, r3, #16
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00a      	beq.n	80080e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ea:	f003 0320 	and.w	r3, r3, #32
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00a      	beq.n	8008108 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	430a      	orrs	r2, r1
 8008106:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008110:	2b00      	cmp	r3, #0
 8008112:	d01a      	beq.n	800814a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	430a      	orrs	r2, r1
 8008128:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008132:	d10a      	bne.n	800814a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	430a      	orrs	r2, r1
 800816a:	605a      	str	r2, [r3, #4]
  }
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b098      	sub	sp, #96	@ 0x60
 800817c:	af02      	add	r7, sp, #8
 800817e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008188:	f7fa f9f0 	bl	800256c <HAL_GetTick>
 800818c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0308 	and.w	r3, r3, #8
 8008198:	2b08      	cmp	r3, #8
 800819a:	d12f      	bne.n	80081fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800819c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081a4:	2200      	movs	r2, #0
 80081a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f88e 	bl	80082cc <UART_WaitOnFlagUntilTimeout>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d022      	beq.n	80081fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081be:	e853 3f00 	ldrex	r3, [r3]
 80081c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	461a      	mov	r2, r3
 80081d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80081d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081dc:	e841 2300 	strex	r3, r2, [r1]
 80081e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1e6      	bne.n	80081b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2220      	movs	r2, #32
 80081ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e063      	b.n	80082c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0304 	and.w	r3, r3, #4
 8008206:	2b04      	cmp	r3, #4
 8008208:	d149      	bne.n	800829e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800820a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008212:	2200      	movs	r2, #0
 8008214:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f857 	bl	80082cc <UART_WaitOnFlagUntilTimeout>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d03c      	beq.n	800829e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	e853 3f00 	ldrex	r3, [r3]
 8008230:	623b      	str	r3, [r7, #32]
   return(result);
 8008232:	6a3b      	ldr	r3, [r7, #32]
 8008234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	461a      	mov	r2, r3
 8008240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008242:	633b      	str	r3, [r7, #48]	@ 0x30
 8008244:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008246:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008248:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800824a:	e841 2300 	strex	r3, r2, [r1]
 800824e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1e6      	bne.n	8008224 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3308      	adds	r3, #8
 800825c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	e853 3f00 	ldrex	r3, [r3]
 8008264:	60fb      	str	r3, [r7, #12]
   return(result);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f023 0301 	bic.w	r3, r3, #1
 800826c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	3308      	adds	r3, #8
 8008274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008276:	61fa      	str	r2, [r7, #28]
 8008278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	69b9      	ldr	r1, [r7, #24]
 800827c:	69fa      	ldr	r2, [r7, #28]
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	617b      	str	r3, [r7, #20]
   return(result);
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1e5      	bne.n	8008256 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2220      	movs	r2, #32
 800828e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800829a:	2303      	movs	r3, #3
 800829c:	e012      	b.n	80082c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2220      	movs	r2, #32
 80082a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2220      	movs	r2, #32
 80082aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3758      	adds	r7, #88	@ 0x58
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	603b      	str	r3, [r7, #0]
 80082d8:	4613      	mov	r3, r2
 80082da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082dc:	e04f      	b.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e4:	d04b      	beq.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082e6:	f7fa f941 	bl	800256c <HAL_GetTick>
 80082ea:	4602      	mov	r2, r0
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d302      	bcc.n	80082fc <UART_WaitOnFlagUntilTimeout+0x30>
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d101      	bne.n	8008300 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e04e      	b.n	800839e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0304 	and.w	r3, r3, #4
 800830a:	2b00      	cmp	r3, #0
 800830c:	d037      	beq.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	2b80      	cmp	r3, #128	@ 0x80
 8008312:	d034      	beq.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	2b40      	cmp	r3, #64	@ 0x40
 8008318:	d031      	beq.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f003 0308 	and.w	r3, r3, #8
 8008324:	2b08      	cmp	r3, #8
 8008326:	d110      	bne.n	800834a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2208      	movs	r2, #8
 800832e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 f838 	bl	80083a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2208      	movs	r2, #8
 800833a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e029      	b.n	800839e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	69db      	ldr	r3, [r3, #28]
 8008350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008358:	d111      	bne.n	800837e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008362:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008364:	68f8      	ldr	r0, [r7, #12]
 8008366:	f000 f81e 	bl	80083a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2220      	movs	r2, #32
 800836e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e00f      	b.n	800839e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69da      	ldr	r2, [r3, #28]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	4013      	ands	r3, r2
 8008388:	68ba      	ldr	r2, [r7, #8]
 800838a:	429a      	cmp	r2, r3
 800838c:	bf0c      	ite	eq
 800838e:	2301      	moveq	r3, #1
 8008390:	2300      	movne	r3, #0
 8008392:	b2db      	uxtb	r3, r3
 8008394:	461a      	mov	r2, r3
 8008396:	79fb      	ldrb	r3, [r7, #7]
 8008398:	429a      	cmp	r2, r3
 800839a:	d0a0      	beq.n	80082de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083a6:	b480      	push	{r7}
 80083a8:	b095      	sub	sp, #84	@ 0x54
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b6:	e853 3f00 	ldrex	r3, [r3]
 80083ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	461a      	mov	r2, r3
 80083ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80083ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083d4:	e841 2300 	strex	r3, r2, [r1]
 80083d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1e6      	bne.n	80083ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3308      	adds	r3, #8
 80083e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e8:	6a3b      	ldr	r3, [r7, #32]
 80083ea:	e853 3f00 	ldrex	r3, [r3]
 80083ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083f6:	f023 0301 	bic.w	r3, r3, #1
 80083fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	3308      	adds	r3, #8
 8008402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008404:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800840a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800840c:	e841 2300 	strex	r3, r2, [r1]
 8008410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008414:	2b00      	cmp	r3, #0
 8008416:	d1e3      	bne.n	80083e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800841c:	2b01      	cmp	r3, #1
 800841e:	d118      	bne.n	8008452 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	e853 3f00 	ldrex	r3, [r3]
 800842c:	60bb      	str	r3, [r7, #8]
   return(result);
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f023 0310 	bic.w	r3, r3, #16
 8008434:	647b      	str	r3, [r7, #68]	@ 0x44
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800843e:	61bb      	str	r3, [r7, #24]
 8008440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008442:	6979      	ldr	r1, [r7, #20]
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	e841 2300 	strex	r3, r2, [r1]
 800844a:	613b      	str	r3, [r7, #16]
   return(result);
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d1e6      	bne.n	8008420 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2220      	movs	r2, #32
 8008456:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008466:	bf00      	nop
 8008468:	3754      	adds	r7, #84	@ 0x54
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr

08008472 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008472:	b480      	push	{r7}
 8008474:	b085      	sub	sp, #20
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008480:	2b01      	cmp	r3, #1
 8008482:	d101      	bne.n	8008488 <HAL_UARTEx_DisableFifoMode+0x16>
 8008484:	2302      	movs	r3, #2
 8008486:	e027      	b.n	80084d8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2224      	movs	r2, #36	@ 0x24
 8008494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f022 0201 	bic.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80084b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2220      	movs	r2, #32
 80084ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3714      	adds	r7, #20
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d101      	bne.n	80084fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80084f8:	2302      	movs	r3, #2
 80084fa:	e02d      	b.n	8008558 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2224      	movs	r2, #36	@ 0x24
 8008508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f022 0201 	bic.w	r2, r2, #1
 8008522:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	430a      	orrs	r2, r1
 8008536:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 f84f 	bl	80085dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2220      	movs	r2, #32
 800854a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008570:	2b01      	cmp	r3, #1
 8008572:	d101      	bne.n	8008578 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008574:	2302      	movs	r3, #2
 8008576:	e02d      	b.n	80085d4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2224      	movs	r2, #36	@ 0x24
 8008584:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f022 0201 	bic.w	r2, r2, #1
 800859e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	430a      	orrs	r2, r1
 80085b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 f811 	bl	80085dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2220      	movs	r2, #32
 80085c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d108      	bne.n	80085fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80085fc:	e031      	b.n	8008662 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80085fe:	2308      	movs	r3, #8
 8008600:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008602:	2308      	movs	r3, #8
 8008604:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	0e5b      	lsrs	r3, r3, #25
 800860e:	b2db      	uxtb	r3, r3
 8008610:	f003 0307 	and.w	r3, r3, #7
 8008614:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	0f5b      	lsrs	r3, r3, #29
 800861e:	b2db      	uxtb	r3, r3
 8008620:	f003 0307 	and.w	r3, r3, #7
 8008624:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008626:	7bbb      	ldrb	r3, [r7, #14]
 8008628:	7b3a      	ldrb	r2, [r7, #12]
 800862a:	4911      	ldr	r1, [pc, #68]	@ (8008670 <UARTEx_SetNbDataToProcess+0x94>)
 800862c:	5c8a      	ldrb	r2, [r1, r2]
 800862e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008632:	7b3a      	ldrb	r2, [r7, #12]
 8008634:	490f      	ldr	r1, [pc, #60]	@ (8008674 <UARTEx_SetNbDataToProcess+0x98>)
 8008636:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008638:	fb93 f3f2 	sdiv	r3, r3, r2
 800863c:	b29a      	uxth	r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008644:	7bfb      	ldrb	r3, [r7, #15]
 8008646:	7b7a      	ldrb	r2, [r7, #13]
 8008648:	4909      	ldr	r1, [pc, #36]	@ (8008670 <UARTEx_SetNbDataToProcess+0x94>)
 800864a:	5c8a      	ldrb	r2, [r1, r2]
 800864c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008650:	7b7a      	ldrb	r2, [r7, #13]
 8008652:	4908      	ldr	r1, [pc, #32]	@ (8008674 <UARTEx_SetNbDataToProcess+0x98>)
 8008654:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008656:	fb93 f3f2 	sdiv	r3, r3, r2
 800865a:	b29a      	uxth	r2, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008662:	bf00      	nop
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
 800866e:	bf00      	nop
 8008670:	0800b48c 	.word	0x0800b48c
 8008674:	0800b494 	.word	0x0800b494

08008678 <malloc>:
 8008678:	4b02      	ldr	r3, [pc, #8]	@ (8008684 <malloc+0xc>)
 800867a:	4601      	mov	r1, r0
 800867c:	6818      	ldr	r0, [r3, #0]
 800867e:	f000 b825 	b.w	80086cc <_malloc_r>
 8008682:	bf00      	nop
 8008684:	20000020 	.word	0x20000020

08008688 <sbrk_aligned>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	4e0f      	ldr	r6, [pc, #60]	@ (80086c8 <sbrk_aligned+0x40>)
 800868c:	460c      	mov	r4, r1
 800868e:	4605      	mov	r5, r0
 8008690:	6831      	ldr	r1, [r6, #0]
 8008692:	b911      	cbnz	r1, 800869a <sbrk_aligned+0x12>
 8008694:	f000 fea8 	bl	80093e8 <_sbrk_r>
 8008698:	6030      	str	r0, [r6, #0]
 800869a:	4621      	mov	r1, r4
 800869c:	4628      	mov	r0, r5
 800869e:	f000 fea3 	bl	80093e8 <_sbrk_r>
 80086a2:	1c43      	adds	r3, r0, #1
 80086a4:	d103      	bne.n	80086ae <sbrk_aligned+0x26>
 80086a6:	f04f 34ff 	mov.w	r4, #4294967295
 80086aa:	4620      	mov	r0, r4
 80086ac:	bd70      	pop	{r4, r5, r6, pc}
 80086ae:	1cc4      	adds	r4, r0, #3
 80086b0:	f024 0403 	bic.w	r4, r4, #3
 80086b4:	42a0      	cmp	r0, r4
 80086b6:	d0f8      	beq.n	80086aa <sbrk_aligned+0x22>
 80086b8:	1a21      	subs	r1, r4, r0
 80086ba:	4628      	mov	r0, r5
 80086bc:	f000 fe94 	bl	80093e8 <_sbrk_r>
 80086c0:	3001      	adds	r0, #1
 80086c2:	d1f2      	bne.n	80086aa <sbrk_aligned+0x22>
 80086c4:	e7ef      	b.n	80086a6 <sbrk_aligned+0x1e>
 80086c6:	bf00      	nop
 80086c8:	20000398 	.word	0x20000398

080086cc <_malloc_r>:
 80086cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d0:	1ccd      	adds	r5, r1, #3
 80086d2:	4606      	mov	r6, r0
 80086d4:	f025 0503 	bic.w	r5, r5, #3
 80086d8:	3508      	adds	r5, #8
 80086da:	2d0c      	cmp	r5, #12
 80086dc:	bf38      	it	cc
 80086de:	250c      	movcc	r5, #12
 80086e0:	2d00      	cmp	r5, #0
 80086e2:	db01      	blt.n	80086e8 <_malloc_r+0x1c>
 80086e4:	42a9      	cmp	r1, r5
 80086e6:	d904      	bls.n	80086f2 <_malloc_r+0x26>
 80086e8:	230c      	movs	r3, #12
 80086ea:	6033      	str	r3, [r6, #0]
 80086ec:	2000      	movs	r0, #0
 80086ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087c8 <_malloc_r+0xfc>
 80086f6:	f000 f869 	bl	80087cc <__malloc_lock>
 80086fa:	f8d8 3000 	ldr.w	r3, [r8]
 80086fe:	461c      	mov	r4, r3
 8008700:	bb44      	cbnz	r4, 8008754 <_malloc_r+0x88>
 8008702:	4629      	mov	r1, r5
 8008704:	4630      	mov	r0, r6
 8008706:	f7ff ffbf 	bl	8008688 <sbrk_aligned>
 800870a:	1c43      	adds	r3, r0, #1
 800870c:	4604      	mov	r4, r0
 800870e:	d158      	bne.n	80087c2 <_malloc_r+0xf6>
 8008710:	f8d8 4000 	ldr.w	r4, [r8]
 8008714:	4627      	mov	r7, r4
 8008716:	2f00      	cmp	r7, #0
 8008718:	d143      	bne.n	80087a2 <_malloc_r+0xd6>
 800871a:	2c00      	cmp	r4, #0
 800871c:	d04b      	beq.n	80087b6 <_malloc_r+0xea>
 800871e:	6823      	ldr	r3, [r4, #0]
 8008720:	4639      	mov	r1, r7
 8008722:	4630      	mov	r0, r6
 8008724:	eb04 0903 	add.w	r9, r4, r3
 8008728:	f000 fe5e 	bl	80093e8 <_sbrk_r>
 800872c:	4581      	cmp	r9, r0
 800872e:	d142      	bne.n	80087b6 <_malloc_r+0xea>
 8008730:	6821      	ldr	r1, [r4, #0]
 8008732:	4630      	mov	r0, r6
 8008734:	1a6d      	subs	r5, r5, r1
 8008736:	4629      	mov	r1, r5
 8008738:	f7ff ffa6 	bl	8008688 <sbrk_aligned>
 800873c:	3001      	adds	r0, #1
 800873e:	d03a      	beq.n	80087b6 <_malloc_r+0xea>
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	442b      	add	r3, r5
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	f8d8 3000 	ldr.w	r3, [r8]
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	bb62      	cbnz	r2, 80087a8 <_malloc_r+0xdc>
 800874e:	f8c8 7000 	str.w	r7, [r8]
 8008752:	e00f      	b.n	8008774 <_malloc_r+0xa8>
 8008754:	6822      	ldr	r2, [r4, #0]
 8008756:	1b52      	subs	r2, r2, r5
 8008758:	d420      	bmi.n	800879c <_malloc_r+0xd0>
 800875a:	2a0b      	cmp	r2, #11
 800875c:	d917      	bls.n	800878e <_malloc_r+0xc2>
 800875e:	1961      	adds	r1, r4, r5
 8008760:	42a3      	cmp	r3, r4
 8008762:	6025      	str	r5, [r4, #0]
 8008764:	bf18      	it	ne
 8008766:	6059      	strne	r1, [r3, #4]
 8008768:	6863      	ldr	r3, [r4, #4]
 800876a:	bf08      	it	eq
 800876c:	f8c8 1000 	streq.w	r1, [r8]
 8008770:	5162      	str	r2, [r4, r5]
 8008772:	604b      	str	r3, [r1, #4]
 8008774:	4630      	mov	r0, r6
 8008776:	f000 f82f 	bl	80087d8 <__malloc_unlock>
 800877a:	f104 000b 	add.w	r0, r4, #11
 800877e:	1d23      	adds	r3, r4, #4
 8008780:	f020 0007 	bic.w	r0, r0, #7
 8008784:	1ac2      	subs	r2, r0, r3
 8008786:	bf1c      	itt	ne
 8008788:	1a1b      	subne	r3, r3, r0
 800878a:	50a3      	strne	r3, [r4, r2]
 800878c:	e7af      	b.n	80086ee <_malloc_r+0x22>
 800878e:	6862      	ldr	r2, [r4, #4]
 8008790:	42a3      	cmp	r3, r4
 8008792:	bf0c      	ite	eq
 8008794:	f8c8 2000 	streq.w	r2, [r8]
 8008798:	605a      	strne	r2, [r3, #4]
 800879a:	e7eb      	b.n	8008774 <_malloc_r+0xa8>
 800879c:	4623      	mov	r3, r4
 800879e:	6864      	ldr	r4, [r4, #4]
 80087a0:	e7ae      	b.n	8008700 <_malloc_r+0x34>
 80087a2:	463c      	mov	r4, r7
 80087a4:	687f      	ldr	r7, [r7, #4]
 80087a6:	e7b6      	b.n	8008716 <_malloc_r+0x4a>
 80087a8:	461a      	mov	r2, r3
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	42a3      	cmp	r3, r4
 80087ae:	d1fb      	bne.n	80087a8 <_malloc_r+0xdc>
 80087b0:	2300      	movs	r3, #0
 80087b2:	6053      	str	r3, [r2, #4]
 80087b4:	e7de      	b.n	8008774 <_malloc_r+0xa8>
 80087b6:	230c      	movs	r3, #12
 80087b8:	4630      	mov	r0, r6
 80087ba:	6033      	str	r3, [r6, #0]
 80087bc:	f000 f80c 	bl	80087d8 <__malloc_unlock>
 80087c0:	e794      	b.n	80086ec <_malloc_r+0x20>
 80087c2:	6005      	str	r5, [r0, #0]
 80087c4:	e7d6      	b.n	8008774 <_malloc_r+0xa8>
 80087c6:	bf00      	nop
 80087c8:	2000039c 	.word	0x2000039c

080087cc <__malloc_lock>:
 80087cc:	4801      	ldr	r0, [pc, #4]	@ (80087d4 <__malloc_lock+0x8>)
 80087ce:	f000 be58 	b.w	8009482 <__retarget_lock_acquire_recursive>
 80087d2:	bf00      	nop
 80087d4:	200004e0 	.word	0x200004e0

080087d8 <__malloc_unlock>:
 80087d8:	4801      	ldr	r0, [pc, #4]	@ (80087e0 <__malloc_unlock+0x8>)
 80087da:	f000 be53 	b.w	8009484 <__retarget_lock_release_recursive>
 80087de:	bf00      	nop
 80087e0:	200004e0 	.word	0x200004e0

080087e4 <_realloc_r>:
 80087e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087e8:	4607      	mov	r7, r0
 80087ea:	4614      	mov	r4, r2
 80087ec:	460d      	mov	r5, r1
 80087ee:	b921      	cbnz	r1, 80087fa <_realloc_r+0x16>
 80087f0:	4611      	mov	r1, r2
 80087f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087f6:	f7ff bf69 	b.w	80086cc <_malloc_r>
 80087fa:	b92a      	cbnz	r2, 8008808 <_realloc_r+0x24>
 80087fc:	4625      	mov	r5, r4
 80087fe:	f001 fcbd 	bl	800a17c <_free_r>
 8008802:	4628      	mov	r0, r5
 8008804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008808:	f002 f884 	bl	800a914 <_malloc_usable_size_r>
 800880c:	4284      	cmp	r4, r0
 800880e:	4606      	mov	r6, r0
 8008810:	d802      	bhi.n	8008818 <_realloc_r+0x34>
 8008812:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008816:	d8f4      	bhi.n	8008802 <_realloc_r+0x1e>
 8008818:	4621      	mov	r1, r4
 800881a:	4638      	mov	r0, r7
 800881c:	f7ff ff56 	bl	80086cc <_malloc_r>
 8008820:	4680      	mov	r8, r0
 8008822:	b908      	cbnz	r0, 8008828 <_realloc_r+0x44>
 8008824:	4645      	mov	r5, r8
 8008826:	e7ec      	b.n	8008802 <_realloc_r+0x1e>
 8008828:	42b4      	cmp	r4, r6
 800882a:	4622      	mov	r2, r4
 800882c:	4629      	mov	r1, r5
 800882e:	bf28      	it	cs
 8008830:	4632      	movcs	r2, r6
 8008832:	f000 fe36 	bl	80094a2 <memcpy>
 8008836:	4629      	mov	r1, r5
 8008838:	4638      	mov	r0, r7
 800883a:	f001 fc9f 	bl	800a17c <_free_r>
 800883e:	e7f1      	b.n	8008824 <_realloc_r+0x40>

08008840 <__cvt>:
 8008840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008844:	ec57 6b10 	vmov	r6, r7, d0
 8008848:	2f00      	cmp	r7, #0
 800884a:	460c      	mov	r4, r1
 800884c:	4619      	mov	r1, r3
 800884e:	463b      	mov	r3, r7
 8008850:	bfb4      	ite	lt
 8008852:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008856:	2300      	movge	r3, #0
 8008858:	4691      	mov	r9, r2
 800885a:	bfbf      	itttt	lt
 800885c:	4632      	movlt	r2, r6
 800885e:	461f      	movlt	r7, r3
 8008860:	232d      	movlt	r3, #45	@ 0x2d
 8008862:	4616      	movlt	r6, r2
 8008864:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008868:	700b      	strb	r3, [r1, #0]
 800886a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800886c:	f023 0820 	bic.w	r8, r3, #32
 8008870:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008874:	d005      	beq.n	8008882 <__cvt+0x42>
 8008876:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800887a:	d100      	bne.n	800887e <__cvt+0x3e>
 800887c:	3401      	adds	r4, #1
 800887e:	2102      	movs	r1, #2
 8008880:	e000      	b.n	8008884 <__cvt+0x44>
 8008882:	2103      	movs	r1, #3
 8008884:	ab03      	add	r3, sp, #12
 8008886:	4622      	mov	r2, r4
 8008888:	9301      	str	r3, [sp, #4]
 800888a:	ab02      	add	r3, sp, #8
 800888c:	ec47 6b10 	vmov	d0, r6, r7
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	4653      	mov	r3, sl
 8008894:	f000 fea0 	bl	80095d8 <_dtoa_r>
 8008898:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800889c:	4605      	mov	r5, r0
 800889e:	d119      	bne.n	80088d4 <__cvt+0x94>
 80088a0:	f019 0f01 	tst.w	r9, #1
 80088a4:	d00e      	beq.n	80088c4 <__cvt+0x84>
 80088a6:	eb00 0904 	add.w	r9, r0, r4
 80088aa:	2200      	movs	r2, #0
 80088ac:	2300      	movs	r3, #0
 80088ae:	4630      	mov	r0, r6
 80088b0:	4639      	mov	r1, r7
 80088b2:	f7f8 f90d 	bl	8000ad0 <__aeabi_dcmpeq>
 80088b6:	b108      	cbz	r0, 80088bc <__cvt+0x7c>
 80088b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80088bc:	2230      	movs	r2, #48	@ 0x30
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	454b      	cmp	r3, r9
 80088c2:	d31e      	bcc.n	8008902 <__cvt+0xc2>
 80088c4:	9b03      	ldr	r3, [sp, #12]
 80088c6:	4628      	mov	r0, r5
 80088c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80088ca:	1b5b      	subs	r3, r3, r5
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	b004      	add	sp, #16
 80088d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80088d8:	eb00 0904 	add.w	r9, r0, r4
 80088dc:	d1e5      	bne.n	80088aa <__cvt+0x6a>
 80088de:	7803      	ldrb	r3, [r0, #0]
 80088e0:	2b30      	cmp	r3, #48	@ 0x30
 80088e2:	d10a      	bne.n	80088fa <__cvt+0xba>
 80088e4:	2200      	movs	r2, #0
 80088e6:	2300      	movs	r3, #0
 80088e8:	4630      	mov	r0, r6
 80088ea:	4639      	mov	r1, r7
 80088ec:	f7f8 f8f0 	bl	8000ad0 <__aeabi_dcmpeq>
 80088f0:	b918      	cbnz	r0, 80088fa <__cvt+0xba>
 80088f2:	f1c4 0401 	rsb	r4, r4, #1
 80088f6:	f8ca 4000 	str.w	r4, [sl]
 80088fa:	f8da 3000 	ldr.w	r3, [sl]
 80088fe:	4499      	add	r9, r3
 8008900:	e7d3      	b.n	80088aa <__cvt+0x6a>
 8008902:	1c59      	adds	r1, r3, #1
 8008904:	9103      	str	r1, [sp, #12]
 8008906:	701a      	strb	r2, [r3, #0]
 8008908:	e7d9      	b.n	80088be <__cvt+0x7e>

0800890a <__exponent>:
 800890a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800890c:	2900      	cmp	r1, #0
 800890e:	7002      	strb	r2, [r0, #0]
 8008910:	bfba      	itte	lt
 8008912:	4249      	neglt	r1, r1
 8008914:	232d      	movlt	r3, #45	@ 0x2d
 8008916:	232b      	movge	r3, #43	@ 0x2b
 8008918:	2909      	cmp	r1, #9
 800891a:	7043      	strb	r3, [r0, #1]
 800891c:	dd28      	ble.n	8008970 <__exponent+0x66>
 800891e:	f10d 0307 	add.w	r3, sp, #7
 8008922:	270a      	movs	r7, #10
 8008924:	461d      	mov	r5, r3
 8008926:	461a      	mov	r2, r3
 8008928:	3b01      	subs	r3, #1
 800892a:	fbb1 f6f7 	udiv	r6, r1, r7
 800892e:	fb07 1416 	mls	r4, r7, r6, r1
 8008932:	3430      	adds	r4, #48	@ 0x30
 8008934:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008938:	460c      	mov	r4, r1
 800893a:	4631      	mov	r1, r6
 800893c:	2c63      	cmp	r4, #99	@ 0x63
 800893e:	dcf2      	bgt.n	8008926 <__exponent+0x1c>
 8008940:	3130      	adds	r1, #48	@ 0x30
 8008942:	1e94      	subs	r4, r2, #2
 8008944:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008948:	1c41      	adds	r1, r0, #1
 800894a:	4623      	mov	r3, r4
 800894c:	42ab      	cmp	r3, r5
 800894e:	d30a      	bcc.n	8008966 <__exponent+0x5c>
 8008950:	f10d 0309 	add.w	r3, sp, #9
 8008954:	1a9b      	subs	r3, r3, r2
 8008956:	42ac      	cmp	r4, r5
 8008958:	bf88      	it	hi
 800895a:	2300      	movhi	r3, #0
 800895c:	3302      	adds	r3, #2
 800895e:	4403      	add	r3, r0
 8008960:	1a18      	subs	r0, r3, r0
 8008962:	b003      	add	sp, #12
 8008964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008966:	f813 6b01 	ldrb.w	r6, [r3], #1
 800896a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800896e:	e7ed      	b.n	800894c <__exponent+0x42>
 8008970:	2330      	movs	r3, #48	@ 0x30
 8008972:	3130      	adds	r1, #48	@ 0x30
 8008974:	7083      	strb	r3, [r0, #2]
 8008976:	1d03      	adds	r3, r0, #4
 8008978:	70c1      	strb	r1, [r0, #3]
 800897a:	e7f1      	b.n	8008960 <__exponent+0x56>

0800897c <_printf_float>:
 800897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	b08d      	sub	sp, #52	@ 0x34
 8008982:	460c      	mov	r4, r1
 8008984:	4616      	mov	r6, r2
 8008986:	461f      	mov	r7, r3
 8008988:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800898c:	4605      	mov	r5, r0
 800898e:	f000 fcf3 	bl	8009378 <_localeconv_r>
 8008992:	6803      	ldr	r3, [r0, #0]
 8008994:	4618      	mov	r0, r3
 8008996:	9304      	str	r3, [sp, #16]
 8008998:	f7f7 fc6e 	bl	8000278 <strlen>
 800899c:	2300      	movs	r3, #0
 800899e:	9005      	str	r0, [sp, #20]
 80089a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80089a2:	f8d8 3000 	ldr.w	r3, [r8]
 80089a6:	f894 a018 	ldrb.w	sl, [r4, #24]
 80089aa:	3307      	adds	r3, #7
 80089ac:	f8d4 b000 	ldr.w	fp, [r4]
 80089b0:	f023 0307 	bic.w	r3, r3, #7
 80089b4:	f103 0208 	add.w	r2, r3, #8
 80089b8:	f8c8 2000 	str.w	r2, [r8]
 80089bc:	f04f 32ff 	mov.w	r2, #4294967295
 80089c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80089c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80089c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80089cc:	9307      	str	r3, [sp, #28]
 80089ce:	4b9d      	ldr	r3, [pc, #628]	@ (8008c44 <_printf_float+0x2c8>)
 80089d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089d4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80089d8:	f7f8 f8ac 	bl	8000b34 <__aeabi_dcmpun>
 80089dc:	bb70      	cbnz	r0, 8008a3c <_printf_float+0xc0>
 80089de:	f04f 32ff 	mov.w	r2, #4294967295
 80089e2:	4b98      	ldr	r3, [pc, #608]	@ (8008c44 <_printf_float+0x2c8>)
 80089e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089e8:	f7f8 f886 	bl	8000af8 <__aeabi_dcmple>
 80089ec:	bb30      	cbnz	r0, 8008a3c <_printf_float+0xc0>
 80089ee:	2200      	movs	r2, #0
 80089f0:	2300      	movs	r3, #0
 80089f2:	4640      	mov	r0, r8
 80089f4:	4649      	mov	r1, r9
 80089f6:	f7f8 f875 	bl	8000ae4 <__aeabi_dcmplt>
 80089fa:	b110      	cbz	r0, 8008a02 <_printf_float+0x86>
 80089fc:	232d      	movs	r3, #45	@ 0x2d
 80089fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a02:	4a91      	ldr	r2, [pc, #580]	@ (8008c48 <_printf_float+0x2cc>)
 8008a04:	4b91      	ldr	r3, [pc, #580]	@ (8008c4c <_printf_float+0x2d0>)
 8008a06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008a0a:	bf8c      	ite	hi
 8008a0c:	4690      	movhi	r8, r2
 8008a0e:	4698      	movls	r8, r3
 8008a10:	2303      	movs	r3, #3
 8008a12:	f04f 0900 	mov.w	r9, #0
 8008a16:	6123      	str	r3, [r4, #16]
 8008a18:	f02b 0304 	bic.w	r3, fp, #4
 8008a1c:	6023      	str	r3, [r4, #0]
 8008a1e:	4633      	mov	r3, r6
 8008a20:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008a22:	4621      	mov	r1, r4
 8008a24:	4628      	mov	r0, r5
 8008a26:	9700      	str	r7, [sp, #0]
 8008a28:	f000 f9d2 	bl	8008dd0 <_printf_common>
 8008a2c:	3001      	adds	r0, #1
 8008a2e:	f040 808d 	bne.w	8008b4c <_printf_float+0x1d0>
 8008a32:	f04f 30ff 	mov.w	r0, #4294967295
 8008a36:	b00d      	add	sp, #52	@ 0x34
 8008a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	464b      	mov	r3, r9
 8008a40:	4640      	mov	r0, r8
 8008a42:	4649      	mov	r1, r9
 8008a44:	f7f8 f876 	bl	8000b34 <__aeabi_dcmpun>
 8008a48:	b140      	cbz	r0, 8008a5c <_printf_float+0xe0>
 8008a4a:	464b      	mov	r3, r9
 8008a4c:	4a80      	ldr	r2, [pc, #512]	@ (8008c50 <_printf_float+0x2d4>)
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfbc      	itt	lt
 8008a52:	232d      	movlt	r3, #45	@ 0x2d
 8008a54:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008a58:	4b7e      	ldr	r3, [pc, #504]	@ (8008c54 <_printf_float+0x2d8>)
 8008a5a:	e7d4      	b.n	8008a06 <_printf_float+0x8a>
 8008a5c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008a60:	6863      	ldr	r3, [r4, #4]
 8008a62:	9206      	str	r2, [sp, #24]
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	d13b      	bne.n	8008ae0 <_printf_float+0x164>
 8008a68:	2306      	movs	r3, #6
 8008a6a:	6063      	str	r3, [r4, #4]
 8008a6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008a70:	2300      	movs	r3, #0
 8008a72:	4628      	mov	r0, r5
 8008a74:	6022      	str	r2, [r4, #0]
 8008a76:	9303      	str	r3, [sp, #12]
 8008a78:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a7a:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008a7e:	ab09      	add	r3, sp, #36	@ 0x24
 8008a80:	ec49 8b10 	vmov	d0, r8, r9
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008a8a:	6861      	ldr	r1, [r4, #4]
 8008a8c:	f7ff fed8 	bl	8008840 <__cvt>
 8008a90:	9b06      	ldr	r3, [sp, #24]
 8008a92:	4680      	mov	r8, r0
 8008a94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a96:	2b47      	cmp	r3, #71	@ 0x47
 8008a98:	d129      	bne.n	8008aee <_printf_float+0x172>
 8008a9a:	1cc8      	adds	r0, r1, #3
 8008a9c:	db02      	blt.n	8008aa4 <_printf_float+0x128>
 8008a9e:	6863      	ldr	r3, [r4, #4]
 8008aa0:	4299      	cmp	r1, r3
 8008aa2:	dd41      	ble.n	8008b28 <_printf_float+0x1ac>
 8008aa4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008aa8:	fa5f fa8a 	uxtb.w	sl, sl
 8008aac:	3901      	subs	r1, #1
 8008aae:	4652      	mov	r2, sl
 8008ab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008ab4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ab6:	f7ff ff28 	bl	800890a <__exponent>
 8008aba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008abc:	4681      	mov	r9, r0
 8008abe:	1813      	adds	r3, r2, r0
 8008ac0:	2a01      	cmp	r2, #1
 8008ac2:	6123      	str	r3, [r4, #16]
 8008ac4:	dc02      	bgt.n	8008acc <_printf_float+0x150>
 8008ac6:	6822      	ldr	r2, [r4, #0]
 8008ac8:	07d2      	lsls	r2, r2, #31
 8008aca:	d501      	bpl.n	8008ad0 <_printf_float+0x154>
 8008acc:	3301      	adds	r3, #1
 8008ace:	6123      	str	r3, [r4, #16]
 8008ad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d0a2      	beq.n	8008a1e <_printf_float+0xa2>
 8008ad8:	232d      	movs	r3, #45	@ 0x2d
 8008ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ade:	e79e      	b.n	8008a1e <_printf_float+0xa2>
 8008ae0:	9a06      	ldr	r2, [sp, #24]
 8008ae2:	2a47      	cmp	r2, #71	@ 0x47
 8008ae4:	d1c2      	bne.n	8008a6c <_printf_float+0xf0>
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1c0      	bne.n	8008a6c <_printf_float+0xf0>
 8008aea:	2301      	movs	r3, #1
 8008aec:	e7bd      	b.n	8008a6a <_printf_float+0xee>
 8008aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008af2:	d9db      	bls.n	8008aac <_printf_float+0x130>
 8008af4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008af8:	d118      	bne.n	8008b2c <_printf_float+0x1b0>
 8008afa:	2900      	cmp	r1, #0
 8008afc:	6863      	ldr	r3, [r4, #4]
 8008afe:	dd0b      	ble.n	8008b18 <_printf_float+0x19c>
 8008b00:	6121      	str	r1, [r4, #16]
 8008b02:	b913      	cbnz	r3, 8008b0a <_printf_float+0x18e>
 8008b04:	6822      	ldr	r2, [r4, #0]
 8008b06:	07d0      	lsls	r0, r2, #31
 8008b08:	d502      	bpl.n	8008b10 <_printf_float+0x194>
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	440b      	add	r3, r1
 8008b0e:	6123      	str	r3, [r4, #16]
 8008b10:	f04f 0900 	mov.w	r9, #0
 8008b14:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008b16:	e7db      	b.n	8008ad0 <_printf_float+0x154>
 8008b18:	b913      	cbnz	r3, 8008b20 <_printf_float+0x1a4>
 8008b1a:	6822      	ldr	r2, [r4, #0]
 8008b1c:	07d2      	lsls	r2, r2, #31
 8008b1e:	d501      	bpl.n	8008b24 <_printf_float+0x1a8>
 8008b20:	3302      	adds	r3, #2
 8008b22:	e7f4      	b.n	8008b0e <_printf_float+0x192>
 8008b24:	2301      	movs	r3, #1
 8008b26:	e7f2      	b.n	8008b0e <_printf_float+0x192>
 8008b28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b2e:	4299      	cmp	r1, r3
 8008b30:	db05      	blt.n	8008b3e <_printf_float+0x1c2>
 8008b32:	6823      	ldr	r3, [r4, #0]
 8008b34:	6121      	str	r1, [r4, #16]
 8008b36:	07d8      	lsls	r0, r3, #31
 8008b38:	d5ea      	bpl.n	8008b10 <_printf_float+0x194>
 8008b3a:	1c4b      	adds	r3, r1, #1
 8008b3c:	e7e7      	b.n	8008b0e <_printf_float+0x192>
 8008b3e:	2900      	cmp	r1, #0
 8008b40:	bfd4      	ite	le
 8008b42:	f1c1 0202 	rsble	r2, r1, #2
 8008b46:	2201      	movgt	r2, #1
 8008b48:	4413      	add	r3, r2
 8008b4a:	e7e0      	b.n	8008b0e <_printf_float+0x192>
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	055a      	lsls	r2, r3, #21
 8008b50:	d407      	bmi.n	8008b62 <_printf_float+0x1e6>
 8008b52:	6923      	ldr	r3, [r4, #16]
 8008b54:	4642      	mov	r2, r8
 8008b56:	4631      	mov	r1, r6
 8008b58:	4628      	mov	r0, r5
 8008b5a:	47b8      	blx	r7
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d12b      	bne.n	8008bb8 <_printf_float+0x23c>
 8008b60:	e767      	b.n	8008a32 <_printf_float+0xb6>
 8008b62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008b66:	f240 80dd 	bls.w	8008d24 <_printf_float+0x3a8>
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b72:	f7f7 ffad 	bl	8000ad0 <__aeabi_dcmpeq>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d033      	beq.n	8008be2 <_printf_float+0x266>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	4a36      	ldr	r2, [pc, #216]	@ (8008c58 <_printf_float+0x2dc>)
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	47b8      	blx	r7
 8008b84:	3001      	adds	r0, #1
 8008b86:	f43f af54 	beq.w	8008a32 <_printf_float+0xb6>
 8008b8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008b8e:	4543      	cmp	r3, r8
 8008b90:	db02      	blt.n	8008b98 <_printf_float+0x21c>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	07d8      	lsls	r0, r3, #31
 8008b96:	d50f      	bpl.n	8008bb8 <_printf_float+0x23c>
 8008b98:	4631      	mov	r1, r6
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ba0:	47b8      	blx	r7
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	f43f af45 	beq.w	8008a32 <_printf_float+0xb6>
 8008ba8:	f04f 0900 	mov.w	r9, #0
 8008bac:	f108 38ff 	add.w	r8, r8, #4294967295
 8008bb0:	f104 0a1a 	add.w	sl, r4, #26
 8008bb4:	45c8      	cmp	r8, r9
 8008bb6:	dc09      	bgt.n	8008bcc <_printf_float+0x250>
 8008bb8:	6823      	ldr	r3, [r4, #0]
 8008bba:	079b      	lsls	r3, r3, #30
 8008bbc:	f100 8103 	bmi.w	8008dc6 <_printf_float+0x44a>
 8008bc0:	68e0      	ldr	r0, [r4, #12]
 8008bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc4:	4298      	cmp	r0, r3
 8008bc6:	bfb8      	it	lt
 8008bc8:	4618      	movlt	r0, r3
 8008bca:	e734      	b.n	8008a36 <_printf_float+0xba>
 8008bcc:	2301      	movs	r3, #1
 8008bce:	4652      	mov	r2, sl
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	47b8      	blx	r7
 8008bd6:	3001      	adds	r0, #1
 8008bd8:	f43f af2b 	beq.w	8008a32 <_printf_float+0xb6>
 8008bdc:	f109 0901 	add.w	r9, r9, #1
 8008be0:	e7e8      	b.n	8008bb4 <_printf_float+0x238>
 8008be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	dc39      	bgt.n	8008c5c <_printf_float+0x2e0>
 8008be8:	2301      	movs	r3, #1
 8008bea:	4a1b      	ldr	r2, [pc, #108]	@ (8008c58 <_printf_float+0x2dc>)
 8008bec:	4631      	mov	r1, r6
 8008bee:	4628      	mov	r0, r5
 8008bf0:	47b8      	blx	r7
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	f43f af1d 	beq.w	8008a32 <_printf_float+0xb6>
 8008bf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008bfc:	ea59 0303 	orrs.w	r3, r9, r3
 8008c00:	d102      	bne.n	8008c08 <_printf_float+0x28c>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	07d9      	lsls	r1, r3, #31
 8008c06:	d5d7      	bpl.n	8008bb8 <_printf_float+0x23c>
 8008c08:	4631      	mov	r1, r6
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c10:	47b8      	blx	r7
 8008c12:	3001      	adds	r0, #1
 8008c14:	f43f af0d 	beq.w	8008a32 <_printf_float+0xb6>
 8008c18:	f04f 0a00 	mov.w	sl, #0
 8008c1c:	f104 0b1a 	add.w	fp, r4, #26
 8008c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c22:	425b      	negs	r3, r3
 8008c24:	4553      	cmp	r3, sl
 8008c26:	dc01      	bgt.n	8008c2c <_printf_float+0x2b0>
 8008c28:	464b      	mov	r3, r9
 8008c2a:	e793      	b.n	8008b54 <_printf_float+0x1d8>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	465a      	mov	r2, fp
 8008c30:	4631      	mov	r1, r6
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	f43f aefb 	beq.w	8008a32 <_printf_float+0xb6>
 8008c3c:	f10a 0a01 	add.w	sl, sl, #1
 8008c40:	e7ee      	b.n	8008c20 <_printf_float+0x2a4>
 8008c42:	bf00      	nop
 8008c44:	7fefffff 	.word	0x7fefffff
 8008c48:	0800b4a0 	.word	0x0800b4a0
 8008c4c:	0800b49c 	.word	0x0800b49c
 8008c50:	0800b4a8 	.word	0x0800b4a8
 8008c54:	0800b4a4 	.word	0x0800b4a4
 8008c58:	0800b4ac 	.word	0x0800b4ac
 8008c5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c62:	4553      	cmp	r3, sl
 8008c64:	bfa8      	it	ge
 8008c66:	4653      	movge	r3, sl
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	4699      	mov	r9, r3
 8008c6c:	dc36      	bgt.n	8008cdc <_printf_float+0x360>
 8008c6e:	f04f 0b00 	mov.w	fp, #0
 8008c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c76:	f104 021a 	add.w	r2, r4, #26
 8008c7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c7c:	9306      	str	r3, [sp, #24]
 8008c7e:	eba3 0309 	sub.w	r3, r3, r9
 8008c82:	455b      	cmp	r3, fp
 8008c84:	dc31      	bgt.n	8008cea <_printf_float+0x36e>
 8008c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c88:	459a      	cmp	sl, r3
 8008c8a:	dc3a      	bgt.n	8008d02 <_printf_float+0x386>
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	07da      	lsls	r2, r3, #31
 8008c90:	d437      	bmi.n	8008d02 <_printf_float+0x386>
 8008c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c94:	ebaa 0903 	sub.w	r9, sl, r3
 8008c98:	9b06      	ldr	r3, [sp, #24]
 8008c9a:	ebaa 0303 	sub.w	r3, sl, r3
 8008c9e:	4599      	cmp	r9, r3
 8008ca0:	bfa8      	it	ge
 8008ca2:	4699      	movge	r9, r3
 8008ca4:	f1b9 0f00 	cmp.w	r9, #0
 8008ca8:	dc33      	bgt.n	8008d12 <_printf_float+0x396>
 8008caa:	f04f 0800 	mov.w	r8, #0
 8008cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cb2:	f104 0b1a 	add.w	fp, r4, #26
 8008cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cb8:	ebaa 0303 	sub.w	r3, sl, r3
 8008cbc:	eba3 0309 	sub.w	r3, r3, r9
 8008cc0:	4543      	cmp	r3, r8
 8008cc2:	f77f af79 	ble.w	8008bb8 <_printf_float+0x23c>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	465a      	mov	r2, fp
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4628      	mov	r0, r5
 8008cce:	47b8      	blx	r7
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f43f aeae 	beq.w	8008a32 <_printf_float+0xb6>
 8008cd6:	f108 0801 	add.w	r8, r8, #1
 8008cda:	e7ec      	b.n	8008cb6 <_printf_float+0x33a>
 8008cdc:	4642      	mov	r2, r8
 8008cde:	4631      	mov	r1, r6
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	47b8      	blx	r7
 8008ce4:	3001      	adds	r0, #1
 8008ce6:	d1c2      	bne.n	8008c6e <_printf_float+0x2f2>
 8008ce8:	e6a3      	b.n	8008a32 <_printf_float+0xb6>
 8008cea:	2301      	movs	r3, #1
 8008cec:	4631      	mov	r1, r6
 8008cee:	4628      	mov	r0, r5
 8008cf0:	9206      	str	r2, [sp, #24]
 8008cf2:	47b8      	blx	r7
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	f43f ae9c 	beq.w	8008a32 <_printf_float+0xb6>
 8008cfa:	f10b 0b01 	add.w	fp, fp, #1
 8008cfe:	9a06      	ldr	r2, [sp, #24]
 8008d00:	e7bb      	b.n	8008c7a <_printf_float+0x2fe>
 8008d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d1c0      	bne.n	8008c92 <_printf_float+0x316>
 8008d10:	e68f      	b.n	8008a32 <_printf_float+0xb6>
 8008d12:	9a06      	ldr	r2, [sp, #24]
 8008d14:	464b      	mov	r3, r9
 8008d16:	4631      	mov	r1, r6
 8008d18:	4628      	mov	r0, r5
 8008d1a:	4442      	add	r2, r8
 8008d1c:	47b8      	blx	r7
 8008d1e:	3001      	adds	r0, #1
 8008d20:	d1c3      	bne.n	8008caa <_printf_float+0x32e>
 8008d22:	e686      	b.n	8008a32 <_printf_float+0xb6>
 8008d24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008d28:	f1ba 0f01 	cmp.w	sl, #1
 8008d2c:	dc01      	bgt.n	8008d32 <_printf_float+0x3b6>
 8008d2e:	07db      	lsls	r3, r3, #31
 8008d30:	d536      	bpl.n	8008da0 <_printf_float+0x424>
 8008d32:	2301      	movs	r3, #1
 8008d34:	4642      	mov	r2, r8
 8008d36:	4631      	mov	r1, r6
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b8      	blx	r7
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	f43f ae78 	beq.w	8008a32 <_printf_float+0xb6>
 8008d42:	4631      	mov	r1, r6
 8008d44:	4628      	mov	r0, r5
 8008d46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d4a:	47b8      	blx	r7
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	f43f ae70 	beq.w	8008a32 <_printf_float+0xb6>
 8008d52:	2200      	movs	r2, #0
 8008d54:	2300      	movs	r3, #0
 8008d56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d5e:	f7f7 feb7 	bl	8000ad0 <__aeabi_dcmpeq>
 8008d62:	b9c0      	cbnz	r0, 8008d96 <_printf_float+0x41a>
 8008d64:	4653      	mov	r3, sl
 8008d66:	f108 0201 	add.w	r2, r8, #1
 8008d6a:	4631      	mov	r1, r6
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	47b8      	blx	r7
 8008d70:	3001      	adds	r0, #1
 8008d72:	d10c      	bne.n	8008d8e <_printf_float+0x412>
 8008d74:	e65d      	b.n	8008a32 <_printf_float+0xb6>
 8008d76:	2301      	movs	r3, #1
 8008d78:	465a      	mov	r2, fp
 8008d7a:	4631      	mov	r1, r6
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	47b8      	blx	r7
 8008d80:	3001      	adds	r0, #1
 8008d82:	f43f ae56 	beq.w	8008a32 <_printf_float+0xb6>
 8008d86:	f108 0801 	add.w	r8, r8, #1
 8008d8a:	45d0      	cmp	r8, sl
 8008d8c:	dbf3      	blt.n	8008d76 <_printf_float+0x3fa>
 8008d8e:	464b      	mov	r3, r9
 8008d90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008d94:	e6df      	b.n	8008b56 <_printf_float+0x1da>
 8008d96:	f04f 0800 	mov.w	r8, #0
 8008d9a:	f104 0b1a 	add.w	fp, r4, #26
 8008d9e:	e7f4      	b.n	8008d8a <_printf_float+0x40e>
 8008da0:	2301      	movs	r3, #1
 8008da2:	4642      	mov	r2, r8
 8008da4:	e7e1      	b.n	8008d6a <_printf_float+0x3ee>
 8008da6:	2301      	movs	r3, #1
 8008da8:	464a      	mov	r2, r9
 8008daa:	4631      	mov	r1, r6
 8008dac:	4628      	mov	r0, r5
 8008dae:	47b8      	blx	r7
 8008db0:	3001      	adds	r0, #1
 8008db2:	f43f ae3e 	beq.w	8008a32 <_printf_float+0xb6>
 8008db6:	f108 0801 	add.w	r8, r8, #1
 8008dba:	68e3      	ldr	r3, [r4, #12]
 8008dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008dbe:	1a5b      	subs	r3, r3, r1
 8008dc0:	4543      	cmp	r3, r8
 8008dc2:	dcf0      	bgt.n	8008da6 <_printf_float+0x42a>
 8008dc4:	e6fc      	b.n	8008bc0 <_printf_float+0x244>
 8008dc6:	f04f 0800 	mov.w	r8, #0
 8008dca:	f104 0919 	add.w	r9, r4, #25
 8008dce:	e7f4      	b.n	8008dba <_printf_float+0x43e>

08008dd0 <_printf_common>:
 8008dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd4:	4616      	mov	r6, r2
 8008dd6:	4698      	mov	r8, r3
 8008dd8:	688a      	ldr	r2, [r1, #8]
 8008dda:	4607      	mov	r7, r0
 8008ddc:	690b      	ldr	r3, [r1, #16]
 8008dde:	460c      	mov	r4, r1
 8008de0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008de4:	4293      	cmp	r3, r2
 8008de6:	bfb8      	it	lt
 8008de8:	4613      	movlt	r3, r2
 8008dea:	6033      	str	r3, [r6, #0]
 8008dec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008df0:	b10a      	cbz	r2, 8008df6 <_printf_common+0x26>
 8008df2:	3301      	adds	r3, #1
 8008df4:	6033      	str	r3, [r6, #0]
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	0699      	lsls	r1, r3, #26
 8008dfa:	bf42      	ittt	mi
 8008dfc:	6833      	ldrmi	r3, [r6, #0]
 8008dfe:	3302      	addmi	r3, #2
 8008e00:	6033      	strmi	r3, [r6, #0]
 8008e02:	6825      	ldr	r5, [r4, #0]
 8008e04:	f015 0506 	ands.w	r5, r5, #6
 8008e08:	d106      	bne.n	8008e18 <_printf_common+0x48>
 8008e0a:	f104 0a19 	add.w	sl, r4, #25
 8008e0e:	68e3      	ldr	r3, [r4, #12]
 8008e10:	6832      	ldr	r2, [r6, #0]
 8008e12:	1a9b      	subs	r3, r3, r2
 8008e14:	42ab      	cmp	r3, r5
 8008e16:	dc2b      	bgt.n	8008e70 <_printf_common+0xa0>
 8008e18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e1c:	6822      	ldr	r2, [r4, #0]
 8008e1e:	3b00      	subs	r3, #0
 8008e20:	bf18      	it	ne
 8008e22:	2301      	movne	r3, #1
 8008e24:	0692      	lsls	r2, r2, #26
 8008e26:	d430      	bmi.n	8008e8a <_printf_common+0xba>
 8008e28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	4638      	mov	r0, r7
 8008e30:	47c8      	blx	r9
 8008e32:	3001      	adds	r0, #1
 8008e34:	d023      	beq.n	8008e7e <_printf_common+0xae>
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	341a      	adds	r4, #26
 8008e3a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8008e3e:	f003 0306 	and.w	r3, r3, #6
 8008e42:	2b04      	cmp	r3, #4
 8008e44:	bf0a      	itet	eq
 8008e46:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8008e4a:	2500      	movne	r5, #0
 8008e4c:	6833      	ldreq	r3, [r6, #0]
 8008e4e:	f04f 0600 	mov.w	r6, #0
 8008e52:	bf08      	it	eq
 8008e54:	1aed      	subeq	r5, r5, r3
 8008e56:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008e5a:	bf08      	it	eq
 8008e5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e60:	4293      	cmp	r3, r2
 8008e62:	bfc4      	itt	gt
 8008e64:	1a9b      	subgt	r3, r3, r2
 8008e66:	18ed      	addgt	r5, r5, r3
 8008e68:	42b5      	cmp	r5, r6
 8008e6a:	d11a      	bne.n	8008ea2 <_printf_common+0xd2>
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	e008      	b.n	8008e82 <_printf_common+0xb2>
 8008e70:	2301      	movs	r3, #1
 8008e72:	4652      	mov	r2, sl
 8008e74:	4641      	mov	r1, r8
 8008e76:	4638      	mov	r0, r7
 8008e78:	47c8      	blx	r9
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	d103      	bne.n	8008e86 <_printf_common+0xb6>
 8008e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e86:	3501      	adds	r5, #1
 8008e88:	e7c1      	b.n	8008e0e <_printf_common+0x3e>
 8008e8a:	18e1      	adds	r1, r4, r3
 8008e8c:	1c5a      	adds	r2, r3, #1
 8008e8e:	2030      	movs	r0, #48	@ 0x30
 8008e90:	3302      	adds	r3, #2
 8008e92:	4422      	add	r2, r4
 8008e94:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ea0:	e7c2      	b.n	8008e28 <_printf_common+0x58>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	4622      	mov	r2, r4
 8008ea6:	4641      	mov	r1, r8
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	47c8      	blx	r9
 8008eac:	3001      	adds	r0, #1
 8008eae:	d0e6      	beq.n	8008e7e <_printf_common+0xae>
 8008eb0:	3601      	adds	r6, #1
 8008eb2:	e7d9      	b.n	8008e68 <_printf_common+0x98>

08008eb4 <_printf_i>:
 8008eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb8:	7e0f      	ldrb	r7, [r1, #24]
 8008eba:	4691      	mov	r9, r2
 8008ebc:	4680      	mov	r8, r0
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	2f78      	cmp	r7, #120	@ 0x78
 8008ec2:	469a      	mov	sl, r3
 8008ec4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ec6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008eca:	d807      	bhi.n	8008edc <_printf_i+0x28>
 8008ecc:	2f62      	cmp	r7, #98	@ 0x62
 8008ece:	d80a      	bhi.n	8008ee6 <_printf_i+0x32>
 8008ed0:	2f00      	cmp	r7, #0
 8008ed2:	f000 80d1 	beq.w	8009078 <_printf_i+0x1c4>
 8008ed6:	2f58      	cmp	r7, #88	@ 0x58
 8008ed8:	f000 80b8 	beq.w	800904c <_printf_i+0x198>
 8008edc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ee0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ee4:	e03a      	b.n	8008f5c <_printf_i+0xa8>
 8008ee6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008eea:	2b15      	cmp	r3, #21
 8008eec:	d8f6      	bhi.n	8008edc <_printf_i+0x28>
 8008eee:	a101      	add	r1, pc, #4	@ (adr r1, 8008ef4 <_printf_i+0x40>)
 8008ef0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ef4:	08008f4d 	.word	0x08008f4d
 8008ef8:	08008f61 	.word	0x08008f61
 8008efc:	08008edd 	.word	0x08008edd
 8008f00:	08008edd 	.word	0x08008edd
 8008f04:	08008edd 	.word	0x08008edd
 8008f08:	08008edd 	.word	0x08008edd
 8008f0c:	08008f61 	.word	0x08008f61
 8008f10:	08008edd 	.word	0x08008edd
 8008f14:	08008edd 	.word	0x08008edd
 8008f18:	08008edd 	.word	0x08008edd
 8008f1c:	08008edd 	.word	0x08008edd
 8008f20:	0800905f 	.word	0x0800905f
 8008f24:	08008f8b 	.word	0x08008f8b
 8008f28:	08009019 	.word	0x08009019
 8008f2c:	08008edd 	.word	0x08008edd
 8008f30:	08008edd 	.word	0x08008edd
 8008f34:	08009081 	.word	0x08009081
 8008f38:	08008edd 	.word	0x08008edd
 8008f3c:	08008f8b 	.word	0x08008f8b
 8008f40:	08008edd 	.word	0x08008edd
 8008f44:	08008edd 	.word	0x08008edd
 8008f48:	08009021 	.word	0x08009021
 8008f4c:	6833      	ldr	r3, [r6, #0]
 8008f4e:	1d1a      	adds	r2, r3, #4
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	6032      	str	r2, [r6, #0]
 8008f54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e09c      	b.n	800909a <_printf_i+0x1e6>
 8008f60:	6833      	ldr	r3, [r6, #0]
 8008f62:	6820      	ldr	r0, [r4, #0]
 8008f64:	1d19      	adds	r1, r3, #4
 8008f66:	6031      	str	r1, [r6, #0]
 8008f68:	0606      	lsls	r6, r0, #24
 8008f6a:	d501      	bpl.n	8008f70 <_printf_i+0xbc>
 8008f6c:	681d      	ldr	r5, [r3, #0]
 8008f6e:	e003      	b.n	8008f78 <_printf_i+0xc4>
 8008f70:	0645      	lsls	r5, r0, #25
 8008f72:	d5fb      	bpl.n	8008f6c <_printf_i+0xb8>
 8008f74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f78:	2d00      	cmp	r5, #0
 8008f7a:	da03      	bge.n	8008f84 <_printf_i+0xd0>
 8008f7c:	232d      	movs	r3, #45	@ 0x2d
 8008f7e:	426d      	negs	r5, r5
 8008f80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f84:	4858      	ldr	r0, [pc, #352]	@ (80090e8 <_printf_i+0x234>)
 8008f86:	230a      	movs	r3, #10
 8008f88:	e011      	b.n	8008fae <_printf_i+0xfa>
 8008f8a:	6821      	ldr	r1, [r4, #0]
 8008f8c:	6833      	ldr	r3, [r6, #0]
 8008f8e:	0608      	lsls	r0, r1, #24
 8008f90:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f94:	d402      	bmi.n	8008f9c <_printf_i+0xe8>
 8008f96:	0649      	lsls	r1, r1, #25
 8008f98:	bf48      	it	mi
 8008f9a:	b2ad      	uxthmi	r5, r5
 8008f9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f9e:	6033      	str	r3, [r6, #0]
 8008fa0:	4851      	ldr	r0, [pc, #324]	@ (80090e8 <_printf_i+0x234>)
 8008fa2:	bf14      	ite	ne
 8008fa4:	230a      	movne	r3, #10
 8008fa6:	2308      	moveq	r3, #8
 8008fa8:	2100      	movs	r1, #0
 8008faa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008fae:	6866      	ldr	r6, [r4, #4]
 8008fb0:	2e00      	cmp	r6, #0
 8008fb2:	60a6      	str	r6, [r4, #8]
 8008fb4:	db05      	blt.n	8008fc2 <_printf_i+0x10e>
 8008fb6:	6821      	ldr	r1, [r4, #0]
 8008fb8:	432e      	orrs	r6, r5
 8008fba:	f021 0104 	bic.w	r1, r1, #4
 8008fbe:	6021      	str	r1, [r4, #0]
 8008fc0:	d04b      	beq.n	800905a <_printf_i+0x1a6>
 8008fc2:	4616      	mov	r6, r2
 8008fc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008fc8:	fb03 5711 	mls	r7, r3, r1, r5
 8008fcc:	5dc7      	ldrb	r7, [r0, r7]
 8008fce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008fd2:	462f      	mov	r7, r5
 8008fd4:	460d      	mov	r5, r1
 8008fd6:	42bb      	cmp	r3, r7
 8008fd8:	d9f4      	bls.n	8008fc4 <_printf_i+0x110>
 8008fda:	2b08      	cmp	r3, #8
 8008fdc:	d10b      	bne.n	8008ff6 <_printf_i+0x142>
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	07df      	lsls	r7, r3, #31
 8008fe2:	d508      	bpl.n	8008ff6 <_printf_i+0x142>
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	6861      	ldr	r1, [r4, #4]
 8008fe8:	4299      	cmp	r1, r3
 8008fea:	bfde      	ittt	le
 8008fec:	2330      	movle	r3, #48	@ 0x30
 8008fee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ff2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ff6:	1b92      	subs	r2, r2, r6
 8008ff8:	6122      	str	r2, [r4, #16]
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	aa03      	add	r2, sp, #12
 8008ffe:	4621      	mov	r1, r4
 8009000:	4640      	mov	r0, r8
 8009002:	f8cd a000 	str.w	sl, [sp]
 8009006:	f7ff fee3 	bl	8008dd0 <_printf_common>
 800900a:	3001      	adds	r0, #1
 800900c:	d14a      	bne.n	80090a4 <_printf_i+0x1f0>
 800900e:	f04f 30ff 	mov.w	r0, #4294967295
 8009012:	b004      	add	sp, #16
 8009014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	f043 0320 	orr.w	r3, r3, #32
 800901e:	6023      	str	r3, [r4, #0]
 8009020:	2778      	movs	r7, #120	@ 0x78
 8009022:	4832      	ldr	r0, [pc, #200]	@ (80090ec <_printf_i+0x238>)
 8009024:	6823      	ldr	r3, [r4, #0]
 8009026:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800902a:	061f      	lsls	r7, r3, #24
 800902c:	6831      	ldr	r1, [r6, #0]
 800902e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009032:	d402      	bmi.n	800903a <_printf_i+0x186>
 8009034:	065f      	lsls	r7, r3, #25
 8009036:	bf48      	it	mi
 8009038:	b2ad      	uxthmi	r5, r5
 800903a:	6031      	str	r1, [r6, #0]
 800903c:	07d9      	lsls	r1, r3, #31
 800903e:	bf44      	itt	mi
 8009040:	f043 0320 	orrmi.w	r3, r3, #32
 8009044:	6023      	strmi	r3, [r4, #0]
 8009046:	b11d      	cbz	r5, 8009050 <_printf_i+0x19c>
 8009048:	2310      	movs	r3, #16
 800904a:	e7ad      	b.n	8008fa8 <_printf_i+0xf4>
 800904c:	4826      	ldr	r0, [pc, #152]	@ (80090e8 <_printf_i+0x234>)
 800904e:	e7e9      	b.n	8009024 <_printf_i+0x170>
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	f023 0320 	bic.w	r3, r3, #32
 8009056:	6023      	str	r3, [r4, #0]
 8009058:	e7f6      	b.n	8009048 <_printf_i+0x194>
 800905a:	4616      	mov	r6, r2
 800905c:	e7bd      	b.n	8008fda <_printf_i+0x126>
 800905e:	6833      	ldr	r3, [r6, #0]
 8009060:	6825      	ldr	r5, [r4, #0]
 8009062:	1d18      	adds	r0, r3, #4
 8009064:	6961      	ldr	r1, [r4, #20]
 8009066:	6030      	str	r0, [r6, #0]
 8009068:	062e      	lsls	r6, r5, #24
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	d501      	bpl.n	8009072 <_printf_i+0x1be>
 800906e:	6019      	str	r1, [r3, #0]
 8009070:	e002      	b.n	8009078 <_printf_i+0x1c4>
 8009072:	0668      	lsls	r0, r5, #25
 8009074:	d5fb      	bpl.n	800906e <_printf_i+0x1ba>
 8009076:	8019      	strh	r1, [r3, #0]
 8009078:	2300      	movs	r3, #0
 800907a:	4616      	mov	r6, r2
 800907c:	6123      	str	r3, [r4, #16]
 800907e:	e7bc      	b.n	8008ffa <_printf_i+0x146>
 8009080:	6833      	ldr	r3, [r6, #0]
 8009082:	2100      	movs	r1, #0
 8009084:	1d1a      	adds	r2, r3, #4
 8009086:	6032      	str	r2, [r6, #0]
 8009088:	681e      	ldr	r6, [r3, #0]
 800908a:	6862      	ldr	r2, [r4, #4]
 800908c:	4630      	mov	r0, r6
 800908e:	f000 f9fa 	bl	8009486 <memchr>
 8009092:	b108      	cbz	r0, 8009098 <_printf_i+0x1e4>
 8009094:	1b80      	subs	r0, r0, r6
 8009096:	6060      	str	r0, [r4, #4]
 8009098:	6863      	ldr	r3, [r4, #4]
 800909a:	6123      	str	r3, [r4, #16]
 800909c:	2300      	movs	r3, #0
 800909e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090a2:	e7aa      	b.n	8008ffa <_printf_i+0x146>
 80090a4:	6923      	ldr	r3, [r4, #16]
 80090a6:	4632      	mov	r2, r6
 80090a8:	4649      	mov	r1, r9
 80090aa:	4640      	mov	r0, r8
 80090ac:	47d0      	blx	sl
 80090ae:	3001      	adds	r0, #1
 80090b0:	d0ad      	beq.n	800900e <_printf_i+0x15a>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	079b      	lsls	r3, r3, #30
 80090b6:	d413      	bmi.n	80090e0 <_printf_i+0x22c>
 80090b8:	68e0      	ldr	r0, [r4, #12]
 80090ba:	9b03      	ldr	r3, [sp, #12]
 80090bc:	4298      	cmp	r0, r3
 80090be:	bfb8      	it	lt
 80090c0:	4618      	movlt	r0, r3
 80090c2:	e7a6      	b.n	8009012 <_printf_i+0x15e>
 80090c4:	2301      	movs	r3, #1
 80090c6:	4632      	mov	r2, r6
 80090c8:	4649      	mov	r1, r9
 80090ca:	4640      	mov	r0, r8
 80090cc:	47d0      	blx	sl
 80090ce:	3001      	adds	r0, #1
 80090d0:	d09d      	beq.n	800900e <_printf_i+0x15a>
 80090d2:	3501      	adds	r5, #1
 80090d4:	68e3      	ldr	r3, [r4, #12]
 80090d6:	9903      	ldr	r1, [sp, #12]
 80090d8:	1a5b      	subs	r3, r3, r1
 80090da:	42ab      	cmp	r3, r5
 80090dc:	dcf2      	bgt.n	80090c4 <_printf_i+0x210>
 80090de:	e7eb      	b.n	80090b8 <_printf_i+0x204>
 80090e0:	2500      	movs	r5, #0
 80090e2:	f104 0619 	add.w	r6, r4, #25
 80090e6:	e7f5      	b.n	80090d4 <_printf_i+0x220>
 80090e8:	0800b4ae 	.word	0x0800b4ae
 80090ec:	0800b4bf 	.word	0x0800b4bf

080090f0 <std>:
 80090f0:	2300      	movs	r3, #0
 80090f2:	b510      	push	{r4, lr}
 80090f4:	4604      	mov	r4, r0
 80090f6:	6083      	str	r3, [r0, #8]
 80090f8:	8181      	strh	r1, [r0, #12]
 80090fa:	4619      	mov	r1, r3
 80090fc:	6643      	str	r3, [r0, #100]	@ 0x64
 80090fe:	81c2      	strh	r2, [r0, #14]
 8009100:	2208      	movs	r2, #8
 8009102:	6183      	str	r3, [r0, #24]
 8009104:	e9c0 3300 	strd	r3, r3, [r0]
 8009108:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800910c:	305c      	adds	r0, #92	@ 0x5c
 800910e:	f000 f92a 	bl	8009366 <memset>
 8009112:	4b0d      	ldr	r3, [pc, #52]	@ (8009148 <std+0x58>)
 8009114:	6224      	str	r4, [r4, #32]
 8009116:	6263      	str	r3, [r4, #36]	@ 0x24
 8009118:	4b0c      	ldr	r3, [pc, #48]	@ (800914c <std+0x5c>)
 800911a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800911c:	4b0c      	ldr	r3, [pc, #48]	@ (8009150 <std+0x60>)
 800911e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009120:	4b0c      	ldr	r3, [pc, #48]	@ (8009154 <std+0x64>)
 8009122:	6323      	str	r3, [r4, #48]	@ 0x30
 8009124:	4b0c      	ldr	r3, [pc, #48]	@ (8009158 <std+0x68>)
 8009126:	429c      	cmp	r4, r3
 8009128:	d006      	beq.n	8009138 <std+0x48>
 800912a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800912e:	4294      	cmp	r4, r2
 8009130:	d002      	beq.n	8009138 <std+0x48>
 8009132:	33d0      	adds	r3, #208	@ 0xd0
 8009134:	429c      	cmp	r4, r3
 8009136:	d105      	bne.n	8009144 <std+0x54>
 8009138:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800913c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009140:	f000 b99e 	b.w	8009480 <__retarget_lock_init_recursive>
 8009144:	bd10      	pop	{r4, pc}
 8009146:	bf00      	nop
 8009148:	080092e1 	.word	0x080092e1
 800914c:	08009303 	.word	0x08009303
 8009150:	0800933b 	.word	0x0800933b
 8009154:	0800935f 	.word	0x0800935f
 8009158:	200003a0 	.word	0x200003a0

0800915c <stdio_exit_handler>:
 800915c:	4a02      	ldr	r2, [pc, #8]	@ (8009168 <stdio_exit_handler+0xc>)
 800915e:	4903      	ldr	r1, [pc, #12]	@ (800916c <stdio_exit_handler+0x10>)
 8009160:	4803      	ldr	r0, [pc, #12]	@ (8009170 <stdio_exit_handler+0x14>)
 8009162:	f000 b869 	b.w	8009238 <_fwalk_sglue>
 8009166:	bf00      	nop
 8009168:	20000014 	.word	0x20000014
 800916c:	0800acdd 	.word	0x0800acdd
 8009170:	20000024 	.word	0x20000024

08009174 <cleanup_stdio>:
 8009174:	6841      	ldr	r1, [r0, #4]
 8009176:	4b0c      	ldr	r3, [pc, #48]	@ (80091a8 <cleanup_stdio+0x34>)
 8009178:	4299      	cmp	r1, r3
 800917a:	b510      	push	{r4, lr}
 800917c:	4604      	mov	r4, r0
 800917e:	d001      	beq.n	8009184 <cleanup_stdio+0x10>
 8009180:	f001 fdac 	bl	800acdc <_fflush_r>
 8009184:	68a1      	ldr	r1, [r4, #8]
 8009186:	4b09      	ldr	r3, [pc, #36]	@ (80091ac <cleanup_stdio+0x38>)
 8009188:	4299      	cmp	r1, r3
 800918a:	d002      	beq.n	8009192 <cleanup_stdio+0x1e>
 800918c:	4620      	mov	r0, r4
 800918e:	f001 fda5 	bl	800acdc <_fflush_r>
 8009192:	68e1      	ldr	r1, [r4, #12]
 8009194:	4b06      	ldr	r3, [pc, #24]	@ (80091b0 <cleanup_stdio+0x3c>)
 8009196:	4299      	cmp	r1, r3
 8009198:	d004      	beq.n	80091a4 <cleanup_stdio+0x30>
 800919a:	4620      	mov	r0, r4
 800919c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091a0:	f001 bd9c 	b.w	800acdc <_fflush_r>
 80091a4:	bd10      	pop	{r4, pc}
 80091a6:	bf00      	nop
 80091a8:	200003a0 	.word	0x200003a0
 80091ac:	20000408 	.word	0x20000408
 80091b0:	20000470 	.word	0x20000470

080091b4 <global_stdio_init.part.0>:
 80091b4:	b510      	push	{r4, lr}
 80091b6:	4b0b      	ldr	r3, [pc, #44]	@ (80091e4 <global_stdio_init.part.0+0x30>)
 80091b8:	2104      	movs	r1, #4
 80091ba:	4c0b      	ldr	r4, [pc, #44]	@ (80091e8 <global_stdio_init.part.0+0x34>)
 80091bc:	4a0b      	ldr	r2, [pc, #44]	@ (80091ec <global_stdio_init.part.0+0x38>)
 80091be:	4620      	mov	r0, r4
 80091c0:	601a      	str	r2, [r3, #0]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f7ff ff94 	bl	80090f0 <std>
 80091c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80091cc:	2201      	movs	r2, #1
 80091ce:	2109      	movs	r1, #9
 80091d0:	f7ff ff8e 	bl	80090f0 <std>
 80091d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80091d8:	2202      	movs	r2, #2
 80091da:	2112      	movs	r1, #18
 80091dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091e0:	f7ff bf86 	b.w	80090f0 <std>
 80091e4:	200004d8 	.word	0x200004d8
 80091e8:	200003a0 	.word	0x200003a0
 80091ec:	0800915d 	.word	0x0800915d

080091f0 <__sfp_lock_acquire>:
 80091f0:	4801      	ldr	r0, [pc, #4]	@ (80091f8 <__sfp_lock_acquire+0x8>)
 80091f2:	f000 b946 	b.w	8009482 <__retarget_lock_acquire_recursive>
 80091f6:	bf00      	nop
 80091f8:	200004e1 	.word	0x200004e1

080091fc <__sfp_lock_release>:
 80091fc:	4801      	ldr	r0, [pc, #4]	@ (8009204 <__sfp_lock_release+0x8>)
 80091fe:	f000 b941 	b.w	8009484 <__retarget_lock_release_recursive>
 8009202:	bf00      	nop
 8009204:	200004e1 	.word	0x200004e1

08009208 <__sinit>:
 8009208:	b510      	push	{r4, lr}
 800920a:	4604      	mov	r4, r0
 800920c:	f7ff fff0 	bl	80091f0 <__sfp_lock_acquire>
 8009210:	6a23      	ldr	r3, [r4, #32]
 8009212:	b11b      	cbz	r3, 800921c <__sinit+0x14>
 8009214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009218:	f7ff bff0 	b.w	80091fc <__sfp_lock_release>
 800921c:	4b04      	ldr	r3, [pc, #16]	@ (8009230 <__sinit+0x28>)
 800921e:	6223      	str	r3, [r4, #32]
 8009220:	4b04      	ldr	r3, [pc, #16]	@ (8009234 <__sinit+0x2c>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1f5      	bne.n	8009214 <__sinit+0xc>
 8009228:	f7ff ffc4 	bl	80091b4 <global_stdio_init.part.0>
 800922c:	e7f2      	b.n	8009214 <__sinit+0xc>
 800922e:	bf00      	nop
 8009230:	08009175 	.word	0x08009175
 8009234:	200004d8 	.word	0x200004d8

08009238 <_fwalk_sglue>:
 8009238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800923c:	4607      	mov	r7, r0
 800923e:	4688      	mov	r8, r1
 8009240:	4614      	mov	r4, r2
 8009242:	2600      	movs	r6, #0
 8009244:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009248:	f1b9 0901 	subs.w	r9, r9, #1
 800924c:	d505      	bpl.n	800925a <_fwalk_sglue+0x22>
 800924e:	6824      	ldr	r4, [r4, #0]
 8009250:	2c00      	cmp	r4, #0
 8009252:	d1f7      	bne.n	8009244 <_fwalk_sglue+0xc>
 8009254:	4630      	mov	r0, r6
 8009256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800925a:	89ab      	ldrh	r3, [r5, #12]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d907      	bls.n	8009270 <_fwalk_sglue+0x38>
 8009260:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009264:	3301      	adds	r3, #1
 8009266:	d003      	beq.n	8009270 <_fwalk_sglue+0x38>
 8009268:	4629      	mov	r1, r5
 800926a:	4638      	mov	r0, r7
 800926c:	47c0      	blx	r8
 800926e:	4306      	orrs	r6, r0
 8009270:	3568      	adds	r5, #104	@ 0x68
 8009272:	e7e9      	b.n	8009248 <_fwalk_sglue+0x10>

08009274 <sniprintf>:
 8009274:	b40c      	push	{r2, r3}
 8009276:	4b19      	ldr	r3, [pc, #100]	@ (80092dc <sniprintf+0x68>)
 8009278:	b530      	push	{r4, r5, lr}
 800927a:	1e0c      	subs	r4, r1, #0
 800927c:	b09d      	sub	sp, #116	@ 0x74
 800927e:	681d      	ldr	r5, [r3, #0]
 8009280:	da08      	bge.n	8009294 <sniprintf+0x20>
 8009282:	238b      	movs	r3, #139	@ 0x8b
 8009284:	f04f 30ff 	mov.w	r0, #4294967295
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	b01d      	add	sp, #116	@ 0x74
 800928c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009290:	b002      	add	sp, #8
 8009292:	4770      	bx	lr
 8009294:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009298:	9002      	str	r0, [sp, #8]
 800929a:	9006      	str	r0, [sp, #24]
 800929c:	a902      	add	r1, sp, #8
 800929e:	f8ad 3014 	strh.w	r3, [sp, #20]
 80092a2:	f04f 0300 	mov.w	r3, #0
 80092a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80092a8:	4628      	mov	r0, r5
 80092aa:	931b      	str	r3, [sp, #108]	@ 0x6c
 80092ac:	bf14      	ite	ne
 80092ae:	f104 33ff 	addne.w	r3, r4, #4294967295
 80092b2:	4623      	moveq	r3, r4
 80092b4:	9304      	str	r3, [sp, #16]
 80092b6:	9307      	str	r3, [sp, #28]
 80092b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80092bc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80092c0:	ab21      	add	r3, sp, #132	@ 0x84
 80092c2:	9301      	str	r3, [sp, #4]
 80092c4:	f001 fb8a 	bl	800a9dc <_svfiprintf_r>
 80092c8:	1c43      	adds	r3, r0, #1
 80092ca:	bfbc      	itt	lt
 80092cc:	238b      	movlt	r3, #139	@ 0x8b
 80092ce:	602b      	strlt	r3, [r5, #0]
 80092d0:	2c00      	cmp	r4, #0
 80092d2:	d0da      	beq.n	800928a <sniprintf+0x16>
 80092d4:	9b02      	ldr	r3, [sp, #8]
 80092d6:	2200      	movs	r2, #0
 80092d8:	701a      	strb	r2, [r3, #0]
 80092da:	e7d6      	b.n	800928a <sniprintf+0x16>
 80092dc:	20000020 	.word	0x20000020

080092e0 <__sread>:
 80092e0:	b510      	push	{r4, lr}
 80092e2:	460c      	mov	r4, r1
 80092e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092e8:	f000 f86c 	bl	80093c4 <_read_r>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	bfab      	itete	ge
 80092f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80092f2:	89a3      	ldrhlt	r3, [r4, #12]
 80092f4:	181b      	addge	r3, r3, r0
 80092f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092fa:	bfac      	ite	ge
 80092fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092fe:	81a3      	strhlt	r3, [r4, #12]
 8009300:	bd10      	pop	{r4, pc}

08009302 <__swrite>:
 8009302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009306:	461f      	mov	r7, r3
 8009308:	898b      	ldrh	r3, [r1, #12]
 800930a:	4605      	mov	r5, r0
 800930c:	460c      	mov	r4, r1
 800930e:	05db      	lsls	r3, r3, #23
 8009310:	4616      	mov	r6, r2
 8009312:	d505      	bpl.n	8009320 <__swrite+0x1e>
 8009314:	2302      	movs	r3, #2
 8009316:	2200      	movs	r2, #0
 8009318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931c:	f000 f840 	bl	80093a0 <_lseek_r>
 8009320:	89a3      	ldrh	r3, [r4, #12]
 8009322:	4632      	mov	r2, r6
 8009324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009328:	4628      	mov	r0, r5
 800932a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800932e:	81a3      	strh	r3, [r4, #12]
 8009330:	463b      	mov	r3, r7
 8009332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009336:	f000 b867 	b.w	8009408 <_write_r>

0800933a <__sseek>:
 800933a:	b510      	push	{r4, lr}
 800933c:	460c      	mov	r4, r1
 800933e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009342:	f000 f82d 	bl	80093a0 <_lseek_r>
 8009346:	1c43      	adds	r3, r0, #1
 8009348:	89a3      	ldrh	r3, [r4, #12]
 800934a:	bf15      	itete	ne
 800934c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800934e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009352:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009356:	81a3      	strheq	r3, [r4, #12]
 8009358:	bf18      	it	ne
 800935a:	81a3      	strhne	r3, [r4, #12]
 800935c:	bd10      	pop	{r4, pc}

0800935e <__sclose>:
 800935e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009362:	f000 b80d 	b.w	8009380 <_close_r>

08009366 <memset>:
 8009366:	4402      	add	r2, r0
 8009368:	4603      	mov	r3, r0
 800936a:	4293      	cmp	r3, r2
 800936c:	d100      	bne.n	8009370 <memset+0xa>
 800936e:	4770      	bx	lr
 8009370:	f803 1b01 	strb.w	r1, [r3], #1
 8009374:	e7f9      	b.n	800936a <memset+0x4>
	...

08009378 <_localeconv_r>:
 8009378:	4800      	ldr	r0, [pc, #0]	@ (800937c <_localeconv_r+0x4>)
 800937a:	4770      	bx	lr
 800937c:	20000160 	.word	0x20000160

08009380 <_close_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	2300      	movs	r3, #0
 8009384:	4d05      	ldr	r5, [pc, #20]	@ (800939c <_close_r+0x1c>)
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	602b      	str	r3, [r5, #0]
 800938c:	f7f8 fa29 	bl	80017e2 <_close>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	d102      	bne.n	800939a <_close_r+0x1a>
 8009394:	682b      	ldr	r3, [r5, #0]
 8009396:	b103      	cbz	r3, 800939a <_close_r+0x1a>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	200004dc 	.word	0x200004dc

080093a0 <_lseek_r>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4604      	mov	r4, r0
 80093a4:	4d06      	ldr	r5, [pc, #24]	@ (80093c0 <_lseek_r+0x20>)
 80093a6:	4608      	mov	r0, r1
 80093a8:	4611      	mov	r1, r2
 80093aa:	2200      	movs	r2, #0
 80093ac:	602a      	str	r2, [r5, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f7f8 fa3e 	bl	8001830 <_lseek>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_lseek_r+0x1e>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_lseek_r+0x1e>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	200004dc 	.word	0x200004dc

080093c4 <_read_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4604      	mov	r4, r0
 80093c8:	4d06      	ldr	r5, [pc, #24]	@ (80093e4 <_read_r+0x20>)
 80093ca:	4608      	mov	r0, r1
 80093cc:	4611      	mov	r1, r2
 80093ce:	2200      	movs	r2, #0
 80093d0:	602a      	str	r2, [r5, #0]
 80093d2:	461a      	mov	r2, r3
 80093d4:	f7f8 f9cc 	bl	8001770 <_read>
 80093d8:	1c43      	adds	r3, r0, #1
 80093da:	d102      	bne.n	80093e2 <_read_r+0x1e>
 80093dc:	682b      	ldr	r3, [r5, #0]
 80093de:	b103      	cbz	r3, 80093e2 <_read_r+0x1e>
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	bd38      	pop	{r3, r4, r5, pc}
 80093e4:	200004dc 	.word	0x200004dc

080093e8 <_sbrk_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	2300      	movs	r3, #0
 80093ec:	4d05      	ldr	r5, [pc, #20]	@ (8009404 <_sbrk_r+0x1c>)
 80093ee:	4604      	mov	r4, r0
 80093f0:	4608      	mov	r0, r1
 80093f2:	602b      	str	r3, [r5, #0]
 80093f4:	f7f8 fa2a 	bl	800184c <_sbrk>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d102      	bne.n	8009402 <_sbrk_r+0x1a>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	b103      	cbz	r3, 8009402 <_sbrk_r+0x1a>
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	200004dc 	.word	0x200004dc

08009408 <_write_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4604      	mov	r4, r0
 800940c:	4d06      	ldr	r5, [pc, #24]	@ (8009428 <_write_r+0x20>)
 800940e:	4608      	mov	r0, r1
 8009410:	4611      	mov	r1, r2
 8009412:	2200      	movs	r2, #0
 8009414:	602a      	str	r2, [r5, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	f7f8 f9c7 	bl	80017aa <_write>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_write_r+0x1e>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_write_r+0x1e>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	200004dc 	.word	0x200004dc

0800942c <__errno>:
 800942c:	4b01      	ldr	r3, [pc, #4]	@ (8009434 <__errno+0x8>)
 800942e:	6818      	ldr	r0, [r3, #0]
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	20000020 	.word	0x20000020

08009438 <__libc_init_array>:
 8009438:	b570      	push	{r4, r5, r6, lr}
 800943a:	4d0d      	ldr	r5, [pc, #52]	@ (8009470 <__libc_init_array+0x38>)
 800943c:	2600      	movs	r6, #0
 800943e:	4c0d      	ldr	r4, [pc, #52]	@ (8009474 <__libc_init_array+0x3c>)
 8009440:	1b64      	subs	r4, r4, r5
 8009442:	10a4      	asrs	r4, r4, #2
 8009444:	42a6      	cmp	r6, r4
 8009446:	d109      	bne.n	800945c <__libc_init_array+0x24>
 8009448:	4d0b      	ldr	r5, [pc, #44]	@ (8009478 <__libc_init_array+0x40>)
 800944a:	2600      	movs	r6, #0
 800944c:	4c0b      	ldr	r4, [pc, #44]	@ (800947c <__libc_init_array+0x44>)
 800944e:	f001 ff8f 	bl	800b370 <_init>
 8009452:	1b64      	subs	r4, r4, r5
 8009454:	10a4      	asrs	r4, r4, #2
 8009456:	42a6      	cmp	r6, r4
 8009458:	d105      	bne.n	8009466 <__libc_init_array+0x2e>
 800945a:	bd70      	pop	{r4, r5, r6, pc}
 800945c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009460:	3601      	adds	r6, #1
 8009462:	4798      	blx	r3
 8009464:	e7ee      	b.n	8009444 <__libc_init_array+0xc>
 8009466:	f855 3b04 	ldr.w	r3, [r5], #4
 800946a:	3601      	adds	r6, #1
 800946c:	4798      	blx	r3
 800946e:	e7f2      	b.n	8009456 <__libc_init_array+0x1e>
 8009470:	0800b81c 	.word	0x0800b81c
 8009474:	0800b81c 	.word	0x0800b81c
 8009478:	0800b81c 	.word	0x0800b81c
 800947c:	0800b820 	.word	0x0800b820

08009480 <__retarget_lock_init_recursive>:
 8009480:	4770      	bx	lr

08009482 <__retarget_lock_acquire_recursive>:
 8009482:	4770      	bx	lr

08009484 <__retarget_lock_release_recursive>:
 8009484:	4770      	bx	lr

08009486 <memchr>:
 8009486:	b2c9      	uxtb	r1, r1
 8009488:	4603      	mov	r3, r0
 800948a:	4402      	add	r2, r0
 800948c:	b510      	push	{r4, lr}
 800948e:	4293      	cmp	r3, r2
 8009490:	4618      	mov	r0, r3
 8009492:	d101      	bne.n	8009498 <memchr+0x12>
 8009494:	2000      	movs	r0, #0
 8009496:	e003      	b.n	80094a0 <memchr+0x1a>
 8009498:	7804      	ldrb	r4, [r0, #0]
 800949a:	3301      	adds	r3, #1
 800949c:	428c      	cmp	r4, r1
 800949e:	d1f6      	bne.n	800948e <memchr+0x8>
 80094a0:	bd10      	pop	{r4, pc}

080094a2 <memcpy>:
 80094a2:	440a      	add	r2, r1
 80094a4:	1e43      	subs	r3, r0, #1
 80094a6:	4291      	cmp	r1, r2
 80094a8:	d100      	bne.n	80094ac <memcpy+0xa>
 80094aa:	4770      	bx	lr
 80094ac:	b510      	push	{r4, lr}
 80094ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b2:	4291      	cmp	r1, r2
 80094b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094b8:	d1f9      	bne.n	80094ae <memcpy+0xc>
 80094ba:	bd10      	pop	{r4, pc}

080094bc <quorem>:
 80094bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c0:	6903      	ldr	r3, [r0, #16]
 80094c2:	4607      	mov	r7, r0
 80094c4:	690c      	ldr	r4, [r1, #16]
 80094c6:	42a3      	cmp	r3, r4
 80094c8:	f2c0 8083 	blt.w	80095d2 <quorem+0x116>
 80094cc:	3c01      	subs	r4, #1
 80094ce:	f100 0514 	add.w	r5, r0, #20
 80094d2:	f101 0814 	add.w	r8, r1, #20
 80094d6:	00a3      	lsls	r3, r4, #2
 80094d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094e6:	9301      	str	r3, [sp, #4]
 80094e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094ec:	3301      	adds	r3, #1
 80094ee:	429a      	cmp	r2, r3
 80094f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80094f4:	d331      	bcc.n	800955a <quorem+0x9e>
 80094f6:	f04f 0a00 	mov.w	sl, #0
 80094fa:	46c4      	mov	ip, r8
 80094fc:	46ae      	mov	lr, r5
 80094fe:	46d3      	mov	fp, sl
 8009500:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009504:	b298      	uxth	r0, r3
 8009506:	45e1      	cmp	r9, ip
 8009508:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800950c:	fb06 a000 	mla	r0, r6, r0, sl
 8009510:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009514:	b280      	uxth	r0, r0
 8009516:	fb06 2303 	mla	r3, r6, r3, r2
 800951a:	f8de 2000 	ldr.w	r2, [lr]
 800951e:	b292      	uxth	r2, r2
 8009520:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009524:	eba2 0200 	sub.w	r2, r2, r0
 8009528:	b29b      	uxth	r3, r3
 800952a:	f8de 0000 	ldr.w	r0, [lr]
 800952e:	445a      	add	r2, fp
 8009530:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009534:	b292      	uxth	r2, r2
 8009536:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800953a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800953e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009542:	f84e 2b04 	str.w	r2, [lr], #4
 8009546:	d2db      	bcs.n	8009500 <quorem+0x44>
 8009548:	9b00      	ldr	r3, [sp, #0]
 800954a:	58eb      	ldr	r3, [r5, r3]
 800954c:	b92b      	cbnz	r3, 800955a <quorem+0x9e>
 800954e:	9b01      	ldr	r3, [sp, #4]
 8009550:	3b04      	subs	r3, #4
 8009552:	429d      	cmp	r5, r3
 8009554:	461a      	mov	r2, r3
 8009556:	d330      	bcc.n	80095ba <quorem+0xfe>
 8009558:	613c      	str	r4, [r7, #16]
 800955a:	4638      	mov	r0, r7
 800955c:	f001 f8ce 	bl	800a6fc <__mcmp>
 8009560:	2800      	cmp	r0, #0
 8009562:	db26      	blt.n	80095b2 <quorem+0xf6>
 8009564:	4629      	mov	r1, r5
 8009566:	2000      	movs	r0, #0
 8009568:	f858 2b04 	ldr.w	r2, [r8], #4
 800956c:	f8d1 c000 	ldr.w	ip, [r1]
 8009570:	fa1f fe82 	uxth.w	lr, r2
 8009574:	45c1      	cmp	r9, r8
 8009576:	fa1f f38c 	uxth.w	r3, ip
 800957a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800957e:	eba3 030e 	sub.w	r3, r3, lr
 8009582:	4403      	add	r3, r0
 8009584:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009588:	b29b      	uxth	r3, r3
 800958a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800958e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009592:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009596:	f841 3b04 	str.w	r3, [r1], #4
 800959a:	d2e5      	bcs.n	8009568 <quorem+0xac>
 800959c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095a4:	b922      	cbnz	r2, 80095b0 <quorem+0xf4>
 80095a6:	3b04      	subs	r3, #4
 80095a8:	429d      	cmp	r5, r3
 80095aa:	461a      	mov	r2, r3
 80095ac:	d30b      	bcc.n	80095c6 <quorem+0x10a>
 80095ae:	613c      	str	r4, [r7, #16]
 80095b0:	3601      	adds	r6, #1
 80095b2:	4630      	mov	r0, r6
 80095b4:	b003      	add	sp, #12
 80095b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ba:	6812      	ldr	r2, [r2, #0]
 80095bc:	3b04      	subs	r3, #4
 80095be:	2a00      	cmp	r2, #0
 80095c0:	d1ca      	bne.n	8009558 <quorem+0x9c>
 80095c2:	3c01      	subs	r4, #1
 80095c4:	e7c5      	b.n	8009552 <quorem+0x96>
 80095c6:	6812      	ldr	r2, [r2, #0]
 80095c8:	3b04      	subs	r3, #4
 80095ca:	2a00      	cmp	r2, #0
 80095cc:	d1ef      	bne.n	80095ae <quorem+0xf2>
 80095ce:	3c01      	subs	r4, #1
 80095d0:	e7ea      	b.n	80095a8 <quorem+0xec>
 80095d2:	2000      	movs	r0, #0
 80095d4:	e7ee      	b.n	80095b4 <quorem+0xf8>
	...

080095d8 <_dtoa_r>:
 80095d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095dc:	69c7      	ldr	r7, [r0, #28]
 80095de:	b097      	sub	sp, #92	@ 0x5c
 80095e0:	4681      	mov	r9, r0
 80095e2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80095e4:	9107      	str	r1, [sp, #28]
 80095e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80095e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80095ea:	ec55 4b10 	vmov	r4, r5, d0
 80095ee:	ed8d 0b04 	vstr	d0, [sp, #16]
 80095f2:	b97f      	cbnz	r7, 8009614 <_dtoa_r+0x3c>
 80095f4:	2010      	movs	r0, #16
 80095f6:	f7ff f83f 	bl	8008678 <malloc>
 80095fa:	4602      	mov	r2, r0
 80095fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8009600:	b920      	cbnz	r0, 800960c <_dtoa_r+0x34>
 8009602:	4ba9      	ldr	r3, [pc, #676]	@ (80098a8 <_dtoa_r+0x2d0>)
 8009604:	21ef      	movs	r1, #239	@ 0xef
 8009606:	48a9      	ldr	r0, [pc, #676]	@ (80098ac <_dtoa_r+0x2d4>)
 8009608:	f001 fbaa 	bl	800ad60 <__assert_func>
 800960c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009610:	6007      	str	r7, [r0, #0]
 8009612:	60c7      	str	r7, [r0, #12]
 8009614:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009618:	6819      	ldr	r1, [r3, #0]
 800961a:	b159      	cbz	r1, 8009634 <_dtoa_r+0x5c>
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	2301      	movs	r3, #1
 8009620:	4648      	mov	r0, r9
 8009622:	4093      	lsls	r3, r2
 8009624:	604a      	str	r2, [r1, #4]
 8009626:	608b      	str	r3, [r1, #8]
 8009628:	f000 fe32 	bl	800a290 <_Bfree>
 800962c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009630:	2200      	movs	r2, #0
 8009632:	601a      	str	r2, [r3, #0]
 8009634:	1e2b      	subs	r3, r5, #0
 8009636:	bfb7      	itett	lt
 8009638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800963c:	2300      	movge	r3, #0
 800963e:	2201      	movlt	r2, #1
 8009640:	9305      	strlt	r3, [sp, #20]
 8009642:	bfa8      	it	ge
 8009644:	6033      	strge	r3, [r6, #0]
 8009646:	9f05      	ldr	r7, [sp, #20]
 8009648:	4b99      	ldr	r3, [pc, #612]	@ (80098b0 <_dtoa_r+0x2d8>)
 800964a:	bfb8      	it	lt
 800964c:	6032      	strlt	r2, [r6, #0]
 800964e:	43bb      	bics	r3, r7
 8009650:	d112      	bne.n	8009678 <_dtoa_r+0xa0>
 8009652:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009656:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009658:	6013      	str	r3, [r2, #0]
 800965a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800965e:	4323      	orrs	r3, r4
 8009660:	f000 855a 	beq.w	800a118 <_dtoa_r+0xb40>
 8009664:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009666:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80098c4 <_dtoa_r+0x2ec>
 800966a:	2b00      	cmp	r3, #0
 800966c:	f000 855c 	beq.w	800a128 <_dtoa_r+0xb50>
 8009670:	f10a 0303 	add.w	r3, sl, #3
 8009674:	f000 bd56 	b.w	800a124 <_dtoa_r+0xb4c>
 8009678:	ed9d 7b04 	vldr	d7, [sp, #16]
 800967c:	2200      	movs	r2, #0
 800967e:	2300      	movs	r3, #0
 8009680:	ec51 0b17 	vmov	r0, r1, d7
 8009684:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009688:	f7f7 fa22 	bl	8000ad0 <__aeabi_dcmpeq>
 800968c:	4680      	mov	r8, r0
 800968e:	b158      	cbz	r0, 80096a8 <_dtoa_r+0xd0>
 8009690:	2301      	movs	r3, #1
 8009692:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009694:	6013      	str	r3, [r2, #0]
 8009696:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009698:	b113      	cbz	r3, 80096a0 <_dtoa_r+0xc8>
 800969a:	4b86      	ldr	r3, [pc, #536]	@ (80098b4 <_dtoa_r+0x2dc>)
 800969c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800969e:	6013      	str	r3, [r2, #0]
 80096a0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80098c8 <_dtoa_r+0x2f0>
 80096a4:	f000 bd40 	b.w	800a128 <_dtoa_r+0xb50>
 80096a8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096ac:	aa14      	add	r2, sp, #80	@ 0x50
 80096ae:	a915      	add	r1, sp, #84	@ 0x54
 80096b0:	4648      	mov	r0, r9
 80096b2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80096b6:	f001 f8d5 	bl	800a864 <__d2b>
 80096ba:	9002      	str	r0, [sp, #8]
 80096bc:	2e00      	cmp	r6, #0
 80096be:	d076      	beq.n	80097ae <_dtoa_r+0x1d6>
 80096c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096c2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80096c6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80096ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096ce:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096d6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096da:	4619      	mov	r1, r3
 80096dc:	2200      	movs	r2, #0
 80096de:	4b76      	ldr	r3, [pc, #472]	@ (80098b8 <_dtoa_r+0x2e0>)
 80096e0:	f7f6 fdd6 	bl	8000290 <__aeabi_dsub>
 80096e4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009890 <_dtoa_r+0x2b8>)
 80096e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ea:	f7f6 ff89 	bl	8000600 <__aeabi_dmul>
 80096ee:	a36a      	add	r3, pc, #424	@ (adr r3, 8009898 <_dtoa_r+0x2c0>)
 80096f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f4:	f7f6 fdce 	bl	8000294 <__adddf3>
 80096f8:	4604      	mov	r4, r0
 80096fa:	460d      	mov	r5, r1
 80096fc:	4630      	mov	r0, r6
 80096fe:	f7f6 ff15 	bl	800052c <__aeabi_i2d>
 8009702:	a367      	add	r3, pc, #412	@ (adr r3, 80098a0 <_dtoa_r+0x2c8>)
 8009704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009708:	f7f6 ff7a 	bl	8000600 <__aeabi_dmul>
 800970c:	4602      	mov	r2, r0
 800970e:	460b      	mov	r3, r1
 8009710:	4620      	mov	r0, r4
 8009712:	4629      	mov	r1, r5
 8009714:	f7f6 fdbe 	bl	8000294 <__adddf3>
 8009718:	4604      	mov	r4, r0
 800971a:	460d      	mov	r5, r1
 800971c:	f7f7 fa20 	bl	8000b60 <__aeabi_d2iz>
 8009720:	2200      	movs	r2, #0
 8009722:	4607      	mov	r7, r0
 8009724:	2300      	movs	r3, #0
 8009726:	4620      	mov	r0, r4
 8009728:	4629      	mov	r1, r5
 800972a:	f7f7 f9db 	bl	8000ae4 <__aeabi_dcmplt>
 800972e:	b140      	cbz	r0, 8009742 <_dtoa_r+0x16a>
 8009730:	4638      	mov	r0, r7
 8009732:	f7f6 fefb 	bl	800052c <__aeabi_i2d>
 8009736:	4622      	mov	r2, r4
 8009738:	462b      	mov	r3, r5
 800973a:	f7f7 f9c9 	bl	8000ad0 <__aeabi_dcmpeq>
 800973e:	b900      	cbnz	r0, 8009742 <_dtoa_r+0x16a>
 8009740:	3f01      	subs	r7, #1
 8009742:	2f16      	cmp	r7, #22
 8009744:	d852      	bhi.n	80097ec <_dtoa_r+0x214>
 8009746:	4b5d      	ldr	r3, [pc, #372]	@ (80098bc <_dtoa_r+0x2e4>)
 8009748:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800974c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009754:	f7f7 f9c6 	bl	8000ae4 <__aeabi_dcmplt>
 8009758:	2800      	cmp	r0, #0
 800975a:	d049      	beq.n	80097f0 <_dtoa_r+0x218>
 800975c:	3f01      	subs	r7, #1
 800975e:	2300      	movs	r3, #0
 8009760:	9310      	str	r3, [sp, #64]	@ 0x40
 8009762:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009764:	1b9b      	subs	r3, r3, r6
 8009766:	1e5a      	subs	r2, r3, #1
 8009768:	bf4c      	ite	mi
 800976a:	f1c3 0301 	rsbmi	r3, r3, #1
 800976e:	2300      	movpl	r3, #0
 8009770:	9206      	str	r2, [sp, #24]
 8009772:	bf45      	ittet	mi
 8009774:	9300      	strmi	r3, [sp, #0]
 8009776:	2300      	movmi	r3, #0
 8009778:	9300      	strpl	r3, [sp, #0]
 800977a:	9306      	strmi	r3, [sp, #24]
 800977c:	2f00      	cmp	r7, #0
 800977e:	db39      	blt.n	80097f4 <_dtoa_r+0x21c>
 8009780:	9b06      	ldr	r3, [sp, #24]
 8009782:	970d      	str	r7, [sp, #52]	@ 0x34
 8009784:	443b      	add	r3, r7
 8009786:	9306      	str	r3, [sp, #24]
 8009788:	2300      	movs	r3, #0
 800978a:	9308      	str	r3, [sp, #32]
 800978c:	9b07      	ldr	r3, [sp, #28]
 800978e:	2b09      	cmp	r3, #9
 8009790:	d863      	bhi.n	800985a <_dtoa_r+0x282>
 8009792:	2b05      	cmp	r3, #5
 8009794:	bfc5      	ittet	gt
 8009796:	3b04      	subgt	r3, #4
 8009798:	2400      	movgt	r4, #0
 800979a:	2401      	movle	r4, #1
 800979c:	9307      	strgt	r3, [sp, #28]
 800979e:	9b07      	ldr	r3, [sp, #28]
 80097a0:	3b02      	subs	r3, #2
 80097a2:	2b03      	cmp	r3, #3
 80097a4:	d865      	bhi.n	8009872 <_dtoa_r+0x29a>
 80097a6:	e8df f003 	tbb	[pc, r3]
 80097aa:	5654      	.short	0x5654
 80097ac:	2d39      	.short	0x2d39
 80097ae:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80097b2:	441e      	add	r6, r3
 80097b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097b8:	2b20      	cmp	r3, #32
 80097ba:	bfc9      	itett	gt
 80097bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097c0:	f1c3 0320 	rsble	r3, r3, #32
 80097c4:	409f      	lslgt	r7, r3
 80097c6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097ca:	bfd8      	it	le
 80097cc:	fa04 f003 	lslle.w	r0, r4, r3
 80097d0:	f106 36ff 	add.w	r6, r6, #4294967295
 80097d4:	bfc4      	itt	gt
 80097d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097da:	ea47 0003 	orrgt.w	r0, r7, r3
 80097de:	f7f6 fe95 	bl	800050c <__aeabi_ui2d>
 80097e2:	2201      	movs	r2, #1
 80097e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80097e8:	9212      	str	r2, [sp, #72]	@ 0x48
 80097ea:	e776      	b.n	80096da <_dtoa_r+0x102>
 80097ec:	2301      	movs	r3, #1
 80097ee:	e7b7      	b.n	8009760 <_dtoa_r+0x188>
 80097f0:	9010      	str	r0, [sp, #64]	@ 0x40
 80097f2:	e7b6      	b.n	8009762 <_dtoa_r+0x18a>
 80097f4:	9b00      	ldr	r3, [sp, #0]
 80097f6:	1bdb      	subs	r3, r3, r7
 80097f8:	9300      	str	r3, [sp, #0]
 80097fa:	427b      	negs	r3, r7
 80097fc:	9308      	str	r3, [sp, #32]
 80097fe:	2300      	movs	r3, #0
 8009800:	930d      	str	r3, [sp, #52]	@ 0x34
 8009802:	e7c3      	b.n	800978c <_dtoa_r+0x1b4>
 8009804:	2301      	movs	r3, #1
 8009806:	9309      	str	r3, [sp, #36]	@ 0x24
 8009808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800980a:	eb07 0b03 	add.w	fp, r7, r3
 800980e:	f10b 0301 	add.w	r3, fp, #1
 8009812:	2b01      	cmp	r3, #1
 8009814:	9303      	str	r3, [sp, #12]
 8009816:	bfb8      	it	lt
 8009818:	2301      	movlt	r3, #1
 800981a:	e006      	b.n	800982a <_dtoa_r+0x252>
 800981c:	2301      	movs	r3, #1
 800981e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009822:	2b00      	cmp	r3, #0
 8009824:	dd28      	ble.n	8009878 <_dtoa_r+0x2a0>
 8009826:	469b      	mov	fp, r3
 8009828:	9303      	str	r3, [sp, #12]
 800982a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800982e:	2100      	movs	r1, #0
 8009830:	2204      	movs	r2, #4
 8009832:	f102 0514 	add.w	r5, r2, #20
 8009836:	429d      	cmp	r5, r3
 8009838:	d926      	bls.n	8009888 <_dtoa_r+0x2b0>
 800983a:	6041      	str	r1, [r0, #4]
 800983c:	4648      	mov	r0, r9
 800983e:	f000 fce7 	bl	800a210 <_Balloc>
 8009842:	4682      	mov	sl, r0
 8009844:	2800      	cmp	r0, #0
 8009846:	d141      	bne.n	80098cc <_dtoa_r+0x2f4>
 8009848:	4b1d      	ldr	r3, [pc, #116]	@ (80098c0 <_dtoa_r+0x2e8>)
 800984a:	4602      	mov	r2, r0
 800984c:	f240 11af 	movw	r1, #431	@ 0x1af
 8009850:	e6d9      	b.n	8009606 <_dtoa_r+0x2e>
 8009852:	2300      	movs	r3, #0
 8009854:	e7e3      	b.n	800981e <_dtoa_r+0x246>
 8009856:	2300      	movs	r3, #0
 8009858:	e7d5      	b.n	8009806 <_dtoa_r+0x22e>
 800985a:	2401      	movs	r4, #1
 800985c:	2300      	movs	r3, #0
 800985e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009860:	9307      	str	r3, [sp, #28]
 8009862:	f04f 3bff 	mov.w	fp, #4294967295
 8009866:	2200      	movs	r2, #0
 8009868:	2312      	movs	r3, #18
 800986a:	f8cd b00c 	str.w	fp, [sp, #12]
 800986e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009870:	e7db      	b.n	800982a <_dtoa_r+0x252>
 8009872:	2301      	movs	r3, #1
 8009874:	9309      	str	r3, [sp, #36]	@ 0x24
 8009876:	e7f4      	b.n	8009862 <_dtoa_r+0x28a>
 8009878:	f04f 0b01 	mov.w	fp, #1
 800987c:	465b      	mov	r3, fp
 800987e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009882:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009886:	e7d0      	b.n	800982a <_dtoa_r+0x252>
 8009888:	3101      	adds	r1, #1
 800988a:	0052      	lsls	r2, r2, #1
 800988c:	e7d1      	b.n	8009832 <_dtoa_r+0x25a>
 800988e:	bf00      	nop
 8009890:	636f4361 	.word	0x636f4361
 8009894:	3fd287a7 	.word	0x3fd287a7
 8009898:	8b60c8b3 	.word	0x8b60c8b3
 800989c:	3fc68a28 	.word	0x3fc68a28
 80098a0:	509f79fb 	.word	0x509f79fb
 80098a4:	3fd34413 	.word	0x3fd34413
 80098a8:	0800b4dd 	.word	0x0800b4dd
 80098ac:	0800b4f4 	.word	0x0800b4f4
 80098b0:	7ff00000 	.word	0x7ff00000
 80098b4:	0800b4ad 	.word	0x0800b4ad
 80098b8:	3ff80000 	.word	0x3ff80000
 80098bc:	0800b648 	.word	0x0800b648
 80098c0:	0800b54c 	.word	0x0800b54c
 80098c4:	0800b4d9 	.word	0x0800b4d9
 80098c8:	0800b4ac 	.word	0x0800b4ac
 80098cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80098d0:	6018      	str	r0, [r3, #0]
 80098d2:	9b03      	ldr	r3, [sp, #12]
 80098d4:	2b0e      	cmp	r3, #14
 80098d6:	f200 80a1 	bhi.w	8009a1c <_dtoa_r+0x444>
 80098da:	2c00      	cmp	r4, #0
 80098dc:	f000 809e 	beq.w	8009a1c <_dtoa_r+0x444>
 80098e0:	2f00      	cmp	r7, #0
 80098e2:	dd33      	ble.n	800994c <_dtoa_r+0x374>
 80098e4:	f007 020f 	and.w	r2, r7, #15
 80098e8:	4b9b      	ldr	r3, [pc, #620]	@ (8009b58 <_dtoa_r+0x580>)
 80098ea:	05f8      	lsls	r0, r7, #23
 80098ec:	ea4f 1427 	mov.w	r4, r7, asr #4
 80098f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f4:	ed93 7b00 	vldr	d7, [r3]
 80098f8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80098fc:	d516      	bpl.n	800992c <_dtoa_r+0x354>
 80098fe:	4b97      	ldr	r3, [pc, #604]	@ (8009b5c <_dtoa_r+0x584>)
 8009900:	f004 040f 	and.w	r4, r4, #15
 8009904:	2603      	movs	r6, #3
 8009906:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800990a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800990e:	f7f6 ffa1 	bl	8000854 <__aeabi_ddiv>
 8009912:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009916:	4d91      	ldr	r5, [pc, #580]	@ (8009b5c <_dtoa_r+0x584>)
 8009918:	b954      	cbnz	r4, 8009930 <_dtoa_r+0x358>
 800991a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800991e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009922:	f7f6 ff97 	bl	8000854 <__aeabi_ddiv>
 8009926:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800992a:	e028      	b.n	800997e <_dtoa_r+0x3a6>
 800992c:	2602      	movs	r6, #2
 800992e:	e7f2      	b.n	8009916 <_dtoa_r+0x33e>
 8009930:	07e1      	lsls	r1, r4, #31
 8009932:	d508      	bpl.n	8009946 <_dtoa_r+0x36e>
 8009934:	3601      	adds	r6, #1
 8009936:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800993a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800993e:	f7f6 fe5f 	bl	8000600 <__aeabi_dmul>
 8009942:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009946:	1064      	asrs	r4, r4, #1
 8009948:	3508      	adds	r5, #8
 800994a:	e7e5      	b.n	8009918 <_dtoa_r+0x340>
 800994c:	f000 80af 	beq.w	8009aae <_dtoa_r+0x4d6>
 8009950:	427c      	negs	r4, r7
 8009952:	4b81      	ldr	r3, [pc, #516]	@ (8009b58 <_dtoa_r+0x580>)
 8009954:	4d81      	ldr	r5, [pc, #516]	@ (8009b5c <_dtoa_r+0x584>)
 8009956:	2602      	movs	r6, #2
 8009958:	f004 020f 	and.w	r2, r4, #15
 800995c:	1124      	asrs	r4, r4, #4
 800995e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996a:	f7f6 fe49 	bl	8000600 <__aeabi_dmul>
 800996e:	2300      	movs	r3, #0
 8009970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009974:	2c00      	cmp	r4, #0
 8009976:	f040 808f 	bne.w	8009a98 <_dtoa_r+0x4c0>
 800997a:	2b00      	cmp	r3, #0
 800997c:	d1d3      	bne.n	8009926 <_dtoa_r+0x34e>
 800997e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009980:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009984:	2b00      	cmp	r3, #0
 8009986:	f000 8094 	beq.w	8009ab2 <_dtoa_r+0x4da>
 800998a:	2200      	movs	r2, #0
 800998c:	4b74      	ldr	r3, [pc, #464]	@ (8009b60 <_dtoa_r+0x588>)
 800998e:	4620      	mov	r0, r4
 8009990:	4629      	mov	r1, r5
 8009992:	f7f7 f8a7 	bl	8000ae4 <__aeabi_dcmplt>
 8009996:	2800      	cmp	r0, #0
 8009998:	f000 808b 	beq.w	8009ab2 <_dtoa_r+0x4da>
 800999c:	9b03      	ldr	r3, [sp, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 8087 	beq.w	8009ab2 <_dtoa_r+0x4da>
 80099a4:	f1bb 0f00 	cmp.w	fp, #0
 80099a8:	dd34      	ble.n	8009a14 <_dtoa_r+0x43c>
 80099aa:	4620      	mov	r0, r4
 80099ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80099b0:	3601      	adds	r6, #1
 80099b2:	465c      	mov	r4, fp
 80099b4:	2200      	movs	r2, #0
 80099b6:	4b6b      	ldr	r3, [pc, #428]	@ (8009b64 <_dtoa_r+0x58c>)
 80099b8:	4629      	mov	r1, r5
 80099ba:	f7f6 fe21 	bl	8000600 <__aeabi_dmul>
 80099be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099c2:	4630      	mov	r0, r6
 80099c4:	f7f6 fdb2 	bl	800052c <__aeabi_i2d>
 80099c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099cc:	f7f6 fe18 	bl	8000600 <__aeabi_dmul>
 80099d0:	2200      	movs	r2, #0
 80099d2:	4b65      	ldr	r3, [pc, #404]	@ (8009b68 <_dtoa_r+0x590>)
 80099d4:	f7f6 fc5e 	bl	8000294 <__adddf3>
 80099d8:	4605      	mov	r5, r0
 80099da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099de:	2c00      	cmp	r4, #0
 80099e0:	d16a      	bne.n	8009ab8 <_dtoa_r+0x4e0>
 80099e2:	2200      	movs	r2, #0
 80099e4:	4b61      	ldr	r3, [pc, #388]	@ (8009b6c <_dtoa_r+0x594>)
 80099e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099ea:	f7f6 fc51 	bl	8000290 <__aeabi_dsub>
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099f6:	462a      	mov	r2, r5
 80099f8:	4633      	mov	r3, r6
 80099fa:	f7f7 f891 	bl	8000b20 <__aeabi_dcmpgt>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f040 8298 	bne.w	8009f34 <_dtoa_r+0x95c>
 8009a04:	462a      	mov	r2, r5
 8009a06:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a0e:	f7f7 f869 	bl	8000ae4 <__aeabi_dcmplt>
 8009a12:	bb38      	cbnz	r0, 8009a64 <_dtoa_r+0x48c>
 8009a14:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009a18:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	f2c0 8157 	blt.w	8009cd2 <_dtoa_r+0x6fa>
 8009a24:	2f0e      	cmp	r7, #14
 8009a26:	f300 8154 	bgt.w	8009cd2 <_dtoa_r+0x6fa>
 8009a2a:	4b4b      	ldr	r3, [pc, #300]	@ (8009b58 <_dtoa_r+0x580>)
 8009a2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a30:	ed93 7b00 	vldr	d7, [r3]
 8009a34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	ed8d 7b00 	vstr	d7, [sp]
 8009a3c:	f280 80e5 	bge.w	8009c0a <_dtoa_r+0x632>
 8009a40:	9b03      	ldr	r3, [sp, #12]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f300 80e1 	bgt.w	8009c0a <_dtoa_r+0x632>
 8009a48:	d10c      	bne.n	8009a64 <_dtoa_r+0x48c>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	4b47      	ldr	r3, [pc, #284]	@ (8009b6c <_dtoa_r+0x594>)
 8009a4e:	ec51 0b17 	vmov	r0, r1, d7
 8009a52:	f7f6 fdd5 	bl	8000600 <__aeabi_dmul>
 8009a56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a5a:	f7f7 f857 	bl	8000b0c <__aeabi_dcmpge>
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	f000 8266 	beq.w	8009f30 <_dtoa_r+0x958>
 8009a64:	2400      	movs	r4, #0
 8009a66:	4625      	mov	r5, r4
 8009a68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a6a:	4656      	mov	r6, sl
 8009a6c:	ea6f 0803 	mvn.w	r8, r3
 8009a70:	2700      	movs	r7, #0
 8009a72:	4621      	mov	r1, r4
 8009a74:	4648      	mov	r0, r9
 8009a76:	f000 fc0b 	bl	800a290 <_Bfree>
 8009a7a:	2d00      	cmp	r5, #0
 8009a7c:	f000 80bd 	beq.w	8009bfa <_dtoa_r+0x622>
 8009a80:	b12f      	cbz	r7, 8009a8e <_dtoa_r+0x4b6>
 8009a82:	42af      	cmp	r7, r5
 8009a84:	d003      	beq.n	8009a8e <_dtoa_r+0x4b6>
 8009a86:	4639      	mov	r1, r7
 8009a88:	4648      	mov	r0, r9
 8009a8a:	f000 fc01 	bl	800a290 <_Bfree>
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4648      	mov	r0, r9
 8009a92:	f000 fbfd 	bl	800a290 <_Bfree>
 8009a96:	e0b0      	b.n	8009bfa <_dtoa_r+0x622>
 8009a98:	07e2      	lsls	r2, r4, #31
 8009a9a:	d505      	bpl.n	8009aa8 <_dtoa_r+0x4d0>
 8009a9c:	3601      	adds	r6, #1
 8009a9e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009aa2:	f7f6 fdad 	bl	8000600 <__aeabi_dmul>
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	1064      	asrs	r4, r4, #1
 8009aaa:	3508      	adds	r5, #8
 8009aac:	e762      	b.n	8009974 <_dtoa_r+0x39c>
 8009aae:	2602      	movs	r6, #2
 8009ab0:	e765      	b.n	800997e <_dtoa_r+0x3a6>
 8009ab2:	46b8      	mov	r8, r7
 8009ab4:	9c03      	ldr	r4, [sp, #12]
 8009ab6:	e784      	b.n	80099c2 <_dtoa_r+0x3ea>
 8009ab8:	4b27      	ldr	r3, [pc, #156]	@ (8009b58 <_dtoa_r+0x580>)
 8009aba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009abc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ac0:	4454      	add	r4, sl
 8009ac2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d054      	beq.n	8009b74 <_dtoa_r+0x59c>
 8009aca:	2000      	movs	r0, #0
 8009acc:	4928      	ldr	r1, [pc, #160]	@ (8009b70 <_dtoa_r+0x598>)
 8009ace:	f7f6 fec1 	bl	8000854 <__aeabi_ddiv>
 8009ad2:	4633      	mov	r3, r6
 8009ad4:	4656      	mov	r6, sl
 8009ad6:	462a      	mov	r2, r5
 8009ad8:	f7f6 fbda 	bl	8000290 <__aeabi_dsub>
 8009adc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ae0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ae4:	f7f7 f83c 	bl	8000b60 <__aeabi_d2iz>
 8009ae8:	4605      	mov	r5, r0
 8009aea:	f7f6 fd1f 	bl	800052c <__aeabi_i2d>
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	3530      	adds	r5, #48	@ 0x30
 8009af4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009af8:	f7f6 fbca 	bl	8000290 <__aeabi_dsub>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	f806 5b01 	strb.w	r5, [r6], #1
 8009b04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b0c:	f7f6 ffea 	bl	8000ae4 <__aeabi_dcmplt>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d172      	bne.n	8009bfa <_dtoa_r+0x622>
 8009b14:	2000      	movs	r0, #0
 8009b16:	4912      	ldr	r1, [pc, #72]	@ (8009b60 <_dtoa_r+0x588>)
 8009b18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b1c:	f7f6 fbb8 	bl	8000290 <__aeabi_dsub>
 8009b20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b24:	f7f6 ffde 	bl	8000ae4 <__aeabi_dcmplt>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	f040 80b4 	bne.w	8009c96 <_dtoa_r+0x6be>
 8009b2e:	42a6      	cmp	r6, r4
 8009b30:	f43f af70 	beq.w	8009a14 <_dtoa_r+0x43c>
 8009b34:	2200      	movs	r2, #0
 8009b36:	4b0b      	ldr	r3, [pc, #44]	@ (8009b64 <_dtoa_r+0x58c>)
 8009b38:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b3c:	f7f6 fd60 	bl	8000600 <__aeabi_dmul>
 8009b40:	2200      	movs	r2, #0
 8009b42:	4b08      	ldr	r3, [pc, #32]	@ (8009b64 <_dtoa_r+0x58c>)
 8009b44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b4c:	f7f6 fd58 	bl	8000600 <__aeabi_dmul>
 8009b50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b54:	e7c4      	b.n	8009ae0 <_dtoa_r+0x508>
 8009b56:	bf00      	nop
 8009b58:	0800b648 	.word	0x0800b648
 8009b5c:	0800b620 	.word	0x0800b620
 8009b60:	3ff00000 	.word	0x3ff00000
 8009b64:	40240000 	.word	0x40240000
 8009b68:	401c0000 	.word	0x401c0000
 8009b6c:	40140000 	.word	0x40140000
 8009b70:	3fe00000 	.word	0x3fe00000
 8009b74:	4631      	mov	r1, r6
 8009b76:	4656      	mov	r6, sl
 8009b78:	4628      	mov	r0, r5
 8009b7a:	f7f6 fd41 	bl	8000600 <__aeabi_dmul>
 8009b7e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009b80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b88:	f7f6 ffea 	bl	8000b60 <__aeabi_d2iz>
 8009b8c:	4605      	mov	r5, r0
 8009b8e:	f7f6 fccd 	bl	800052c <__aeabi_i2d>
 8009b92:	4602      	mov	r2, r0
 8009b94:	3530      	adds	r5, #48	@ 0x30
 8009b96:	460b      	mov	r3, r1
 8009b98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b9c:	f7f6 fb78 	bl	8000290 <__aeabi_dsub>
 8009ba0:	f806 5b01 	strb.w	r5, [r6], #1
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	42a6      	cmp	r6, r4
 8009baa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009bae:	f04f 0200 	mov.w	r2, #0
 8009bb2:	d124      	bne.n	8009bfe <_dtoa_r+0x626>
 8009bb4:	4baf      	ldr	r3, [pc, #700]	@ (8009e74 <_dtoa_r+0x89c>)
 8009bb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009bba:	f7f6 fb6b 	bl	8000294 <__adddf3>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bc6:	f7f6 ffab 	bl	8000b20 <__aeabi_dcmpgt>
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	d163      	bne.n	8009c96 <_dtoa_r+0x6be>
 8009bce:	2000      	movs	r0, #0
 8009bd0:	49a8      	ldr	r1, [pc, #672]	@ (8009e74 <_dtoa_r+0x89c>)
 8009bd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009bd6:	f7f6 fb5b 	bl	8000290 <__aeabi_dsub>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009be2:	f7f6 ff7f 	bl	8000ae4 <__aeabi_dcmplt>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f43f af14 	beq.w	8009a14 <_dtoa_r+0x43c>
 8009bec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009bee:	1e73      	subs	r3, r6, #1
 8009bf0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bf2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009bf6:	2b30      	cmp	r3, #48	@ 0x30
 8009bf8:	d0f8      	beq.n	8009bec <_dtoa_r+0x614>
 8009bfa:	4647      	mov	r7, r8
 8009bfc:	e03b      	b.n	8009c76 <_dtoa_r+0x69e>
 8009bfe:	4b9e      	ldr	r3, [pc, #632]	@ (8009e78 <_dtoa_r+0x8a0>)
 8009c00:	f7f6 fcfe 	bl	8000600 <__aeabi_dmul>
 8009c04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c08:	e7bc      	b.n	8009b84 <_dtoa_r+0x5ac>
 8009c0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c0e:	4656      	mov	r6, sl
 8009c10:	4620      	mov	r0, r4
 8009c12:	4629      	mov	r1, r5
 8009c14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c18:	f7f6 fe1c 	bl	8000854 <__aeabi_ddiv>
 8009c1c:	f7f6 ffa0 	bl	8000b60 <__aeabi_d2iz>
 8009c20:	4680      	mov	r8, r0
 8009c22:	f7f6 fc83 	bl	800052c <__aeabi_i2d>
 8009c26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c2a:	f7f6 fce9 	bl	8000600 <__aeabi_dmul>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	4620      	mov	r0, r4
 8009c32:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009c36:	460b      	mov	r3, r1
 8009c38:	4629      	mov	r1, r5
 8009c3a:	f7f6 fb29 	bl	8000290 <__aeabi_dsub>
 8009c3e:	9d03      	ldr	r5, [sp, #12]
 8009c40:	f806 4b01 	strb.w	r4, [r6], #1
 8009c44:	eba6 040a 	sub.w	r4, r6, sl
 8009c48:	4602      	mov	r2, r0
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	42a5      	cmp	r5, r4
 8009c4e:	d133      	bne.n	8009cb8 <_dtoa_r+0x6e0>
 8009c50:	f7f6 fb20 	bl	8000294 <__adddf3>
 8009c54:	4604      	mov	r4, r0
 8009c56:	460d      	mov	r5, r1
 8009c58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c5c:	f7f6 ff60 	bl	8000b20 <__aeabi_dcmpgt>
 8009c60:	b9c0      	cbnz	r0, 8009c94 <_dtoa_r+0x6bc>
 8009c62:	4620      	mov	r0, r4
 8009c64:	4629      	mov	r1, r5
 8009c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c6a:	f7f6 ff31 	bl	8000ad0 <__aeabi_dcmpeq>
 8009c6e:	b110      	cbz	r0, 8009c76 <_dtoa_r+0x69e>
 8009c70:	f018 0f01 	tst.w	r8, #1
 8009c74:	d10e      	bne.n	8009c94 <_dtoa_r+0x6bc>
 8009c76:	9902      	ldr	r1, [sp, #8]
 8009c78:	4648      	mov	r0, r9
 8009c7a:	f000 fb09 	bl	800a290 <_Bfree>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	3701      	adds	r7, #1
 8009c82:	7033      	strb	r3, [r6, #0]
 8009c84:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c86:	601f      	str	r7, [r3, #0]
 8009c88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	f000 824c 	beq.w	800a128 <_dtoa_r+0xb50>
 8009c90:	601e      	str	r6, [r3, #0]
 8009c92:	e249      	b.n	800a128 <_dtoa_r+0xb50>
 8009c94:	46b8      	mov	r8, r7
 8009c96:	4633      	mov	r3, r6
 8009c98:	461e      	mov	r6, r3
 8009c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c9e:	2a39      	cmp	r2, #57	@ 0x39
 8009ca0:	d106      	bne.n	8009cb0 <_dtoa_r+0x6d8>
 8009ca2:	459a      	cmp	sl, r3
 8009ca4:	d1f8      	bne.n	8009c98 <_dtoa_r+0x6c0>
 8009ca6:	2230      	movs	r2, #48	@ 0x30
 8009ca8:	f108 0801 	add.w	r8, r8, #1
 8009cac:	f88a 2000 	strb.w	r2, [sl]
 8009cb0:	781a      	ldrb	r2, [r3, #0]
 8009cb2:	3201      	adds	r2, #1
 8009cb4:	701a      	strb	r2, [r3, #0]
 8009cb6:	e7a0      	b.n	8009bfa <_dtoa_r+0x622>
 8009cb8:	2200      	movs	r2, #0
 8009cba:	4b6f      	ldr	r3, [pc, #444]	@ (8009e78 <_dtoa_r+0x8a0>)
 8009cbc:	f7f6 fca0 	bl	8000600 <__aeabi_dmul>
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	460d      	mov	r5, r1
 8009cc8:	f7f6 ff02 	bl	8000ad0 <__aeabi_dcmpeq>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d09f      	beq.n	8009c10 <_dtoa_r+0x638>
 8009cd0:	e7d1      	b.n	8009c76 <_dtoa_r+0x69e>
 8009cd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cd4:	2a00      	cmp	r2, #0
 8009cd6:	f000 80ea 	beq.w	8009eae <_dtoa_r+0x8d6>
 8009cda:	9a07      	ldr	r2, [sp, #28]
 8009cdc:	2a01      	cmp	r2, #1
 8009cde:	f300 80cd 	bgt.w	8009e7c <_dtoa_r+0x8a4>
 8009ce2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ce4:	2a00      	cmp	r2, #0
 8009ce6:	f000 80c1 	beq.w	8009e6c <_dtoa_r+0x894>
 8009cea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009cee:	9c08      	ldr	r4, [sp, #32]
 8009cf0:	9e00      	ldr	r6, [sp, #0]
 8009cf2:	9a00      	ldr	r2, [sp, #0]
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	4648      	mov	r0, r9
 8009cf8:	441a      	add	r2, r3
 8009cfa:	9200      	str	r2, [sp, #0]
 8009cfc:	9a06      	ldr	r2, [sp, #24]
 8009cfe:	441a      	add	r2, r3
 8009d00:	9206      	str	r2, [sp, #24]
 8009d02:	f000 fb7b 	bl	800a3fc <__i2b>
 8009d06:	4605      	mov	r5, r0
 8009d08:	b166      	cbz	r6, 8009d24 <_dtoa_r+0x74c>
 8009d0a:	9b06      	ldr	r3, [sp, #24]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	dd09      	ble.n	8009d24 <_dtoa_r+0x74c>
 8009d10:	42b3      	cmp	r3, r6
 8009d12:	9a00      	ldr	r2, [sp, #0]
 8009d14:	bfa8      	it	ge
 8009d16:	4633      	movge	r3, r6
 8009d18:	1ad2      	subs	r2, r2, r3
 8009d1a:	1af6      	subs	r6, r6, r3
 8009d1c:	9200      	str	r2, [sp, #0]
 8009d1e:	9a06      	ldr	r2, [sp, #24]
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	9306      	str	r3, [sp, #24]
 8009d24:	9b08      	ldr	r3, [sp, #32]
 8009d26:	b30b      	cbz	r3, 8009d6c <_dtoa_r+0x794>
 8009d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 80c6 	beq.w	8009ebc <_dtoa_r+0x8e4>
 8009d30:	2c00      	cmp	r4, #0
 8009d32:	f000 80c0 	beq.w	8009eb6 <_dtoa_r+0x8de>
 8009d36:	4629      	mov	r1, r5
 8009d38:	4622      	mov	r2, r4
 8009d3a:	4648      	mov	r0, r9
 8009d3c:	f000 fc18 	bl	800a570 <__pow5mult>
 8009d40:	9a02      	ldr	r2, [sp, #8]
 8009d42:	4601      	mov	r1, r0
 8009d44:	4605      	mov	r5, r0
 8009d46:	4648      	mov	r0, r9
 8009d48:	f000 fb6e 	bl	800a428 <__multiply>
 8009d4c:	9902      	ldr	r1, [sp, #8]
 8009d4e:	4680      	mov	r8, r0
 8009d50:	4648      	mov	r0, r9
 8009d52:	f000 fa9d 	bl	800a290 <_Bfree>
 8009d56:	9b08      	ldr	r3, [sp, #32]
 8009d58:	1b1b      	subs	r3, r3, r4
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	f000 80b1 	beq.w	8009ec2 <_dtoa_r+0x8ea>
 8009d60:	9a08      	ldr	r2, [sp, #32]
 8009d62:	4641      	mov	r1, r8
 8009d64:	4648      	mov	r0, r9
 8009d66:	f000 fc03 	bl	800a570 <__pow5mult>
 8009d6a:	9002      	str	r0, [sp, #8]
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	4648      	mov	r0, r9
 8009d70:	f000 fb44 	bl	800a3fc <__i2b>
 8009d74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d76:	4604      	mov	r4, r0
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	f000 81d9 	beq.w	800a130 <_dtoa_r+0xb58>
 8009d7e:	461a      	mov	r2, r3
 8009d80:	4601      	mov	r1, r0
 8009d82:	4648      	mov	r0, r9
 8009d84:	f000 fbf4 	bl	800a570 <__pow5mult>
 8009d88:	9b07      	ldr	r3, [sp, #28]
 8009d8a:	4604      	mov	r4, r0
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	f300 809f 	bgt.w	8009ed0 <_dtoa_r+0x8f8>
 8009d92:	9b04      	ldr	r3, [sp, #16]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	f040 8097 	bne.w	8009ec8 <_dtoa_r+0x8f0>
 8009d9a:	9b05      	ldr	r3, [sp, #20]
 8009d9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	f040 8093 	bne.w	8009ecc <_dtoa_r+0x8f4>
 8009da6:	9b05      	ldr	r3, [sp, #20]
 8009da8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009dac:	0d1b      	lsrs	r3, r3, #20
 8009dae:	051b      	lsls	r3, r3, #20
 8009db0:	b133      	cbz	r3, 8009dc0 <_dtoa_r+0x7e8>
 8009db2:	9b00      	ldr	r3, [sp, #0]
 8009db4:	3301      	adds	r3, #1
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	9b06      	ldr	r3, [sp, #24]
 8009dba:	3301      	adds	r3, #1
 8009dbc:	9306      	str	r3, [sp, #24]
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	9308      	str	r3, [sp, #32]
 8009dc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 81b9 	beq.w	800a13c <_dtoa_r+0xb64>
 8009dca:	6923      	ldr	r3, [r4, #16]
 8009dcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dd0:	6918      	ldr	r0, [r3, #16]
 8009dd2:	f000 fac7 	bl	800a364 <__hi0bits>
 8009dd6:	f1c0 0020 	rsb	r0, r0, #32
 8009dda:	9b06      	ldr	r3, [sp, #24]
 8009ddc:	4418      	add	r0, r3
 8009dde:	f010 001f 	ands.w	r0, r0, #31
 8009de2:	f000 8082 	beq.w	8009eea <_dtoa_r+0x912>
 8009de6:	f1c0 0320 	rsb	r3, r0, #32
 8009dea:	2b04      	cmp	r3, #4
 8009dec:	dd73      	ble.n	8009ed6 <_dtoa_r+0x8fe>
 8009dee:	f1c0 001c 	rsb	r0, r0, #28
 8009df2:	9b00      	ldr	r3, [sp, #0]
 8009df4:	4403      	add	r3, r0
 8009df6:	4406      	add	r6, r0
 8009df8:	9300      	str	r3, [sp, #0]
 8009dfa:	9b06      	ldr	r3, [sp, #24]
 8009dfc:	4403      	add	r3, r0
 8009dfe:	9306      	str	r3, [sp, #24]
 8009e00:	9b00      	ldr	r3, [sp, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	dd05      	ble.n	8009e12 <_dtoa_r+0x83a>
 8009e06:	461a      	mov	r2, r3
 8009e08:	9902      	ldr	r1, [sp, #8]
 8009e0a:	4648      	mov	r0, r9
 8009e0c:	f000 fc0a 	bl	800a624 <__lshift>
 8009e10:	9002      	str	r0, [sp, #8]
 8009e12:	9b06      	ldr	r3, [sp, #24]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	dd05      	ble.n	8009e24 <_dtoa_r+0x84c>
 8009e18:	4621      	mov	r1, r4
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	4648      	mov	r0, r9
 8009e1e:	f000 fc01 	bl	800a624 <__lshift>
 8009e22:	4604      	mov	r4, r0
 8009e24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d061      	beq.n	8009eee <_dtoa_r+0x916>
 8009e2a:	4621      	mov	r1, r4
 8009e2c:	9802      	ldr	r0, [sp, #8]
 8009e2e:	f000 fc65 	bl	800a6fc <__mcmp>
 8009e32:	2800      	cmp	r0, #0
 8009e34:	da5b      	bge.n	8009eee <_dtoa_r+0x916>
 8009e36:	2300      	movs	r3, #0
 8009e38:	220a      	movs	r2, #10
 8009e3a:	9902      	ldr	r1, [sp, #8]
 8009e3c:	4648      	mov	r0, r9
 8009e3e:	f000 fa49 	bl	800a2d4 <__multadd>
 8009e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e44:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e48:	9002      	str	r0, [sp, #8]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 8178 	beq.w	800a140 <_dtoa_r+0xb68>
 8009e50:	4629      	mov	r1, r5
 8009e52:	2300      	movs	r3, #0
 8009e54:	220a      	movs	r2, #10
 8009e56:	4648      	mov	r0, r9
 8009e58:	f000 fa3c 	bl	800a2d4 <__multadd>
 8009e5c:	f1bb 0f00 	cmp.w	fp, #0
 8009e60:	4605      	mov	r5, r0
 8009e62:	dc6f      	bgt.n	8009f44 <_dtoa_r+0x96c>
 8009e64:	9b07      	ldr	r3, [sp, #28]
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	dc49      	bgt.n	8009efe <_dtoa_r+0x926>
 8009e6a:	e06b      	b.n	8009f44 <_dtoa_r+0x96c>
 8009e6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e72:	e73c      	b.n	8009cee <_dtoa_r+0x716>
 8009e74:	3fe00000 	.word	0x3fe00000
 8009e78:	40240000 	.word	0x40240000
 8009e7c:	9b03      	ldr	r3, [sp, #12]
 8009e7e:	1e5c      	subs	r4, r3, #1
 8009e80:	9b08      	ldr	r3, [sp, #32]
 8009e82:	42a3      	cmp	r3, r4
 8009e84:	db09      	blt.n	8009e9a <_dtoa_r+0x8c2>
 8009e86:	1b1c      	subs	r4, r3, r4
 8009e88:	9b03      	ldr	r3, [sp, #12]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f6bf af30 	bge.w	8009cf0 <_dtoa_r+0x718>
 8009e90:	9b00      	ldr	r3, [sp, #0]
 8009e92:	9a03      	ldr	r2, [sp, #12]
 8009e94:	1a9e      	subs	r6, r3, r2
 8009e96:	2300      	movs	r3, #0
 8009e98:	e72b      	b.n	8009cf2 <_dtoa_r+0x71a>
 8009e9a:	9b08      	ldr	r3, [sp, #32]
 8009e9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e9e:	1ae3      	subs	r3, r4, r3
 8009ea0:	9408      	str	r4, [sp, #32]
 8009ea2:	9e00      	ldr	r6, [sp, #0]
 8009ea4:	2400      	movs	r4, #0
 8009ea6:	441a      	add	r2, r3
 8009ea8:	9b03      	ldr	r3, [sp, #12]
 8009eaa:	920d      	str	r2, [sp, #52]	@ 0x34
 8009eac:	e721      	b.n	8009cf2 <_dtoa_r+0x71a>
 8009eae:	9c08      	ldr	r4, [sp, #32]
 8009eb0:	9e00      	ldr	r6, [sp, #0]
 8009eb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009eb4:	e728      	b.n	8009d08 <_dtoa_r+0x730>
 8009eb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009eba:	e751      	b.n	8009d60 <_dtoa_r+0x788>
 8009ebc:	9a08      	ldr	r2, [sp, #32]
 8009ebe:	9902      	ldr	r1, [sp, #8]
 8009ec0:	e750      	b.n	8009d64 <_dtoa_r+0x78c>
 8009ec2:	f8cd 8008 	str.w	r8, [sp, #8]
 8009ec6:	e751      	b.n	8009d6c <_dtoa_r+0x794>
 8009ec8:	2300      	movs	r3, #0
 8009eca:	e779      	b.n	8009dc0 <_dtoa_r+0x7e8>
 8009ecc:	9b04      	ldr	r3, [sp, #16]
 8009ece:	e777      	b.n	8009dc0 <_dtoa_r+0x7e8>
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	9308      	str	r3, [sp, #32]
 8009ed4:	e779      	b.n	8009dca <_dtoa_r+0x7f2>
 8009ed6:	d093      	beq.n	8009e00 <_dtoa_r+0x828>
 8009ed8:	331c      	adds	r3, #28
 8009eda:	9a00      	ldr	r2, [sp, #0]
 8009edc:	441a      	add	r2, r3
 8009ede:	441e      	add	r6, r3
 8009ee0:	9200      	str	r2, [sp, #0]
 8009ee2:	9a06      	ldr	r2, [sp, #24]
 8009ee4:	441a      	add	r2, r3
 8009ee6:	9206      	str	r2, [sp, #24]
 8009ee8:	e78a      	b.n	8009e00 <_dtoa_r+0x828>
 8009eea:	4603      	mov	r3, r0
 8009eec:	e7f4      	b.n	8009ed8 <_dtoa_r+0x900>
 8009eee:	9b03      	ldr	r3, [sp, #12]
 8009ef0:	46b8      	mov	r8, r7
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	dc20      	bgt.n	8009f38 <_dtoa_r+0x960>
 8009ef6:	469b      	mov	fp, r3
 8009ef8:	9b07      	ldr	r3, [sp, #28]
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	dd1e      	ble.n	8009f3c <_dtoa_r+0x964>
 8009efe:	f1bb 0f00 	cmp.w	fp, #0
 8009f02:	f47f adb1 	bne.w	8009a68 <_dtoa_r+0x490>
 8009f06:	4621      	mov	r1, r4
 8009f08:	465b      	mov	r3, fp
 8009f0a:	2205      	movs	r2, #5
 8009f0c:	4648      	mov	r0, r9
 8009f0e:	f000 f9e1 	bl	800a2d4 <__multadd>
 8009f12:	4601      	mov	r1, r0
 8009f14:	4604      	mov	r4, r0
 8009f16:	9802      	ldr	r0, [sp, #8]
 8009f18:	f000 fbf0 	bl	800a6fc <__mcmp>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	f77f ada3 	ble.w	8009a68 <_dtoa_r+0x490>
 8009f22:	4656      	mov	r6, sl
 8009f24:	2331      	movs	r3, #49	@ 0x31
 8009f26:	f108 0801 	add.w	r8, r8, #1
 8009f2a:	f806 3b01 	strb.w	r3, [r6], #1
 8009f2e:	e59f      	b.n	8009a70 <_dtoa_r+0x498>
 8009f30:	46b8      	mov	r8, r7
 8009f32:	9c03      	ldr	r4, [sp, #12]
 8009f34:	4625      	mov	r5, r4
 8009f36:	e7f4      	b.n	8009f22 <_dtoa_r+0x94a>
 8009f38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f000 8102 	beq.w	800a148 <_dtoa_r+0xb70>
 8009f44:	2e00      	cmp	r6, #0
 8009f46:	dd05      	ble.n	8009f54 <_dtoa_r+0x97c>
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4632      	mov	r2, r6
 8009f4c:	4648      	mov	r0, r9
 8009f4e:	f000 fb69 	bl	800a624 <__lshift>
 8009f52:	4605      	mov	r5, r0
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d05c      	beq.n	800a014 <_dtoa_r+0xa3c>
 8009f5a:	6869      	ldr	r1, [r5, #4]
 8009f5c:	4648      	mov	r0, r9
 8009f5e:	f000 f957 	bl	800a210 <_Balloc>
 8009f62:	4606      	mov	r6, r0
 8009f64:	b928      	cbnz	r0, 8009f72 <_dtoa_r+0x99a>
 8009f66:	4b83      	ldr	r3, [pc, #524]	@ (800a174 <_dtoa_r+0xb9c>)
 8009f68:	4602      	mov	r2, r0
 8009f6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f6e:	f7ff bb4a 	b.w	8009606 <_dtoa_r+0x2e>
 8009f72:	692a      	ldr	r2, [r5, #16]
 8009f74:	f105 010c 	add.w	r1, r5, #12
 8009f78:	300c      	adds	r0, #12
 8009f7a:	3202      	adds	r2, #2
 8009f7c:	0092      	lsls	r2, r2, #2
 8009f7e:	f7ff fa90 	bl	80094a2 <memcpy>
 8009f82:	2201      	movs	r2, #1
 8009f84:	4631      	mov	r1, r6
 8009f86:	4648      	mov	r0, r9
 8009f88:	f000 fb4c 	bl	800a624 <__lshift>
 8009f8c:	f10a 0301 	add.w	r3, sl, #1
 8009f90:	462f      	mov	r7, r5
 8009f92:	4605      	mov	r5, r0
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	eb0a 030b 	add.w	r3, sl, fp
 8009f9a:	9308      	str	r3, [sp, #32]
 8009f9c:	9b04      	ldr	r3, [sp, #16]
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	9306      	str	r3, [sp, #24]
 8009fa4:	9b00      	ldr	r3, [sp, #0]
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	9802      	ldr	r0, [sp, #8]
 8009faa:	f103 3bff 	add.w	fp, r3, #4294967295
 8009fae:	f7ff fa85 	bl	80094bc <quorem>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	4639      	mov	r1, r7
 8009fb6:	9003      	str	r0, [sp, #12]
 8009fb8:	3330      	adds	r3, #48	@ 0x30
 8009fba:	9802      	ldr	r0, [sp, #8]
 8009fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fbe:	f000 fb9d 	bl	800a6fc <__mcmp>
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	9004      	str	r0, [sp, #16]
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	4648      	mov	r0, r9
 8009fca:	f000 fbb3 	bl	800a734 <__mdiff>
 8009fce:	68c2      	ldr	r2, [r0, #12]
 8009fd0:	4606      	mov	r6, r0
 8009fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd4:	bb02      	cbnz	r2, 800a018 <_dtoa_r+0xa40>
 8009fd6:	4601      	mov	r1, r0
 8009fd8:	9802      	ldr	r0, [sp, #8]
 8009fda:	f000 fb8f 	bl	800a6fc <__mcmp>
 8009fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4648      	mov	r0, r9
 8009fe6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fea:	f000 f951 	bl	800a290 <_Bfree>
 8009fee:	9b07      	ldr	r3, [sp, #28]
 8009ff0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009ff2:	9e00      	ldr	r6, [sp, #0]
 8009ff4:	ea42 0103 	orr.w	r1, r2, r3
 8009ff8:	9b06      	ldr	r3, [sp, #24]
 8009ffa:	4319      	orrs	r1, r3
 8009ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ffe:	d10d      	bne.n	800a01c <_dtoa_r+0xa44>
 800a000:	2b39      	cmp	r3, #57	@ 0x39
 800a002:	d027      	beq.n	800a054 <_dtoa_r+0xa7c>
 800a004:	9a04      	ldr	r2, [sp, #16]
 800a006:	2a00      	cmp	r2, #0
 800a008:	dd01      	ble.n	800a00e <_dtoa_r+0xa36>
 800a00a:	9b03      	ldr	r3, [sp, #12]
 800a00c:	3331      	adds	r3, #49	@ 0x31
 800a00e:	f88b 3000 	strb.w	r3, [fp]
 800a012:	e52e      	b.n	8009a72 <_dtoa_r+0x49a>
 800a014:	4628      	mov	r0, r5
 800a016:	e7b9      	b.n	8009f8c <_dtoa_r+0x9b4>
 800a018:	2201      	movs	r2, #1
 800a01a:	e7e2      	b.n	8009fe2 <_dtoa_r+0xa0a>
 800a01c:	9904      	ldr	r1, [sp, #16]
 800a01e:	2900      	cmp	r1, #0
 800a020:	db04      	blt.n	800a02c <_dtoa_r+0xa54>
 800a022:	9807      	ldr	r0, [sp, #28]
 800a024:	4301      	orrs	r1, r0
 800a026:	9806      	ldr	r0, [sp, #24]
 800a028:	4301      	orrs	r1, r0
 800a02a:	d120      	bne.n	800a06e <_dtoa_r+0xa96>
 800a02c:	2a00      	cmp	r2, #0
 800a02e:	ddee      	ble.n	800a00e <_dtoa_r+0xa36>
 800a030:	2201      	movs	r2, #1
 800a032:	9902      	ldr	r1, [sp, #8]
 800a034:	4648      	mov	r0, r9
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	f000 faf4 	bl	800a624 <__lshift>
 800a03c:	4621      	mov	r1, r4
 800a03e:	9002      	str	r0, [sp, #8]
 800a040:	f000 fb5c 	bl	800a6fc <__mcmp>
 800a044:	2800      	cmp	r0, #0
 800a046:	9b00      	ldr	r3, [sp, #0]
 800a048:	dc02      	bgt.n	800a050 <_dtoa_r+0xa78>
 800a04a:	d1e0      	bne.n	800a00e <_dtoa_r+0xa36>
 800a04c:	07da      	lsls	r2, r3, #31
 800a04e:	d5de      	bpl.n	800a00e <_dtoa_r+0xa36>
 800a050:	2b39      	cmp	r3, #57	@ 0x39
 800a052:	d1da      	bne.n	800a00a <_dtoa_r+0xa32>
 800a054:	2339      	movs	r3, #57	@ 0x39
 800a056:	f88b 3000 	strb.w	r3, [fp]
 800a05a:	4633      	mov	r3, r6
 800a05c:	461e      	mov	r6, r3
 800a05e:	3b01      	subs	r3, #1
 800a060:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a064:	2a39      	cmp	r2, #57	@ 0x39
 800a066:	d04f      	beq.n	800a108 <_dtoa_r+0xb30>
 800a068:	3201      	adds	r2, #1
 800a06a:	701a      	strb	r2, [r3, #0]
 800a06c:	e501      	b.n	8009a72 <_dtoa_r+0x49a>
 800a06e:	2a00      	cmp	r2, #0
 800a070:	dd03      	ble.n	800a07a <_dtoa_r+0xaa2>
 800a072:	2b39      	cmp	r3, #57	@ 0x39
 800a074:	d0ee      	beq.n	800a054 <_dtoa_r+0xa7c>
 800a076:	3301      	adds	r3, #1
 800a078:	e7c9      	b.n	800a00e <_dtoa_r+0xa36>
 800a07a:	9a00      	ldr	r2, [sp, #0]
 800a07c:	9908      	ldr	r1, [sp, #32]
 800a07e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a082:	428a      	cmp	r2, r1
 800a084:	d029      	beq.n	800a0da <_dtoa_r+0xb02>
 800a086:	2300      	movs	r3, #0
 800a088:	220a      	movs	r2, #10
 800a08a:	9902      	ldr	r1, [sp, #8]
 800a08c:	4648      	mov	r0, r9
 800a08e:	f000 f921 	bl	800a2d4 <__multadd>
 800a092:	42af      	cmp	r7, r5
 800a094:	9002      	str	r0, [sp, #8]
 800a096:	f04f 0300 	mov.w	r3, #0
 800a09a:	f04f 020a 	mov.w	r2, #10
 800a09e:	4639      	mov	r1, r7
 800a0a0:	4648      	mov	r0, r9
 800a0a2:	d107      	bne.n	800a0b4 <_dtoa_r+0xadc>
 800a0a4:	f000 f916 	bl	800a2d4 <__multadd>
 800a0a8:	4607      	mov	r7, r0
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	9b00      	ldr	r3, [sp, #0]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	e777      	b.n	8009fa4 <_dtoa_r+0x9cc>
 800a0b4:	f000 f90e 	bl	800a2d4 <__multadd>
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	4607      	mov	r7, r0
 800a0bc:	2300      	movs	r3, #0
 800a0be:	220a      	movs	r2, #10
 800a0c0:	4648      	mov	r0, r9
 800a0c2:	f000 f907 	bl	800a2d4 <__multadd>
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	e7f0      	b.n	800a0ac <_dtoa_r+0xad4>
 800a0ca:	f1bb 0f00 	cmp.w	fp, #0
 800a0ce:	f04f 0700 	mov.w	r7, #0
 800a0d2:	bfcc      	ite	gt
 800a0d4:	465e      	movgt	r6, fp
 800a0d6:	2601      	movle	r6, #1
 800a0d8:	4456      	add	r6, sl
 800a0da:	2201      	movs	r2, #1
 800a0dc:	9902      	ldr	r1, [sp, #8]
 800a0de:	4648      	mov	r0, r9
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	f000 fa9f 	bl	800a624 <__lshift>
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	9002      	str	r0, [sp, #8]
 800a0ea:	f000 fb07 	bl	800a6fc <__mcmp>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	dcb3      	bgt.n	800a05a <_dtoa_r+0xa82>
 800a0f2:	d102      	bne.n	800a0fa <_dtoa_r+0xb22>
 800a0f4:	9b00      	ldr	r3, [sp, #0]
 800a0f6:	07db      	lsls	r3, r3, #31
 800a0f8:	d4af      	bmi.n	800a05a <_dtoa_r+0xa82>
 800a0fa:	4633      	mov	r3, r6
 800a0fc:	461e      	mov	r6, r3
 800a0fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a102:	2a30      	cmp	r2, #48	@ 0x30
 800a104:	d0fa      	beq.n	800a0fc <_dtoa_r+0xb24>
 800a106:	e4b4      	b.n	8009a72 <_dtoa_r+0x49a>
 800a108:	459a      	cmp	sl, r3
 800a10a:	d1a7      	bne.n	800a05c <_dtoa_r+0xa84>
 800a10c:	2331      	movs	r3, #49	@ 0x31
 800a10e:	f108 0801 	add.w	r8, r8, #1
 800a112:	f88a 3000 	strb.w	r3, [sl]
 800a116:	e4ac      	b.n	8009a72 <_dtoa_r+0x49a>
 800a118:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a11a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a178 <_dtoa_r+0xba0>
 800a11e:	b11b      	cbz	r3, 800a128 <_dtoa_r+0xb50>
 800a120:	f10a 0308 	add.w	r3, sl, #8
 800a124:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a126:	6013      	str	r3, [r2, #0]
 800a128:	4650      	mov	r0, sl
 800a12a:	b017      	add	sp, #92	@ 0x5c
 800a12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a130:	9b07      	ldr	r3, [sp, #28]
 800a132:	2b01      	cmp	r3, #1
 800a134:	f77f ae2d 	ble.w	8009d92 <_dtoa_r+0x7ba>
 800a138:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a13a:	9308      	str	r3, [sp, #32]
 800a13c:	2001      	movs	r0, #1
 800a13e:	e64c      	b.n	8009dda <_dtoa_r+0x802>
 800a140:	f1bb 0f00 	cmp.w	fp, #0
 800a144:	f77f aed8 	ble.w	8009ef8 <_dtoa_r+0x920>
 800a148:	4656      	mov	r6, sl
 800a14a:	4621      	mov	r1, r4
 800a14c:	9802      	ldr	r0, [sp, #8]
 800a14e:	f7ff f9b5 	bl	80094bc <quorem>
 800a152:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a156:	f806 3b01 	strb.w	r3, [r6], #1
 800a15a:	eba6 020a 	sub.w	r2, r6, sl
 800a15e:	4593      	cmp	fp, r2
 800a160:	ddb3      	ble.n	800a0ca <_dtoa_r+0xaf2>
 800a162:	2300      	movs	r3, #0
 800a164:	220a      	movs	r2, #10
 800a166:	9902      	ldr	r1, [sp, #8]
 800a168:	4648      	mov	r0, r9
 800a16a:	f000 f8b3 	bl	800a2d4 <__multadd>
 800a16e:	9002      	str	r0, [sp, #8]
 800a170:	e7eb      	b.n	800a14a <_dtoa_r+0xb72>
 800a172:	bf00      	nop
 800a174:	0800b54c 	.word	0x0800b54c
 800a178:	0800b4d0 	.word	0x0800b4d0

0800a17c <_free_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	4605      	mov	r5, r0
 800a180:	2900      	cmp	r1, #0
 800a182:	d041      	beq.n	800a208 <_free_r+0x8c>
 800a184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a188:	1f0c      	subs	r4, r1, #4
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	bfb8      	it	lt
 800a18e:	18e4      	addlt	r4, r4, r3
 800a190:	f7fe fb1c 	bl	80087cc <__malloc_lock>
 800a194:	4a1d      	ldr	r2, [pc, #116]	@ (800a20c <_free_r+0x90>)
 800a196:	6813      	ldr	r3, [r2, #0]
 800a198:	b933      	cbnz	r3, 800a1a8 <_free_r+0x2c>
 800a19a:	6063      	str	r3, [r4, #4]
 800a19c:	6014      	str	r4, [r2, #0]
 800a19e:	4628      	mov	r0, r5
 800a1a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1a4:	f7fe bb18 	b.w	80087d8 <__malloc_unlock>
 800a1a8:	42a3      	cmp	r3, r4
 800a1aa:	d908      	bls.n	800a1be <_free_r+0x42>
 800a1ac:	6820      	ldr	r0, [r4, #0]
 800a1ae:	1821      	adds	r1, r4, r0
 800a1b0:	428b      	cmp	r3, r1
 800a1b2:	bf01      	itttt	eq
 800a1b4:	6819      	ldreq	r1, [r3, #0]
 800a1b6:	685b      	ldreq	r3, [r3, #4]
 800a1b8:	1809      	addeq	r1, r1, r0
 800a1ba:	6021      	streq	r1, [r4, #0]
 800a1bc:	e7ed      	b.n	800a19a <_free_r+0x1e>
 800a1be:	461a      	mov	r2, r3
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	b10b      	cbz	r3, 800a1c8 <_free_r+0x4c>
 800a1c4:	42a3      	cmp	r3, r4
 800a1c6:	d9fa      	bls.n	800a1be <_free_r+0x42>
 800a1c8:	6811      	ldr	r1, [r2, #0]
 800a1ca:	1850      	adds	r0, r2, r1
 800a1cc:	42a0      	cmp	r0, r4
 800a1ce:	d10b      	bne.n	800a1e8 <_free_r+0x6c>
 800a1d0:	6820      	ldr	r0, [r4, #0]
 800a1d2:	4401      	add	r1, r0
 800a1d4:	1850      	adds	r0, r2, r1
 800a1d6:	6011      	str	r1, [r2, #0]
 800a1d8:	4283      	cmp	r3, r0
 800a1da:	d1e0      	bne.n	800a19e <_free_r+0x22>
 800a1dc:	6818      	ldr	r0, [r3, #0]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	4408      	add	r0, r1
 800a1e2:	6053      	str	r3, [r2, #4]
 800a1e4:	6010      	str	r0, [r2, #0]
 800a1e6:	e7da      	b.n	800a19e <_free_r+0x22>
 800a1e8:	d902      	bls.n	800a1f0 <_free_r+0x74>
 800a1ea:	230c      	movs	r3, #12
 800a1ec:	602b      	str	r3, [r5, #0]
 800a1ee:	e7d6      	b.n	800a19e <_free_r+0x22>
 800a1f0:	6820      	ldr	r0, [r4, #0]
 800a1f2:	1821      	adds	r1, r4, r0
 800a1f4:	428b      	cmp	r3, r1
 800a1f6:	bf02      	ittt	eq
 800a1f8:	6819      	ldreq	r1, [r3, #0]
 800a1fa:	685b      	ldreq	r3, [r3, #4]
 800a1fc:	1809      	addeq	r1, r1, r0
 800a1fe:	6063      	str	r3, [r4, #4]
 800a200:	bf08      	it	eq
 800a202:	6021      	streq	r1, [r4, #0]
 800a204:	6054      	str	r4, [r2, #4]
 800a206:	e7ca      	b.n	800a19e <_free_r+0x22>
 800a208:	bd38      	pop	{r3, r4, r5, pc}
 800a20a:	bf00      	nop
 800a20c:	2000039c 	.word	0x2000039c

0800a210 <_Balloc>:
 800a210:	b570      	push	{r4, r5, r6, lr}
 800a212:	69c6      	ldr	r6, [r0, #28]
 800a214:	4604      	mov	r4, r0
 800a216:	460d      	mov	r5, r1
 800a218:	b976      	cbnz	r6, 800a238 <_Balloc+0x28>
 800a21a:	2010      	movs	r0, #16
 800a21c:	f7fe fa2c 	bl	8008678 <malloc>
 800a220:	4602      	mov	r2, r0
 800a222:	61e0      	str	r0, [r4, #28]
 800a224:	b920      	cbnz	r0, 800a230 <_Balloc+0x20>
 800a226:	4b18      	ldr	r3, [pc, #96]	@ (800a288 <_Balloc+0x78>)
 800a228:	216b      	movs	r1, #107	@ 0x6b
 800a22a:	4818      	ldr	r0, [pc, #96]	@ (800a28c <_Balloc+0x7c>)
 800a22c:	f000 fd98 	bl	800ad60 <__assert_func>
 800a230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a234:	6006      	str	r6, [r0, #0]
 800a236:	60c6      	str	r6, [r0, #12]
 800a238:	69e6      	ldr	r6, [r4, #28]
 800a23a:	68f3      	ldr	r3, [r6, #12]
 800a23c:	b183      	cbz	r3, 800a260 <_Balloc+0x50>
 800a23e:	69e3      	ldr	r3, [r4, #28]
 800a240:	68db      	ldr	r3, [r3, #12]
 800a242:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a246:	b9b8      	cbnz	r0, 800a278 <_Balloc+0x68>
 800a248:	2101      	movs	r1, #1
 800a24a:	4620      	mov	r0, r4
 800a24c:	fa01 f605 	lsl.w	r6, r1, r5
 800a250:	1d72      	adds	r2, r6, #5
 800a252:	0092      	lsls	r2, r2, #2
 800a254:	f000 fda2 	bl	800ad9c <_calloc_r>
 800a258:	b160      	cbz	r0, 800a274 <_Balloc+0x64>
 800a25a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a25e:	e00e      	b.n	800a27e <_Balloc+0x6e>
 800a260:	2221      	movs	r2, #33	@ 0x21
 800a262:	2104      	movs	r1, #4
 800a264:	4620      	mov	r0, r4
 800a266:	f000 fd99 	bl	800ad9c <_calloc_r>
 800a26a:	69e3      	ldr	r3, [r4, #28]
 800a26c:	60f0      	str	r0, [r6, #12]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d1e4      	bne.n	800a23e <_Balloc+0x2e>
 800a274:	2000      	movs	r0, #0
 800a276:	bd70      	pop	{r4, r5, r6, pc}
 800a278:	6802      	ldr	r2, [r0, #0]
 800a27a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a27e:	2300      	movs	r3, #0
 800a280:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a284:	e7f7      	b.n	800a276 <_Balloc+0x66>
 800a286:	bf00      	nop
 800a288:	0800b4dd 	.word	0x0800b4dd
 800a28c:	0800b55d 	.word	0x0800b55d

0800a290 <_Bfree>:
 800a290:	b570      	push	{r4, r5, r6, lr}
 800a292:	69c6      	ldr	r6, [r0, #28]
 800a294:	4605      	mov	r5, r0
 800a296:	460c      	mov	r4, r1
 800a298:	b976      	cbnz	r6, 800a2b8 <_Bfree+0x28>
 800a29a:	2010      	movs	r0, #16
 800a29c:	f7fe f9ec 	bl	8008678 <malloc>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	61e8      	str	r0, [r5, #28]
 800a2a4:	b920      	cbnz	r0, 800a2b0 <_Bfree+0x20>
 800a2a6:	4b09      	ldr	r3, [pc, #36]	@ (800a2cc <_Bfree+0x3c>)
 800a2a8:	218f      	movs	r1, #143	@ 0x8f
 800a2aa:	4809      	ldr	r0, [pc, #36]	@ (800a2d0 <_Bfree+0x40>)
 800a2ac:	f000 fd58 	bl	800ad60 <__assert_func>
 800a2b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2b4:	6006      	str	r6, [r0, #0]
 800a2b6:	60c6      	str	r6, [r0, #12]
 800a2b8:	b13c      	cbz	r4, 800a2ca <_Bfree+0x3a>
 800a2ba:	69eb      	ldr	r3, [r5, #28]
 800a2bc:	6862      	ldr	r2, [r4, #4]
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2c4:	6021      	str	r1, [r4, #0]
 800a2c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a2ca:	bd70      	pop	{r4, r5, r6, pc}
 800a2cc:	0800b4dd 	.word	0x0800b4dd
 800a2d0:	0800b55d 	.word	0x0800b55d

0800a2d4 <__multadd>:
 800a2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d8:	f101 0c14 	add.w	ip, r1, #20
 800a2dc:	4607      	mov	r7, r0
 800a2de:	460c      	mov	r4, r1
 800a2e0:	461e      	mov	r6, r3
 800a2e2:	690d      	ldr	r5, [r1, #16]
 800a2e4:	2000      	movs	r0, #0
 800a2e6:	f8dc 3000 	ldr.w	r3, [ip]
 800a2ea:	3001      	adds	r0, #1
 800a2ec:	b299      	uxth	r1, r3
 800a2ee:	4285      	cmp	r5, r0
 800a2f0:	fb02 6101 	mla	r1, r2, r1, r6
 800a2f4:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800a2fc:	b289      	uxth	r1, r1
 800a2fe:	fb02 3306 	mla	r3, r2, r6, r3
 800a302:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a306:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a30a:	f84c 1b04 	str.w	r1, [ip], #4
 800a30e:	dcea      	bgt.n	800a2e6 <__multadd+0x12>
 800a310:	b30e      	cbz	r6, 800a356 <__multadd+0x82>
 800a312:	68a3      	ldr	r3, [r4, #8]
 800a314:	42ab      	cmp	r3, r5
 800a316:	dc19      	bgt.n	800a34c <__multadd+0x78>
 800a318:	6861      	ldr	r1, [r4, #4]
 800a31a:	4638      	mov	r0, r7
 800a31c:	3101      	adds	r1, #1
 800a31e:	f7ff ff77 	bl	800a210 <_Balloc>
 800a322:	4680      	mov	r8, r0
 800a324:	b928      	cbnz	r0, 800a332 <__multadd+0x5e>
 800a326:	4602      	mov	r2, r0
 800a328:	4b0c      	ldr	r3, [pc, #48]	@ (800a35c <__multadd+0x88>)
 800a32a:	21ba      	movs	r1, #186	@ 0xba
 800a32c:	480c      	ldr	r0, [pc, #48]	@ (800a360 <__multadd+0x8c>)
 800a32e:	f000 fd17 	bl	800ad60 <__assert_func>
 800a332:	6922      	ldr	r2, [r4, #16]
 800a334:	f104 010c 	add.w	r1, r4, #12
 800a338:	300c      	adds	r0, #12
 800a33a:	3202      	adds	r2, #2
 800a33c:	0092      	lsls	r2, r2, #2
 800a33e:	f7ff f8b0 	bl	80094a2 <memcpy>
 800a342:	4621      	mov	r1, r4
 800a344:	4644      	mov	r4, r8
 800a346:	4638      	mov	r0, r7
 800a348:	f7ff ffa2 	bl	800a290 <_Bfree>
 800a34c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a350:	3501      	adds	r5, #1
 800a352:	615e      	str	r6, [r3, #20]
 800a354:	6125      	str	r5, [r4, #16]
 800a356:	4620      	mov	r0, r4
 800a358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a35c:	0800b54c 	.word	0x0800b54c
 800a360:	0800b55d 	.word	0x0800b55d

0800a364 <__hi0bits>:
 800a364:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a368:	4603      	mov	r3, r0
 800a36a:	bf36      	itet	cc
 800a36c:	0403      	lslcc	r3, r0, #16
 800a36e:	2000      	movcs	r0, #0
 800a370:	2010      	movcc	r0, #16
 800a372:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a376:	bf3c      	itt	cc
 800a378:	021b      	lslcc	r3, r3, #8
 800a37a:	3008      	addcc	r0, #8
 800a37c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a380:	bf3c      	itt	cc
 800a382:	011b      	lslcc	r3, r3, #4
 800a384:	3004      	addcc	r0, #4
 800a386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a38a:	bf3c      	itt	cc
 800a38c:	009b      	lslcc	r3, r3, #2
 800a38e:	3002      	addcc	r0, #2
 800a390:	2b00      	cmp	r3, #0
 800a392:	db05      	blt.n	800a3a0 <__hi0bits+0x3c>
 800a394:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a398:	f100 0001 	add.w	r0, r0, #1
 800a39c:	bf08      	it	eq
 800a39e:	2020      	moveq	r0, #32
 800a3a0:	4770      	bx	lr

0800a3a2 <__lo0bits>:
 800a3a2:	6803      	ldr	r3, [r0, #0]
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	f013 0007 	ands.w	r0, r3, #7
 800a3aa:	d00b      	beq.n	800a3c4 <__lo0bits+0x22>
 800a3ac:	07d9      	lsls	r1, r3, #31
 800a3ae:	d421      	bmi.n	800a3f4 <__lo0bits+0x52>
 800a3b0:	0798      	lsls	r0, r3, #30
 800a3b2:	bf47      	ittee	mi
 800a3b4:	085b      	lsrmi	r3, r3, #1
 800a3b6:	2001      	movmi	r0, #1
 800a3b8:	089b      	lsrpl	r3, r3, #2
 800a3ba:	2002      	movpl	r0, #2
 800a3bc:	bf4c      	ite	mi
 800a3be:	6013      	strmi	r3, [r2, #0]
 800a3c0:	6013      	strpl	r3, [r2, #0]
 800a3c2:	4770      	bx	lr
 800a3c4:	b299      	uxth	r1, r3
 800a3c6:	b909      	cbnz	r1, 800a3cc <__lo0bits+0x2a>
 800a3c8:	0c1b      	lsrs	r3, r3, #16
 800a3ca:	2010      	movs	r0, #16
 800a3cc:	b2d9      	uxtb	r1, r3
 800a3ce:	b909      	cbnz	r1, 800a3d4 <__lo0bits+0x32>
 800a3d0:	3008      	adds	r0, #8
 800a3d2:	0a1b      	lsrs	r3, r3, #8
 800a3d4:	0719      	lsls	r1, r3, #28
 800a3d6:	bf04      	itt	eq
 800a3d8:	091b      	lsreq	r3, r3, #4
 800a3da:	3004      	addeq	r0, #4
 800a3dc:	0799      	lsls	r1, r3, #30
 800a3de:	bf04      	itt	eq
 800a3e0:	089b      	lsreq	r3, r3, #2
 800a3e2:	3002      	addeq	r0, #2
 800a3e4:	07d9      	lsls	r1, r3, #31
 800a3e6:	d403      	bmi.n	800a3f0 <__lo0bits+0x4e>
 800a3e8:	085b      	lsrs	r3, r3, #1
 800a3ea:	f100 0001 	add.w	r0, r0, #1
 800a3ee:	d003      	beq.n	800a3f8 <__lo0bits+0x56>
 800a3f0:	6013      	str	r3, [r2, #0]
 800a3f2:	4770      	bx	lr
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	4770      	bx	lr
 800a3f8:	2020      	movs	r0, #32
 800a3fa:	4770      	bx	lr

0800a3fc <__i2b>:
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	460c      	mov	r4, r1
 800a400:	2101      	movs	r1, #1
 800a402:	f7ff ff05 	bl	800a210 <_Balloc>
 800a406:	4602      	mov	r2, r0
 800a408:	b928      	cbnz	r0, 800a416 <__i2b+0x1a>
 800a40a:	4b05      	ldr	r3, [pc, #20]	@ (800a420 <__i2b+0x24>)
 800a40c:	f240 1145 	movw	r1, #325	@ 0x145
 800a410:	4804      	ldr	r0, [pc, #16]	@ (800a424 <__i2b+0x28>)
 800a412:	f000 fca5 	bl	800ad60 <__assert_func>
 800a416:	2301      	movs	r3, #1
 800a418:	6144      	str	r4, [r0, #20]
 800a41a:	6103      	str	r3, [r0, #16]
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	bf00      	nop
 800a420:	0800b54c 	.word	0x0800b54c
 800a424:	0800b55d 	.word	0x0800b55d

0800a428 <__multiply>:
 800a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	4617      	mov	r7, r2
 800a42e:	690a      	ldr	r2, [r1, #16]
 800a430:	4689      	mov	r9, r1
 800a432:	b085      	sub	sp, #20
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	429a      	cmp	r2, r3
 800a438:	bfa2      	ittt	ge
 800a43a:	463b      	movge	r3, r7
 800a43c:	460f      	movge	r7, r1
 800a43e:	4699      	movge	r9, r3
 800a440:	693d      	ldr	r5, [r7, #16]
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a448:	6879      	ldr	r1, [r7, #4]
 800a44a:	eb05 060a 	add.w	r6, r5, sl
 800a44e:	42b3      	cmp	r3, r6
 800a450:	bfb8      	it	lt
 800a452:	3101      	addlt	r1, #1
 800a454:	f7ff fedc 	bl	800a210 <_Balloc>
 800a458:	b930      	cbnz	r0, 800a468 <__multiply+0x40>
 800a45a:	4602      	mov	r2, r0
 800a45c:	4b42      	ldr	r3, [pc, #264]	@ (800a568 <__multiply+0x140>)
 800a45e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a462:	4842      	ldr	r0, [pc, #264]	@ (800a56c <__multiply+0x144>)
 800a464:	f000 fc7c 	bl	800ad60 <__assert_func>
 800a468:	f100 0414 	add.w	r4, r0, #20
 800a46c:	2200      	movs	r2, #0
 800a46e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a472:	4623      	mov	r3, r4
 800a474:	4573      	cmp	r3, lr
 800a476:	d320      	bcc.n	800a4ba <__multiply+0x92>
 800a478:	f107 0814 	add.w	r8, r7, #20
 800a47c:	f109 0114 	add.w	r1, r9, #20
 800a480:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a484:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a488:	9302      	str	r3, [sp, #8]
 800a48a:	1beb      	subs	r3, r5, r7
 800a48c:	3715      	adds	r7, #21
 800a48e:	3b15      	subs	r3, #21
 800a490:	f023 0303 	bic.w	r3, r3, #3
 800a494:	3304      	adds	r3, #4
 800a496:	42bd      	cmp	r5, r7
 800a498:	bf38      	it	cc
 800a49a:	2304      	movcc	r3, #4
 800a49c:	9301      	str	r3, [sp, #4]
 800a49e:	9b02      	ldr	r3, [sp, #8]
 800a4a0:	9103      	str	r1, [sp, #12]
 800a4a2:	428b      	cmp	r3, r1
 800a4a4:	d80c      	bhi.n	800a4c0 <__multiply+0x98>
 800a4a6:	2e00      	cmp	r6, #0
 800a4a8:	dd03      	ble.n	800a4b2 <__multiply+0x8a>
 800a4aa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d057      	beq.n	800a562 <__multiply+0x13a>
 800a4b2:	6106      	str	r6, [r0, #16]
 800a4b4:	b005      	add	sp, #20
 800a4b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ba:	f843 2b04 	str.w	r2, [r3], #4
 800a4be:	e7d9      	b.n	800a474 <__multiply+0x4c>
 800a4c0:	f8b1 a000 	ldrh.w	sl, [r1]
 800a4c4:	f1ba 0f00 	cmp.w	sl, #0
 800a4c8:	d021      	beq.n	800a50e <__multiply+0xe6>
 800a4ca:	46c4      	mov	ip, r8
 800a4cc:	46a1      	mov	r9, r4
 800a4ce:	2700      	movs	r7, #0
 800a4d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a4d4:	f8d9 3000 	ldr.w	r3, [r9]
 800a4d8:	fa1f fb82 	uxth.w	fp, r2
 800a4dc:	4565      	cmp	r5, ip
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a4e4:	fb0a 330b 	mla	r3, sl, fp, r3
 800a4e8:	443b      	add	r3, r7
 800a4ea:	f8d9 7000 	ldr.w	r7, [r9]
 800a4ee:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a4f2:	fb0a 7202 	mla	r2, sl, r2, r7
 800a4f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a504:	f849 3b04 	str.w	r3, [r9], #4
 800a508:	d8e2      	bhi.n	800a4d0 <__multiply+0xa8>
 800a50a:	9b01      	ldr	r3, [sp, #4]
 800a50c:	50e7      	str	r7, [r4, r3]
 800a50e:	9b03      	ldr	r3, [sp, #12]
 800a510:	3104      	adds	r1, #4
 800a512:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a516:	f1b9 0f00 	cmp.w	r9, #0
 800a51a:	d020      	beq.n	800a55e <__multiply+0x136>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	4647      	mov	r7, r8
 800a520:	46a4      	mov	ip, r4
 800a522:	f04f 0a00 	mov.w	sl, #0
 800a526:	f8b7 b000 	ldrh.w	fp, [r7]
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a530:	fb09 220b 	mla	r2, r9, fp, r2
 800a534:	4452      	add	r2, sl
 800a536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a53a:	f84c 3b04 	str.w	r3, [ip], #4
 800a53e:	f857 3b04 	ldr.w	r3, [r7], #4
 800a542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a546:	f8bc 3000 	ldrh.w	r3, [ip]
 800a54a:	42bd      	cmp	r5, r7
 800a54c:	fb09 330a 	mla	r3, r9, sl, r3
 800a550:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a554:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a558:	d8e5      	bhi.n	800a526 <__multiply+0xfe>
 800a55a:	9a01      	ldr	r2, [sp, #4]
 800a55c:	50a3      	str	r3, [r4, r2]
 800a55e:	3404      	adds	r4, #4
 800a560:	e79d      	b.n	800a49e <__multiply+0x76>
 800a562:	3e01      	subs	r6, #1
 800a564:	e79f      	b.n	800a4a6 <__multiply+0x7e>
 800a566:	bf00      	nop
 800a568:	0800b54c 	.word	0x0800b54c
 800a56c:	0800b55d 	.word	0x0800b55d

0800a570 <__pow5mult>:
 800a570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a574:	4615      	mov	r5, r2
 800a576:	f012 0203 	ands.w	r2, r2, #3
 800a57a:	4607      	mov	r7, r0
 800a57c:	460e      	mov	r6, r1
 800a57e:	d007      	beq.n	800a590 <__pow5mult+0x20>
 800a580:	3a01      	subs	r2, #1
 800a582:	4c25      	ldr	r4, [pc, #148]	@ (800a618 <__pow5mult+0xa8>)
 800a584:	2300      	movs	r3, #0
 800a586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a58a:	f7ff fea3 	bl	800a2d4 <__multadd>
 800a58e:	4606      	mov	r6, r0
 800a590:	10ad      	asrs	r5, r5, #2
 800a592:	d03d      	beq.n	800a610 <__pow5mult+0xa0>
 800a594:	69fc      	ldr	r4, [r7, #28]
 800a596:	b97c      	cbnz	r4, 800a5b8 <__pow5mult+0x48>
 800a598:	2010      	movs	r0, #16
 800a59a:	f7fe f86d 	bl	8008678 <malloc>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	61f8      	str	r0, [r7, #28]
 800a5a2:	b928      	cbnz	r0, 800a5b0 <__pow5mult+0x40>
 800a5a4:	4b1d      	ldr	r3, [pc, #116]	@ (800a61c <__pow5mult+0xac>)
 800a5a6:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a5aa:	481d      	ldr	r0, [pc, #116]	@ (800a620 <__pow5mult+0xb0>)
 800a5ac:	f000 fbd8 	bl	800ad60 <__assert_func>
 800a5b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5b4:	6004      	str	r4, [r0, #0]
 800a5b6:	60c4      	str	r4, [r0, #12]
 800a5b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a5bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5c0:	b94c      	cbnz	r4, 800a5d6 <__pow5mult+0x66>
 800a5c2:	f240 2171 	movw	r1, #625	@ 0x271
 800a5c6:	4638      	mov	r0, r7
 800a5c8:	f7ff ff18 	bl	800a3fc <__i2b>
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5d4:	6003      	str	r3, [r0, #0]
 800a5d6:	f04f 0900 	mov.w	r9, #0
 800a5da:	07eb      	lsls	r3, r5, #31
 800a5dc:	d50a      	bpl.n	800a5f4 <__pow5mult+0x84>
 800a5de:	4631      	mov	r1, r6
 800a5e0:	4622      	mov	r2, r4
 800a5e2:	4638      	mov	r0, r7
 800a5e4:	f7ff ff20 	bl	800a428 <__multiply>
 800a5e8:	4680      	mov	r8, r0
 800a5ea:	4631      	mov	r1, r6
 800a5ec:	4638      	mov	r0, r7
 800a5ee:	4646      	mov	r6, r8
 800a5f0:	f7ff fe4e 	bl	800a290 <_Bfree>
 800a5f4:	106d      	asrs	r5, r5, #1
 800a5f6:	d00b      	beq.n	800a610 <__pow5mult+0xa0>
 800a5f8:	6820      	ldr	r0, [r4, #0]
 800a5fa:	b938      	cbnz	r0, 800a60c <__pow5mult+0x9c>
 800a5fc:	4622      	mov	r2, r4
 800a5fe:	4621      	mov	r1, r4
 800a600:	4638      	mov	r0, r7
 800a602:	f7ff ff11 	bl	800a428 <__multiply>
 800a606:	6020      	str	r0, [r4, #0]
 800a608:	f8c0 9000 	str.w	r9, [r0]
 800a60c:	4604      	mov	r4, r0
 800a60e:	e7e4      	b.n	800a5da <__pow5mult+0x6a>
 800a610:	4630      	mov	r0, r6
 800a612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a616:	bf00      	nop
 800a618:	0800b610 	.word	0x0800b610
 800a61c:	0800b4dd 	.word	0x0800b4dd
 800a620:	0800b55d 	.word	0x0800b55d

0800a624 <__lshift>:
 800a624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a628:	460c      	mov	r4, r1
 800a62a:	4607      	mov	r7, r0
 800a62c:	4691      	mov	r9, r2
 800a62e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a632:	6923      	ldr	r3, [r4, #16]
 800a634:	6849      	ldr	r1, [r1, #4]
 800a636:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a63a:	68a3      	ldr	r3, [r4, #8]
 800a63c:	f108 0601 	add.w	r6, r8, #1
 800a640:	42b3      	cmp	r3, r6
 800a642:	db0b      	blt.n	800a65c <__lshift+0x38>
 800a644:	4638      	mov	r0, r7
 800a646:	f7ff fde3 	bl	800a210 <_Balloc>
 800a64a:	4605      	mov	r5, r0
 800a64c:	b948      	cbnz	r0, 800a662 <__lshift+0x3e>
 800a64e:	4602      	mov	r2, r0
 800a650:	4b28      	ldr	r3, [pc, #160]	@ (800a6f4 <__lshift+0xd0>)
 800a652:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a656:	4828      	ldr	r0, [pc, #160]	@ (800a6f8 <__lshift+0xd4>)
 800a658:	f000 fb82 	bl	800ad60 <__assert_func>
 800a65c:	3101      	adds	r1, #1
 800a65e:	005b      	lsls	r3, r3, #1
 800a660:	e7ee      	b.n	800a640 <__lshift+0x1c>
 800a662:	2300      	movs	r3, #0
 800a664:	f100 0114 	add.w	r1, r0, #20
 800a668:	f100 0210 	add.w	r2, r0, #16
 800a66c:	4618      	mov	r0, r3
 800a66e:	4553      	cmp	r3, sl
 800a670:	db33      	blt.n	800a6da <__lshift+0xb6>
 800a672:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a676:	f104 0314 	add.w	r3, r4, #20
 800a67a:	6920      	ldr	r0, [r4, #16]
 800a67c:	f019 091f 	ands.w	r9, r9, #31
 800a680:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a684:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a688:	d02b      	beq.n	800a6e2 <__lshift+0xbe>
 800a68a:	f1c9 0e20 	rsb	lr, r9, #32
 800a68e:	468a      	mov	sl, r1
 800a690:	2200      	movs	r2, #0
 800a692:	6818      	ldr	r0, [r3, #0]
 800a694:	fa00 f009 	lsl.w	r0, r0, r9
 800a698:	4310      	orrs	r0, r2
 800a69a:	f84a 0b04 	str.w	r0, [sl], #4
 800a69e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6a2:	459c      	cmp	ip, r3
 800a6a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a6a8:	d8f3      	bhi.n	800a692 <__lshift+0x6e>
 800a6aa:	ebac 0304 	sub.w	r3, ip, r4
 800a6ae:	f104 0015 	add.w	r0, r4, #21
 800a6b2:	3b15      	subs	r3, #21
 800a6b4:	f023 0303 	bic.w	r3, r3, #3
 800a6b8:	3304      	adds	r3, #4
 800a6ba:	4560      	cmp	r0, ip
 800a6bc:	bf88      	it	hi
 800a6be:	2304      	movhi	r3, #4
 800a6c0:	50ca      	str	r2, [r1, r3]
 800a6c2:	b10a      	cbz	r2, 800a6c8 <__lshift+0xa4>
 800a6c4:	f108 0602 	add.w	r6, r8, #2
 800a6c8:	3e01      	subs	r6, #1
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	4621      	mov	r1, r4
 800a6ce:	612e      	str	r6, [r5, #16]
 800a6d0:	f7ff fdde 	bl	800a290 <_Bfree>
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6da:	3301      	adds	r3, #1
 800a6dc:	f842 0f04 	str.w	r0, [r2, #4]!
 800a6e0:	e7c5      	b.n	800a66e <__lshift+0x4a>
 800a6e2:	3904      	subs	r1, #4
 800a6e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6e8:	459c      	cmp	ip, r3
 800a6ea:	f841 2f04 	str.w	r2, [r1, #4]!
 800a6ee:	d8f9      	bhi.n	800a6e4 <__lshift+0xc0>
 800a6f0:	e7ea      	b.n	800a6c8 <__lshift+0xa4>
 800a6f2:	bf00      	nop
 800a6f4:	0800b54c 	.word	0x0800b54c
 800a6f8:	0800b55d 	.word	0x0800b55d

0800a6fc <__mcmp>:
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	690a      	ldr	r2, [r1, #16]
 800a700:	6900      	ldr	r0, [r0, #16]
 800a702:	1a80      	subs	r0, r0, r2
 800a704:	b530      	push	{r4, r5, lr}
 800a706:	d10e      	bne.n	800a726 <__mcmp+0x2a>
 800a708:	3314      	adds	r3, #20
 800a70a:	3114      	adds	r1, #20
 800a70c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a710:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a714:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a718:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a71c:	4295      	cmp	r5, r2
 800a71e:	d003      	beq.n	800a728 <__mcmp+0x2c>
 800a720:	d205      	bcs.n	800a72e <__mcmp+0x32>
 800a722:	f04f 30ff 	mov.w	r0, #4294967295
 800a726:	bd30      	pop	{r4, r5, pc}
 800a728:	42a3      	cmp	r3, r4
 800a72a:	d3f3      	bcc.n	800a714 <__mcmp+0x18>
 800a72c:	e7fb      	b.n	800a726 <__mcmp+0x2a>
 800a72e:	2001      	movs	r0, #1
 800a730:	e7f9      	b.n	800a726 <__mcmp+0x2a>
	...

0800a734 <__mdiff>:
 800a734:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	4689      	mov	r9, r1
 800a73a:	4606      	mov	r6, r0
 800a73c:	4611      	mov	r1, r2
 800a73e:	4614      	mov	r4, r2
 800a740:	4648      	mov	r0, r9
 800a742:	f7ff ffdb 	bl	800a6fc <__mcmp>
 800a746:	1e05      	subs	r5, r0, #0
 800a748:	d112      	bne.n	800a770 <__mdiff+0x3c>
 800a74a:	4629      	mov	r1, r5
 800a74c:	4630      	mov	r0, r6
 800a74e:	f7ff fd5f 	bl	800a210 <_Balloc>
 800a752:	4602      	mov	r2, r0
 800a754:	b928      	cbnz	r0, 800a762 <__mdiff+0x2e>
 800a756:	4b41      	ldr	r3, [pc, #260]	@ (800a85c <__mdiff+0x128>)
 800a758:	f240 2137 	movw	r1, #567	@ 0x237
 800a75c:	4840      	ldr	r0, [pc, #256]	@ (800a860 <__mdiff+0x12c>)
 800a75e:	f000 faff 	bl	800ad60 <__assert_func>
 800a762:	2301      	movs	r3, #1
 800a764:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a768:	4610      	mov	r0, r2
 800a76a:	b003      	add	sp, #12
 800a76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a770:	bfbc      	itt	lt
 800a772:	464b      	movlt	r3, r9
 800a774:	46a1      	movlt	r9, r4
 800a776:	4630      	mov	r0, r6
 800a778:	bfb8      	it	lt
 800a77a:	2501      	movlt	r5, #1
 800a77c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a780:	bfb4      	ite	lt
 800a782:	461c      	movlt	r4, r3
 800a784:	2500      	movge	r5, #0
 800a786:	f7ff fd43 	bl	800a210 <_Balloc>
 800a78a:	4602      	mov	r2, r0
 800a78c:	b918      	cbnz	r0, 800a796 <__mdiff+0x62>
 800a78e:	4b33      	ldr	r3, [pc, #204]	@ (800a85c <__mdiff+0x128>)
 800a790:	f240 2145 	movw	r1, #581	@ 0x245
 800a794:	e7e2      	b.n	800a75c <__mdiff+0x28>
 800a796:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a79a:	f104 0e14 	add.w	lr, r4, #20
 800a79e:	6926      	ldr	r6, [r4, #16]
 800a7a0:	f100 0b14 	add.w	fp, r0, #20
 800a7a4:	60c5      	str	r5, [r0, #12]
 800a7a6:	f109 0514 	add.w	r5, r9, #20
 800a7aa:	f109 0310 	add.w	r3, r9, #16
 800a7ae:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a7b2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a7b6:	46d9      	mov	r9, fp
 800a7b8:	f04f 0c00 	mov.w	ip, #0
 800a7bc:	9301      	str	r3, [sp, #4]
 800a7be:	9b01      	ldr	r3, [sp, #4]
 800a7c0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a7c4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a7c8:	4576      	cmp	r6, lr
 800a7ca:	9301      	str	r3, [sp, #4]
 800a7cc:	fa1f f38a 	uxth.w	r3, sl
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	b283      	uxth	r3, r0
 800a7d4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800a7d8:	eba1 0303 	sub.w	r3, r1, r3
 800a7dc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a7e0:	4463      	add	r3, ip
 800a7e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a7ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a7f0:	f849 3b04 	str.w	r3, [r9], #4
 800a7f4:	d8e3      	bhi.n	800a7be <__mdiff+0x8a>
 800a7f6:	1b33      	subs	r3, r6, r4
 800a7f8:	3415      	adds	r4, #21
 800a7fa:	3b15      	subs	r3, #21
 800a7fc:	f023 0303 	bic.w	r3, r3, #3
 800a800:	3304      	adds	r3, #4
 800a802:	42a6      	cmp	r6, r4
 800a804:	bf38      	it	cc
 800a806:	2304      	movcc	r3, #4
 800a808:	441d      	add	r5, r3
 800a80a:	445b      	add	r3, fp
 800a80c:	462c      	mov	r4, r5
 800a80e:	461e      	mov	r6, r3
 800a810:	4544      	cmp	r4, r8
 800a812:	d30e      	bcc.n	800a832 <__mdiff+0xfe>
 800a814:	f108 0103 	add.w	r1, r8, #3
 800a818:	1b49      	subs	r1, r1, r5
 800a81a:	3d03      	subs	r5, #3
 800a81c:	f021 0103 	bic.w	r1, r1, #3
 800a820:	45a8      	cmp	r8, r5
 800a822:	bf38      	it	cc
 800a824:	2100      	movcc	r1, #0
 800a826:	440b      	add	r3, r1
 800a828:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a82c:	b199      	cbz	r1, 800a856 <__mdiff+0x122>
 800a82e:	6117      	str	r7, [r2, #16]
 800a830:	e79a      	b.n	800a768 <__mdiff+0x34>
 800a832:	f854 1b04 	ldr.w	r1, [r4], #4
 800a836:	46e6      	mov	lr, ip
 800a838:	fa1f fc81 	uxth.w	ip, r1
 800a83c:	0c08      	lsrs	r0, r1, #16
 800a83e:	4471      	add	r1, lr
 800a840:	44f4      	add	ip, lr
 800a842:	b289      	uxth	r1, r1
 800a844:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a848:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a84c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a850:	f846 1b04 	str.w	r1, [r6], #4
 800a854:	e7dc      	b.n	800a810 <__mdiff+0xdc>
 800a856:	3f01      	subs	r7, #1
 800a858:	e7e6      	b.n	800a828 <__mdiff+0xf4>
 800a85a:	bf00      	nop
 800a85c:	0800b54c 	.word	0x0800b54c
 800a860:	0800b55d 	.word	0x0800b55d

0800a864 <__d2b>:
 800a864:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a868:	460f      	mov	r7, r1
 800a86a:	2101      	movs	r1, #1
 800a86c:	4616      	mov	r6, r2
 800a86e:	ec59 8b10 	vmov	r8, r9, d0
 800a872:	f7ff fccd 	bl	800a210 <_Balloc>
 800a876:	4604      	mov	r4, r0
 800a878:	b930      	cbnz	r0, 800a888 <__d2b+0x24>
 800a87a:	4602      	mov	r2, r0
 800a87c:	4b23      	ldr	r3, [pc, #140]	@ (800a90c <__d2b+0xa8>)
 800a87e:	f240 310f 	movw	r1, #783	@ 0x30f
 800a882:	4823      	ldr	r0, [pc, #140]	@ (800a910 <__d2b+0xac>)
 800a884:	f000 fa6c 	bl	800ad60 <__assert_func>
 800a888:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a88c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a890:	b10d      	cbz	r5, 800a896 <__d2b+0x32>
 800a892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a896:	9301      	str	r3, [sp, #4]
 800a898:	f1b8 0300 	subs.w	r3, r8, #0
 800a89c:	d023      	beq.n	800a8e6 <__d2b+0x82>
 800a89e:	4668      	mov	r0, sp
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	f7ff fd7e 	bl	800a3a2 <__lo0bits>
 800a8a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8aa:	b1d0      	cbz	r0, 800a8e2 <__d2b+0x7e>
 800a8ac:	f1c0 0320 	rsb	r3, r0, #32
 800a8b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8b4:	40c2      	lsrs	r2, r0
 800a8b6:	430b      	orrs	r3, r1
 800a8b8:	9201      	str	r2, [sp, #4]
 800a8ba:	6163      	str	r3, [r4, #20]
 800a8bc:	9b01      	ldr	r3, [sp, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	61a3      	str	r3, [r4, #24]
 800a8c2:	bf0c      	ite	eq
 800a8c4:	2201      	moveq	r2, #1
 800a8c6:	2202      	movne	r2, #2
 800a8c8:	6122      	str	r2, [r4, #16]
 800a8ca:	b1a5      	cbz	r5, 800a8f6 <__d2b+0x92>
 800a8cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a8d0:	4405      	add	r5, r0
 800a8d2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a8d6:	603d      	str	r5, [r7, #0]
 800a8d8:	6030      	str	r0, [r6, #0]
 800a8da:	4620      	mov	r0, r4
 800a8dc:	b003      	add	sp, #12
 800a8de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8e2:	6161      	str	r1, [r4, #20]
 800a8e4:	e7ea      	b.n	800a8bc <__d2b+0x58>
 800a8e6:	a801      	add	r0, sp, #4
 800a8e8:	f7ff fd5b 	bl	800a3a2 <__lo0bits>
 800a8ec:	9b01      	ldr	r3, [sp, #4]
 800a8ee:	3020      	adds	r0, #32
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	6163      	str	r3, [r4, #20]
 800a8f4:	e7e8      	b.n	800a8c8 <__d2b+0x64>
 800a8f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a8fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8fe:	6038      	str	r0, [r7, #0]
 800a900:	6918      	ldr	r0, [r3, #16]
 800a902:	f7ff fd2f 	bl	800a364 <__hi0bits>
 800a906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a90a:	e7e5      	b.n	800a8d8 <__d2b+0x74>
 800a90c:	0800b54c 	.word	0x0800b54c
 800a910:	0800b55d 	.word	0x0800b55d

0800a914 <_malloc_usable_size_r>:
 800a914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a918:	1f18      	subs	r0, r3, #4
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	bfbc      	itt	lt
 800a91e:	580b      	ldrlt	r3, [r1, r0]
 800a920:	18c0      	addlt	r0, r0, r3
 800a922:	4770      	bx	lr

0800a924 <__ssputs_r>:
 800a924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a928:	461f      	mov	r7, r3
 800a92a:	688e      	ldr	r6, [r1, #8]
 800a92c:	4682      	mov	sl, r0
 800a92e:	460c      	mov	r4, r1
 800a930:	42be      	cmp	r6, r7
 800a932:	4690      	mov	r8, r2
 800a934:	680b      	ldr	r3, [r1, #0]
 800a936:	d82d      	bhi.n	800a994 <__ssputs_r+0x70>
 800a938:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a93c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a940:	d026      	beq.n	800a990 <__ssputs_r+0x6c>
 800a942:	6965      	ldr	r5, [r4, #20]
 800a944:	6909      	ldr	r1, [r1, #16]
 800a946:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a94a:	eba3 0901 	sub.w	r9, r3, r1
 800a94e:	1c7b      	adds	r3, r7, #1
 800a950:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a954:	444b      	add	r3, r9
 800a956:	106d      	asrs	r5, r5, #1
 800a958:	429d      	cmp	r5, r3
 800a95a:	bf38      	it	cc
 800a95c:	461d      	movcc	r5, r3
 800a95e:	0553      	lsls	r3, r2, #21
 800a960:	d527      	bpl.n	800a9b2 <__ssputs_r+0x8e>
 800a962:	4629      	mov	r1, r5
 800a964:	f7fd feb2 	bl	80086cc <_malloc_r>
 800a968:	4606      	mov	r6, r0
 800a96a:	b360      	cbz	r0, 800a9c6 <__ssputs_r+0xa2>
 800a96c:	464a      	mov	r2, r9
 800a96e:	6921      	ldr	r1, [r4, #16]
 800a970:	f7fe fd97 	bl	80094a2 <memcpy>
 800a974:	89a3      	ldrh	r3, [r4, #12]
 800a976:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a97a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a97e:	81a3      	strh	r3, [r4, #12]
 800a980:	6126      	str	r6, [r4, #16]
 800a982:	444e      	add	r6, r9
 800a984:	6165      	str	r5, [r4, #20]
 800a986:	eba5 0509 	sub.w	r5, r5, r9
 800a98a:	6026      	str	r6, [r4, #0]
 800a98c:	463e      	mov	r6, r7
 800a98e:	60a5      	str	r5, [r4, #8]
 800a990:	42be      	cmp	r6, r7
 800a992:	d900      	bls.n	800a996 <__ssputs_r+0x72>
 800a994:	463e      	mov	r6, r7
 800a996:	4632      	mov	r2, r6
 800a998:	4641      	mov	r1, r8
 800a99a:	6820      	ldr	r0, [r4, #0]
 800a99c:	f000 f9c6 	bl	800ad2c <memmove>
 800a9a0:	68a3      	ldr	r3, [r4, #8]
 800a9a2:	2000      	movs	r0, #0
 800a9a4:	1b9b      	subs	r3, r3, r6
 800a9a6:	60a3      	str	r3, [r4, #8]
 800a9a8:	6823      	ldr	r3, [r4, #0]
 800a9aa:	4433      	add	r3, r6
 800a9ac:	6023      	str	r3, [r4, #0]
 800a9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9b2:	462a      	mov	r2, r5
 800a9b4:	f7fd ff16 	bl	80087e4 <_realloc_r>
 800a9b8:	4606      	mov	r6, r0
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	d1e0      	bne.n	800a980 <__ssputs_r+0x5c>
 800a9be:	6921      	ldr	r1, [r4, #16]
 800a9c0:	4650      	mov	r0, sl
 800a9c2:	f7ff fbdb 	bl	800a17c <_free_r>
 800a9c6:	230c      	movs	r3, #12
 800a9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9cc:	f8ca 3000 	str.w	r3, [sl]
 800a9d0:	89a3      	ldrh	r3, [r4, #12]
 800a9d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9d6:	81a3      	strh	r3, [r4, #12]
 800a9d8:	e7e9      	b.n	800a9ae <__ssputs_r+0x8a>
	...

0800a9dc <_svfiprintf_r>:
 800a9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e0:	4698      	mov	r8, r3
 800a9e2:	898b      	ldrh	r3, [r1, #12]
 800a9e4:	b09d      	sub	sp, #116	@ 0x74
 800a9e6:	4607      	mov	r7, r0
 800a9e8:	061b      	lsls	r3, r3, #24
 800a9ea:	460d      	mov	r5, r1
 800a9ec:	4614      	mov	r4, r2
 800a9ee:	d510      	bpl.n	800aa12 <_svfiprintf_r+0x36>
 800a9f0:	690b      	ldr	r3, [r1, #16]
 800a9f2:	b973      	cbnz	r3, 800aa12 <_svfiprintf_r+0x36>
 800a9f4:	2140      	movs	r1, #64	@ 0x40
 800a9f6:	f7fd fe69 	bl	80086cc <_malloc_r>
 800a9fa:	6028      	str	r0, [r5, #0]
 800a9fc:	6128      	str	r0, [r5, #16]
 800a9fe:	b930      	cbnz	r0, 800aa0e <_svfiprintf_r+0x32>
 800aa00:	230c      	movs	r3, #12
 800aa02:	603b      	str	r3, [r7, #0]
 800aa04:	f04f 30ff 	mov.w	r0, #4294967295
 800aa08:	b01d      	add	sp, #116	@ 0x74
 800aa0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa0e:	2340      	movs	r3, #64	@ 0x40
 800aa10:	616b      	str	r3, [r5, #20]
 800aa12:	2300      	movs	r3, #0
 800aa14:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa18:	f04f 0901 	mov.w	r9, #1
 800aa1c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800abc0 <_svfiprintf_r+0x1e4>
 800aa20:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa22:	2320      	movs	r3, #32
 800aa24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa28:	2330      	movs	r3, #48	@ 0x30
 800aa2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa2e:	4623      	mov	r3, r4
 800aa30:	469a      	mov	sl, r3
 800aa32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa36:	b10a      	cbz	r2, 800aa3c <_svfiprintf_r+0x60>
 800aa38:	2a25      	cmp	r2, #37	@ 0x25
 800aa3a:	d1f9      	bne.n	800aa30 <_svfiprintf_r+0x54>
 800aa3c:	ebba 0b04 	subs.w	fp, sl, r4
 800aa40:	d00b      	beq.n	800aa5a <_svfiprintf_r+0x7e>
 800aa42:	465b      	mov	r3, fp
 800aa44:	4622      	mov	r2, r4
 800aa46:	4629      	mov	r1, r5
 800aa48:	4638      	mov	r0, r7
 800aa4a:	f7ff ff6b 	bl	800a924 <__ssputs_r>
 800aa4e:	3001      	adds	r0, #1
 800aa50:	f000 80a7 	beq.w	800aba2 <_svfiprintf_r+0x1c6>
 800aa54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa56:	445a      	add	r2, fp
 800aa58:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa5a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f000 809f 	beq.w	800aba2 <_svfiprintf_r+0x1c6>
 800aa64:	2300      	movs	r3, #0
 800aa66:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6a:	f10a 0a01 	add.w	sl, sl, #1
 800aa6e:	9304      	str	r3, [sp, #16]
 800aa70:	9307      	str	r3, [sp, #28]
 800aa72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa76:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa7c:	4654      	mov	r4, sl
 800aa7e:	2205      	movs	r2, #5
 800aa80:	484f      	ldr	r0, [pc, #316]	@ (800abc0 <_svfiprintf_r+0x1e4>)
 800aa82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa86:	f7fe fcfe 	bl	8009486 <memchr>
 800aa8a:	9a04      	ldr	r2, [sp, #16]
 800aa8c:	b9d8      	cbnz	r0, 800aac6 <_svfiprintf_r+0xea>
 800aa8e:	06d0      	lsls	r0, r2, #27
 800aa90:	bf44      	itt	mi
 800aa92:	2320      	movmi	r3, #32
 800aa94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa98:	0711      	lsls	r1, r2, #28
 800aa9a:	bf44      	itt	mi
 800aa9c:	232b      	movmi	r3, #43	@ 0x2b
 800aa9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aaa2:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa6:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaa8:	d015      	beq.n	800aad6 <_svfiprintf_r+0xfa>
 800aaaa:	9a07      	ldr	r2, [sp, #28]
 800aaac:	4654      	mov	r4, sl
 800aaae:	2000      	movs	r0, #0
 800aab0:	f04f 0c0a 	mov.w	ip, #10
 800aab4:	4621      	mov	r1, r4
 800aab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aaba:	3b30      	subs	r3, #48	@ 0x30
 800aabc:	2b09      	cmp	r3, #9
 800aabe:	d94b      	bls.n	800ab58 <_svfiprintf_r+0x17c>
 800aac0:	b1b0      	cbz	r0, 800aaf0 <_svfiprintf_r+0x114>
 800aac2:	9207      	str	r2, [sp, #28]
 800aac4:	e014      	b.n	800aaf0 <_svfiprintf_r+0x114>
 800aac6:	eba0 0308 	sub.w	r3, r0, r8
 800aaca:	46a2      	mov	sl, r4
 800aacc:	fa09 f303 	lsl.w	r3, r9, r3
 800aad0:	4313      	orrs	r3, r2
 800aad2:	9304      	str	r3, [sp, #16]
 800aad4:	e7d2      	b.n	800aa7c <_svfiprintf_r+0xa0>
 800aad6:	9b03      	ldr	r3, [sp, #12]
 800aad8:	1d19      	adds	r1, r3, #4
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	9103      	str	r1, [sp, #12]
 800aae0:	bfbb      	ittet	lt
 800aae2:	425b      	neglt	r3, r3
 800aae4:	f042 0202 	orrlt.w	r2, r2, #2
 800aae8:	9307      	strge	r3, [sp, #28]
 800aaea:	9307      	strlt	r3, [sp, #28]
 800aaec:	bfb8      	it	lt
 800aaee:	9204      	strlt	r2, [sp, #16]
 800aaf0:	7823      	ldrb	r3, [r4, #0]
 800aaf2:	2b2e      	cmp	r3, #46	@ 0x2e
 800aaf4:	d10a      	bne.n	800ab0c <_svfiprintf_r+0x130>
 800aaf6:	7863      	ldrb	r3, [r4, #1]
 800aaf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aafa:	d132      	bne.n	800ab62 <_svfiprintf_r+0x186>
 800aafc:	9b03      	ldr	r3, [sp, #12]
 800aafe:	3402      	adds	r4, #2
 800ab00:	1d1a      	adds	r2, r3, #4
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab08:	9203      	str	r2, [sp, #12]
 800ab0a:	9305      	str	r3, [sp, #20]
 800ab0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800abd0 <_svfiprintf_r+0x1f4>
 800ab10:	2203      	movs	r2, #3
 800ab12:	7821      	ldrb	r1, [r4, #0]
 800ab14:	4650      	mov	r0, sl
 800ab16:	f7fe fcb6 	bl	8009486 <memchr>
 800ab1a:	b138      	cbz	r0, 800ab2c <_svfiprintf_r+0x150>
 800ab1c:	eba0 000a 	sub.w	r0, r0, sl
 800ab20:	2240      	movs	r2, #64	@ 0x40
 800ab22:	9b04      	ldr	r3, [sp, #16]
 800ab24:	3401      	adds	r4, #1
 800ab26:	4082      	lsls	r2, r0
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	9304      	str	r3, [sp, #16]
 800ab2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab30:	2206      	movs	r2, #6
 800ab32:	4824      	ldr	r0, [pc, #144]	@ (800abc4 <_svfiprintf_r+0x1e8>)
 800ab34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab38:	f7fe fca5 	bl	8009486 <memchr>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	d036      	beq.n	800abae <_svfiprintf_r+0x1d2>
 800ab40:	4b21      	ldr	r3, [pc, #132]	@ (800abc8 <_svfiprintf_r+0x1ec>)
 800ab42:	bb1b      	cbnz	r3, 800ab8c <_svfiprintf_r+0x1b0>
 800ab44:	9b03      	ldr	r3, [sp, #12]
 800ab46:	3307      	adds	r3, #7
 800ab48:	f023 0307 	bic.w	r3, r3, #7
 800ab4c:	3308      	adds	r3, #8
 800ab4e:	9303      	str	r3, [sp, #12]
 800ab50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab52:	4433      	add	r3, r6
 800ab54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab56:	e76a      	b.n	800aa2e <_svfiprintf_r+0x52>
 800ab58:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab5c:	460c      	mov	r4, r1
 800ab5e:	2001      	movs	r0, #1
 800ab60:	e7a8      	b.n	800aab4 <_svfiprintf_r+0xd8>
 800ab62:	2300      	movs	r3, #0
 800ab64:	3401      	adds	r4, #1
 800ab66:	f04f 0c0a 	mov.w	ip, #10
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	9305      	str	r3, [sp, #20]
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab74:	3a30      	subs	r2, #48	@ 0x30
 800ab76:	2a09      	cmp	r2, #9
 800ab78:	d903      	bls.n	800ab82 <_svfiprintf_r+0x1a6>
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d0c6      	beq.n	800ab0c <_svfiprintf_r+0x130>
 800ab7e:	9105      	str	r1, [sp, #20]
 800ab80:	e7c4      	b.n	800ab0c <_svfiprintf_r+0x130>
 800ab82:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab86:	4604      	mov	r4, r0
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e7f0      	b.n	800ab6e <_svfiprintf_r+0x192>
 800ab8c:	ab03      	add	r3, sp, #12
 800ab8e:	462a      	mov	r2, r5
 800ab90:	a904      	add	r1, sp, #16
 800ab92:	4638      	mov	r0, r7
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	4b0d      	ldr	r3, [pc, #52]	@ (800abcc <_svfiprintf_r+0x1f0>)
 800ab98:	f7fd fef0 	bl	800897c <_printf_float>
 800ab9c:	1c42      	adds	r2, r0, #1
 800ab9e:	4606      	mov	r6, r0
 800aba0:	d1d6      	bne.n	800ab50 <_svfiprintf_r+0x174>
 800aba2:	89ab      	ldrh	r3, [r5, #12]
 800aba4:	065b      	lsls	r3, r3, #25
 800aba6:	f53f af2d 	bmi.w	800aa04 <_svfiprintf_r+0x28>
 800abaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abac:	e72c      	b.n	800aa08 <_svfiprintf_r+0x2c>
 800abae:	ab03      	add	r3, sp, #12
 800abb0:	462a      	mov	r2, r5
 800abb2:	a904      	add	r1, sp, #16
 800abb4:	4638      	mov	r0, r7
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	4b04      	ldr	r3, [pc, #16]	@ (800abcc <_svfiprintf_r+0x1f0>)
 800abba:	f7fe f97b 	bl	8008eb4 <_printf_i>
 800abbe:	e7ed      	b.n	800ab9c <_svfiprintf_r+0x1c0>
 800abc0:	0800b5b6 	.word	0x0800b5b6
 800abc4:	0800b5c0 	.word	0x0800b5c0
 800abc8:	0800897d 	.word	0x0800897d
 800abcc:	0800a925 	.word	0x0800a925
 800abd0:	0800b5bc 	.word	0x0800b5bc

0800abd4 <__sflush_r>:
 800abd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abdc:	0716      	lsls	r6, r2, #28
 800abde:	4605      	mov	r5, r0
 800abe0:	460c      	mov	r4, r1
 800abe2:	d454      	bmi.n	800ac8e <__sflush_r+0xba>
 800abe4:	684b      	ldr	r3, [r1, #4]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	dc02      	bgt.n	800abf0 <__sflush_r+0x1c>
 800abea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800abec:	2b00      	cmp	r3, #0
 800abee:	dd48      	ble.n	800ac82 <__sflush_r+0xae>
 800abf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abf2:	2e00      	cmp	r6, #0
 800abf4:	d045      	beq.n	800ac82 <__sflush_r+0xae>
 800abf6:	2300      	movs	r3, #0
 800abf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800abfc:	682f      	ldr	r7, [r5, #0]
 800abfe:	6a21      	ldr	r1, [r4, #32]
 800ac00:	602b      	str	r3, [r5, #0]
 800ac02:	d030      	beq.n	800ac66 <__sflush_r+0x92>
 800ac04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ac06:	89a3      	ldrh	r3, [r4, #12]
 800ac08:	0759      	lsls	r1, r3, #29
 800ac0a:	d505      	bpl.n	800ac18 <__sflush_r+0x44>
 800ac0c:	6863      	ldr	r3, [r4, #4]
 800ac0e:	1ad2      	subs	r2, r2, r3
 800ac10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ac12:	b10b      	cbz	r3, 800ac18 <__sflush_r+0x44>
 800ac14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ac16:	1ad2      	subs	r2, r2, r3
 800ac18:	2300      	movs	r3, #0
 800ac1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac1c:	6a21      	ldr	r1, [r4, #32]
 800ac1e:	4628      	mov	r0, r5
 800ac20:	47b0      	blx	r6
 800ac22:	1c43      	adds	r3, r0, #1
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	d106      	bne.n	800ac36 <__sflush_r+0x62>
 800ac28:	6829      	ldr	r1, [r5, #0]
 800ac2a:	291d      	cmp	r1, #29
 800ac2c:	d82b      	bhi.n	800ac86 <__sflush_r+0xb2>
 800ac2e:	4a2a      	ldr	r2, [pc, #168]	@ (800acd8 <__sflush_r+0x104>)
 800ac30:	40ca      	lsrs	r2, r1
 800ac32:	07d6      	lsls	r6, r2, #31
 800ac34:	d527      	bpl.n	800ac86 <__sflush_r+0xb2>
 800ac36:	2200      	movs	r2, #0
 800ac38:	04d9      	lsls	r1, r3, #19
 800ac3a:	6062      	str	r2, [r4, #4]
 800ac3c:	6922      	ldr	r2, [r4, #16]
 800ac3e:	6022      	str	r2, [r4, #0]
 800ac40:	d504      	bpl.n	800ac4c <__sflush_r+0x78>
 800ac42:	1c42      	adds	r2, r0, #1
 800ac44:	d101      	bne.n	800ac4a <__sflush_r+0x76>
 800ac46:	682b      	ldr	r3, [r5, #0]
 800ac48:	b903      	cbnz	r3, 800ac4c <__sflush_r+0x78>
 800ac4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac4e:	602f      	str	r7, [r5, #0]
 800ac50:	b1b9      	cbz	r1, 800ac82 <__sflush_r+0xae>
 800ac52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac56:	4299      	cmp	r1, r3
 800ac58:	d002      	beq.n	800ac60 <__sflush_r+0x8c>
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	f7ff fa8e 	bl	800a17c <_free_r>
 800ac60:	2300      	movs	r3, #0
 800ac62:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac64:	e00d      	b.n	800ac82 <__sflush_r+0xae>
 800ac66:	2301      	movs	r3, #1
 800ac68:	4628      	mov	r0, r5
 800ac6a:	47b0      	blx	r6
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	1c50      	adds	r0, r2, #1
 800ac70:	d1c9      	bne.n	800ac06 <__sflush_r+0x32>
 800ac72:	682b      	ldr	r3, [r5, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d0c6      	beq.n	800ac06 <__sflush_r+0x32>
 800ac78:	2b1d      	cmp	r3, #29
 800ac7a:	d001      	beq.n	800ac80 <__sflush_r+0xac>
 800ac7c:	2b16      	cmp	r3, #22
 800ac7e:	d11d      	bne.n	800acbc <__sflush_r+0xe8>
 800ac80:	602f      	str	r7, [r5, #0]
 800ac82:	2000      	movs	r0, #0
 800ac84:	e021      	b.n	800acca <__sflush_r+0xf6>
 800ac86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac8a:	b21b      	sxth	r3, r3
 800ac8c:	e01a      	b.n	800acc4 <__sflush_r+0xf0>
 800ac8e:	690f      	ldr	r7, [r1, #16]
 800ac90:	2f00      	cmp	r7, #0
 800ac92:	d0f6      	beq.n	800ac82 <__sflush_r+0xae>
 800ac94:	0793      	lsls	r3, r2, #30
 800ac96:	680e      	ldr	r6, [r1, #0]
 800ac98:	600f      	str	r7, [r1, #0]
 800ac9a:	bf0c      	ite	eq
 800ac9c:	694b      	ldreq	r3, [r1, #20]
 800ac9e:	2300      	movne	r3, #0
 800aca0:	eba6 0807 	sub.w	r8, r6, r7
 800aca4:	608b      	str	r3, [r1, #8]
 800aca6:	f1b8 0f00 	cmp.w	r8, #0
 800acaa:	ddea      	ble.n	800ac82 <__sflush_r+0xae>
 800acac:	4643      	mov	r3, r8
 800acae:	463a      	mov	r2, r7
 800acb0:	6a21      	ldr	r1, [r4, #32]
 800acb2:	4628      	mov	r0, r5
 800acb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800acb6:	47b0      	blx	r6
 800acb8:	2800      	cmp	r0, #0
 800acba:	dc08      	bgt.n	800acce <__sflush_r+0xfa>
 800acbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acc4:	f04f 30ff 	mov.w	r0, #4294967295
 800acc8:	81a3      	strh	r3, [r4, #12]
 800acca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acce:	4407      	add	r7, r0
 800acd0:	eba8 0800 	sub.w	r8, r8, r0
 800acd4:	e7e7      	b.n	800aca6 <__sflush_r+0xd2>
 800acd6:	bf00      	nop
 800acd8:	20400001 	.word	0x20400001

0800acdc <_fflush_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	690b      	ldr	r3, [r1, #16]
 800ace0:	4605      	mov	r5, r0
 800ace2:	460c      	mov	r4, r1
 800ace4:	b913      	cbnz	r3, 800acec <_fflush_r+0x10>
 800ace6:	2500      	movs	r5, #0
 800ace8:	4628      	mov	r0, r5
 800acea:	bd38      	pop	{r3, r4, r5, pc}
 800acec:	b118      	cbz	r0, 800acf6 <_fflush_r+0x1a>
 800acee:	6a03      	ldr	r3, [r0, #32]
 800acf0:	b90b      	cbnz	r3, 800acf6 <_fflush_r+0x1a>
 800acf2:	f7fe fa89 	bl	8009208 <__sinit>
 800acf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d0f3      	beq.n	800ace6 <_fflush_r+0xa>
 800acfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ad00:	07d0      	lsls	r0, r2, #31
 800ad02:	d404      	bmi.n	800ad0e <_fflush_r+0x32>
 800ad04:	0599      	lsls	r1, r3, #22
 800ad06:	d402      	bmi.n	800ad0e <_fflush_r+0x32>
 800ad08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad0a:	f7fe fbba 	bl	8009482 <__retarget_lock_acquire_recursive>
 800ad0e:	4628      	mov	r0, r5
 800ad10:	4621      	mov	r1, r4
 800ad12:	f7ff ff5f 	bl	800abd4 <__sflush_r>
 800ad16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad18:	4605      	mov	r5, r0
 800ad1a:	07da      	lsls	r2, r3, #31
 800ad1c:	d4e4      	bmi.n	800ace8 <_fflush_r+0xc>
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	059b      	lsls	r3, r3, #22
 800ad22:	d4e1      	bmi.n	800ace8 <_fflush_r+0xc>
 800ad24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad26:	f7fe fbad 	bl	8009484 <__retarget_lock_release_recursive>
 800ad2a:	e7dd      	b.n	800ace8 <_fflush_r+0xc>

0800ad2c <memmove>:
 800ad2c:	4288      	cmp	r0, r1
 800ad2e:	b510      	push	{r4, lr}
 800ad30:	eb01 0402 	add.w	r4, r1, r2
 800ad34:	d902      	bls.n	800ad3c <memmove+0x10>
 800ad36:	4284      	cmp	r4, r0
 800ad38:	4623      	mov	r3, r4
 800ad3a:	d807      	bhi.n	800ad4c <memmove+0x20>
 800ad3c:	1e43      	subs	r3, r0, #1
 800ad3e:	42a1      	cmp	r1, r4
 800ad40:	d008      	beq.n	800ad54 <memmove+0x28>
 800ad42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad4a:	e7f8      	b.n	800ad3e <memmove+0x12>
 800ad4c:	4402      	add	r2, r0
 800ad4e:	4601      	mov	r1, r0
 800ad50:	428a      	cmp	r2, r1
 800ad52:	d100      	bne.n	800ad56 <memmove+0x2a>
 800ad54:	bd10      	pop	{r4, pc}
 800ad56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad5e:	e7f7      	b.n	800ad50 <memmove+0x24>

0800ad60 <__assert_func>:
 800ad60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad62:	4614      	mov	r4, r2
 800ad64:	461a      	mov	r2, r3
 800ad66:	4b09      	ldr	r3, [pc, #36]	@ (800ad8c <__assert_func+0x2c>)
 800ad68:	4605      	mov	r5, r0
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	68d8      	ldr	r0, [r3, #12]
 800ad6e:	b14c      	cbz	r4, 800ad84 <__assert_func+0x24>
 800ad70:	4b07      	ldr	r3, [pc, #28]	@ (800ad90 <__assert_func+0x30>)
 800ad72:	9100      	str	r1, [sp, #0]
 800ad74:	4907      	ldr	r1, [pc, #28]	@ (800ad94 <__assert_func+0x34>)
 800ad76:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad7a:	462b      	mov	r3, r5
 800ad7c:	f000 f842 	bl	800ae04 <fiprintf>
 800ad80:	f000 f852 	bl	800ae28 <abort>
 800ad84:	4b04      	ldr	r3, [pc, #16]	@ (800ad98 <__assert_func+0x38>)
 800ad86:	461c      	mov	r4, r3
 800ad88:	e7f3      	b.n	800ad72 <__assert_func+0x12>
 800ad8a:	bf00      	nop
 800ad8c:	20000020 	.word	0x20000020
 800ad90:	0800b5d1 	.word	0x0800b5d1
 800ad94:	0800b5de 	.word	0x0800b5de
 800ad98:	0800b60c 	.word	0x0800b60c

0800ad9c <_calloc_r>:
 800ad9c:	b570      	push	{r4, r5, r6, lr}
 800ad9e:	fba1 5402 	umull	r5, r4, r1, r2
 800ada2:	b934      	cbnz	r4, 800adb2 <_calloc_r+0x16>
 800ada4:	4629      	mov	r1, r5
 800ada6:	f7fd fc91 	bl	80086cc <_malloc_r>
 800adaa:	4606      	mov	r6, r0
 800adac:	b928      	cbnz	r0, 800adba <_calloc_r+0x1e>
 800adae:	4630      	mov	r0, r6
 800adb0:	bd70      	pop	{r4, r5, r6, pc}
 800adb2:	220c      	movs	r2, #12
 800adb4:	2600      	movs	r6, #0
 800adb6:	6002      	str	r2, [r0, #0]
 800adb8:	e7f9      	b.n	800adae <_calloc_r+0x12>
 800adba:	462a      	mov	r2, r5
 800adbc:	4621      	mov	r1, r4
 800adbe:	f7fe fad2 	bl	8009366 <memset>
 800adc2:	e7f4      	b.n	800adae <_calloc_r+0x12>

0800adc4 <__ascii_mbtowc>:
 800adc4:	b082      	sub	sp, #8
 800adc6:	b901      	cbnz	r1, 800adca <__ascii_mbtowc+0x6>
 800adc8:	a901      	add	r1, sp, #4
 800adca:	b142      	cbz	r2, 800adde <__ascii_mbtowc+0x1a>
 800adcc:	b14b      	cbz	r3, 800ade2 <__ascii_mbtowc+0x1e>
 800adce:	7813      	ldrb	r3, [r2, #0]
 800add0:	600b      	str	r3, [r1, #0]
 800add2:	7812      	ldrb	r2, [r2, #0]
 800add4:	1e10      	subs	r0, r2, #0
 800add6:	bf18      	it	ne
 800add8:	2001      	movne	r0, #1
 800adda:	b002      	add	sp, #8
 800addc:	4770      	bx	lr
 800adde:	4610      	mov	r0, r2
 800ade0:	e7fb      	b.n	800adda <__ascii_mbtowc+0x16>
 800ade2:	f06f 0001 	mvn.w	r0, #1
 800ade6:	e7f8      	b.n	800adda <__ascii_mbtowc+0x16>

0800ade8 <__ascii_wctomb>:
 800ade8:	4603      	mov	r3, r0
 800adea:	4608      	mov	r0, r1
 800adec:	b141      	cbz	r1, 800ae00 <__ascii_wctomb+0x18>
 800adee:	2aff      	cmp	r2, #255	@ 0xff
 800adf0:	d904      	bls.n	800adfc <__ascii_wctomb+0x14>
 800adf2:	228a      	movs	r2, #138	@ 0x8a
 800adf4:	f04f 30ff 	mov.w	r0, #4294967295
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	4770      	bx	lr
 800adfc:	2001      	movs	r0, #1
 800adfe:	700a      	strb	r2, [r1, #0]
 800ae00:	4770      	bx	lr
	...

0800ae04 <fiprintf>:
 800ae04:	b40e      	push	{r1, r2, r3}
 800ae06:	b503      	push	{r0, r1, lr}
 800ae08:	ab03      	add	r3, sp, #12
 800ae0a:	4601      	mov	r1, r0
 800ae0c:	4805      	ldr	r0, [pc, #20]	@ (800ae24 <fiprintf+0x20>)
 800ae0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae12:	6800      	ldr	r0, [r0, #0]
 800ae14:	9301      	str	r3, [sp, #4]
 800ae16:	f000 f837 	bl	800ae88 <_vfiprintf_r>
 800ae1a:	b002      	add	sp, #8
 800ae1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae20:	b003      	add	sp, #12
 800ae22:	4770      	bx	lr
 800ae24:	20000020 	.word	0x20000020

0800ae28 <abort>:
 800ae28:	2006      	movs	r0, #6
 800ae2a:	b508      	push	{r3, lr}
 800ae2c:	f000 fa00 	bl	800b230 <raise>
 800ae30:	2001      	movs	r0, #1
 800ae32:	f7f6 fc92 	bl	800175a <_exit>

0800ae36 <__sfputc_r>:
 800ae36:	6893      	ldr	r3, [r2, #8]
 800ae38:	3b01      	subs	r3, #1
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	b410      	push	{r4}
 800ae3e:	6093      	str	r3, [r2, #8]
 800ae40:	da08      	bge.n	800ae54 <__sfputc_r+0x1e>
 800ae42:	6994      	ldr	r4, [r2, #24]
 800ae44:	42a3      	cmp	r3, r4
 800ae46:	db01      	blt.n	800ae4c <__sfputc_r+0x16>
 800ae48:	290a      	cmp	r1, #10
 800ae4a:	d103      	bne.n	800ae54 <__sfputc_r+0x1e>
 800ae4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae50:	f000 b932 	b.w	800b0b8 <__swbuf_r>
 800ae54:	6813      	ldr	r3, [r2, #0]
 800ae56:	1c58      	adds	r0, r3, #1
 800ae58:	6010      	str	r0, [r2, #0]
 800ae5a:	4608      	mov	r0, r1
 800ae5c:	7019      	strb	r1, [r3, #0]
 800ae5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <__sfputs_r>:
 800ae64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae66:	4606      	mov	r6, r0
 800ae68:	460f      	mov	r7, r1
 800ae6a:	4614      	mov	r4, r2
 800ae6c:	18d5      	adds	r5, r2, r3
 800ae6e:	42ac      	cmp	r4, r5
 800ae70:	d101      	bne.n	800ae76 <__sfputs_r+0x12>
 800ae72:	2000      	movs	r0, #0
 800ae74:	e007      	b.n	800ae86 <__sfputs_r+0x22>
 800ae76:	463a      	mov	r2, r7
 800ae78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	f7ff ffda 	bl	800ae36 <__sfputc_r>
 800ae82:	1c43      	adds	r3, r0, #1
 800ae84:	d1f3      	bne.n	800ae6e <__sfputs_r+0xa>
 800ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae88 <_vfiprintf_r>:
 800ae88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8c:	460d      	mov	r5, r1
 800ae8e:	b09d      	sub	sp, #116	@ 0x74
 800ae90:	4614      	mov	r4, r2
 800ae92:	4698      	mov	r8, r3
 800ae94:	4606      	mov	r6, r0
 800ae96:	b118      	cbz	r0, 800aea0 <_vfiprintf_r+0x18>
 800ae98:	6a03      	ldr	r3, [r0, #32]
 800ae9a:	b90b      	cbnz	r3, 800aea0 <_vfiprintf_r+0x18>
 800ae9c:	f7fe f9b4 	bl	8009208 <__sinit>
 800aea0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aea2:	07d9      	lsls	r1, r3, #31
 800aea4:	d405      	bmi.n	800aeb2 <_vfiprintf_r+0x2a>
 800aea6:	89ab      	ldrh	r3, [r5, #12]
 800aea8:	059a      	lsls	r2, r3, #22
 800aeaa:	d402      	bmi.n	800aeb2 <_vfiprintf_r+0x2a>
 800aeac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeae:	f7fe fae8 	bl	8009482 <__retarget_lock_acquire_recursive>
 800aeb2:	89ab      	ldrh	r3, [r5, #12]
 800aeb4:	071b      	lsls	r3, r3, #28
 800aeb6:	d501      	bpl.n	800aebc <_vfiprintf_r+0x34>
 800aeb8:	692b      	ldr	r3, [r5, #16]
 800aeba:	b99b      	cbnz	r3, 800aee4 <_vfiprintf_r+0x5c>
 800aebc:	4629      	mov	r1, r5
 800aebe:	4630      	mov	r0, r6
 800aec0:	f000 f938 	bl	800b134 <__swsetup_r>
 800aec4:	b170      	cbz	r0, 800aee4 <_vfiprintf_r+0x5c>
 800aec6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aec8:	07dc      	lsls	r4, r3, #31
 800aeca:	d504      	bpl.n	800aed6 <_vfiprintf_r+0x4e>
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	b01d      	add	sp, #116	@ 0x74
 800aed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed6:	89ab      	ldrh	r3, [r5, #12]
 800aed8:	0598      	lsls	r0, r3, #22
 800aeda:	d4f7      	bmi.n	800aecc <_vfiprintf_r+0x44>
 800aedc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aede:	f7fe fad1 	bl	8009484 <__retarget_lock_release_recursive>
 800aee2:	e7f3      	b.n	800aecc <_vfiprintf_r+0x44>
 800aee4:	2300      	movs	r3, #0
 800aee6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeea:	f04f 0901 	mov.w	r9, #1
 800aeee:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800b0a4 <_vfiprintf_r+0x21c>
 800aef2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aef4:	2320      	movs	r3, #32
 800aef6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aefa:	2330      	movs	r3, #48	@ 0x30
 800aefc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af00:	4623      	mov	r3, r4
 800af02:	469a      	mov	sl, r3
 800af04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af08:	b10a      	cbz	r2, 800af0e <_vfiprintf_r+0x86>
 800af0a:	2a25      	cmp	r2, #37	@ 0x25
 800af0c:	d1f9      	bne.n	800af02 <_vfiprintf_r+0x7a>
 800af0e:	ebba 0b04 	subs.w	fp, sl, r4
 800af12:	d00b      	beq.n	800af2c <_vfiprintf_r+0xa4>
 800af14:	465b      	mov	r3, fp
 800af16:	4622      	mov	r2, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	4630      	mov	r0, r6
 800af1c:	f7ff ffa2 	bl	800ae64 <__sfputs_r>
 800af20:	3001      	adds	r0, #1
 800af22:	f000 80a7 	beq.w	800b074 <_vfiprintf_r+0x1ec>
 800af26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af28:	445a      	add	r2, fp
 800af2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800af2c:	f89a 3000 	ldrb.w	r3, [sl]
 800af30:	2b00      	cmp	r3, #0
 800af32:	f000 809f 	beq.w	800b074 <_vfiprintf_r+0x1ec>
 800af36:	2300      	movs	r3, #0
 800af38:	f04f 32ff 	mov.w	r2, #4294967295
 800af3c:	f10a 0a01 	add.w	sl, sl, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	9307      	str	r3, [sp, #28]
 800af44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af48:	931a      	str	r3, [sp, #104]	@ 0x68
 800af4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af4e:	4654      	mov	r4, sl
 800af50:	2205      	movs	r2, #5
 800af52:	4854      	ldr	r0, [pc, #336]	@ (800b0a4 <_vfiprintf_r+0x21c>)
 800af54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af58:	f7fe fa95 	bl	8009486 <memchr>
 800af5c:	9a04      	ldr	r2, [sp, #16]
 800af5e:	b9d8      	cbnz	r0, 800af98 <_vfiprintf_r+0x110>
 800af60:	06d1      	lsls	r1, r2, #27
 800af62:	bf44      	itt	mi
 800af64:	2320      	movmi	r3, #32
 800af66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af6a:	0713      	lsls	r3, r2, #28
 800af6c:	bf44      	itt	mi
 800af6e:	232b      	movmi	r3, #43	@ 0x2b
 800af70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af74:	f89a 3000 	ldrb.w	r3, [sl]
 800af78:	2b2a      	cmp	r3, #42	@ 0x2a
 800af7a:	d015      	beq.n	800afa8 <_vfiprintf_r+0x120>
 800af7c:	9a07      	ldr	r2, [sp, #28]
 800af7e:	4654      	mov	r4, sl
 800af80:	2000      	movs	r0, #0
 800af82:	f04f 0c0a 	mov.w	ip, #10
 800af86:	4621      	mov	r1, r4
 800af88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af8c:	3b30      	subs	r3, #48	@ 0x30
 800af8e:	2b09      	cmp	r3, #9
 800af90:	d94b      	bls.n	800b02a <_vfiprintf_r+0x1a2>
 800af92:	b1b0      	cbz	r0, 800afc2 <_vfiprintf_r+0x13a>
 800af94:	9207      	str	r2, [sp, #28]
 800af96:	e014      	b.n	800afc2 <_vfiprintf_r+0x13a>
 800af98:	eba0 0308 	sub.w	r3, r0, r8
 800af9c:	46a2      	mov	sl, r4
 800af9e:	fa09 f303 	lsl.w	r3, r9, r3
 800afa2:	4313      	orrs	r3, r2
 800afa4:	9304      	str	r3, [sp, #16]
 800afa6:	e7d2      	b.n	800af4e <_vfiprintf_r+0xc6>
 800afa8:	9b03      	ldr	r3, [sp, #12]
 800afaa:	1d19      	adds	r1, r3, #4
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	9103      	str	r1, [sp, #12]
 800afb2:	bfbb      	ittet	lt
 800afb4:	425b      	neglt	r3, r3
 800afb6:	f042 0202 	orrlt.w	r2, r2, #2
 800afba:	9307      	strge	r3, [sp, #28]
 800afbc:	9307      	strlt	r3, [sp, #28]
 800afbe:	bfb8      	it	lt
 800afc0:	9204      	strlt	r2, [sp, #16]
 800afc2:	7823      	ldrb	r3, [r4, #0]
 800afc4:	2b2e      	cmp	r3, #46	@ 0x2e
 800afc6:	d10a      	bne.n	800afde <_vfiprintf_r+0x156>
 800afc8:	7863      	ldrb	r3, [r4, #1]
 800afca:	2b2a      	cmp	r3, #42	@ 0x2a
 800afcc:	d132      	bne.n	800b034 <_vfiprintf_r+0x1ac>
 800afce:	9b03      	ldr	r3, [sp, #12]
 800afd0:	3402      	adds	r4, #2
 800afd2:	1d1a      	adds	r2, r3, #4
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afda:	9203      	str	r2, [sp, #12]
 800afdc:	9305      	str	r3, [sp, #20]
 800afde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b0b4 <_vfiprintf_r+0x22c>
 800afe2:	2203      	movs	r2, #3
 800afe4:	7821      	ldrb	r1, [r4, #0]
 800afe6:	4650      	mov	r0, sl
 800afe8:	f7fe fa4d 	bl	8009486 <memchr>
 800afec:	b138      	cbz	r0, 800affe <_vfiprintf_r+0x176>
 800afee:	eba0 000a 	sub.w	r0, r0, sl
 800aff2:	2240      	movs	r2, #64	@ 0x40
 800aff4:	9b04      	ldr	r3, [sp, #16]
 800aff6:	3401      	adds	r4, #1
 800aff8:	4082      	lsls	r2, r0
 800affa:	4313      	orrs	r3, r2
 800affc:	9304      	str	r3, [sp, #16]
 800affe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b002:	2206      	movs	r2, #6
 800b004:	4828      	ldr	r0, [pc, #160]	@ (800b0a8 <_vfiprintf_r+0x220>)
 800b006:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b00a:	f7fe fa3c 	bl	8009486 <memchr>
 800b00e:	2800      	cmp	r0, #0
 800b010:	d03f      	beq.n	800b092 <_vfiprintf_r+0x20a>
 800b012:	4b26      	ldr	r3, [pc, #152]	@ (800b0ac <_vfiprintf_r+0x224>)
 800b014:	bb1b      	cbnz	r3, 800b05e <_vfiprintf_r+0x1d6>
 800b016:	9b03      	ldr	r3, [sp, #12]
 800b018:	3307      	adds	r3, #7
 800b01a:	f023 0307 	bic.w	r3, r3, #7
 800b01e:	3308      	adds	r3, #8
 800b020:	9303      	str	r3, [sp, #12]
 800b022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b024:	443b      	add	r3, r7
 800b026:	9309      	str	r3, [sp, #36]	@ 0x24
 800b028:	e76a      	b.n	800af00 <_vfiprintf_r+0x78>
 800b02a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b02e:	460c      	mov	r4, r1
 800b030:	2001      	movs	r0, #1
 800b032:	e7a8      	b.n	800af86 <_vfiprintf_r+0xfe>
 800b034:	2300      	movs	r3, #0
 800b036:	3401      	adds	r4, #1
 800b038:	f04f 0c0a 	mov.w	ip, #10
 800b03c:	4619      	mov	r1, r3
 800b03e:	9305      	str	r3, [sp, #20]
 800b040:	4620      	mov	r0, r4
 800b042:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b046:	3a30      	subs	r2, #48	@ 0x30
 800b048:	2a09      	cmp	r2, #9
 800b04a:	d903      	bls.n	800b054 <_vfiprintf_r+0x1cc>
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d0c6      	beq.n	800afde <_vfiprintf_r+0x156>
 800b050:	9105      	str	r1, [sp, #20]
 800b052:	e7c4      	b.n	800afde <_vfiprintf_r+0x156>
 800b054:	fb0c 2101 	mla	r1, ip, r1, r2
 800b058:	4604      	mov	r4, r0
 800b05a:	2301      	movs	r3, #1
 800b05c:	e7f0      	b.n	800b040 <_vfiprintf_r+0x1b8>
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	462a      	mov	r2, r5
 800b062:	a904      	add	r1, sp, #16
 800b064:	4630      	mov	r0, r6
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	4b11      	ldr	r3, [pc, #68]	@ (800b0b0 <_vfiprintf_r+0x228>)
 800b06a:	f7fd fc87 	bl	800897c <_printf_float>
 800b06e:	4607      	mov	r7, r0
 800b070:	1c78      	adds	r0, r7, #1
 800b072:	d1d6      	bne.n	800b022 <_vfiprintf_r+0x19a>
 800b074:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b076:	07d9      	lsls	r1, r3, #31
 800b078:	d405      	bmi.n	800b086 <_vfiprintf_r+0x1fe>
 800b07a:	89ab      	ldrh	r3, [r5, #12]
 800b07c:	059a      	lsls	r2, r3, #22
 800b07e:	d402      	bmi.n	800b086 <_vfiprintf_r+0x1fe>
 800b080:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b082:	f7fe f9ff 	bl	8009484 <__retarget_lock_release_recursive>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	065b      	lsls	r3, r3, #25
 800b08a:	f53f af1f 	bmi.w	800aecc <_vfiprintf_r+0x44>
 800b08e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b090:	e71e      	b.n	800aed0 <_vfiprintf_r+0x48>
 800b092:	ab03      	add	r3, sp, #12
 800b094:	462a      	mov	r2, r5
 800b096:	a904      	add	r1, sp, #16
 800b098:	4630      	mov	r0, r6
 800b09a:	9300      	str	r3, [sp, #0]
 800b09c:	4b04      	ldr	r3, [pc, #16]	@ (800b0b0 <_vfiprintf_r+0x228>)
 800b09e:	f7fd ff09 	bl	8008eb4 <_printf_i>
 800b0a2:	e7e4      	b.n	800b06e <_vfiprintf_r+0x1e6>
 800b0a4:	0800b5b6 	.word	0x0800b5b6
 800b0a8:	0800b5c0 	.word	0x0800b5c0
 800b0ac:	0800897d 	.word	0x0800897d
 800b0b0:	0800ae65 	.word	0x0800ae65
 800b0b4:	0800b5bc 	.word	0x0800b5bc

0800b0b8 <__swbuf_r>:
 800b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ba:	460e      	mov	r6, r1
 800b0bc:	4614      	mov	r4, r2
 800b0be:	4605      	mov	r5, r0
 800b0c0:	b118      	cbz	r0, 800b0ca <__swbuf_r+0x12>
 800b0c2:	6a03      	ldr	r3, [r0, #32]
 800b0c4:	b90b      	cbnz	r3, 800b0ca <__swbuf_r+0x12>
 800b0c6:	f7fe f89f 	bl	8009208 <__sinit>
 800b0ca:	69a3      	ldr	r3, [r4, #24]
 800b0cc:	60a3      	str	r3, [r4, #8]
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	071a      	lsls	r2, r3, #28
 800b0d2:	d501      	bpl.n	800b0d8 <__swbuf_r+0x20>
 800b0d4:	6923      	ldr	r3, [r4, #16]
 800b0d6:	b943      	cbnz	r3, 800b0ea <__swbuf_r+0x32>
 800b0d8:	4621      	mov	r1, r4
 800b0da:	4628      	mov	r0, r5
 800b0dc:	f000 f82a 	bl	800b134 <__swsetup_r>
 800b0e0:	b118      	cbz	r0, 800b0ea <__swbuf_r+0x32>
 800b0e2:	f04f 37ff 	mov.w	r7, #4294967295
 800b0e6:	4638      	mov	r0, r7
 800b0e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0ea:	6823      	ldr	r3, [r4, #0]
 800b0ec:	b2f6      	uxtb	r6, r6
 800b0ee:	6922      	ldr	r2, [r4, #16]
 800b0f0:	4637      	mov	r7, r6
 800b0f2:	1a98      	subs	r0, r3, r2
 800b0f4:	6963      	ldr	r3, [r4, #20]
 800b0f6:	4283      	cmp	r3, r0
 800b0f8:	dc05      	bgt.n	800b106 <__swbuf_r+0x4e>
 800b0fa:	4621      	mov	r1, r4
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	f7ff fded 	bl	800acdc <_fflush_r>
 800b102:	2800      	cmp	r0, #0
 800b104:	d1ed      	bne.n	800b0e2 <__swbuf_r+0x2a>
 800b106:	68a3      	ldr	r3, [r4, #8]
 800b108:	3b01      	subs	r3, #1
 800b10a:	60a3      	str	r3, [r4, #8]
 800b10c:	6823      	ldr	r3, [r4, #0]
 800b10e:	1c5a      	adds	r2, r3, #1
 800b110:	6022      	str	r2, [r4, #0]
 800b112:	701e      	strb	r6, [r3, #0]
 800b114:	1c43      	adds	r3, r0, #1
 800b116:	6962      	ldr	r2, [r4, #20]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d004      	beq.n	800b126 <__swbuf_r+0x6e>
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	07db      	lsls	r3, r3, #31
 800b120:	d5e1      	bpl.n	800b0e6 <__swbuf_r+0x2e>
 800b122:	2e0a      	cmp	r6, #10
 800b124:	d1df      	bne.n	800b0e6 <__swbuf_r+0x2e>
 800b126:	4621      	mov	r1, r4
 800b128:	4628      	mov	r0, r5
 800b12a:	f7ff fdd7 	bl	800acdc <_fflush_r>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d0d9      	beq.n	800b0e6 <__swbuf_r+0x2e>
 800b132:	e7d6      	b.n	800b0e2 <__swbuf_r+0x2a>

0800b134 <__swsetup_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4b29      	ldr	r3, [pc, #164]	@ (800b1dc <__swsetup_r+0xa8>)
 800b138:	4605      	mov	r5, r0
 800b13a:	460c      	mov	r4, r1
 800b13c:	6818      	ldr	r0, [r3, #0]
 800b13e:	b118      	cbz	r0, 800b148 <__swsetup_r+0x14>
 800b140:	6a03      	ldr	r3, [r0, #32]
 800b142:	b90b      	cbnz	r3, 800b148 <__swsetup_r+0x14>
 800b144:	f7fe f860 	bl	8009208 <__sinit>
 800b148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b14c:	0719      	lsls	r1, r3, #28
 800b14e:	d422      	bmi.n	800b196 <__swsetup_r+0x62>
 800b150:	06da      	lsls	r2, r3, #27
 800b152:	d407      	bmi.n	800b164 <__swsetup_r+0x30>
 800b154:	2209      	movs	r2, #9
 800b156:	602a      	str	r2, [r5, #0]
 800b158:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b15c:	f04f 30ff 	mov.w	r0, #4294967295
 800b160:	81a3      	strh	r3, [r4, #12]
 800b162:	e033      	b.n	800b1cc <__swsetup_r+0x98>
 800b164:	0758      	lsls	r0, r3, #29
 800b166:	d512      	bpl.n	800b18e <__swsetup_r+0x5a>
 800b168:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b16a:	b141      	cbz	r1, 800b17e <__swsetup_r+0x4a>
 800b16c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b170:	4299      	cmp	r1, r3
 800b172:	d002      	beq.n	800b17a <__swsetup_r+0x46>
 800b174:	4628      	mov	r0, r5
 800b176:	f7ff f801 	bl	800a17c <_free_r>
 800b17a:	2300      	movs	r3, #0
 800b17c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b17e:	89a3      	ldrh	r3, [r4, #12]
 800b180:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b184:	81a3      	strh	r3, [r4, #12]
 800b186:	2300      	movs	r3, #0
 800b188:	6063      	str	r3, [r4, #4]
 800b18a:	6923      	ldr	r3, [r4, #16]
 800b18c:	6023      	str	r3, [r4, #0]
 800b18e:	89a3      	ldrh	r3, [r4, #12]
 800b190:	f043 0308 	orr.w	r3, r3, #8
 800b194:	81a3      	strh	r3, [r4, #12]
 800b196:	6923      	ldr	r3, [r4, #16]
 800b198:	b94b      	cbnz	r3, 800b1ae <__swsetup_r+0x7a>
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b1a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1a4:	d003      	beq.n	800b1ae <__swsetup_r+0x7a>
 800b1a6:	4621      	mov	r1, r4
 800b1a8:	4628      	mov	r0, r5
 800b1aa:	f000 f882 	bl	800b2b2 <__smakebuf_r>
 800b1ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1b2:	f013 0201 	ands.w	r2, r3, #1
 800b1b6:	d00a      	beq.n	800b1ce <__swsetup_r+0x9a>
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	60a2      	str	r2, [r4, #8]
 800b1bc:	6962      	ldr	r2, [r4, #20]
 800b1be:	4252      	negs	r2, r2
 800b1c0:	61a2      	str	r2, [r4, #24]
 800b1c2:	6922      	ldr	r2, [r4, #16]
 800b1c4:	b942      	cbnz	r2, 800b1d8 <__swsetup_r+0xa4>
 800b1c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b1ca:	d1c5      	bne.n	800b158 <__swsetup_r+0x24>
 800b1cc:	bd38      	pop	{r3, r4, r5, pc}
 800b1ce:	0799      	lsls	r1, r3, #30
 800b1d0:	bf58      	it	pl
 800b1d2:	6962      	ldrpl	r2, [r4, #20]
 800b1d4:	60a2      	str	r2, [r4, #8]
 800b1d6:	e7f4      	b.n	800b1c2 <__swsetup_r+0x8e>
 800b1d8:	2000      	movs	r0, #0
 800b1da:	e7f7      	b.n	800b1cc <__swsetup_r+0x98>
 800b1dc:	20000020 	.word	0x20000020

0800b1e0 <_raise_r>:
 800b1e0:	291f      	cmp	r1, #31
 800b1e2:	b538      	push	{r3, r4, r5, lr}
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	460c      	mov	r4, r1
 800b1e8:	d904      	bls.n	800b1f4 <_raise_r+0x14>
 800b1ea:	2316      	movs	r3, #22
 800b1ec:	6003      	str	r3, [r0, #0]
 800b1ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}
 800b1f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1f6:	b112      	cbz	r2, 800b1fe <_raise_r+0x1e>
 800b1f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1fc:	b94b      	cbnz	r3, 800b212 <_raise_r+0x32>
 800b1fe:	4628      	mov	r0, r5
 800b200:	f000 f830 	bl	800b264 <_getpid_r>
 800b204:	4622      	mov	r2, r4
 800b206:	4601      	mov	r1, r0
 800b208:	4628      	mov	r0, r5
 800b20a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b20e:	f000 b817 	b.w	800b240 <_kill_r>
 800b212:	2b01      	cmp	r3, #1
 800b214:	d00a      	beq.n	800b22c <_raise_r+0x4c>
 800b216:	1c59      	adds	r1, r3, #1
 800b218:	d103      	bne.n	800b222 <_raise_r+0x42>
 800b21a:	2316      	movs	r3, #22
 800b21c:	6003      	str	r3, [r0, #0]
 800b21e:	2001      	movs	r0, #1
 800b220:	e7e7      	b.n	800b1f2 <_raise_r+0x12>
 800b222:	2100      	movs	r1, #0
 800b224:	4620      	mov	r0, r4
 800b226:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b22a:	4798      	blx	r3
 800b22c:	2000      	movs	r0, #0
 800b22e:	e7e0      	b.n	800b1f2 <_raise_r+0x12>

0800b230 <raise>:
 800b230:	4b02      	ldr	r3, [pc, #8]	@ (800b23c <raise+0xc>)
 800b232:	4601      	mov	r1, r0
 800b234:	6818      	ldr	r0, [r3, #0]
 800b236:	f7ff bfd3 	b.w	800b1e0 <_raise_r>
 800b23a:	bf00      	nop
 800b23c:	20000020 	.word	0x20000020

0800b240 <_kill_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	2300      	movs	r3, #0
 800b244:	4d06      	ldr	r5, [pc, #24]	@ (800b260 <_kill_r+0x20>)
 800b246:	4604      	mov	r4, r0
 800b248:	4608      	mov	r0, r1
 800b24a:	4611      	mov	r1, r2
 800b24c:	602b      	str	r3, [r5, #0]
 800b24e:	f7f6 fa74 	bl	800173a <_kill>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	d102      	bne.n	800b25c <_kill_r+0x1c>
 800b256:	682b      	ldr	r3, [r5, #0]
 800b258:	b103      	cbz	r3, 800b25c <_kill_r+0x1c>
 800b25a:	6023      	str	r3, [r4, #0]
 800b25c:	bd38      	pop	{r3, r4, r5, pc}
 800b25e:	bf00      	nop
 800b260:	200004dc 	.word	0x200004dc

0800b264 <_getpid_r>:
 800b264:	f7f6 ba61 	b.w	800172a <_getpid>

0800b268 <__swhatbuf_r>:
 800b268:	b570      	push	{r4, r5, r6, lr}
 800b26a:	460c      	mov	r4, r1
 800b26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b270:	b096      	sub	sp, #88	@ 0x58
 800b272:	4615      	mov	r5, r2
 800b274:	2900      	cmp	r1, #0
 800b276:	461e      	mov	r6, r3
 800b278:	da0c      	bge.n	800b294 <__swhatbuf_r+0x2c>
 800b27a:	89a3      	ldrh	r3, [r4, #12]
 800b27c:	2100      	movs	r1, #0
 800b27e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b282:	bf14      	ite	ne
 800b284:	2340      	movne	r3, #64	@ 0x40
 800b286:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b28a:	2000      	movs	r0, #0
 800b28c:	6031      	str	r1, [r6, #0]
 800b28e:	602b      	str	r3, [r5, #0]
 800b290:	b016      	add	sp, #88	@ 0x58
 800b292:	bd70      	pop	{r4, r5, r6, pc}
 800b294:	466a      	mov	r2, sp
 800b296:	f000 f849 	bl	800b32c <_fstat_r>
 800b29a:	2800      	cmp	r0, #0
 800b29c:	dbed      	blt.n	800b27a <__swhatbuf_r+0x12>
 800b29e:	9901      	ldr	r1, [sp, #4]
 800b2a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2a8:	4259      	negs	r1, r3
 800b2aa:	4159      	adcs	r1, r3
 800b2ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2b0:	e7eb      	b.n	800b28a <__swhatbuf_r+0x22>

0800b2b2 <__smakebuf_r>:
 800b2b2:	898b      	ldrh	r3, [r1, #12]
 800b2b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2b6:	079d      	lsls	r5, r3, #30
 800b2b8:	4606      	mov	r6, r0
 800b2ba:	460c      	mov	r4, r1
 800b2bc:	d507      	bpl.n	800b2ce <__smakebuf_r+0x1c>
 800b2be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b2c2:	6023      	str	r3, [r4, #0]
 800b2c4:	6123      	str	r3, [r4, #16]
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	6163      	str	r3, [r4, #20]
 800b2ca:	b003      	add	sp, #12
 800b2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ce:	ab01      	add	r3, sp, #4
 800b2d0:	466a      	mov	r2, sp
 800b2d2:	f7ff ffc9 	bl	800b268 <__swhatbuf_r>
 800b2d6:	9f00      	ldr	r7, [sp, #0]
 800b2d8:	4605      	mov	r5, r0
 800b2da:	4630      	mov	r0, r6
 800b2dc:	4639      	mov	r1, r7
 800b2de:	f7fd f9f5 	bl	80086cc <_malloc_r>
 800b2e2:	b948      	cbnz	r0, 800b2f8 <__smakebuf_r+0x46>
 800b2e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2e8:	059a      	lsls	r2, r3, #22
 800b2ea:	d4ee      	bmi.n	800b2ca <__smakebuf_r+0x18>
 800b2ec:	f023 0303 	bic.w	r3, r3, #3
 800b2f0:	f043 0302 	orr.w	r3, r3, #2
 800b2f4:	81a3      	strh	r3, [r4, #12]
 800b2f6:	e7e2      	b.n	800b2be <__smakebuf_r+0xc>
 800b2f8:	89a3      	ldrh	r3, [r4, #12]
 800b2fa:	6020      	str	r0, [r4, #0]
 800b2fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b300:	81a3      	strh	r3, [r4, #12]
 800b302:	9b01      	ldr	r3, [sp, #4]
 800b304:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b308:	b15b      	cbz	r3, 800b322 <__smakebuf_r+0x70>
 800b30a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b30e:	4630      	mov	r0, r6
 800b310:	f000 f81e 	bl	800b350 <_isatty_r>
 800b314:	b128      	cbz	r0, 800b322 <__smakebuf_r+0x70>
 800b316:	89a3      	ldrh	r3, [r4, #12]
 800b318:	f023 0303 	bic.w	r3, r3, #3
 800b31c:	f043 0301 	orr.w	r3, r3, #1
 800b320:	81a3      	strh	r3, [r4, #12]
 800b322:	89a3      	ldrh	r3, [r4, #12]
 800b324:	431d      	orrs	r5, r3
 800b326:	81a5      	strh	r5, [r4, #12]
 800b328:	e7cf      	b.n	800b2ca <__smakebuf_r+0x18>
	...

0800b32c <_fstat_r>:
 800b32c:	b538      	push	{r3, r4, r5, lr}
 800b32e:	2300      	movs	r3, #0
 800b330:	4d06      	ldr	r5, [pc, #24]	@ (800b34c <_fstat_r+0x20>)
 800b332:	4604      	mov	r4, r0
 800b334:	4608      	mov	r0, r1
 800b336:	4611      	mov	r1, r2
 800b338:	602b      	str	r3, [r5, #0]
 800b33a:	f7f6 fa5e 	bl	80017fa <_fstat>
 800b33e:	1c43      	adds	r3, r0, #1
 800b340:	d102      	bne.n	800b348 <_fstat_r+0x1c>
 800b342:	682b      	ldr	r3, [r5, #0]
 800b344:	b103      	cbz	r3, 800b348 <_fstat_r+0x1c>
 800b346:	6023      	str	r3, [r4, #0]
 800b348:	bd38      	pop	{r3, r4, r5, pc}
 800b34a:	bf00      	nop
 800b34c:	200004dc 	.word	0x200004dc

0800b350 <_isatty_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	2300      	movs	r3, #0
 800b354:	4d05      	ldr	r5, [pc, #20]	@ (800b36c <_isatty_r+0x1c>)
 800b356:	4604      	mov	r4, r0
 800b358:	4608      	mov	r0, r1
 800b35a:	602b      	str	r3, [r5, #0]
 800b35c:	f7f6 fa5d 	bl	800181a <_isatty>
 800b360:	1c43      	adds	r3, r0, #1
 800b362:	d102      	bne.n	800b36a <_isatty_r+0x1a>
 800b364:	682b      	ldr	r3, [r5, #0]
 800b366:	b103      	cbz	r3, 800b36a <_isatty_r+0x1a>
 800b368:	6023      	str	r3, [r4, #0]
 800b36a:	bd38      	pop	{r3, r4, r5, pc}
 800b36c:	200004dc 	.word	0x200004dc

0800b370 <_init>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr

0800b37c <_fini>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	bf00      	nop
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr
