\hypertarget{union__hw__can__esr2}{}\section{\+\_\+hw\+\_\+can\+\_\+esr2 Union Reference}
\label{union__hw__can__esr2}\index{\+\_\+hw\+\_\+can\+\_\+esr2@{\+\_\+hw\+\_\+can\+\_\+esr2}}


H\+W\+\_\+\+C\+A\+N\+\_\+\+E\+S\+R2 -\/ Error and Status 2 register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+can.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__can__esr2_1_1__hw__can__esr2__bitfields}{\+\_\+hw\+\_\+can\+\_\+esr2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__can__esr2_ad354fead1bb97405f4725955f68c3b44}{}\label{union__hw__can__esr2_ad354fead1bb97405f4725955f68c3b44}

\item 
struct \hyperlink{struct__hw__can__esr2_1_1__hw__can__esr2__bitfields}{\+\_\+hw\+\_\+can\+\_\+esr2\+::\+\_\+hw\+\_\+can\+\_\+esr2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__can__esr2_a3ed935fec14a2fee4840e92d4337fefc}{}\label{union__hw__can__esr2_a3ed935fec14a2fee4840e92d4337fefc}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+N\+\_\+\+E\+S\+R2 -\/ Error and Status 2 register (RO) 

Reset value\+: 0x00000000U

This register reflects various interrupt flags and some general status. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+can.\+h\end{DoxyCompactItemize}
