BIT1,VAR_0
BIT13,VAR_1
BIT2,VAR_2
BIT3,VAR_3
CCSR,VAR_4
DICR,VAR_5
DISABLE_UNCONDITIONAL,VAR_6
DMABUFFERSIZE,VAR_7
DmaCmd_InitRxChannel,VAR_8
DmaCmd_PauseRxChannel,VAR_9
ENABLE_AUTO_DCD,VAR_10
ENABLE_UNCONDITIONAL,VAR_11
HDLC_FLAG_AUTO_DCD,VAR_12
NRARL,VAR_13
NRARU,VAR_14
RCmd_EnterHuntmode,VAR_15
RDIAR,VAR_16
RECEIVE_DATA,VAR_17
RECEIVE_STATUS,VAR_18
RTCmd_PurgeRxFifo,VAR_19
RXSTATUS_ALL,VAR_20
mgsl_reset_rx_dma_buffers,FUNC_0
usc_ClearIrqPendingBits,FUNC_1
usc_DmaCmd,FUNC_2
usc_EnableInterrupts,FUNC_3
usc_EnableReceiver,FUNC_4
usc_InDmaReg,FUNC_5
usc_InReg,FUNC_6
usc_OutDmaReg,FUNC_7
usc_OutReg,FUNC_8
usc_RCmd,FUNC_9
usc_RTCmd,FUNC_10
usc_UnlatchRxstatusBits,FUNC_11
usc_process_rxoverrun_sync,FUNC_12
info,VAR_21
start_index,VAR_22
end_index,VAR_23
frame_start_index,VAR_24
start_of_frame_found,VAR_25
end_of_frame_found,VAR_26
reprogram_dma,VAR_27
buffer_list,VAR_28
phys_addr,VAR_29
