<?xml version="1.0" encoding="UTF-8"?>
<module id="BOOT" HW_revision="" XML_version="1" description="">
  <!-- csl_bootcfgregs -->
  <register id="revision_reg" offset="0x00000" width="32" description="">
    <bitfield id="rev_scheme" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="rev_module" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="rev_rtl" width="5" begin="15" end="11" description="" rwaccess="RW" />
    <bitfield id="rev_major" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="rev_custom" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="rev_minor" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="die_id_reg0" offset="0x00008" width="32" description="">
    <bitfield id="die_id0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="die_id_reg1" offset="0x0000c" width="32" description="">
    <bitfield id="die_id1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="die_id_reg2" offset="0x00010" width="32" description="">
    <bitfield id="die_id2" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="die_id_reg3" offset="0x00014" width="32" description="">
    <bitfield id="die_id3" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="jtag_id_reg0" offset="0x00018" width="32" description="">
    <bitfield id="variant" width="4" begin="31" end="28" description="" rwaccess="RW" />
    <bitfield id="partid" width="16" begin="27" end="12" description="" rwaccess="RW" />
    <bitfield id="manufacturerid" width="11" begin="11" end="1" description="" rwaccess="RW" />
    <bitfield id="lsbfield" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="devstat" offset="0x00020" width="32" description="">
    <bitfield id="lendian" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="bootmode" width="16" begin="16" end="1" description="" rwaccess="RW" />
    <bitfield id="avsifsel" width="2" begin="18" end="17" description="" rwaccess="RW" />
    <bitfield id="armavsen" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="passclksel" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="armavssharedz" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="armlendian" width="1" begin="22" end="22" description="" rwaccess="RW" />
  </register>
  <register id="kick_reg0" offset="0x00038" width="32" description="">
    <bitfield id="kick0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="kick_reg1" offset="0x0003c" width="32" description="">
    <bitfield id="kick1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bootaddr_gem_reg" offset="0x00040" width="32" description="(1 of 8, stride 4)">
  </register>
  <register id="intr_raw_status_reg" offset="0x000e0" width="32" description="">
    <bitfield id="addr_err" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="prot_err" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="intr_enabled_status_reg" offset="0x000e4" width="32" description="">
    <bitfield id="enabled_addr_err" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="enabled_prot_err" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="intr_enable_reg" offset="0x000e8" width="32" description="">
    <bitfield id="addr_err_en" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="prot_err_en" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="intr_enable_clr_reg" offset="0x000ec" width="32" description="">
    <bitfield id="addr_err_en_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="prot_err_en_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="eoi_reg" offset="0x000f0" width="32" description="">
    <bitfield id="eoi_vector" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fault_address_reg" offset="0x000f4" width="32" description="">
    <bitfield id="fault_addr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fault_status_reg" offset="0x000f8" width="32" description="">
    <bitfield id="fault_id" width="4" begin="27" end="24" description="" rwaccess="RW" />
    <bitfield id="fault_mstid" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="fault_privid" width="4" begin="12" end="9" description="" rwaccess="RW" />
    <bitfield id="fault_ns" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="fault_type" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fault_clear_reg" offset="0x000fc" width="32" description="">
    <bitfield id="fault_clear" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mac_id0" offset="0x00110" width="32" description="">
    <bitfield id="mac_id0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mac_id1" offset="0x00114" width="32" description="">
    <bitfield id="mac_id1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pcievendorid" offset="0x00128" width="32" description="">
    <bitfield id="pciedeviceid" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="pcievendorid" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="lrstnmistat_clr" offset="0x00130" width="32" description="">
    <bitfield id="lreset_stat_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="lreset_stat_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_0_clr" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_1_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_2_clr" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_3_clr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_4_clr" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_5_clr" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_6_clr" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="nmi_stat_7_clr" width="1" begin="23" end="23" description="" rwaccess="RW" />
  </register>
  <register id="reset_stat_clr" offset="0x00134" width="32" description="">
    <bitfield id="grst_stat_clr" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="lrst_stat_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="boot_complete" offset="0x0013c" width="32" description="">
    <bitfield id="gem0_complete" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="gem1_complete" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="gem2_complete" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="gem3_complete" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="gem4_complete" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="gem5_complete" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="gem6_complete" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="gem7_complete" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="arm0_complete" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="arm1_complete" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="arm2_complete" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="arm3_complete" width="1" begin="11" end="11" description="" rwaccess="RW" />
  </register>
  <register id="boot_progress" offset="0x00140" width="32" description="">
    <bitfield id="boot_progress" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="reset_stat" offset="0x00144" width="32" description="">
    <bitfield id="clr_grst_stat_clr" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="clr_lrst_stat_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
  </register>
  <register id="lrstnmistat" offset="0x00148" width="32" description="">
    <bitfield id="clr_lreset_stat_0_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_1_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_2_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_3_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_4_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_5_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_6_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="clr_lreset_stat_7_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_0_clr" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_1_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_2_clr" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_3_clr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_4_clr" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_5_clr" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_6_clr" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="clr_nmi_stat_7_clr" width="1" begin="23" end="23" description="" rwaccess="RW" />
  </register>
  <register id="devcfg" offset="0x0014c" width="32" description="">
    <bitfield id="sysclkouten" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="pciessmode" width="2" begin="2" end="1" description="" rwaccess="RW" />
  </register>
  <register id="pwr_stat" offset="0x00150" width="32" description="">
    <bitfield id="hibernation" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="hibernation_mode" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="pwr_stat_general" width="29" begin="31" end="3" description="" rwaccess="RW" />
    <bitfield id="standby" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="class0_efuse_reg" offset="0x00180" width="32" description="">
    <bitfield id="class0_efuse_reg" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen0_0_efuse_reg0" offset="0x00190" width="32" description="">
    <bitfield id="sen0_0_efuse_reg0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen1_0_efuse_reg1" offset="0x00194" width="32" description="">
    <bitfield id="sen1_0_efuse_reg1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen2_0_efuse_reg2" offset="0x00198" width="32" description="">
    <bitfield id="sen2_0_efuse_reg2" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen3_0_efuse_reg3" offset="0x0019c" width="32" description="">
    <bitfield id="sen3_0_efuse_reg3" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen0_1_efuse_reg4" offset="0x001a0" width="32" description="">
    <bitfield id="sen0_1_efuse_reg4" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen1_1_efuse_reg5" offset="0x001a4" width="32" description="">
    <bitfield id="sen1_1_efuse_reg5" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen2_1_efuse_reg6" offset="0x001a8" width="32" description="">
    <bitfield id="sen2_1_efuse_reg6" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen3_1_efuse_reg7" offset="0x001ac" width="32" description="">
    <bitfield id="sen3_1_efuse_reg7" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen0_2_efuse_reg8" offset="0x001b0" width="32" description="">
    <bitfield id="sen0_2_efuse_reg8" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen1_2_efuse_reg9" offset="0x001b4" width="32" description="">
    <bitfield id="sen1_2_efuse_reg9" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen2_2_efuse_reg10" offset="0x001b8" width="32" description="">
    <bitfield id="sen2_2_efuse_reg10" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen3_2_efuse_reg11" offset="0x001bc" width="32" description="">
    <bitfield id="sen3_2_efuse_reg11" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen0_3_efuse_reg12" offset="0x001c0" width="32" description="">
    <bitfield id="sen0_3_efuse_reg12" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen1_3_efuse_reg13" offset="0x001c4" width="32" description="">
    <bitfield id="sen1_3_efuse_reg13" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen2_3_efuse_reg14" offset="0x001c8" width="32" description="">
    <bitfield id="sen2_3_efuse_reg14" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sen3_3_efuse_reg15" offset="0x001cc" width="32" description="">
    <bitfield id="sen3_3_efuse_reg15" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="nmigr" offset="0x00200" width="32" description="(1 of 8, stride 4)">
    <bitfield id="nmigr_0_reg_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ipcgr" offset="0x00240" width="32" description="(1 of 12, stride 4)">
    <bitfield id="ipcgr0_reg" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ipcgr0_src" width="28" begin="31" end="4" description="" rwaccess="RW" />
  </register>
  <register id="ipcgrh" offset="0x0027c" width="32" description="">
    <bitfield id="ipcgrh_reg" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ipcgrh_src" width="28" begin="31" end="4" description="" rwaccess="RW" />
  </register>
  <register id="ipcar" offset="0x00280" width="32" description="(1 of 12, stride 4)">
    <bitfield id="ipcar0_src_clr" width="28" begin="31" end="4" description="" rwaccess="RW" />
  </register>
  <register id="ipcarh" offset="0x002bc" width="32" description="">
    <bitfield id="ipcarh_src_clr" width="28" begin="31" end="4" description="" rwaccess="RW" />
  </register>
  <register id="tinpsel" offset="0x00300" width="32" description="">
    <bitfield id="tinpsel" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="toutsel" offset="0x00304" width="32" description="">
    <bitfield id="toutsel0" width="5" begin="4" end="0" description="" rwaccess="RW" />
    <bitfield id="toutsel1" width="5" begin="9" end="5" description="" rwaccess="RW" />
  </register>
  <register id="rstmux" offset="0x00308" width="32" description="(1 of 12, stride 4)">
    <bitfield id="rstmux_delay0" width="3" begin="7" end="5" description="" rwaccess="RW" />
    <bitfield id="rstmux_evstat0" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="rstmux_evstat_clr0" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="rstmux_lock0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="rstmux_omode0" width="3" begin="3" end="1" description="" rwaccess="RW" />
  </register>
  <register id="main_pll_ctl0" offset="0x00350" width="32" description="">
    <bitfield id="main_pll_ctl0_bwadju" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="main_pll_ctl0_rsvd" width="5" begin="23" end="19" description="" rwaccess="RW" />
    <bitfield id="main_pll_ctl0_clkf" width="7" begin="18" end="12" description="" rwaccess="RW" />
    <bitfield id="main_pll_ctl0_clkr" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="main_pll_ctl1" offset="0x00354" width="32" description="">
    <bitfield id="main_pll_ctl1_test" width="28" begin="31" end="4" description="" rwaccess="RW" />
    <bitfield id="main_pll_ctl1_bwadjl" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pass_pll_ctl0" offset="0x00358" width="32" description="">
    <bitfield id="pa_pll_ctl0_bwadju" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="pa_pll_ctl0_bypass" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="pa_pll_ctl0_clkod" width="4" begin="22" end="19" description="" rwaccess="RW" />
    <bitfield id="pa_pll_ctl0_clkf" width="13" begin="18" end="6" description="" rwaccess="RW" />
    <bitfield id="pa_pll_ctl0_clkr" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pass_pll_ctl1" offset="0x0035c" width="32" description="">
    <bitfield id="pa_pll_ctl1_test" width="28" begin="31" end="4" description="" rwaccess="RW" />
    <bitfield id="pa_pll_ctl1_bwadjl" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ddr3a_pll_ctl0" offset="0x00360" width="32" description="">
    <bitfield id="ddr3a_pll_ctl0_bwadju" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_ctl0_bypass" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_ctl0_clkod" width="4" begin="22" end="19" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_ctl0_clkf" width="13" begin="18" end="6" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_ctl0_clkr" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ddr3a_pll_ctl1" offset="0x00364" width="32" description="">
    <bitfield id="ddr3a_pll_ctl1_test" width="28" begin="31" end="4" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_ctl1_bwadjl" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ddr3b_pll_ctl0" offset="0x00368" width="32" description="">
    <bitfield id="ddr3b_pll_ctl0_bwadju" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_ctl0_bypass" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_ctl0_clkod" width="4" begin="22" end="19" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_ctl0_clkf" width="13" begin="18" end="6" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_ctl0_clkr" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ddr3b_pll_ctl1" offset="0x0036c" width="32" description="">
    <bitfield id="ddr3b_pll_ctl1_test" width="28" begin="31" end="4" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_ctl1_bwadjl" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_pll_ctl0" offset="0x00370" width="32" description="">
    <bitfield id="arm_pll_ctl0_bwadju" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="arm_pll_ctl0_bypass" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="arm_pll_ctl0_clkod" width="4" begin="22" end="19" description="" rwaccess="RW" />
    <bitfield id="arm_pll_ctl0_clkf" width="13" begin="18" end="6" description="" rwaccess="RW" />
    <bitfield id="arm_pll_ctl0_clkr" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_pll_ctl1" offset="0x00374" width="32" description="">
    <bitfield id="arm_pll_ctl1_test" width="28" begin="31" end="4" description="" rwaccess="RW" />
    <bitfield id="arm_pll_ctl1_bwadjl" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg0_0" offset="0x00400" width="32" description="">
    <bitfield id="arm_endian_cfg0_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg0_1" offset="0x00404" width="32" description="">
    <bitfield id="arm_endian_cfg0_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg0_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg1_0" offset="0x00408" width="32" description="">
    <bitfield id="arm_endian_cfg1_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg1_1" offset="0x0040c" width="32" description="">
    <bitfield id="arm_endian_cfg1_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg1_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg2_0" offset="0x00410" width="32" description="">
    <bitfield id="arm_endian_cfg2_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg2_1" offset="0x00414" width="32" description="">
    <bitfield id="arm_endian_cfg2_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg2_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg3_0" offset="0x00418" width="32" description="">
    <bitfield id="arm_endian_cfg3_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg3_1" offset="0x0041c" width="32" description="">
    <bitfield id="arm_endian_cfg3_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg3_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg4_0" offset="0x00420" width="32" description="">
    <bitfield id="arm_endian_cfg4_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg4_1" offset="0x00424" width="32" description="">
    <bitfield id="arm_endian_cfg4_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg4_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg5_0" offset="0x00428" width="32" description="">
    <bitfield id="arm_endian_cfg5_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg5_1" offset="0x0042c" width="32" description="">
    <bitfield id="arm_endian_cfg5_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg5_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg6_0" offset="0x00430" width="32" description="">
    <bitfield id="arm_endian_cfg6_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg6_1" offset="0x00434" width="32" description="">
    <bitfield id="arm_endian_cfg6_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg6_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg7_0" offset="0x00438" width="32" description="">
    <bitfield id="arm_endian_cfg7_baddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="arm_endian_cfg7_1" offset="0x0043c" width="32" description="">
    <bitfield id="arm_endian_cfg7_size" width="11" begin="10" end="0" description="" rwaccess="RW" />
    <bitfield id="arm_endian_cfg7_en" width="1" begin="16" end="16" description="" rwaccess="RW" />
  </register>
  <register id="chip_misc" offset="0x00700" width="32" description="">
    <bitfield id="chip_misc_qm_pri" width="3" begin="2" end="0" description="" rwaccess="RW" />
    <bitfield id="chip_misc_gem_l2rdlat" width="4" begin="6" end="3" description="" rwaccess="RW" />
    <bitfield id="chip_misc_gem_l2acs_lat" width="4" begin="10" end="7" description="" rwaccess="RW" />
    <bitfield id="chip_misc_gem_emif4f_psc_lock_n" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="chip_misc_msmc_block_parity_rst" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="chip_misc_racab_disable" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="chip_misc_raccd_disable" width="1" begin="14" end="14" description="" rwaccess="RW" />
  </register>
  <register id="led_core_passdone0" offset="0x00c00" width="32" description="">
    <bitfield id="d0" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="d1" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="d2" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="d3" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="d4" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="d5" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="d6" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="d7" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="i0" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="i1" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="i2" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="i3" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="i4" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="i5" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="i6" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="i7" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="l0" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="l1" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="l2" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="l3" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="l4" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="l5" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="l6" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="l7" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="p0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="p1" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="p2" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="p3" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="p4" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="p5" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="p6" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="p7" width="1" begin="28" end="28" description="" rwaccess="RW" />
  </register>
  <register id="led_core_passdone1" offset="0x00c04" width="32" description="">
    <bitfield id="d8" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="d9" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="d10" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="d11" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="i8" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="i9" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="i10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="i11" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="l8" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="l9" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="l10" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="l11" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="p8" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="p9" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="p10" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="p11" width="1" begin="12" end="12" description="" rwaccess="RW" />
  </register>
  <register id="led_arm_bootaddr" offset="0x00c20" width="32" description="">
    <bitfield id="led_arm_bootaddr" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="led_plllock0" offset="0x00c3c" width="32" description="">
    <bitfield id="core_general0" width="30" begin="31" end="2" description="" rwaccess="RW" />
    <bitfield id="sticky_en_lock" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="plllock" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="led_plllock1" offset="0x00c40" width="32" description="">
    <bitfield id="core0_code_loaded" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="core0_exe_ok" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="core1_code_loaded" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="core1_exe_ok" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="core2_code_loaded" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="core2_exe_ok" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="core3_code_loaded" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="core3_exe_ok" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="core4_code_loaded" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="core4_exe_ok" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="core5_code_loaded" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="core5_exe_ok" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="core6_code_loaded" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="core6_exe_ok" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="core7_code_loaded" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="core7_exe_ok" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="core8_code_loaded" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="core8_exe_ok" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="core9_code_loaded" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="core9_exe_ok" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="core10_code_loaded" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="core10_exe_ok" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="core11_code_loaded" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="core11_exe_ok" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="core_general1" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="led_chip_passdone" offset="0x00c44" width="32" description="">
    <bitfield id="chip_done" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="chip_pass" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="led_chip_passdone_rsvd" width="30" begin="31" end="2" description="" rwaccess="RW" />
  </register>
  <register id="led_gpio_clr" offset="0x00c48" width="32" description="">
    <bitfield id="led_gpio_src_clr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="led_gpio" offset="0x00c4c" width="32" description="">
    <bitfield id="clr_led_gpio_src_clr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tdiode" offset="0x00c50" width="32" description="">
    <bitfield id="tdiode" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="margin" offset="0x00c54" width="32" description="">
    <bitfield id="btcfg_margin_en" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="dftread0" width="7" begin="20" end="14" description="" rwaccess="RW" />
    <bitfield id="dftread1" width="7" begin="27" end="21" description="" rwaccess="RW" />
    <bitfield id="dftwrite0" width="7" begin="6" end="0" description="" rwaccess="RW" />
    <bitfield id="dftwrite1" width="7" begin="13" end="7" description="" rwaccess="RW" />
  </register>
  <register id="efuse_secrom_chksum0" offset="0x00c60" width="32" description="">
    <bitfield id="efuse_secrom_chksum0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="efuse_secrom_chksum1" offset="0x00c64" width="32" description="">
    <bitfield id="efuse_secrom_chksum1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="obsclk_ctl" offset="0x00c80" width="32" description="">
    <bitfield id="core_pll_obsclk_en" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="core_pll_obsclk_sel" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_obsclk_en" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="ddr3a_pll_obsclk_sel" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="pa_pll_obsclk_en" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="pa_pll_obsclk_sel" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_obsclk_en" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="ddr3b_pll_obsclk_sel" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="arm_pll_obsclk_en" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="arm_pll_obsclk_sel" width="1" begin="8" end="8" description="" rwaccess="RW" />
  </register>
  <register id="efuse_rsvd0" offset="0x00c90" width="32" description="">
    <bitfield id="efuse_rsvd0" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="efuse_rsvd1" offset="0x00c94" width="32" description="">
    <bitfield id="efuse_rsvd1" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="efuse_rsvd2" offset="0x00c98" width="32" description="">
    <bitfield id="efuse_rsvd2" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="efuse_rsvd3" offset="0x00c9c" width="32" description="">
    <bitfield id="efuse_rsvd3" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
