// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..8], a=dA, b=dB, c=dC, d=dD, e=dE, f=dF, g=dG, h=dH);

    RAM64(in=in, load=dA, address=address[0..5], out=memA);
    RAM64(in=in, load=dB, address=address[0..5], out=memB);
    RAM64(in=in, load=dC, address=address[0..5], out=memC);
    RAM64(in=in, load=dD, address=address[0..5], out=memD);
    RAM64(in=in, load=dE, address=address[0..5], out=memE);
    RAM64(in=in, load=dF, address=address[0..5], out=memF);
    RAM64(in=in, load=dG, address=address[0..5], out=memG);
    RAM64(in=in, load=dH, address=address[0..5], out=memH);

    Mux8Way16(a=memA, b=memB, c=memC, d=memD, e=memE, f=memF, g=memG, h=memH, sel=address[6..8], out=out);
}
