{"vcs1":{"timestamp_begin":1701284938.402365462, "rt":0.64, "ut":0.31, "st":0.26}}
{"vcselab":{"timestamp_begin":1701284939.132800726, "rt":0.88, "ut":0.55, "st":0.28}}
{"link":{"timestamp_begin":1701284940.077569973, "rt":0.56, "ut":0.20, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701284937.628865984}
{"VCS_COMP_START_TIME": 1701284937.628865984}
{"VCS_COMP_END_TIME": 1701284941.549460610}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336968}}
{"stitch_vcselab": {"peak_mem": 222608}}
