module ethernet_receive_synchronizer_b (
  input clk,
  input reset,

  input [7:0] alt_dataout,
  input alt_sync,
  input alt_disperr,
  input alt_ctrldetect,
  input alt_errdetect,
  input alt_rmfifodatadeleted,
  input alt_rmfifodatainserted,
  input alt_runlengthviolation,
  input alt_patterndetect,
  input alt_runningdisp,

  output reg [7:0] altpcs_dataout,
  output altpcs_sync,
  output reg altpcs_disperr,
  output reg altpcs_ctrldetect,
  output reg altpcs_errdetect,
  output reg altpcs_rmfifodatadeleted,
  output reg altpcs_rmfifodatainserted,
  output reg altpcs_carrierdetect
);
  parameter DEVICE_FAMILY = "ARRIAGX";    

  reg [7:0] alt_dataout_reg1;
  reg alt_sync_reg1;
  reg alt_sync_reg2;
  reg alt_disperr_reg1;
  reg alt_ctrldetect_reg1;
  reg alt_errdetect_reg1;
  reg alt_rmfifodatadeleted_reg1;
  reg alt_rmfifodatainserted_reg1;
  reg alt_patterndetect_reg1;
  reg alt_runningdisp_reg1;
  reg alt_runlengthviolation_latched;

  always @(posedge reset or posedge clk) begin
    if (reset) begin
      alt_dataout_reg1 <= 8'h0;
      alt_sync_reg1 <= 1'b0;
      alt_disperr_reg1 <= 1'b0;
      alt_ctrldetect_reg1 <= 1'b0;
      alt_errdetect_reg1 <= 1'b0;
      alt_rmfifodatadeleted_reg1 <= 1'b0;
      alt_rmfifodatainserted_reg1 <= 1'b0;
      alt_patterndetect_reg1 <= 1'b0;
      alt_runningdisp_reg1 <= 1'b0;
    end else begin
      alt_dataout_reg1 <= alt_dataout;
      alt_sync_reg1 <= alt_sync;
      alt_disperr_reg1 <= alt_disperr;
      alt_ctrldetect_reg1 <= alt_ctrldetect;
      alt_errdetect_reg1 <= alt_errdetect;
      alt_rmfifodatadeleted_reg1 <= alt_rmfifodatadeleted;
      alt_rmfifodatainserted_reg1 <= alt_rmfifodatainserted;
      alt_patterndetect_reg1 <= alt_patterndetect;
      alt_runningdisp_reg1 <= alt_runningdisp;
    end
  end
  
  generate 
    if (DEVICE_FAMILY == "STRATIXIIGX" || DEVICE_FAMILY == "ARRIAGX" || DEVICE_FAMILY == "STRATIXV" || DEVICE_FAMILY == "ARRIAV") begin
      always @(posedge reset or posedge clk) begin
        if (reset) begin
          altpcs_dataout <= 8'h0;
          altpcs_disperr <= 1'b1;
          altpcs_ctrldetect <= 1'b0;
          altpcs_errdetect <= 1'b1;
          altpcs_rmfifodatadeleted <= 1'b0;
          altpcs_rmfifodatainserted <= 1'b0;
        end else begin
          if (alt_sync) begin      
            altpcs_dataout <= alt_dataout_reg1;
            altpcs_disperr <= alt_disperr_reg1;
            altpcs_ctrldetect <= alt_ctrldetect_reg1;
            altpcs_errdetect <= alt_errdetect_reg1;
            altpcs_rmfifodatadeleted <= alt_rmfifodatadeleted_reg1;
            altpcs_rmfifodatainserted <= alt_rmfifodatainserted_reg1;
          end else begin
            altpcs_dataout <= 8'h0;
            altpcs_disperr <= 1'b1;
            altpcs_ctrldetect <= 1'b0;
            altpcs_errdetect <= 1'b1;
            altpcs_rmfifodatadeleted <= 1'b0;
            altpcs_rmfifodatainserted <= 1'b0;
          end
        end
      end
      assign altpcs_sync = alt_sync_reg1;      
    end
    else if (DEVICE_FAMILY == "STRATIXIV" || DEVICE_FAMILY == "ARRIAIIGX" || DEVICE_FAMILY == "CYCLONEIVGX" || DEVICE_FAMILY == "HARDCOPYIV" || DEVICE_FAMILY == "ARRIAIIGZ") begin
      always @(posedge reset or posedge clk) begin
        if (reset) begin
          altpcs_dataout <= 8'h0;
          altpcs_disperr <= 1'b1;
          altpcs_ctrldetect <= 1'b0;
          altpcs_errdetect <= 1'b1;
          altpcs_rmfifodatadeleted <= 1'b0;
          altpcs_rmfifodatainserted <= 1'b0;
          alt_sync_reg2 <= 1'b0;
        end else begin
          altpcs_dataout <= alt_dataout_reg1;
          altpcs_disperr <= alt_disperr_reg1;
          altpcs_ctrldetect <= alt_ctrldetect_reg1;
          altpcs_errdetect <= alt_errdetect_reg1;
          altpcs_rmfifodatadeleted <= alt_rmfifodatadeleted_reg1;
          altpcs_rmfifodatainserted <= alt_rmfifodatainserted_reg1;
          alt_sync_reg2 <= alt_sync_reg1;
        end
      end

      assign altpcs_sync = alt_sync_reg2;
    end
  endgenerate

  always @(posedge reset or posedge clk) begin
    if (reset) begin
      alt_runlengthviolation_latched <= 1'b0;
    end else begin
      if ((altpcs_carrierdetect == 1'b0) | (alt_sync == 1'b0)) begin
        alt_runlengthviolation_latched <= 1'b0;
      end else begin 
        if ((alt_runlengthviolation == 1'b1) & (alt_sync == 1'b1)) begin
          alt_runlengthviolation_latched <= 1'b1;
        end
      end       
    end
  end

  always @(posedge reset or posedge clk) begin
    if (reset) begin
      altpcs_carrierdetect <= 1'b1;
    end else begin
      if ((alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h1C & alt_ctrldetect_reg1 == 1'b1 & alt_errdetect_reg1 == 1'b1  
            & alt_disperr_reg1 ==1'b1 & alt_patterndetect_reg1 == 1'b1 & alt_runlengthviolation_latched == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hFC & alt_ctrldetect_reg1 == 1'b1 & alt_patterndetect_reg1 == 1'b1) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h9C & alt_ctrldetect_reg1 == 1'b1 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hBC & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hAC & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hB4 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hA7 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0 
            & alt_runningdisp_reg1 == 1'b1) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hA1 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0 
            & alt_runningdisp_reg1 == 1'b1 & alt_runlengthviolation_latched == 1'b1) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'hA2 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0 
            & alt_runningdisp_reg1 == 1'b1  
            & ((alt_runningdisp == 1'b1 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b1)
             | (alt_runningdisp == 1'b0 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b0))) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h43 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h53 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h4B & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h47 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0
            & alt_runningdisp_reg1 == 1'b0) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h41 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0
            & alt_runningdisp_reg1 == 1'b0 & alt_runlengthviolation_latched == 1'b1 
            & ((alt_runningdisp == 1'b1 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b0)
             | (alt_runningdisp == 1'b0 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b1))) ||
          (alt_sync_reg1 == 1'b1 & alt_dataout_reg1 == 8'h42 & alt_ctrldetect_reg1 == 1'b0 & alt_patterndetect_reg1 == 1'b0
            & alt_runningdisp_reg1 == 1'b0 & ((alt_runningdisp == 1'b1 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b0)
             | (alt_runningdisp == 1'b0 & alt_errdetect_reg1 == 1'b1 & alt_disperr_reg1 == 1'b1))))
       begin      
        altpcs_carrierdetect <= 1'b0;
      end else begin
        altpcs_carrierdetect <= 1'b1;
      end
    end
  end

endmodule