xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_9,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_utils_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_12,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/c_addsub_v12_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_14,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/mult_gen_v12_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_5,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/axi_utils_v2_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
cordic_v6_0_vh_rfs.vhd,vhdl,cordic_v6_0_14,../../../ipstatic/ip/gly_0/src/cordic_ip_1/hdl/cordic_v6_0_vh_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
cordic_ip.vhd,vhdl,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/cordic_ip_1/sim/cordic_ip.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_3,../../../ipstatic/ip/gly_0/src/fifo_ip_1/simulation/fifo_generator_vlog_beh.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_3,../../../ipstatic/ip/gly_0/src/fifo_ip_1/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_3,../../../ipstatic/ip/gly_0/src/fifo_ip_1/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
fifo_ip.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/fifo_ip_1/sim/fifo_ip.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
dout.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/dout.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
genMat.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/genMat.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
gly_v5_0_S00_AXI.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/hdl/gly_v5_0_S00_AXI.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
rgb2gray.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/rgb2gray.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
sobel.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/src/sobel.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
gly_v5_0.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/hdl/gly_v5_0.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
gly_0.v,verilog,xil_defaultlib,../../../../zonghe1.srcs/sources_1/ip/gly_0/sim/gly_0.v,incdir="../../../../zonghe1.srcs/sources_1/ip/gly_0/drivers/gly_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
