# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sources_1/imports/Bachelorarbeit/Audio_Processor.vhd" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sources_1/imports/Bachelorarbeit/Clock_Generator.vhd" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sources_1/imports/Bachelorarbeit/I2S_Receiver.vhd" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sources_1/imports/Bachelorarbeit/I2S_Transmitter.vhd" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sources_1/new/TOP.vhd" \
"../../../../Filterdesign_Bachelorarbeit.srcs/sim_1/new/tb_TOP.vhd" \

# Do not sort compile order
nosort
