Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jul 15 04:43:31 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_control_sets -verbose -file calculadora_retentor_control_sets_placed.rpt
| Design       : calculadora_retentor
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |               |                        |                5 |             11 |
|  CLK100MHZ_IBUF_BUFG |               | debouncer_reset/PB_cnt |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |               | debouncer/PB_cnt       |                4 |             15 |
+----------------------+---------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 11     |                     1 |
| 15     |                     2 |
+--------+-----------------------+


