#  Host side configuration file for source level debug support.
#
#  Copyright (c) 2010 - 2016, Intel Corporation. All rights reserved. <BR>
#  This software and associated documentation (if any) is furnished
#  under a license and may only be used or copied in accordance
#  with the terms of the license. Except as permitted by such
#  license, no part of this software or documentation may be
#  reproduced, stored in a retrieval system, or transmitted in any
#  form or by any means without the express written consent of
#  Intel Corporation.

[Debug Port]
Channel = Pipe
Port = /tmp/serial
FlowControl = 1
BaudRate = 115200
Server = 

[Target System]
# Debugger needs to know the target processor count in the initialization step.
#  Use a value larger enough.
ProcessorCount = 16

[Features]
TerminalRedirectionPort = 20715

# Specify the alternative symbol path search path if the symbol file is moved
# SymbolPath = /home/foo/x/Build;/home/foo/y/Build

[Maintenance]
# Trace controls which contents are saved in udk-debugger-trace.log:
#   BIT0: error debug messages
#   BIT1: warning debug messages
#   BIT2: information debug messages
#   BIT3: verbose debug messages
#   BIT4: firmware debug output
#   BIT5: hex dump of debug packet
#   BIT6 ~ BIT31: Reserved for future use
# Trace = 0x1f

# The time to delay between the debugger's reset on the target system and the
#  start of the WinDbg session's setup on the host.
# ResetDelay = 10