

================================================================
== Vivado HLS Report for 'shuffle_48_l_p'
================================================================
* Date:           Fri Dec 21 00:12:04 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21313|  21313|  21313|  21313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  21312|  21312|       222|          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    220|        22|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     20|         2|          -|          -|    10|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     294|    136|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      87|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     531|    241|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_fYi_x_U506  |ShuffleNetV2_mux_fYi  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_29_fu_802_p2      |     +    |      0|  26|  12|           1|           7|
    |h_29_fu_893_p2       |     +    |      0|  17|   9|           4|           1|
    |tmp_380_fu_790_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_381_fu_822_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_382_fu_851_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_385_fu_881_p2    |     +    |      0|  29|  13|           8|           8|
    |tmp_386_fu_907_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_387_fu_917_p2    |     +    |      0|  29|  13|           8|           8|
    |w_39_fu_980_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond2_fu_887_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond3_fu_796_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_974_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 294| 136|          92|          92|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |co_reg_729  |   9|          2|    7|         14|
    |h_reg_740   |   9|          2|    4|          8|
    |w_reg_751   |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   16|         36|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   5|   0|    5|          0|
    |co_29_reg_1100          |   7|   0|    7|          0|
    |co_reg_729              |   7|   0|    7|          0|
    |h_29_reg_1123           |   4|   0|    4|          0|
    |h_reg_740               |   4|   0|    4|          0|
    |output_V_addr_reg_1128  |  14|   0|   14|          0|
    |tmp_380_reg_1092        |  10|   0|   11|          1|
    |tmp_382_reg_1110        |  14|   0|   15|          1|
    |tmp_385_reg_1115        |   7|   0|    8|          1|
    |tmp_45_reg_1105         |   6|   0|    6|          0|
    |tmp_507_reg_1088        |   1|   0|    1|          0|
    |w_39_reg_1376           |   4|   0|    4|          0|
    |w_reg_751               |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  87|   0|   90|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_done                           | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |      shuffle_48_l_p     | return value |
|output_V_address0                 | out |   14|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_48_8x8_p_V_48_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_48_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_48_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_1_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_8_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_9_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_10_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_11_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_12_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_13_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_14_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_15_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_16_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_17_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_18_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_19_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_20_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_21_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_22_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_23_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_24_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_25_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_25_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_25_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_26_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_26_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_26_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_27_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_27_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_27_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_28_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_28_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_28_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_29_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_29_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_29_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_30_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_30_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_30_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_31_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_31_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_31_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_32_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_32_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_32_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_33_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_33_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_33_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_34_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_34_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_34_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_35_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_35_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_35_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_36_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_36_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_36_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_37_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_37_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_37_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_38_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_38_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_38_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_39_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_39_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_39_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_40_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_40_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_40_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_41_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_41_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_41_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_42_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_42_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_42_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_43_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_43_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_43_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_44_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_44_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_44_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_45_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_45_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_45_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_46_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_46_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_46_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_47_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
|buffer1_1_48_8x8_p_V_47_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
|buffer1_1_48_8x8_p_V_47_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

