// Seed: 942959416
module module_0 (
    input supply1 id_0
);
  wire id_2;
  assign module_1.type_13 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output logic id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  if ((1)) begin : LABEL_0
    always @(negedge id_7 or negedge id_4) id_5 <= id_1;
  end else begin : LABEL_0
    wire id_10;
  end
  module_0 modCall_1 (id_7);
endmodule
