var group__CM3__nvic__isrprototypes__STM32L0 =
[
    [ "adc_comp_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gabdc09d5122745baaebd4c5addded7483", null ],
    [ "dma1_channel1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga8e3d66f43880efbd56cc2f68347b9b19", null ],
    [ "dma1_channel2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga8f2b7f6cb406ba7b5b62da71d6b34999", null ],
    [ "dma1_channel4_5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga9e83efed88589c47e9999aab8b66ed93", null ],
    [ "exti0_1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gadfacdbcd5bfea51a886179257319f2f3", null ],
    [ "exti2_3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gab928874688123610f88ef9a5ac348965", null ],
    [ "exti4_15_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga45573671e743214cb98daa429d14294e", null ],
    [ "flash_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga57a0886a4249e72421cb4307e96cff14", null ],
    [ "i2c1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga6bcd1d213ee139df33f9a7e00c8956c5", null ],
    [ "i2c2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga71ce430ac7200128c46b2f405f56b5a8", null ],
    [ "i2c3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga3aeeb58bf36a09297fc4328412faa55d", null ],
    [ "lcd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga934ec46b98d3323662e2c7ce97646eab", null ],
    [ "lptim1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0c896b50feb2003e263d9f7e9f910b43", null ],
    [ "lpuart1_aes_rng_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gae62d0dee95795f9f1315a0a82ecd34f7", null ],
    [ "pvd_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga74517c8242e1c45f17d53aee893f22a8", null ],
    [ "rcc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga46cfe75cf23f4770de16193710b7d9ae", null ],
    [ "reserved4_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga864ea4bf5d9c87048517502be19dfa97", null ],
    [ "rtc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaa4f18104015de13014524989b16db6c4", null ],
    [ "spi1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaeed57d7878fa52bd54739063b63870d4", null ],
    [ "spi2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga9fde28b9c0a8bea675adafbc14c0fd3d", null ],
    [ "tim21_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga1795c711ca2e3ea2c580a4891e1441e5", null ],
    [ "tim22_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaca2ac5dbd076118951056405fe211755", null ],
    [ "tim2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga2a951a29ef97943a27eb1e25228c635c", null ],
    [ "tim3_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaae29a8980d4390308e7010de9c992080", null ],
    [ "tim6_dac_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga521eeb38cbe77b5a72a90f81d207b410", null ],
    [ "tim7_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#gaefa839f59b15b5efbfe00573d81885e4", null ],
    [ "tsc_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga0c3e5584115123b0080dc44d8aaa044f", null ],
    [ "usart1_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga7b98b3bc83ff519a8840f2c49e523897", null ],
    [ "usart2_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga4ef5b9c30c57ea631c43778171dd0908", null ],
    [ "usart4_5_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga22d7831e1c44d825719d8b3a635462ff", null ],
    [ "usb_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga9dd0caa7d41601fb1547f79cdb8c4726", null ],
    [ "wwdg_isr", "group__CM3__nvic__isrprototypes__STM32L0.html#ga4f5e1b72720bea15967169a87ceadf5c", null ]
];