// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "10/24/2020 22:17:30"

// 
// Device: Altera EP3C10E144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DAC_Input (
	CLK,
	RST_BTN,
	XMT,
	FMT,
	LCK,
	DIN,
	BCK,
	SCL,
	DMP,
	FLT);
input 	CLK;
input 	RST_BTN;
output 	XMT;
output 	FMT;
output 	LCK;
output 	DIN;
output 	BCK;
output 	SCL;
output 	DMP;
output 	FLT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \XMT~output_o ;
wire \FMT~output_o ;
wire \LCK~output_o ;
wire \DIN~output_o ;
wire \BCK~output_o ;
wire \SCL~output_o ;
wire \DMP~output_o ;
wire \FLT~output_o ;
wire \CLK~input_o ;
wire \InputClock|cnt[0]~1_combout ;
wire \InputClock|cnt[1]~0_combout ;
wire \InputClock|CLK_OUT~0_combout ;
wire \InputClock|CLK_OUT~q ;
wire \I2S_Module|CNT[0]~32_combout ;
wire \RST_BTN~input_o ;
wire \I2S_Module|CNT[24]~96_combout ;
wire \I2S_Module|CNT[0]~33 ;
wire \I2S_Module|CNT[1]~34_combout ;
wire \I2S_Module|CNT[1]~35 ;
wire \I2S_Module|CNT[2]~36_combout ;
wire \I2S_Module|CNT[2]~37 ;
wire \I2S_Module|CNT[3]~38_combout ;
wire \I2S_Module|CNT[3]~39 ;
wire \I2S_Module|CNT[4]~40_combout ;
wire \I2S_Module|CNT[4]~41 ;
wire \I2S_Module|CNT[5]~42_combout ;
wire \I2S_Module|CNT[5]~43 ;
wire \I2S_Module|CNT[6]~44_combout ;
wire \I2S_Module|CNT[6]~45 ;
wire \I2S_Module|CNT[7]~46_combout ;
wire \I2S_Module|CNT[7]~47 ;
wire \I2S_Module|CNT[8]~48_combout ;
wire \I2S_Module|CNT[8]~49 ;
wire \I2S_Module|CNT[9]~50_combout ;
wire \I2S_Module|CNT[9]~51 ;
wire \I2S_Module|CNT[10]~52_combout ;
wire \I2S_Module|CNT[10]~53 ;
wire \I2S_Module|CNT[11]~54_combout ;
wire \I2S_Module|CNT[11]~55 ;
wire \I2S_Module|CNT[12]~56_combout ;
wire \I2S_Module|CNT[12]~57 ;
wire \I2S_Module|CNT[13]~58_combout ;
wire \I2S_Module|CNT[13]~59 ;
wire \I2S_Module|CNT[14]~60_combout ;
wire \I2S_Module|CNT[14]~61 ;
wire \I2S_Module|CNT[15]~62_combout ;
wire \I2S_Module|CNT[15]~63 ;
wire \I2S_Module|CNT[16]~64_combout ;
wire \I2S_Module|CNT[16]~65 ;
wire \I2S_Module|CNT[17]~66_combout ;
wire \I2S_Module|CNT[17]~67 ;
wire \I2S_Module|CNT[18]~68_combout ;
wire \I2S_Module|CNT[18]~69 ;
wire \I2S_Module|CNT[19]~70_combout ;
wire \I2S_Module|CNT[19]~71 ;
wire \I2S_Module|CNT[20]~72_combout ;
wire \I2S_Module|CNT[20]~73 ;
wire \I2S_Module|CNT[21]~74_combout ;
wire \I2S_Module|CNT[21]~75 ;
wire \I2S_Module|CNT[22]~76_combout ;
wire \I2S_Module|CNT[22]~77 ;
wire \I2S_Module|CNT[23]~78_combout ;
wire \I2S_Module|CNT[23]~79 ;
wire \I2S_Module|CNT[24]~80_combout ;
wire \I2S_Module|CNT[24]~81 ;
wire \I2S_Module|CNT[25]~82_combout ;
wire \I2S_Module|CNT[25]~83 ;
wire \I2S_Module|CNT[26]~84_combout ;
wire \I2S_Module|CNT[26]~85 ;
wire \I2S_Module|CNT[27]~86_combout ;
wire \I2S_Module|CNT[27]~87 ;
wire \I2S_Module|CNT[28]~88_combout ;
wire \I2S_Module|CNT[28]~89 ;
wire \I2S_Module|CNT[29]~90_combout ;
wire \I2S_Module|CNT[29]~91 ;
wire \I2S_Module|CNT[30]~92_combout ;
wire \I2S_Module|CNT[30]~93 ;
wire \I2S_Module|CNT[31]~94_combout ;
wire \I2S_Module|LessThan0~0_combout ;
wire \I2S_Module|LessThan0~1_combout ;
wire \I2S_Module|LessThan0~2_combout ;
wire \I2S_Module|LessThan0~3_combout ;
wire \I2S_Module|LessThan0~4_combout ;
wire \I2S_Module|LessThan0~5_combout ;
wire \I2S_Module|LessThan0~6_combout ;
wire \I2S_Module|LessThan0~7_combout ;
wire \I2S_Module|LessThan0~8_combout ;
wire \I2S_Module|LessThan0~9_combout ;
wire \I2S_Module|LessThan0~10_combout ;
wire \I2S_Module|SCLK_temp~0_combout ;
wire \I2S_Module|SCLK_temp~q ;
wire \I2S_Module|Transmitter|currentState.resetState~q ;
wire \I2S_Module|Transmitter|Selector36~0_combout ;
wire \I2S_Module|Transmitter|Add0~0_combout ;
wire \I2S_Module|Transmitter|Selector67~0_combout ;
wire \I2S_Module|Transmitter|Add0~1 ;
wire \I2S_Module|Transmitter|Add0~2_combout ;
wire \I2S_Module|Transmitter|Selector66~0_combout ;
wire \I2S_Module|Transmitter|Add0~3 ;
wire \I2S_Module|Transmitter|Add0~4_combout ;
wire \I2S_Module|Transmitter|Selector65~0_combout ;
wire \I2S_Module|Transmitter|Add0~5 ;
wire \I2S_Module|Transmitter|Add0~6_combout ;
wire \I2S_Module|Transmitter|Selector64~0_combout ;
wire \I2S_Module|Transmitter|Add0~7 ;
wire \I2S_Module|Transmitter|Add0~8_combout ;
wire \I2S_Module|Transmitter|Selector63~0_combout ;
wire \I2S_Module|Transmitter|Add0~9 ;
wire \I2S_Module|Transmitter|Add0~10_combout ;
wire \I2S_Module|Transmitter|Selector62~0_combout ;
wire \I2S_Module|Transmitter|Add0~11 ;
wire \I2S_Module|Transmitter|Add0~12_combout ;
wire \I2S_Module|Transmitter|Selector61~0_combout ;
wire \I2S_Module|Transmitter|Add0~13 ;
wire \I2S_Module|Transmitter|Add0~14_combout ;
wire \I2S_Module|Transmitter|Selector60~0_combout ;
wire \I2S_Module|Transmitter|Add0~15 ;
wire \I2S_Module|Transmitter|Add0~16_combout ;
wire \I2S_Module|Transmitter|Selector59~0_combout ;
wire \I2S_Module|Transmitter|Add0~17 ;
wire \I2S_Module|Transmitter|Add0~18_combout ;
wire \I2S_Module|Transmitter|Selector58~0_combout ;
wire \I2S_Module|Transmitter|Add0~19 ;
wire \I2S_Module|Transmitter|Add0~20_combout ;
wire \I2S_Module|Transmitter|Selector57~0_combout ;
wire \I2S_Module|Transmitter|Add0~21 ;
wire \I2S_Module|Transmitter|Add0~22_combout ;
wire \I2S_Module|Transmitter|Selector56~0_combout ;
wire \I2S_Module|Transmitter|Add0~23 ;
wire \I2S_Module|Transmitter|Add0~24_combout ;
wire \I2S_Module|Transmitter|Selector55~0_combout ;
wire \I2S_Module|Transmitter|Add0~25 ;
wire \I2S_Module|Transmitter|Add0~26_combout ;
wire \I2S_Module|Transmitter|Selector54~0_combout ;
wire \I2S_Module|Transmitter|Add0~27 ;
wire \I2S_Module|Transmitter|Add0~28_combout ;
wire \I2S_Module|Transmitter|Selector53~0_combout ;
wire \I2S_Module|Transmitter|Add0~29 ;
wire \I2S_Module|Transmitter|Add0~30_combout ;
wire \I2S_Module|Transmitter|Selector52~0_combout ;
wire \I2S_Module|Transmitter|Add0~31 ;
wire \I2S_Module|Transmitter|Add0~32_combout ;
wire \I2S_Module|Transmitter|Selector51~0_combout ;
wire \I2S_Module|Transmitter|Add0~33 ;
wire \I2S_Module|Transmitter|Add0~34_combout ;
wire \I2S_Module|Transmitter|Selector50~0_combout ;
wire \I2S_Module|Transmitter|Add0~35 ;
wire \I2S_Module|Transmitter|Add0~36_combout ;
wire \I2S_Module|Transmitter|Selector49~0_combout ;
wire \I2S_Module|Transmitter|Add0~37 ;
wire \I2S_Module|Transmitter|Add0~38_combout ;
wire \I2S_Module|Transmitter|Selector48~0_combout ;
wire \I2S_Module|Transmitter|Add0~39 ;
wire \I2S_Module|Transmitter|Add0~40_combout ;
wire \I2S_Module|Transmitter|Selector47~0_combout ;
wire \I2S_Module|Transmitter|Add0~41 ;
wire \I2S_Module|Transmitter|Add0~42_combout ;
wire \I2S_Module|Transmitter|Selector46~0_combout ;
wire \I2S_Module|Transmitter|Add0~43 ;
wire \I2S_Module|Transmitter|Add0~44_combout ;
wire \I2S_Module|Transmitter|Selector45~0_combout ;
wire \I2S_Module|Transmitter|Add0~45 ;
wire \I2S_Module|Transmitter|Add0~46_combout ;
wire \I2S_Module|Transmitter|Selector44~0_combout ;
wire \I2S_Module|Transmitter|Add0~47 ;
wire \I2S_Module|Transmitter|Add0~48_combout ;
wire \I2S_Module|Transmitter|Selector43~0_combout ;
wire \I2S_Module|Transmitter|Add0~49 ;
wire \I2S_Module|Transmitter|Add0~50_combout ;
wire \I2S_Module|Transmitter|Selector42~0_combout ;
wire \I2S_Module|Transmitter|Add0~51 ;
wire \I2S_Module|Transmitter|Add0~52_combout ;
wire \I2S_Module|Transmitter|Selector41~0_combout ;
wire \I2S_Module|Transmitter|Add0~53 ;
wire \I2S_Module|Transmitter|Add0~54_combout ;
wire \I2S_Module|Transmitter|Selector40~0_combout ;
wire \I2S_Module|Transmitter|Add0~55 ;
wire \I2S_Module|Transmitter|Add0~56_combout ;
wire \I2S_Module|Transmitter|Selector39~0_combout ;
wire \I2S_Module|Transmitter|Add0~57 ;
wire \I2S_Module|Transmitter|Add0~58_combout ;
wire \I2S_Module|Transmitter|Selector38~0_combout ;
wire \I2S_Module|Transmitter|Add0~59 ;
wire \I2S_Module|Transmitter|Add0~60_combout ;
wire \I2S_Module|Transmitter|Selector37~0_combout ;
wire \I2S_Module|Transmitter|Add0~61 ;
wire \I2S_Module|Transmitter|Add0~62_combout ;
wire \I2S_Module|Transmitter|LessThan1~5_combout ;
wire \I2S_Module|Transmitter|LessThan1~0_combout ;
wire \I2S_Module|Transmitter|LessThan1~1_combout ;
wire \I2S_Module|Transmitter|LessThan1~2_combout ;
wire \I2S_Module|Transmitter|LessThan1~3_combout ;
wire \I2S_Module|Transmitter|LessThan1~4_combout ;
wire \I2S_Module|Transmitter|LessThan1~6_combout ;
wire \I2S_Module|Transmitter|LessThan1~7_combout ;
wire \I2S_Module|Transmitter|LessThan1~8_combout ;
wire \I2S_Module|Transmitter|LessThan1~9_combout ;
wire \I2S_Module|Transmitter|LessThan1~10_combout ;
wire \I2S_Module|Transmitter|currentState~9_combout ;
wire \I2S_Module|Transmitter|currentState.loadWordState~q ;
wire \I2S_Module|Transmitter|currentState~8_combout ;
wire \I2S_Module|Transmitter|currentState.transmitWordState~q ;
wire \I2S_Module|Transmitter|Selector1~0_combout ;
wire \I2S_Module|Transmitter|Selector1~1_combout ;
wire \I2S_Module|Transmitter|Selector1~2_combout ;
wire \I2S_Module|Transmitter|LRCLK_temp~q ;
wire \I2S_Module|Add1~0_combout ;
wire \I2S_Module|Transmitter|Selector0~0_combout ;
wire \I2S_Module|Transmitter|ready_temp~q ;
wire \I2S_Module|currentState.resetState~q ;
wire \I2S_Module|currentState~6_combout ;
wire \I2S_Module|currentState.waitForStartState~q ;
wire \I2S_Module|currentState~7_combout ;
wire \I2S_Module|currentState.increaseAddressState~q ;
wire \I2S_Module|currentState~8_combout ;
wire \I2S_Module|currentState~9_combout ;
wire \I2S_Module|currentState.waitForReadyState~q ;
wire \I2S_Module|Word_CNT~2_combout ;
wire \I2S_Module|Add1~1 ;
wire \I2S_Module|Add1~11_combout ;
wire \I2S_Module|Selector30~0_combout ;
wire \I2S_Module|Add1~12 ;
wire \I2S_Module|Add1~13_combout ;
wire \I2S_Module|Selector29~0_combout ;
wire \I2S_Module|Add1~14 ;
wire \I2S_Module|Add1~15_combout ;
wire \I2S_Module|Selector28~0_combout ;
wire \I2S_Module|Add1~16 ;
wire \I2S_Module|Add1~17_combout ;
wire \I2S_Module|Selector27~0_combout ;
wire \I2S_Module|Add1~18 ;
wire \I2S_Module|Add1~19_combout ;
wire \I2S_Module|Selector26~0_combout ;
wire \I2S_Module|Add1~20 ;
wire \I2S_Module|Add1~21_combout ;
wire \I2S_Module|Selector25~0_combout ;
wire \I2S_Module|Add1~22 ;
wire \I2S_Module|Add1~23_combout ;
wire \I2S_Module|Selector24~0_combout ;
wire \I2S_Module|Add1~24 ;
wire \I2S_Module|Add1~25_combout ;
wire \I2S_Module|Selector23~0_combout ;
wire \I2S_Module|Add1~26 ;
wire \I2S_Module|Add1~27_combout ;
wire \I2S_Module|Selector22~0_combout ;
wire \I2S_Module|Add1~28 ;
wire \I2S_Module|Add1~29_combout ;
wire \I2S_Module|Selector21~0_combout ;
wire \I2S_Module|Add1~30 ;
wire \I2S_Module|Add1~31_combout ;
wire \I2S_Module|Selector20~0_combout ;
wire \I2S_Module|Add1~32 ;
wire \I2S_Module|Add1~33_combout ;
wire \I2S_Module|Selector19~0_combout ;
wire \I2S_Module|Add1~34 ;
wire \I2S_Module|Add1~35_combout ;
wire \I2S_Module|Selector18~0_combout ;
wire \I2S_Module|Add1~36 ;
wire \I2S_Module|Add1~37_combout ;
wire \I2S_Module|Selector17~0_combout ;
wire \I2S_Module|Add1~38 ;
wire \I2S_Module|Add1~39_combout ;
wire \I2S_Module|Selector16~0_combout ;
wire \I2S_Module|Add1~40 ;
wire \I2S_Module|Add1~41_combout ;
wire \I2S_Module|Selector15~0_combout ;
wire \I2S_Module|Add1~42 ;
wire \I2S_Module|Add1~43_combout ;
wire \I2S_Module|Selector14~0_combout ;
wire \I2S_Module|Add1~44 ;
wire \I2S_Module|Add1~45_combout ;
wire \I2S_Module|Selector13~0_combout ;
wire \I2S_Module|Add1~46 ;
wire \I2S_Module|Add1~47_combout ;
wire \I2S_Module|Selector12~0_combout ;
wire \I2S_Module|Add1~48 ;
wire \I2S_Module|Add1~49_combout ;
wire \I2S_Module|Selector11~0_combout ;
wire \I2S_Module|Add1~50 ;
wire \I2S_Module|Add1~51_combout ;
wire \I2S_Module|Selector10~0_combout ;
wire \I2S_Module|Add1~52 ;
wire \I2S_Module|Add1~53_combout ;
wire \I2S_Module|Selector9~0_combout ;
wire \I2S_Module|Add1~54 ;
wire \I2S_Module|Add1~55_combout ;
wire \I2S_Module|Selector8~0_combout ;
wire \I2S_Module|Add1~56 ;
wire \I2S_Module|Add1~57_combout ;
wire \I2S_Module|Selector7~0_combout ;
wire \I2S_Module|Add1~58 ;
wire \I2S_Module|Add1~59_combout ;
wire \I2S_Module|Selector6~0_combout ;
wire \I2S_Module|Add1~60 ;
wire \I2S_Module|Add1~61_combout ;
wire \I2S_Module|Selector5~0_combout ;
wire \I2S_Module|Add1~62 ;
wire \I2S_Module|Add1~63_combout ;
wire \I2S_Module|Selector4~0_combout ;
wire \I2S_Module|Add1~64 ;
wire \I2S_Module|Add1~65_combout ;
wire \I2S_Module|Selector3~0_combout ;
wire \I2S_Module|Add1~66 ;
wire \I2S_Module|Add1~67_combout ;
wire \I2S_Module|Selector2~0_combout ;
wire \I2S_Module|Add1~68 ;
wire \I2S_Module|Add1~69_combout ;
wire \I2S_Module|Selector1~0_combout ;
wire \I2S_Module|Add1~70 ;
wire \I2S_Module|Add1~71_combout ;
wire \I2S_Module|Selector0~0_combout ;
wire \I2S_Module|Add1~2_combout ;
wire \I2S_Module|Add1~3_combout ;
wire \I2S_Module|LessThan1~0_combout ;
wire \I2S_Module|Add1~4_combout ;
wire \I2S_Module|Add1~5_combout ;
wire \I2S_Module|Add1~6_combout ;
wire \I2S_Module|Add1~7_combout ;
wire \I2S_Module|Add1~8_combout ;
wire \I2S_Module|Add1~9_combout ;
wire \I2S_Module|Add1~10_combout ;
wire \I2S_Module|Selector31~0_combout ;
wire \I2S_Module|Transmitter|Tx_temp~0_combout ;
wire \I2S_Module|Transmitter|Selector33~0_combout ;
wire \I2S_Module|Transmitter|Selector32~0_combout ;
wire \I2S_Module|Transmitter|Selector31~0_combout ;
wire \I2S_Module|Transmitter|Selector30~0_combout ;
wire \I2S_Module|Transmitter|Selector29~0_combout ;
wire \I2S_Module|Transmitter|Selector28~0_combout ;
wire \I2S_Module|Transmitter|Selector27~0_combout ;
wire \I2S_Module|Transmitter|Selector26~0_combout ;
wire \I2S_Module|Transmitter|Selector25~0_combout ;
wire \I2S_Module|Transmitter|Selector24~0_combout ;
wire \I2S_Module|Transmitter|Selector23~0_combout ;
wire \I2S_Module|Transmitter|Selector22~0_combout ;
wire \I2S_Module|Transmitter|Selector21~0_combout ;
wire \I2S_Module|Transmitter|Selector20~0_combout ;
wire \I2S_Module|Transmitter|Selector19~0_combout ;
wire \I2S_Module|Transmitter|Selector18~0_combout ;
wire \I2S_Module|Transmitter|Selector17~0_combout ;
wire \I2S_Module|Transmitter|Selector16~0_combout ;
wire \I2S_Module|Transmitter|Selector15~0_combout ;
wire \I2S_Module|Transmitter|Selector14~0_combout ;
wire \I2S_Module|Transmitter|Selector13~0_combout ;
wire \I2S_Module|Transmitter|Selector12~0_combout ;
wire \I2S_Module|Transmitter|Selector11~0_combout ;
wire \I2S_Module|Transmitter|Selector10~0_combout ;
wire \I2S_Module|Transmitter|Selector9~0_combout ;
wire \I2S_Module|Transmitter|Selector8~0_combout ;
wire \I2S_Module|Transmitter|Selector7~0_combout ;
wire \I2S_Module|Transmitter|Selector6~0_combout ;
wire \I2S_Module|Transmitter|Selector5~0_combout ;
wire \I2S_Module|Transmitter|Selector4~0_combout ;
wire \I2S_Module|Transmitter|Selector3~0_combout ;
wire \I2S_Module|Transmitter|Selector2~0_combout ;
wire \I2S_Module|Transmitter|SD_temp~q ;
wire \I2S_Module|Transmitter|ENB~0_combout ;
wire \I2S_Module|Transmitter|ENB~q ;
wire \I2S_Module|Transmitter|SCLK~combout ;
wire [31:0] \I2S_Module|Tx ;
wire [31:0] \I2S_Module|Word_CNT ;
wire [2:0] \InputClock|cnt ;
wire [6:0] \I2S_Module|ROM_Address ;
wire [31:0] \I2S_Module|CNT ;
wire [31:0] \I2S_Module|Transmitter|bitCounter ;
wire [15:0] \I2S_Module|ROM|altsyncram_component|auto_generated|q_a ;
wire [31:0] \I2S_Module|Transmitter|Tx_temp ;

wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [15] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [14] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [13] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [12] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [11] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [10] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [9] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [8] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [7] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [6] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [5] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [4] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [3] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [2] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [1] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \I2S_Module|ROM|altsyncram_component|auto_generated|q_a [0] = \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneiii_io_obuf \XMT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\XMT~output_o ),
	.obar());
// synopsys translate_off
defparam \XMT~output .bus_hold = "false";
defparam \XMT~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \FMT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FMT~output_o ),
	.obar());
// synopsys translate_off
defparam \FMT~output .bus_hold = "false";
defparam \FMT~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \LCK~output (
	.i(!\I2S_Module|Transmitter|LRCLK_temp~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCK~output_o ),
	.obar());
// synopsys translate_off
defparam \LCK~output .bus_hold = "false";
defparam \LCK~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \DIN~output (
	.i(\I2S_Module|Transmitter|SD_temp~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN~output .bus_hold = "false";
defparam \DIN~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \BCK~output (
	.i(\I2S_Module|Transmitter|SCLK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BCK~output_o ),
	.obar());
// synopsys translate_off
defparam \BCK~output .bus_hold = "false";
defparam \BCK~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \SCL~output (
	.i(\InputClock|CLK_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \DMP~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMP~output_o ),
	.obar());
// synopsys translate_off
defparam \DMP~output .bus_hold = "false";
defparam \DMP~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_obuf \FLT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FLT~output_o ),
	.obar());
// synopsys translate_off
defparam \FLT~output .bus_hold = "false";
defparam \FLT~output .open_drain_output = "false";
// synopsys translate_on

cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiii_lcell_comb \InputClock|cnt[0]~1 (
// Equation(s):
// \InputClock|cnt[0]~1_combout  = !\InputClock|cnt [0]

	.dataa(\InputClock|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\InputClock|cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \InputClock|cnt[0]~1 .lut_mask = 16'h5555;
defparam \InputClock|cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \InputClock|cnt[0] (
	.clk(\CLK~input_o ),
	.d(\InputClock|cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InputClock|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InputClock|cnt[0] .is_wysiwyg = "true";
defparam \InputClock|cnt[0] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \InputClock|cnt[1]~0 (
// Equation(s):
// \InputClock|cnt[1]~0_combout  = \InputClock|cnt [1] $ (\InputClock|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\InputClock|cnt [1]),
	.datad(\InputClock|cnt [0]),
	.cin(gnd),
	.combout(\InputClock|cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \InputClock|cnt[1]~0 .lut_mask = 16'h0FF0;
defparam \InputClock|cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \InputClock|cnt[1] (
	.clk(\CLK~input_o ),
	.d(\InputClock|cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InputClock|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InputClock|cnt[1] .is_wysiwyg = "true";
defparam \InputClock|cnt[1] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \InputClock|CLK_OUT~0 (
// Equation(s):
// \InputClock|CLK_OUT~0_combout  = ((\InputClock|CLK_OUT~q  & \InputClock|cnt [0])) # (!\InputClock|cnt [1])

	.dataa(\InputClock|CLK_OUT~q ),
	.datab(\InputClock|cnt [0]),
	.datac(gnd),
	.datad(\InputClock|cnt [1]),
	.cin(gnd),
	.combout(\InputClock|CLK_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \InputClock|CLK_OUT~0 .lut_mask = 16'h88FF;
defparam \InputClock|CLK_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \InputClock|CLK_OUT (
	.clk(\CLK~input_o ),
	.d(\InputClock|CLK_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InputClock|CLK_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \InputClock|CLK_OUT .is_wysiwyg = "true";
defparam \InputClock|CLK_OUT .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[0]~32 (
// Equation(s):
// \I2S_Module|CNT[0]~32_combout  = \I2S_Module|CNT [0] $ (VCC)
// \I2S_Module|CNT[0]~33  = CARRY(\I2S_Module|CNT [0])

	.dataa(\I2S_Module|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2S_Module|CNT[0]~32_combout ),
	.cout(\I2S_Module|CNT[0]~33 ));
// synopsys translate_off
defparam \I2S_Module|CNT[0]~32 .lut_mask = 16'h55AA;
defparam \I2S_Module|CNT[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_io_ibuf \RST_BTN~input (
	.i(RST_BTN),
	.ibar(gnd),
	.o(\RST_BTN~input_o ));
// synopsys translate_off
defparam \RST_BTN~input .bus_hold = "false";
defparam \RST_BTN~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[24]~96 (
// Equation(s):
// \I2S_Module|CNT[24]~96_combout  = (!\I2S_Module|LessThan0~10_combout ) # (!\RST_BTN~input_o )

	.dataa(\RST_BTN~input_o ),
	.datab(\I2S_Module|LessThan0~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|CNT[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|CNT[24]~96 .lut_mask = 16'h7777;
defparam \I2S_Module|CNT[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|CNT[0] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[0] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[0] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[1]~34 (
// Equation(s):
// \I2S_Module|CNT[1]~34_combout  = (\I2S_Module|CNT [1] & (!\I2S_Module|CNT[0]~33 )) # (!\I2S_Module|CNT [1] & ((\I2S_Module|CNT[0]~33 ) # (GND)))
// \I2S_Module|CNT[1]~35  = CARRY((!\I2S_Module|CNT[0]~33 ) # (!\I2S_Module|CNT [1]))

	.dataa(\I2S_Module|CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[0]~33 ),
	.combout(\I2S_Module|CNT[1]~34_combout ),
	.cout(\I2S_Module|CNT[1]~35 ));
// synopsys translate_off
defparam \I2S_Module|CNT[1]~34 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[1] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[1] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[1] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[2]~36 (
// Equation(s):
// \I2S_Module|CNT[2]~36_combout  = (\I2S_Module|CNT [2] & (\I2S_Module|CNT[1]~35  $ (GND))) # (!\I2S_Module|CNT [2] & (!\I2S_Module|CNT[1]~35  & VCC))
// \I2S_Module|CNT[2]~37  = CARRY((\I2S_Module|CNT [2] & !\I2S_Module|CNT[1]~35 ))

	.dataa(\I2S_Module|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[1]~35 ),
	.combout(\I2S_Module|CNT[2]~36_combout ),
	.cout(\I2S_Module|CNT[2]~37 ));
// synopsys translate_off
defparam \I2S_Module|CNT[2]~36 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[2] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[2] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[2] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[3]~38 (
// Equation(s):
// \I2S_Module|CNT[3]~38_combout  = (\I2S_Module|CNT [3] & (!\I2S_Module|CNT[2]~37 )) # (!\I2S_Module|CNT [3] & ((\I2S_Module|CNT[2]~37 ) # (GND)))
// \I2S_Module|CNT[3]~39  = CARRY((!\I2S_Module|CNT[2]~37 ) # (!\I2S_Module|CNT [3]))

	.dataa(\I2S_Module|CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[2]~37 ),
	.combout(\I2S_Module|CNT[3]~38_combout ),
	.cout(\I2S_Module|CNT[3]~39 ));
// synopsys translate_off
defparam \I2S_Module|CNT[3]~38 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[3] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[3] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[3] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[4]~40 (
// Equation(s):
// \I2S_Module|CNT[4]~40_combout  = (\I2S_Module|CNT [4] & (\I2S_Module|CNT[3]~39  $ (GND))) # (!\I2S_Module|CNT [4] & (!\I2S_Module|CNT[3]~39  & VCC))
// \I2S_Module|CNT[4]~41  = CARRY((\I2S_Module|CNT [4] & !\I2S_Module|CNT[3]~39 ))

	.dataa(\I2S_Module|CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[3]~39 ),
	.combout(\I2S_Module|CNT[4]~40_combout ),
	.cout(\I2S_Module|CNT[4]~41 ));
// synopsys translate_off
defparam \I2S_Module|CNT[4]~40 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[4] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[4] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[4] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[5]~42 (
// Equation(s):
// \I2S_Module|CNT[5]~42_combout  = (\I2S_Module|CNT [5] & (!\I2S_Module|CNT[4]~41 )) # (!\I2S_Module|CNT [5] & ((\I2S_Module|CNT[4]~41 ) # (GND)))
// \I2S_Module|CNT[5]~43  = CARRY((!\I2S_Module|CNT[4]~41 ) # (!\I2S_Module|CNT [5]))

	.dataa(\I2S_Module|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[4]~41 ),
	.combout(\I2S_Module|CNT[5]~42_combout ),
	.cout(\I2S_Module|CNT[5]~43 ));
// synopsys translate_off
defparam \I2S_Module|CNT[5]~42 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[5] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[5] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[5] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[6]~44 (
// Equation(s):
// \I2S_Module|CNT[6]~44_combout  = (\I2S_Module|CNT [6] & (\I2S_Module|CNT[5]~43  $ (GND))) # (!\I2S_Module|CNT [6] & (!\I2S_Module|CNT[5]~43  & VCC))
// \I2S_Module|CNT[6]~45  = CARRY((\I2S_Module|CNT [6] & !\I2S_Module|CNT[5]~43 ))

	.dataa(\I2S_Module|CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[5]~43 ),
	.combout(\I2S_Module|CNT[6]~44_combout ),
	.cout(\I2S_Module|CNT[6]~45 ));
// synopsys translate_off
defparam \I2S_Module|CNT[6]~44 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[6] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[6] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[6] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[7]~46 (
// Equation(s):
// \I2S_Module|CNT[7]~46_combout  = (\I2S_Module|CNT [7] & (!\I2S_Module|CNT[6]~45 )) # (!\I2S_Module|CNT [7] & ((\I2S_Module|CNT[6]~45 ) # (GND)))
// \I2S_Module|CNT[7]~47  = CARRY((!\I2S_Module|CNT[6]~45 ) # (!\I2S_Module|CNT [7]))

	.dataa(\I2S_Module|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[6]~45 ),
	.combout(\I2S_Module|CNT[7]~46_combout ),
	.cout(\I2S_Module|CNT[7]~47 ));
// synopsys translate_off
defparam \I2S_Module|CNT[7]~46 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[7] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[7] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[7] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[8]~48 (
// Equation(s):
// \I2S_Module|CNT[8]~48_combout  = (\I2S_Module|CNT [8] & (\I2S_Module|CNT[7]~47  $ (GND))) # (!\I2S_Module|CNT [8] & (!\I2S_Module|CNT[7]~47  & VCC))
// \I2S_Module|CNT[8]~49  = CARRY((\I2S_Module|CNT [8] & !\I2S_Module|CNT[7]~47 ))

	.dataa(\I2S_Module|CNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[7]~47 ),
	.combout(\I2S_Module|CNT[8]~48_combout ),
	.cout(\I2S_Module|CNT[8]~49 ));
// synopsys translate_off
defparam \I2S_Module|CNT[8]~48 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[8] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[8] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[8] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[9]~50 (
// Equation(s):
// \I2S_Module|CNT[9]~50_combout  = (\I2S_Module|CNT [9] & (!\I2S_Module|CNT[8]~49 )) # (!\I2S_Module|CNT [9] & ((\I2S_Module|CNT[8]~49 ) # (GND)))
// \I2S_Module|CNT[9]~51  = CARRY((!\I2S_Module|CNT[8]~49 ) # (!\I2S_Module|CNT [9]))

	.dataa(\I2S_Module|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[8]~49 ),
	.combout(\I2S_Module|CNT[9]~50_combout ),
	.cout(\I2S_Module|CNT[9]~51 ));
// synopsys translate_off
defparam \I2S_Module|CNT[9]~50 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[9] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[9] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[9] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[10]~52 (
// Equation(s):
// \I2S_Module|CNT[10]~52_combout  = (\I2S_Module|CNT [10] & (\I2S_Module|CNT[9]~51  $ (GND))) # (!\I2S_Module|CNT [10] & (!\I2S_Module|CNT[9]~51  & VCC))
// \I2S_Module|CNT[10]~53  = CARRY((\I2S_Module|CNT [10] & !\I2S_Module|CNT[9]~51 ))

	.dataa(\I2S_Module|CNT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[9]~51 ),
	.combout(\I2S_Module|CNT[10]~52_combout ),
	.cout(\I2S_Module|CNT[10]~53 ));
// synopsys translate_off
defparam \I2S_Module|CNT[10]~52 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[10] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[10] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[10] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[11]~54 (
// Equation(s):
// \I2S_Module|CNT[11]~54_combout  = (\I2S_Module|CNT [11] & (!\I2S_Module|CNT[10]~53 )) # (!\I2S_Module|CNT [11] & ((\I2S_Module|CNT[10]~53 ) # (GND)))
// \I2S_Module|CNT[11]~55  = CARRY((!\I2S_Module|CNT[10]~53 ) # (!\I2S_Module|CNT [11]))

	.dataa(\I2S_Module|CNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[10]~53 ),
	.combout(\I2S_Module|CNT[11]~54_combout ),
	.cout(\I2S_Module|CNT[11]~55 ));
// synopsys translate_off
defparam \I2S_Module|CNT[11]~54 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[11] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[11] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[11] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[12]~56 (
// Equation(s):
// \I2S_Module|CNT[12]~56_combout  = (\I2S_Module|CNT [12] & (\I2S_Module|CNT[11]~55  $ (GND))) # (!\I2S_Module|CNT [12] & (!\I2S_Module|CNT[11]~55  & VCC))
// \I2S_Module|CNT[12]~57  = CARRY((\I2S_Module|CNT [12] & !\I2S_Module|CNT[11]~55 ))

	.dataa(\I2S_Module|CNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[11]~55 ),
	.combout(\I2S_Module|CNT[12]~56_combout ),
	.cout(\I2S_Module|CNT[12]~57 ));
// synopsys translate_off
defparam \I2S_Module|CNT[12]~56 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[12] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[12] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[12] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[13]~58 (
// Equation(s):
// \I2S_Module|CNT[13]~58_combout  = (\I2S_Module|CNT [13] & (!\I2S_Module|CNT[12]~57 )) # (!\I2S_Module|CNT [13] & ((\I2S_Module|CNT[12]~57 ) # (GND)))
// \I2S_Module|CNT[13]~59  = CARRY((!\I2S_Module|CNT[12]~57 ) # (!\I2S_Module|CNT [13]))

	.dataa(\I2S_Module|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[12]~57 ),
	.combout(\I2S_Module|CNT[13]~58_combout ),
	.cout(\I2S_Module|CNT[13]~59 ));
// synopsys translate_off
defparam \I2S_Module|CNT[13]~58 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[13] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[13] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[13] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[14]~60 (
// Equation(s):
// \I2S_Module|CNT[14]~60_combout  = (\I2S_Module|CNT [14] & (\I2S_Module|CNT[13]~59  $ (GND))) # (!\I2S_Module|CNT [14] & (!\I2S_Module|CNT[13]~59  & VCC))
// \I2S_Module|CNT[14]~61  = CARRY((\I2S_Module|CNT [14] & !\I2S_Module|CNT[13]~59 ))

	.dataa(\I2S_Module|CNT [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[13]~59 ),
	.combout(\I2S_Module|CNT[14]~60_combout ),
	.cout(\I2S_Module|CNT[14]~61 ));
// synopsys translate_off
defparam \I2S_Module|CNT[14]~60 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[14] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[14] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[14] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[15]~62 (
// Equation(s):
// \I2S_Module|CNT[15]~62_combout  = (\I2S_Module|CNT [15] & (!\I2S_Module|CNT[14]~61 )) # (!\I2S_Module|CNT [15] & ((\I2S_Module|CNT[14]~61 ) # (GND)))
// \I2S_Module|CNT[15]~63  = CARRY((!\I2S_Module|CNT[14]~61 ) # (!\I2S_Module|CNT [15]))

	.dataa(\I2S_Module|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[14]~61 ),
	.combout(\I2S_Module|CNT[15]~62_combout ),
	.cout(\I2S_Module|CNT[15]~63 ));
// synopsys translate_off
defparam \I2S_Module|CNT[15]~62 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[15] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[15] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[15] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[16]~64 (
// Equation(s):
// \I2S_Module|CNT[16]~64_combout  = (\I2S_Module|CNT [16] & (\I2S_Module|CNT[15]~63  $ (GND))) # (!\I2S_Module|CNT [16] & (!\I2S_Module|CNT[15]~63  & VCC))
// \I2S_Module|CNT[16]~65  = CARRY((\I2S_Module|CNT [16] & !\I2S_Module|CNT[15]~63 ))

	.dataa(\I2S_Module|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[15]~63 ),
	.combout(\I2S_Module|CNT[16]~64_combout ),
	.cout(\I2S_Module|CNT[16]~65 ));
// synopsys translate_off
defparam \I2S_Module|CNT[16]~64 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[16] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[16] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[16] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[17]~66 (
// Equation(s):
// \I2S_Module|CNT[17]~66_combout  = (\I2S_Module|CNT [17] & (!\I2S_Module|CNT[16]~65 )) # (!\I2S_Module|CNT [17] & ((\I2S_Module|CNT[16]~65 ) # (GND)))
// \I2S_Module|CNT[17]~67  = CARRY((!\I2S_Module|CNT[16]~65 ) # (!\I2S_Module|CNT [17]))

	.dataa(\I2S_Module|CNT [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[16]~65 ),
	.combout(\I2S_Module|CNT[17]~66_combout ),
	.cout(\I2S_Module|CNT[17]~67 ));
// synopsys translate_off
defparam \I2S_Module|CNT[17]~66 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[17] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[17] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[17] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[18]~68 (
// Equation(s):
// \I2S_Module|CNT[18]~68_combout  = (\I2S_Module|CNT [18] & (\I2S_Module|CNT[17]~67  $ (GND))) # (!\I2S_Module|CNT [18] & (!\I2S_Module|CNT[17]~67  & VCC))
// \I2S_Module|CNT[18]~69  = CARRY((\I2S_Module|CNT [18] & !\I2S_Module|CNT[17]~67 ))

	.dataa(\I2S_Module|CNT [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[17]~67 ),
	.combout(\I2S_Module|CNT[18]~68_combout ),
	.cout(\I2S_Module|CNT[18]~69 ));
// synopsys translate_off
defparam \I2S_Module|CNT[18]~68 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[18] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[18] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[18] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[19]~70 (
// Equation(s):
// \I2S_Module|CNT[19]~70_combout  = (\I2S_Module|CNT [19] & (!\I2S_Module|CNT[18]~69 )) # (!\I2S_Module|CNT [19] & ((\I2S_Module|CNT[18]~69 ) # (GND)))
// \I2S_Module|CNT[19]~71  = CARRY((!\I2S_Module|CNT[18]~69 ) # (!\I2S_Module|CNT [19]))

	.dataa(\I2S_Module|CNT [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[18]~69 ),
	.combout(\I2S_Module|CNT[19]~70_combout ),
	.cout(\I2S_Module|CNT[19]~71 ));
// synopsys translate_off
defparam \I2S_Module|CNT[19]~70 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[19] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[19] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[19] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[20]~72 (
// Equation(s):
// \I2S_Module|CNT[20]~72_combout  = (\I2S_Module|CNT [20] & (\I2S_Module|CNT[19]~71  $ (GND))) # (!\I2S_Module|CNT [20] & (!\I2S_Module|CNT[19]~71  & VCC))
// \I2S_Module|CNT[20]~73  = CARRY((\I2S_Module|CNT [20] & !\I2S_Module|CNT[19]~71 ))

	.dataa(\I2S_Module|CNT [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[19]~71 ),
	.combout(\I2S_Module|CNT[20]~72_combout ),
	.cout(\I2S_Module|CNT[20]~73 ));
// synopsys translate_off
defparam \I2S_Module|CNT[20]~72 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[20] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[20] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[20] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[21]~74 (
// Equation(s):
// \I2S_Module|CNT[21]~74_combout  = (\I2S_Module|CNT [21] & (!\I2S_Module|CNT[20]~73 )) # (!\I2S_Module|CNT [21] & ((\I2S_Module|CNT[20]~73 ) # (GND)))
// \I2S_Module|CNT[21]~75  = CARRY((!\I2S_Module|CNT[20]~73 ) # (!\I2S_Module|CNT [21]))

	.dataa(\I2S_Module|CNT [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[20]~73 ),
	.combout(\I2S_Module|CNT[21]~74_combout ),
	.cout(\I2S_Module|CNT[21]~75 ));
// synopsys translate_off
defparam \I2S_Module|CNT[21]~74 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[21] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[21] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[21] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[22]~76 (
// Equation(s):
// \I2S_Module|CNT[22]~76_combout  = (\I2S_Module|CNT [22] & (\I2S_Module|CNT[21]~75  $ (GND))) # (!\I2S_Module|CNT [22] & (!\I2S_Module|CNT[21]~75  & VCC))
// \I2S_Module|CNT[22]~77  = CARRY((\I2S_Module|CNT [22] & !\I2S_Module|CNT[21]~75 ))

	.dataa(\I2S_Module|CNT [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[21]~75 ),
	.combout(\I2S_Module|CNT[22]~76_combout ),
	.cout(\I2S_Module|CNT[22]~77 ));
// synopsys translate_off
defparam \I2S_Module|CNT[22]~76 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[22] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[22] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[22] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[23]~78 (
// Equation(s):
// \I2S_Module|CNT[23]~78_combout  = (\I2S_Module|CNT [23] & (!\I2S_Module|CNT[22]~77 )) # (!\I2S_Module|CNT [23] & ((\I2S_Module|CNT[22]~77 ) # (GND)))
// \I2S_Module|CNT[23]~79  = CARRY((!\I2S_Module|CNT[22]~77 ) # (!\I2S_Module|CNT [23]))

	.dataa(\I2S_Module|CNT [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[22]~77 ),
	.combout(\I2S_Module|CNT[23]~78_combout ),
	.cout(\I2S_Module|CNT[23]~79 ));
// synopsys translate_off
defparam \I2S_Module|CNT[23]~78 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[23] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[23] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[23] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[24]~80 (
// Equation(s):
// \I2S_Module|CNT[24]~80_combout  = (\I2S_Module|CNT [24] & (\I2S_Module|CNT[23]~79  $ (GND))) # (!\I2S_Module|CNT [24] & (!\I2S_Module|CNT[23]~79  & VCC))
// \I2S_Module|CNT[24]~81  = CARRY((\I2S_Module|CNT [24] & !\I2S_Module|CNT[23]~79 ))

	.dataa(\I2S_Module|CNT [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[23]~79 ),
	.combout(\I2S_Module|CNT[24]~80_combout ),
	.cout(\I2S_Module|CNT[24]~81 ));
// synopsys translate_off
defparam \I2S_Module|CNT[24]~80 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[24] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[24] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[24] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[25]~82 (
// Equation(s):
// \I2S_Module|CNT[25]~82_combout  = (\I2S_Module|CNT [25] & (!\I2S_Module|CNT[24]~81 )) # (!\I2S_Module|CNT [25] & ((\I2S_Module|CNT[24]~81 ) # (GND)))
// \I2S_Module|CNT[25]~83  = CARRY((!\I2S_Module|CNT[24]~81 ) # (!\I2S_Module|CNT [25]))

	.dataa(\I2S_Module|CNT [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[24]~81 ),
	.combout(\I2S_Module|CNT[25]~82_combout ),
	.cout(\I2S_Module|CNT[25]~83 ));
// synopsys translate_off
defparam \I2S_Module|CNT[25]~82 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[25] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[25] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[25] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[26]~84 (
// Equation(s):
// \I2S_Module|CNT[26]~84_combout  = (\I2S_Module|CNT [26] & (\I2S_Module|CNT[25]~83  $ (GND))) # (!\I2S_Module|CNT [26] & (!\I2S_Module|CNT[25]~83  & VCC))
// \I2S_Module|CNT[26]~85  = CARRY((\I2S_Module|CNT [26] & !\I2S_Module|CNT[25]~83 ))

	.dataa(\I2S_Module|CNT [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[25]~83 ),
	.combout(\I2S_Module|CNT[26]~84_combout ),
	.cout(\I2S_Module|CNT[26]~85 ));
// synopsys translate_off
defparam \I2S_Module|CNT[26]~84 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[26] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[26] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[26] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[27]~86 (
// Equation(s):
// \I2S_Module|CNT[27]~86_combout  = (\I2S_Module|CNT [27] & (!\I2S_Module|CNT[26]~85 )) # (!\I2S_Module|CNT [27] & ((\I2S_Module|CNT[26]~85 ) # (GND)))
// \I2S_Module|CNT[27]~87  = CARRY((!\I2S_Module|CNT[26]~85 ) # (!\I2S_Module|CNT [27]))

	.dataa(\I2S_Module|CNT [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[26]~85 ),
	.combout(\I2S_Module|CNT[27]~86_combout ),
	.cout(\I2S_Module|CNT[27]~87 ));
// synopsys translate_off
defparam \I2S_Module|CNT[27]~86 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[27] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[27] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[27] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[28]~88 (
// Equation(s):
// \I2S_Module|CNT[28]~88_combout  = (\I2S_Module|CNT [28] & (\I2S_Module|CNT[27]~87  $ (GND))) # (!\I2S_Module|CNT [28] & (!\I2S_Module|CNT[27]~87  & VCC))
// \I2S_Module|CNT[28]~89  = CARRY((\I2S_Module|CNT [28] & !\I2S_Module|CNT[27]~87 ))

	.dataa(\I2S_Module|CNT [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[27]~87 ),
	.combout(\I2S_Module|CNT[28]~88_combout ),
	.cout(\I2S_Module|CNT[28]~89 ));
// synopsys translate_off
defparam \I2S_Module|CNT[28]~88 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[28] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[28] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[28] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[29]~90 (
// Equation(s):
// \I2S_Module|CNT[29]~90_combout  = (\I2S_Module|CNT [29] & (!\I2S_Module|CNT[28]~89 )) # (!\I2S_Module|CNT [29] & ((\I2S_Module|CNT[28]~89 ) # (GND)))
// \I2S_Module|CNT[29]~91  = CARRY((!\I2S_Module|CNT[28]~89 ) # (!\I2S_Module|CNT [29]))

	.dataa(\I2S_Module|CNT [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[28]~89 ),
	.combout(\I2S_Module|CNT[29]~90_combout ),
	.cout(\I2S_Module|CNT[29]~91 ));
// synopsys translate_off
defparam \I2S_Module|CNT[29]~90 .lut_mask = 16'h5A5F;
defparam \I2S_Module|CNT[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[29] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[29] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[29] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[30]~92 (
// Equation(s):
// \I2S_Module|CNT[30]~92_combout  = (\I2S_Module|CNT [30] & (\I2S_Module|CNT[29]~91  $ (GND))) # (!\I2S_Module|CNT [30] & (!\I2S_Module|CNT[29]~91  & VCC))
// \I2S_Module|CNT[30]~93  = CARRY((\I2S_Module|CNT [30] & !\I2S_Module|CNT[29]~91 ))

	.dataa(\I2S_Module|CNT [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|CNT[29]~91 ),
	.combout(\I2S_Module|CNT[30]~92_combout ),
	.cout(\I2S_Module|CNT[30]~93 ));
// synopsys translate_off
defparam \I2S_Module|CNT[30]~92 .lut_mask = 16'hA50A;
defparam \I2S_Module|CNT[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[30] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[30] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[30] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|CNT[31]~94 (
// Equation(s):
// \I2S_Module|CNT[31]~94_combout  = \I2S_Module|CNT [31] $ (\I2S_Module|CNT[30]~93 )

	.dataa(\I2S_Module|CNT [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2S_Module|CNT[30]~93 ),
	.combout(\I2S_Module|CNT[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|CNT[31]~94 .lut_mask = 16'h5A5A;
defparam \I2S_Module|CNT[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \I2S_Module|CNT[31] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|CNT[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2S_Module|CNT[24]~96_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|CNT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|CNT[31] .is_wysiwyg = "true";
defparam \I2S_Module|CNT[31] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~0 (
// Equation(s):
// \I2S_Module|LessThan0~0_combout  = (!\I2S_Module|CNT [2] & (!\I2S_Module|CNT [3] & ((!\I2S_Module|CNT [1]) # (!\I2S_Module|CNT [0]))))

	.dataa(\I2S_Module|CNT [0]),
	.datab(\I2S_Module|CNT [1]),
	.datac(\I2S_Module|CNT [2]),
	.datad(\I2S_Module|CNT [3]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~0 .lut_mask = 16'h0007;
defparam \I2S_Module|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~1 (
// Equation(s):
// \I2S_Module|LessThan0~1_combout  = (!\I2S_Module|CNT [4] & (!\I2S_Module|CNT [5] & (!\I2S_Module|CNT [6] & !\I2S_Module|CNT [7])))

	.dataa(\I2S_Module|CNT [4]),
	.datab(\I2S_Module|CNT [5]),
	.datac(\I2S_Module|CNT [6]),
	.datad(\I2S_Module|CNT [7]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~1 .lut_mask = 16'h0001;
defparam \I2S_Module|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~2 (
// Equation(s):
// \I2S_Module|LessThan0~2_combout  = (!\I2S_Module|CNT [8] & (!\I2S_Module|CNT [9] & (!\I2S_Module|CNT [10] & !\I2S_Module|CNT [11])))

	.dataa(\I2S_Module|CNT [8]),
	.datab(\I2S_Module|CNT [9]),
	.datac(\I2S_Module|CNT [10]),
	.datad(\I2S_Module|CNT [11]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~2 .lut_mask = 16'h0001;
defparam \I2S_Module|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~3 (
// Equation(s):
// \I2S_Module|LessThan0~3_combout  = (!\I2S_Module|CNT [12] & (!\I2S_Module|CNT [13] & (!\I2S_Module|CNT [14] & !\I2S_Module|CNT [15])))

	.dataa(\I2S_Module|CNT [12]),
	.datab(\I2S_Module|CNT [13]),
	.datac(\I2S_Module|CNT [14]),
	.datad(\I2S_Module|CNT [15]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~3 .lut_mask = 16'h0001;
defparam \I2S_Module|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~4 (
// Equation(s):
// \I2S_Module|LessThan0~4_combout  = (\I2S_Module|LessThan0~0_combout  & (\I2S_Module|LessThan0~1_combout  & (\I2S_Module|LessThan0~2_combout  & \I2S_Module|LessThan0~3_combout )))

	.dataa(\I2S_Module|LessThan0~0_combout ),
	.datab(\I2S_Module|LessThan0~1_combout ),
	.datac(\I2S_Module|LessThan0~2_combout ),
	.datad(\I2S_Module|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~4 .lut_mask = 16'h8000;
defparam \I2S_Module|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~5 (
// Equation(s):
// \I2S_Module|LessThan0~5_combout  = (!\I2S_Module|CNT [16] & (!\I2S_Module|CNT [17] & (!\I2S_Module|CNT [18] & !\I2S_Module|CNT [19])))

	.dataa(\I2S_Module|CNT [16]),
	.datab(\I2S_Module|CNT [17]),
	.datac(\I2S_Module|CNT [18]),
	.datad(\I2S_Module|CNT [19]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~5 .lut_mask = 16'h0001;
defparam \I2S_Module|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~6 (
// Equation(s):
// \I2S_Module|LessThan0~6_combout  = (!\I2S_Module|CNT [20] & !\I2S_Module|CNT [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\I2S_Module|CNT [20]),
	.datad(\I2S_Module|CNT [21]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~6 .lut_mask = 16'h000F;
defparam \I2S_Module|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~7 (
// Equation(s):
// \I2S_Module|LessThan0~7_combout  = (\I2S_Module|LessThan0~5_combout  & (\I2S_Module|LessThan0~6_combout  & (!\I2S_Module|CNT [22] & !\I2S_Module|CNT [23])))

	.dataa(\I2S_Module|LessThan0~5_combout ),
	.datab(\I2S_Module|LessThan0~6_combout ),
	.datac(\I2S_Module|CNT [22]),
	.datad(\I2S_Module|CNT [23]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~7 .lut_mask = 16'h0008;
defparam \I2S_Module|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~8 (
// Equation(s):
// \I2S_Module|LessThan0~8_combout  = (!\I2S_Module|CNT [24] & (!\I2S_Module|CNT [25] & (!\I2S_Module|CNT [26] & !\I2S_Module|CNT [27])))

	.dataa(\I2S_Module|CNT [24]),
	.datab(\I2S_Module|CNT [25]),
	.datac(\I2S_Module|CNT [26]),
	.datad(\I2S_Module|CNT [27]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~8 .lut_mask = 16'h0001;
defparam \I2S_Module|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~9 (
// Equation(s):
// \I2S_Module|LessThan0~9_combout  = (\I2S_Module|LessThan0~8_combout  & (!\I2S_Module|CNT [28] & (!\I2S_Module|CNT [29] & !\I2S_Module|CNT [30])))

	.dataa(\I2S_Module|LessThan0~8_combout ),
	.datab(\I2S_Module|CNT [28]),
	.datac(\I2S_Module|CNT [29]),
	.datad(\I2S_Module|CNT [30]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~9 .lut_mask = 16'h0002;
defparam \I2S_Module|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan0~10 (
// Equation(s):
// \I2S_Module|LessThan0~10_combout  = (\I2S_Module|CNT [31]) # ((\I2S_Module|LessThan0~4_combout  & (\I2S_Module|LessThan0~7_combout  & \I2S_Module|LessThan0~9_combout )))

	.dataa(\I2S_Module|CNT [31]),
	.datab(\I2S_Module|LessThan0~4_combout ),
	.datac(\I2S_Module|LessThan0~7_combout ),
	.datad(\I2S_Module|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\I2S_Module|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan0~10 .lut_mask = 16'hEAAA;
defparam \I2S_Module|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|SCLK_temp~0 (
// Equation(s):
// \I2S_Module|SCLK_temp~0_combout  = (\RST_BTN~input_o  & (\I2S_Module|SCLK_temp~q  $ (!\I2S_Module|LessThan0~10_combout )))

	.dataa(gnd),
	.datab(\I2S_Module|SCLK_temp~q ),
	.datac(\I2S_Module|LessThan0~10_combout ),
	.datad(\RST_BTN~input_o ),
	.cin(gnd),
	.combout(\I2S_Module|SCLK_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|SCLK_temp~0 .lut_mask = 16'hC300;
defparam \I2S_Module|SCLK_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|SCLK_temp (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|SCLK_temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|SCLK_temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|SCLK_temp .is_wysiwyg = "true";
defparam \I2S_Module|SCLK_temp .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|currentState.resetState (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\RST_BTN~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|currentState.resetState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|currentState.resetState .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|currentState.resetState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector36~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector36~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Add0~62_combout ) # ((\I2S_Module|Transmitter|bitCounter [31] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (((\I2S_Module|Transmitter|bitCounter [31] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Add0~62_combout ),
	.datac(\I2S_Module|Transmitter|bitCounter [31]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector36~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[31] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[31] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[31] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~0 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~0_combout  = \I2S_Module|Transmitter|bitCounter [0] $ (VCC)
// \I2S_Module|Transmitter|Add0~1  = CARRY(\I2S_Module|Transmitter|bitCounter [0])

	.dataa(\I2S_Module|Transmitter|bitCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Add0~0_combout ),
	.cout(\I2S_Module|Transmitter|Add0~1 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~0 .lut_mask = 16'h55AA;
defparam \I2S_Module|Transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector67~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector67~0_combout  = (\I2S_Module|Transmitter|Add0~0_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [0] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~0_combout  & (((\I2S_Module|Transmitter|bitCounter [0] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~0_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [0]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector67~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[0] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[0] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[0] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~2 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~2_combout  = (\I2S_Module|Transmitter|bitCounter [1] & (!\I2S_Module|Transmitter|Add0~1 )) # (!\I2S_Module|Transmitter|bitCounter [1] & ((\I2S_Module|Transmitter|Add0~1 ) # (GND)))
// \I2S_Module|Transmitter|Add0~3  = CARRY((!\I2S_Module|Transmitter|Add0~1 ) # (!\I2S_Module|Transmitter|bitCounter [1]))

	.dataa(\I2S_Module|Transmitter|bitCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~1 ),
	.combout(\I2S_Module|Transmitter|Add0~2_combout ),
	.cout(\I2S_Module|Transmitter|Add0~3 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~2 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector66~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector66~0_combout  = (\I2S_Module|Transmitter|Add0~2_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [1] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~2_combout  & (((\I2S_Module|Transmitter|bitCounter [1] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~2_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [1]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector66~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[1] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[1] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[1] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~4 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~4_combout  = (\I2S_Module|Transmitter|bitCounter [2] & (\I2S_Module|Transmitter|Add0~3  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [2] & (!\I2S_Module|Transmitter|Add0~3  & VCC))
// \I2S_Module|Transmitter|Add0~5  = CARRY((\I2S_Module|Transmitter|bitCounter [2] & !\I2S_Module|Transmitter|Add0~3 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~3 ),
	.combout(\I2S_Module|Transmitter|Add0~4_combout ),
	.cout(\I2S_Module|Transmitter|Add0~5 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~4 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector65~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector65~0_combout  = (\I2S_Module|Transmitter|Add0~4_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [2] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~4_combout  & (((\I2S_Module|Transmitter|bitCounter [2] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~4_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [2]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector65~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[2] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[2] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[2] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~6 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~6_combout  = (\I2S_Module|Transmitter|bitCounter [3] & (!\I2S_Module|Transmitter|Add0~5 )) # (!\I2S_Module|Transmitter|bitCounter [3] & ((\I2S_Module|Transmitter|Add0~5 ) # (GND)))
// \I2S_Module|Transmitter|Add0~7  = CARRY((!\I2S_Module|Transmitter|Add0~5 ) # (!\I2S_Module|Transmitter|bitCounter [3]))

	.dataa(\I2S_Module|Transmitter|bitCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~5 ),
	.combout(\I2S_Module|Transmitter|Add0~6_combout ),
	.cout(\I2S_Module|Transmitter|Add0~7 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~6 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector64~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector64~0_combout  = (\I2S_Module|Transmitter|Add0~6_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [3] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~6_combout  & (((\I2S_Module|Transmitter|bitCounter [3] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~6_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [3]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector64~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[3] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[3] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[3] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~8 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~8_combout  = (\I2S_Module|Transmitter|bitCounter [4] & (\I2S_Module|Transmitter|Add0~7  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [4] & (!\I2S_Module|Transmitter|Add0~7  & VCC))
// \I2S_Module|Transmitter|Add0~9  = CARRY((\I2S_Module|Transmitter|bitCounter [4] & !\I2S_Module|Transmitter|Add0~7 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~7 ),
	.combout(\I2S_Module|Transmitter|Add0~8_combout ),
	.cout(\I2S_Module|Transmitter|Add0~9 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~8 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector63~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector63~0_combout  = (\I2S_Module|Transmitter|Add0~8_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [4] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~8_combout  & (((\I2S_Module|Transmitter|bitCounter [4] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~8_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [4]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector63~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[4] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[4] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[4] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~10 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~10_combout  = (\I2S_Module|Transmitter|bitCounter [5] & (!\I2S_Module|Transmitter|Add0~9 )) # (!\I2S_Module|Transmitter|bitCounter [5] & ((\I2S_Module|Transmitter|Add0~9 ) # (GND)))
// \I2S_Module|Transmitter|Add0~11  = CARRY((!\I2S_Module|Transmitter|Add0~9 ) # (!\I2S_Module|Transmitter|bitCounter [5]))

	.dataa(\I2S_Module|Transmitter|bitCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~9 ),
	.combout(\I2S_Module|Transmitter|Add0~10_combout ),
	.cout(\I2S_Module|Transmitter|Add0~11 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~10 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector62~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector62~0_combout  = (\I2S_Module|Transmitter|Add0~10_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [5] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~10_combout  & (((\I2S_Module|Transmitter|bitCounter [5] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~10_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [5]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector62~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[5] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[5] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[5] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~12 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~12_combout  = (\I2S_Module|Transmitter|bitCounter [6] & (\I2S_Module|Transmitter|Add0~11  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [6] & (!\I2S_Module|Transmitter|Add0~11  & VCC))
// \I2S_Module|Transmitter|Add0~13  = CARRY((\I2S_Module|Transmitter|bitCounter [6] & !\I2S_Module|Transmitter|Add0~11 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~11 ),
	.combout(\I2S_Module|Transmitter|Add0~12_combout ),
	.cout(\I2S_Module|Transmitter|Add0~13 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~12 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector61~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector61~0_combout  = (\I2S_Module|Transmitter|Add0~12_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [6] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~12_combout  & (((\I2S_Module|Transmitter|bitCounter [6] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~12_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [6]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector61~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[6] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[6] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[6] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~14 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~14_combout  = (\I2S_Module|Transmitter|bitCounter [7] & (!\I2S_Module|Transmitter|Add0~13 )) # (!\I2S_Module|Transmitter|bitCounter [7] & ((\I2S_Module|Transmitter|Add0~13 ) # (GND)))
// \I2S_Module|Transmitter|Add0~15  = CARRY((!\I2S_Module|Transmitter|Add0~13 ) # (!\I2S_Module|Transmitter|bitCounter [7]))

	.dataa(\I2S_Module|Transmitter|bitCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~13 ),
	.combout(\I2S_Module|Transmitter|Add0~14_combout ),
	.cout(\I2S_Module|Transmitter|Add0~15 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~14 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector60~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector60~0_combout  = (\I2S_Module|Transmitter|Add0~14_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [7] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~14_combout  & (((\I2S_Module|Transmitter|bitCounter [7] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~14_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [7]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector60~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[7] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[7] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[7] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~16 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~16_combout  = (\I2S_Module|Transmitter|bitCounter [8] & (\I2S_Module|Transmitter|Add0~15  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [8] & (!\I2S_Module|Transmitter|Add0~15  & VCC))
// \I2S_Module|Transmitter|Add0~17  = CARRY((\I2S_Module|Transmitter|bitCounter [8] & !\I2S_Module|Transmitter|Add0~15 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~15 ),
	.combout(\I2S_Module|Transmitter|Add0~16_combout ),
	.cout(\I2S_Module|Transmitter|Add0~17 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~16 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector59~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector59~0_combout  = (\I2S_Module|Transmitter|Add0~16_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [8] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~16_combout  & (((\I2S_Module|Transmitter|bitCounter [8] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~16_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [8]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector59~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[8] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[8] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[8] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~18 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~18_combout  = (\I2S_Module|Transmitter|bitCounter [9] & (!\I2S_Module|Transmitter|Add0~17 )) # (!\I2S_Module|Transmitter|bitCounter [9] & ((\I2S_Module|Transmitter|Add0~17 ) # (GND)))
// \I2S_Module|Transmitter|Add0~19  = CARRY((!\I2S_Module|Transmitter|Add0~17 ) # (!\I2S_Module|Transmitter|bitCounter [9]))

	.dataa(\I2S_Module|Transmitter|bitCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~17 ),
	.combout(\I2S_Module|Transmitter|Add0~18_combout ),
	.cout(\I2S_Module|Transmitter|Add0~19 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~18 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector58~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector58~0_combout  = (\I2S_Module|Transmitter|Add0~18_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [9] & !\I2S_Module|Transmitter|currentState.resetState~q )))) # 
// (!\I2S_Module|Transmitter|Add0~18_combout  & (((\I2S_Module|Transmitter|bitCounter [9] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~18_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [9]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector58~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[9] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[9] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[9] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~20 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~20_combout  = (\I2S_Module|Transmitter|bitCounter [10] & (\I2S_Module|Transmitter|Add0~19  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [10] & (!\I2S_Module|Transmitter|Add0~19  & VCC))
// \I2S_Module|Transmitter|Add0~21  = CARRY((\I2S_Module|Transmitter|bitCounter [10] & !\I2S_Module|Transmitter|Add0~19 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~19 ),
	.combout(\I2S_Module|Transmitter|Add0~20_combout ),
	.cout(\I2S_Module|Transmitter|Add0~21 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~20 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector57~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector57~0_combout  = (\I2S_Module|Transmitter|Add0~20_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [10] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~20_combout  & (((\I2S_Module|Transmitter|bitCounter [10] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~20_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [10]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector57~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[10] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[10] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[10] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~22 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~22_combout  = (\I2S_Module|Transmitter|bitCounter [11] & (!\I2S_Module|Transmitter|Add0~21 )) # (!\I2S_Module|Transmitter|bitCounter [11] & ((\I2S_Module|Transmitter|Add0~21 ) # (GND)))
// \I2S_Module|Transmitter|Add0~23  = CARRY((!\I2S_Module|Transmitter|Add0~21 ) # (!\I2S_Module|Transmitter|bitCounter [11]))

	.dataa(\I2S_Module|Transmitter|bitCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~21 ),
	.combout(\I2S_Module|Transmitter|Add0~22_combout ),
	.cout(\I2S_Module|Transmitter|Add0~23 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~22 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector56~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector56~0_combout  = (\I2S_Module|Transmitter|Add0~22_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [11] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~22_combout  & (((\I2S_Module|Transmitter|bitCounter [11] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~22_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [11]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector56~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[11] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[11] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[11] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~24 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~24_combout  = (\I2S_Module|Transmitter|bitCounter [12] & (\I2S_Module|Transmitter|Add0~23  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [12] & (!\I2S_Module|Transmitter|Add0~23  & VCC))
// \I2S_Module|Transmitter|Add0~25  = CARRY((\I2S_Module|Transmitter|bitCounter [12] & !\I2S_Module|Transmitter|Add0~23 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~23 ),
	.combout(\I2S_Module|Transmitter|Add0~24_combout ),
	.cout(\I2S_Module|Transmitter|Add0~25 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~24 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector55~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector55~0_combout  = (\I2S_Module|Transmitter|Add0~24_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [12] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~24_combout  & (((\I2S_Module|Transmitter|bitCounter [12] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~24_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [12]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector55~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[12] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[12] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[12] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~26 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~26_combout  = (\I2S_Module|Transmitter|bitCounter [13] & (!\I2S_Module|Transmitter|Add0~25 )) # (!\I2S_Module|Transmitter|bitCounter [13] & ((\I2S_Module|Transmitter|Add0~25 ) # (GND)))
// \I2S_Module|Transmitter|Add0~27  = CARRY((!\I2S_Module|Transmitter|Add0~25 ) # (!\I2S_Module|Transmitter|bitCounter [13]))

	.dataa(\I2S_Module|Transmitter|bitCounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~25 ),
	.combout(\I2S_Module|Transmitter|Add0~26_combout ),
	.cout(\I2S_Module|Transmitter|Add0~27 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~26 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector54~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector54~0_combout  = (\I2S_Module|Transmitter|Add0~26_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [13] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~26_combout  & (((\I2S_Module|Transmitter|bitCounter [13] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~26_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [13]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector54~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[13] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[13] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[13] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~28 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~28_combout  = (\I2S_Module|Transmitter|bitCounter [14] & (\I2S_Module|Transmitter|Add0~27  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [14] & (!\I2S_Module|Transmitter|Add0~27  & VCC))
// \I2S_Module|Transmitter|Add0~29  = CARRY((\I2S_Module|Transmitter|bitCounter [14] & !\I2S_Module|Transmitter|Add0~27 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~27 ),
	.combout(\I2S_Module|Transmitter|Add0~28_combout ),
	.cout(\I2S_Module|Transmitter|Add0~29 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~28 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector53~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector53~0_combout  = (\I2S_Module|Transmitter|Add0~28_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [14] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~28_combout  & (((\I2S_Module|Transmitter|bitCounter [14] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~28_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [14]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector53~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[14] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[14] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[14] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~30 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~30_combout  = (\I2S_Module|Transmitter|bitCounter [15] & (!\I2S_Module|Transmitter|Add0~29 )) # (!\I2S_Module|Transmitter|bitCounter [15] & ((\I2S_Module|Transmitter|Add0~29 ) # (GND)))
// \I2S_Module|Transmitter|Add0~31  = CARRY((!\I2S_Module|Transmitter|Add0~29 ) # (!\I2S_Module|Transmitter|bitCounter [15]))

	.dataa(\I2S_Module|Transmitter|bitCounter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~29 ),
	.combout(\I2S_Module|Transmitter|Add0~30_combout ),
	.cout(\I2S_Module|Transmitter|Add0~31 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~30 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector52~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector52~0_combout  = (\I2S_Module|Transmitter|Add0~30_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [15] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~30_combout  & (((\I2S_Module|Transmitter|bitCounter [15] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~30_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [15]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector52~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[15] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[15] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[15] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~32 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~32_combout  = (\I2S_Module|Transmitter|bitCounter [16] & (\I2S_Module|Transmitter|Add0~31  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [16] & (!\I2S_Module|Transmitter|Add0~31  & VCC))
// \I2S_Module|Transmitter|Add0~33  = CARRY((\I2S_Module|Transmitter|bitCounter [16] & !\I2S_Module|Transmitter|Add0~31 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~31 ),
	.combout(\I2S_Module|Transmitter|Add0~32_combout ),
	.cout(\I2S_Module|Transmitter|Add0~33 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~32 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector51~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector51~0_combout  = (\I2S_Module|Transmitter|Add0~32_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [16] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~32_combout  & (((\I2S_Module|Transmitter|bitCounter [16] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~32_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [16]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector51~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[16] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[16] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[16] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~34 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~34_combout  = (\I2S_Module|Transmitter|bitCounter [17] & (!\I2S_Module|Transmitter|Add0~33 )) # (!\I2S_Module|Transmitter|bitCounter [17] & ((\I2S_Module|Transmitter|Add0~33 ) # (GND)))
// \I2S_Module|Transmitter|Add0~35  = CARRY((!\I2S_Module|Transmitter|Add0~33 ) # (!\I2S_Module|Transmitter|bitCounter [17]))

	.dataa(\I2S_Module|Transmitter|bitCounter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~33 ),
	.combout(\I2S_Module|Transmitter|Add0~34_combout ),
	.cout(\I2S_Module|Transmitter|Add0~35 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~34 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector50~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector50~0_combout  = (\I2S_Module|Transmitter|Add0~34_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [17] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~34_combout  & (((\I2S_Module|Transmitter|bitCounter [17] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~34_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [17]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector50~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[17] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[17] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[17] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~36 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~36_combout  = (\I2S_Module|Transmitter|bitCounter [18] & (\I2S_Module|Transmitter|Add0~35  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [18] & (!\I2S_Module|Transmitter|Add0~35  & VCC))
// \I2S_Module|Transmitter|Add0~37  = CARRY((\I2S_Module|Transmitter|bitCounter [18] & !\I2S_Module|Transmitter|Add0~35 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~35 ),
	.combout(\I2S_Module|Transmitter|Add0~36_combout ),
	.cout(\I2S_Module|Transmitter|Add0~37 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~36 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector49~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector49~0_combout  = (\I2S_Module|Transmitter|Add0~36_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [18] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~36_combout  & (((\I2S_Module|Transmitter|bitCounter [18] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~36_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [18]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector49~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[18] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[18] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[18] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~38 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~38_combout  = (\I2S_Module|Transmitter|bitCounter [19] & (!\I2S_Module|Transmitter|Add0~37 )) # (!\I2S_Module|Transmitter|bitCounter [19] & ((\I2S_Module|Transmitter|Add0~37 ) # (GND)))
// \I2S_Module|Transmitter|Add0~39  = CARRY((!\I2S_Module|Transmitter|Add0~37 ) # (!\I2S_Module|Transmitter|bitCounter [19]))

	.dataa(\I2S_Module|Transmitter|bitCounter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~37 ),
	.combout(\I2S_Module|Transmitter|Add0~38_combout ),
	.cout(\I2S_Module|Transmitter|Add0~39 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~38 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector48~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector48~0_combout  = (\I2S_Module|Transmitter|Add0~38_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [19] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~38_combout  & (((\I2S_Module|Transmitter|bitCounter [19] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~38_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [19]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector48~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[19] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[19] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[19] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~40 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~40_combout  = (\I2S_Module|Transmitter|bitCounter [20] & (\I2S_Module|Transmitter|Add0~39  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [20] & (!\I2S_Module|Transmitter|Add0~39  & VCC))
// \I2S_Module|Transmitter|Add0~41  = CARRY((\I2S_Module|Transmitter|bitCounter [20] & !\I2S_Module|Transmitter|Add0~39 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~39 ),
	.combout(\I2S_Module|Transmitter|Add0~40_combout ),
	.cout(\I2S_Module|Transmitter|Add0~41 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~40 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector47~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector47~0_combout  = (\I2S_Module|Transmitter|Add0~40_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [20] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~40_combout  & (((\I2S_Module|Transmitter|bitCounter [20] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~40_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [20]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector47~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[20] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[20] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[20] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~42 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~42_combout  = (\I2S_Module|Transmitter|bitCounter [21] & (!\I2S_Module|Transmitter|Add0~41 )) # (!\I2S_Module|Transmitter|bitCounter [21] & ((\I2S_Module|Transmitter|Add0~41 ) # (GND)))
// \I2S_Module|Transmitter|Add0~43  = CARRY((!\I2S_Module|Transmitter|Add0~41 ) # (!\I2S_Module|Transmitter|bitCounter [21]))

	.dataa(\I2S_Module|Transmitter|bitCounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~41 ),
	.combout(\I2S_Module|Transmitter|Add0~42_combout ),
	.cout(\I2S_Module|Transmitter|Add0~43 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~42 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector46~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector46~0_combout  = (\I2S_Module|Transmitter|Add0~42_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [21] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~42_combout  & (((\I2S_Module|Transmitter|bitCounter [21] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~42_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [21]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector46~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[21] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[21] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[21] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~44 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~44_combout  = (\I2S_Module|Transmitter|bitCounter [22] & (\I2S_Module|Transmitter|Add0~43  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [22] & (!\I2S_Module|Transmitter|Add0~43  & VCC))
// \I2S_Module|Transmitter|Add0~45  = CARRY((\I2S_Module|Transmitter|bitCounter [22] & !\I2S_Module|Transmitter|Add0~43 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~43 ),
	.combout(\I2S_Module|Transmitter|Add0~44_combout ),
	.cout(\I2S_Module|Transmitter|Add0~45 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~44 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector45~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector45~0_combout  = (\I2S_Module|Transmitter|Add0~44_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [22] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~44_combout  & (((\I2S_Module|Transmitter|bitCounter [22] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~44_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [22]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector45~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[22] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[22] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[22] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~46 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~46_combout  = (\I2S_Module|Transmitter|bitCounter [23] & (!\I2S_Module|Transmitter|Add0~45 )) # (!\I2S_Module|Transmitter|bitCounter [23] & ((\I2S_Module|Transmitter|Add0~45 ) # (GND)))
// \I2S_Module|Transmitter|Add0~47  = CARRY((!\I2S_Module|Transmitter|Add0~45 ) # (!\I2S_Module|Transmitter|bitCounter [23]))

	.dataa(\I2S_Module|Transmitter|bitCounter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~45 ),
	.combout(\I2S_Module|Transmitter|Add0~46_combout ),
	.cout(\I2S_Module|Transmitter|Add0~47 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~46 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector44~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector44~0_combout  = (\I2S_Module|Transmitter|Add0~46_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [23] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~46_combout  & (((\I2S_Module|Transmitter|bitCounter [23] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~46_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [23]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector44~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[23] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[23] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[23] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~48 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~48_combout  = (\I2S_Module|Transmitter|bitCounter [24] & (\I2S_Module|Transmitter|Add0~47  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [24] & (!\I2S_Module|Transmitter|Add0~47  & VCC))
// \I2S_Module|Transmitter|Add0~49  = CARRY((\I2S_Module|Transmitter|bitCounter [24] & !\I2S_Module|Transmitter|Add0~47 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~47 ),
	.combout(\I2S_Module|Transmitter|Add0~48_combout ),
	.cout(\I2S_Module|Transmitter|Add0~49 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~48 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector43~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector43~0_combout  = (\I2S_Module|Transmitter|Add0~48_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [24] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~48_combout  & (((\I2S_Module|Transmitter|bitCounter [24] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~48_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [24]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector43~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[24] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[24] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[24] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~50 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~50_combout  = (\I2S_Module|Transmitter|bitCounter [25] & (!\I2S_Module|Transmitter|Add0~49 )) # (!\I2S_Module|Transmitter|bitCounter [25] & ((\I2S_Module|Transmitter|Add0~49 ) # (GND)))
// \I2S_Module|Transmitter|Add0~51  = CARRY((!\I2S_Module|Transmitter|Add0~49 ) # (!\I2S_Module|Transmitter|bitCounter [25]))

	.dataa(\I2S_Module|Transmitter|bitCounter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~49 ),
	.combout(\I2S_Module|Transmitter|Add0~50_combout ),
	.cout(\I2S_Module|Transmitter|Add0~51 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~50 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector42~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector42~0_combout  = (\I2S_Module|Transmitter|Add0~50_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [25] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~50_combout  & (((\I2S_Module|Transmitter|bitCounter [25] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~50_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [25]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector42~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[25] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[25] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[25] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~52 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~52_combout  = (\I2S_Module|Transmitter|bitCounter [26] & (\I2S_Module|Transmitter|Add0~51  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [26] & (!\I2S_Module|Transmitter|Add0~51  & VCC))
// \I2S_Module|Transmitter|Add0~53  = CARRY((\I2S_Module|Transmitter|bitCounter [26] & !\I2S_Module|Transmitter|Add0~51 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~51 ),
	.combout(\I2S_Module|Transmitter|Add0~52_combout ),
	.cout(\I2S_Module|Transmitter|Add0~53 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~52 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector41~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector41~0_combout  = (\I2S_Module|Transmitter|Add0~52_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [26] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~52_combout  & (((\I2S_Module|Transmitter|bitCounter [26] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~52_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [26]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector41~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[26] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[26] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[26] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~54 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~54_combout  = (\I2S_Module|Transmitter|bitCounter [27] & (!\I2S_Module|Transmitter|Add0~53 )) # (!\I2S_Module|Transmitter|bitCounter [27] & ((\I2S_Module|Transmitter|Add0~53 ) # (GND)))
// \I2S_Module|Transmitter|Add0~55  = CARRY((!\I2S_Module|Transmitter|Add0~53 ) # (!\I2S_Module|Transmitter|bitCounter [27]))

	.dataa(\I2S_Module|Transmitter|bitCounter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~53 ),
	.combout(\I2S_Module|Transmitter|Add0~54_combout ),
	.cout(\I2S_Module|Transmitter|Add0~55 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~54 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector40~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector40~0_combout  = (\I2S_Module|Transmitter|Add0~54_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [27] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~54_combout  & (((\I2S_Module|Transmitter|bitCounter [27] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~54_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [27]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector40~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[27] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[27] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[27] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~56 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~56_combout  = (\I2S_Module|Transmitter|bitCounter [28] & (\I2S_Module|Transmitter|Add0~55  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [28] & (!\I2S_Module|Transmitter|Add0~55  & VCC))
// \I2S_Module|Transmitter|Add0~57  = CARRY((\I2S_Module|Transmitter|bitCounter [28] & !\I2S_Module|Transmitter|Add0~55 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~55 ),
	.combout(\I2S_Module|Transmitter|Add0~56_combout ),
	.cout(\I2S_Module|Transmitter|Add0~57 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~56 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector39~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector39~0_combout  = (\I2S_Module|Transmitter|Add0~56_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [28] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~56_combout  & (((\I2S_Module|Transmitter|bitCounter [28] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~56_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [28]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector39~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[28] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[28] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[28] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~58 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~58_combout  = (\I2S_Module|Transmitter|bitCounter [29] & (!\I2S_Module|Transmitter|Add0~57 )) # (!\I2S_Module|Transmitter|bitCounter [29] & ((\I2S_Module|Transmitter|Add0~57 ) # (GND)))
// \I2S_Module|Transmitter|Add0~59  = CARRY((!\I2S_Module|Transmitter|Add0~57 ) # (!\I2S_Module|Transmitter|bitCounter [29]))

	.dataa(\I2S_Module|Transmitter|bitCounter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~57 ),
	.combout(\I2S_Module|Transmitter|Add0~58_combout ),
	.cout(\I2S_Module|Transmitter|Add0~59 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~58 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Transmitter|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector38~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector38~0_combout  = (\I2S_Module|Transmitter|Add0~58_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [29] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~58_combout  & (((\I2S_Module|Transmitter|bitCounter [29] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~58_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [29]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector38~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[29] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[29] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[29] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~60 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~60_combout  = (\I2S_Module|Transmitter|bitCounter [30] & (\I2S_Module|Transmitter|Add0~59  $ (GND))) # (!\I2S_Module|Transmitter|bitCounter [30] & (!\I2S_Module|Transmitter|Add0~59  & VCC))
// \I2S_Module|Transmitter|Add0~61  = CARRY((\I2S_Module|Transmitter|bitCounter [30] & !\I2S_Module|Transmitter|Add0~59 ))

	.dataa(\I2S_Module|Transmitter|bitCounter [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Transmitter|Add0~59 ),
	.combout(\I2S_Module|Transmitter|Add0~60_combout ),
	.cout(\I2S_Module|Transmitter|Add0~61 ));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~60 .lut_mask = 16'hA50A;
defparam \I2S_Module|Transmitter|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector37~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector37~0_combout  = (\I2S_Module|Transmitter|Add0~60_combout  & ((\I2S_Module|Transmitter|currentState.transmitWordState~q ) # ((\I2S_Module|Transmitter|bitCounter [30] & !\I2S_Module|Transmitter|currentState.resetState~q )))) 
// # (!\I2S_Module|Transmitter|Add0~60_combout  & (((\I2S_Module|Transmitter|bitCounter [30] & !\I2S_Module|Transmitter|currentState.resetState~q ))))

	.dataa(\I2S_Module|Transmitter|Add0~60_combout ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|bitCounter [30]),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector37~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|bitCounter[30] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|bitCounter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|bitCounter[30] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|bitCounter[30] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Add0~62 (
// Equation(s):
// \I2S_Module|Transmitter|Add0~62_combout  = \I2S_Module|Transmitter|bitCounter [31] $ (\I2S_Module|Transmitter|Add0~61 )

	.dataa(\I2S_Module|Transmitter|bitCounter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2S_Module|Transmitter|Add0~61 ),
	.combout(\I2S_Module|Transmitter|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Add0~62 .lut_mask = 16'h5A5A;
defparam \I2S_Module|Transmitter|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~5 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~5_combout  = (!\I2S_Module|Transmitter|Add0~50_combout  & (!\I2S_Module|Transmitter|Add0~52_combout  & (!\I2S_Module|Transmitter|Add0~54_combout  & !\I2S_Module|Transmitter|Add0~56_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~50_combout ),
	.datab(\I2S_Module|Transmitter|Add0~52_combout ),
	.datac(\I2S_Module|Transmitter|Add0~54_combout ),
	.datad(\I2S_Module|Transmitter|Add0~56_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~5 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~0 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~0_combout  = (!\I2S_Module|Transmitter|Add0~10_combout  & (!\I2S_Module|Transmitter|Add0~12_combout  & (!\I2S_Module|Transmitter|Add0~14_combout  & !\I2S_Module|Transmitter|Add0~16_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~10_combout ),
	.datab(\I2S_Module|Transmitter|Add0~12_combout ),
	.datac(\I2S_Module|Transmitter|Add0~14_combout ),
	.datad(\I2S_Module|Transmitter|Add0~16_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~0 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~1 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~1_combout  = (!\I2S_Module|Transmitter|Add0~18_combout  & (!\I2S_Module|Transmitter|Add0~20_combout  & (!\I2S_Module|Transmitter|Add0~22_combout  & !\I2S_Module|Transmitter|Add0~24_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~18_combout ),
	.datab(\I2S_Module|Transmitter|Add0~20_combout ),
	.datac(\I2S_Module|Transmitter|Add0~22_combout ),
	.datad(\I2S_Module|Transmitter|Add0~24_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~1 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~2 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~2_combout  = (!\I2S_Module|Transmitter|Add0~26_combout  & (!\I2S_Module|Transmitter|Add0~28_combout  & (!\I2S_Module|Transmitter|Add0~30_combout  & !\I2S_Module|Transmitter|Add0~32_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~26_combout ),
	.datab(\I2S_Module|Transmitter|Add0~28_combout ),
	.datac(\I2S_Module|Transmitter|Add0~30_combout ),
	.datad(\I2S_Module|Transmitter|Add0~32_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~2 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~3 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~3_combout  = (!\I2S_Module|Transmitter|Add0~34_combout  & (!\I2S_Module|Transmitter|Add0~36_combout  & (!\I2S_Module|Transmitter|Add0~38_combout  & !\I2S_Module|Transmitter|Add0~40_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~34_combout ),
	.datab(\I2S_Module|Transmitter|Add0~36_combout ),
	.datac(\I2S_Module|Transmitter|Add0~38_combout ),
	.datad(\I2S_Module|Transmitter|Add0~40_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~3 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~4 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~4_combout  = (\I2S_Module|Transmitter|LessThan1~0_combout  & (\I2S_Module|Transmitter|LessThan1~1_combout  & (\I2S_Module|Transmitter|LessThan1~2_combout  & \I2S_Module|Transmitter|LessThan1~3_combout )))

	.dataa(\I2S_Module|Transmitter|LessThan1~0_combout ),
	.datab(\I2S_Module|Transmitter|LessThan1~1_combout ),
	.datac(\I2S_Module|Transmitter|LessThan1~2_combout ),
	.datad(\I2S_Module|Transmitter|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~4 .lut_mask = 16'h8000;
defparam \I2S_Module|Transmitter|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~6 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~6_combout  = (!\I2S_Module|Transmitter|Add0~42_combout  & (!\I2S_Module|Transmitter|Add0~44_combout  & (!\I2S_Module|Transmitter|Add0~46_combout  & !\I2S_Module|Transmitter|Add0~48_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~42_combout ),
	.datab(\I2S_Module|Transmitter|Add0~44_combout ),
	.datac(\I2S_Module|Transmitter|Add0~46_combout ),
	.datad(\I2S_Module|Transmitter|Add0~48_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~6 .lut_mask = 16'h0001;
defparam \I2S_Module|Transmitter|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~7 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~7_combout  = (((!\I2S_Module|Transmitter|Add0~4_combout ) # (!\I2S_Module|Transmitter|Add0~2_combout )) # (!\I2S_Module|Transmitter|Add0~8_combout )) # (!\I2S_Module|Transmitter|Add0~6_combout )

	.dataa(\I2S_Module|Transmitter|Add0~6_combout ),
	.datab(\I2S_Module|Transmitter|Add0~8_combout ),
	.datac(\I2S_Module|Transmitter|Add0~2_combout ),
	.datad(\I2S_Module|Transmitter|Add0~4_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~7 .lut_mask = 16'h7FFF;
defparam \I2S_Module|Transmitter|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~8 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~8_combout  = (\I2S_Module|Transmitter|LessThan1~4_combout  & (\I2S_Module|Transmitter|LessThan1~6_combout  & ((\I2S_Module|Transmitter|LessThan1~7_combout ) # (!\I2S_Module|Transmitter|Add0~0_combout ))))

	.dataa(\I2S_Module|Transmitter|LessThan1~4_combout ),
	.datab(\I2S_Module|Transmitter|LessThan1~6_combout ),
	.datac(\I2S_Module|Transmitter|Add0~0_combout ),
	.datad(\I2S_Module|Transmitter|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~8 .lut_mask = 16'h8808;
defparam \I2S_Module|Transmitter|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~9 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~9_combout  = (!\I2S_Module|Transmitter|Add0~58_combout  & \I2S_Module|Transmitter|LessThan1~8_combout )

	.dataa(\I2S_Module|Transmitter|Add0~58_combout ),
	.datab(\I2S_Module|Transmitter|LessThan1~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~9 .lut_mask = 16'h4444;
defparam \I2S_Module|Transmitter|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|LessThan1~10 (
// Equation(s):
// \I2S_Module|Transmitter|LessThan1~10_combout  = (\I2S_Module|Transmitter|Add0~62_combout ) # ((\I2S_Module|Transmitter|LessThan1~5_combout  & (!\I2S_Module|Transmitter|Add0~60_combout  & \I2S_Module|Transmitter|LessThan1~9_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~62_combout ),
	.datab(\I2S_Module|Transmitter|LessThan1~5_combout ),
	.datac(\I2S_Module|Transmitter|Add0~60_combout ),
	.datad(\I2S_Module|Transmitter|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|LessThan1~10 .lut_mask = 16'hAEAA;
defparam \I2S_Module|Transmitter|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|currentState~9 (
// Equation(s):
// \I2S_Module|Transmitter|currentState~9_combout  = (\RST_BTN~input_o  & (((\I2S_Module|Transmitter|currentState.transmitWordState~q  & !\I2S_Module|Transmitter|LessThan1~10_combout )) # (!\I2S_Module|Transmitter|currentState.resetState~q )))

	.dataa(\RST_BTN~input_o ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|LessThan1~10_combout ),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|currentState~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|currentState~9 .lut_mask = 16'h08AA;
defparam \I2S_Module|Transmitter|currentState~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|currentState.loadWordState (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|currentState~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|currentState.loadWordState .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|currentState.loadWordState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|currentState~8 (
// Equation(s):
// \I2S_Module|Transmitter|currentState~8_combout  = (\RST_BTN~input_o  & ((\I2S_Module|Transmitter|currentState.loadWordState~q ) # ((\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|LessThan1~10_combout ))))

	.dataa(\RST_BTN~input_o ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datad(\I2S_Module|Transmitter|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|currentState~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|currentState~8 .lut_mask = 16'hA888;
defparam \I2S_Module|Transmitter|currentState~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|currentState.transmitWordState (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|currentState~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|currentState.transmitWordState .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|currentState.transmitWordState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector1~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector1~0_combout  = (!\I2S_Module|Transmitter|Add0~58_combout  & (!\I2S_Module|Transmitter|Add0~60_combout  & (\I2S_Module|Transmitter|LessThan1~6_combout  & !\I2S_Module|Transmitter|Add0~8_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~58_combout ),
	.datab(\I2S_Module|Transmitter|Add0~60_combout ),
	.datac(\I2S_Module|Transmitter|LessThan1~6_combout ),
	.datad(\I2S_Module|Transmitter|Add0~8_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector1~0 .lut_mask = 16'h0010;
defparam \I2S_Module|Transmitter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector1~1 (
// Equation(s):
// \I2S_Module|Transmitter|Selector1~1_combout  = (\I2S_Module|Transmitter|Add0~62_combout ) # ((\I2S_Module|Transmitter|LessThan1~4_combout  & (\I2S_Module|Transmitter|LessThan1~5_combout  & \I2S_Module|Transmitter|Selector1~0_combout )))

	.dataa(\I2S_Module|Transmitter|Add0~62_combout ),
	.datab(\I2S_Module|Transmitter|LessThan1~4_combout ),
	.datac(\I2S_Module|Transmitter|LessThan1~5_combout ),
	.datad(\I2S_Module|Transmitter|Selector1~0_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector1~1 .lut_mask = 16'hEAAA;
defparam \I2S_Module|Transmitter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector1~2 (
// Equation(s):
// \I2S_Module|Transmitter|Selector1~2_combout  = (\I2S_Module|Transmitter|currentState.resetState~q  & (((\I2S_Module|Transmitter|LRCLK_temp~q  & \I2S_Module|Transmitter|Selector1~1_combout )) # (!\I2S_Module|Transmitter|currentState.transmitWordState~q )))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|LRCLK_temp~q ),
	.datac(\I2S_Module|Transmitter|currentState.resetState~q ),
	.datad(\I2S_Module|Transmitter|Selector1~1_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector1~2 .lut_mask = 16'hD050;
defparam \I2S_Module|Transmitter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|LRCLK_temp (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|LRCLK_temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|LRCLK_temp .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|LRCLK_temp .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~0 (
// Equation(s):
// \I2S_Module|Add1~0_combout  = \I2S_Module|Word_CNT [0] $ (VCC)
// \I2S_Module|Add1~1  = CARRY(\I2S_Module|Word_CNT [0])

	.dataa(\I2S_Module|Word_CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\I2S_Module|Add1~0_combout ),
	.cout(\I2S_Module|Add1~1 ));
// synopsys translate_off
defparam \I2S_Module|Add1~0 .lut_mask = 16'h55AA;
defparam \I2S_Module|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector0~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector0~0_combout  = (\I2S_Module|Transmitter|currentState.loadWordState~q  & ((\I2S_Module|Transmitter|ready_temp~q ) # ((\I2S_Module|Transmitter|currentState.transmitWordState~q  & !\I2S_Module|Transmitter|LessThan1~10_combout 
// )))) # (!\I2S_Module|Transmitter|currentState.loadWordState~q  & (((\I2S_Module|Transmitter|currentState.transmitWordState~q  & !\I2S_Module|Transmitter|LessThan1~10_combout ))))

	.dataa(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datab(\I2S_Module|Transmitter|ready_temp~q ),
	.datac(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datad(\I2S_Module|Transmitter|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector0~0 .lut_mask = 16'h88F8;
defparam \I2S_Module|Transmitter|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|ready_temp (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|ready_temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|ready_temp .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|ready_temp .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|currentState.resetState (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\RST_BTN~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|currentState.resetState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|currentState.resetState .is_wysiwyg = "true";
defparam \I2S_Module|currentState.resetState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|currentState~6 (
// Equation(s):
// \I2S_Module|currentState~6_combout  = (\RST_BTN~input_o  & (\I2S_Module|currentState.resetState~q  & (\I2S_Module|Transmitter|ready_temp~q  & !\I2S_Module|currentState.increaseAddressState~q )))

	.dataa(\RST_BTN~input_o ),
	.datab(\I2S_Module|currentState.resetState~q ),
	.datac(\I2S_Module|Transmitter|ready_temp~q ),
	.datad(\I2S_Module|currentState.increaseAddressState~q ),
	.cin(gnd),
	.combout(\I2S_Module|currentState~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|currentState~6 .lut_mask = 16'h0080;
defparam \I2S_Module|currentState~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|currentState.waitForStartState (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|currentState~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|currentState.waitForStartState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|currentState.waitForStartState .is_wysiwyg = "true";
defparam \I2S_Module|currentState.waitForStartState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|currentState~7 (
// Equation(s):
// \I2S_Module|currentState~7_combout  = (!\I2S_Module|Transmitter|ready_temp~q  & (\RST_BTN~input_o  & \I2S_Module|currentState.waitForStartState~q ))

	.dataa(\I2S_Module|Transmitter|ready_temp~q ),
	.datab(gnd),
	.datac(\RST_BTN~input_o ),
	.datad(\I2S_Module|currentState.waitForStartState~q ),
	.cin(gnd),
	.combout(\I2S_Module|currentState~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|currentState~7 .lut_mask = 16'h5000;
defparam \I2S_Module|currentState~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|currentState.increaseAddressState (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|currentState~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|currentState.increaseAddressState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|currentState.increaseAddressState .is_wysiwyg = "true";
defparam \I2S_Module|currentState.increaseAddressState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|currentState~8 (
// Equation(s):
// \I2S_Module|currentState~8_combout  = (\I2S_Module|currentState.increaseAddressState~q ) # (!\I2S_Module|currentState.resetState~q )

	.dataa(\I2S_Module|currentState.increaseAddressState~q ),
	.datab(\I2S_Module|currentState.resetState~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|currentState~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|currentState~8 .lut_mask = 16'hBBBB;
defparam \I2S_Module|currentState~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|currentState~9 (
// Equation(s):
// \I2S_Module|currentState~9_combout  = (\RST_BTN~input_o  & ((\I2S_Module|currentState~8_combout ) # ((\I2S_Module|currentState.waitForReadyState~q  & !\I2S_Module|Transmitter|ready_temp~q ))))

	.dataa(\RST_BTN~input_o ),
	.datab(\I2S_Module|currentState.waitForReadyState~q ),
	.datac(\I2S_Module|Transmitter|ready_temp~q ),
	.datad(\I2S_Module|currentState~8_combout ),
	.cin(gnd),
	.combout(\I2S_Module|currentState~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|currentState~9 .lut_mask = 16'hAA08;
defparam \I2S_Module|currentState~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|currentState.waitForReadyState (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|currentState~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|currentState.waitForReadyState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|currentState.waitForReadyState .is_wysiwyg = "true";
defparam \I2S_Module|currentState.waitForReadyState .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Word_CNT~2 (
// Equation(s):
// \I2S_Module|Word_CNT~2_combout  = (\I2S_Module|currentState.waitForStartState~q ) # (\I2S_Module|currentState.waitForReadyState~q )

	.dataa(\I2S_Module|currentState.waitForStartState~q ),
	.datab(\I2S_Module|currentState.waitForReadyState~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Word_CNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Word_CNT~2 .lut_mask = 16'hEEEE;
defparam \I2S_Module|Word_CNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~11 (
// Equation(s):
// \I2S_Module|Add1~11_combout  = (\I2S_Module|Word_CNT [1] & (!\I2S_Module|Add1~1 )) # (!\I2S_Module|Word_CNT [1] & ((\I2S_Module|Add1~1 ) # (GND)))
// \I2S_Module|Add1~12  = CARRY((!\I2S_Module|Add1~1 ) # (!\I2S_Module|Word_CNT [1]))

	.dataa(\I2S_Module|Word_CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~1 ),
	.combout(\I2S_Module|Add1~11_combout ),
	.cout(\I2S_Module|Add1~12 ));
// synopsys translate_off
defparam \I2S_Module|Add1~11 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector30~0 (
// Equation(s):
// \I2S_Module|Selector30~0_combout  = (\I2S_Module|Word_CNT [1] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~11_combout )))) # (!\I2S_Module|Word_CNT [1] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~11_combout )))

	.dataa(\I2S_Module|Word_CNT [1]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~11_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector30~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[1] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[1] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[1] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~13 (
// Equation(s):
// \I2S_Module|Add1~13_combout  = (\I2S_Module|Word_CNT [2] & (\I2S_Module|Add1~12  $ (GND))) # (!\I2S_Module|Word_CNT [2] & (!\I2S_Module|Add1~12  & VCC))
// \I2S_Module|Add1~14  = CARRY((\I2S_Module|Word_CNT [2] & !\I2S_Module|Add1~12 ))

	.dataa(\I2S_Module|Word_CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~12 ),
	.combout(\I2S_Module|Add1~13_combout ),
	.cout(\I2S_Module|Add1~14 ));
// synopsys translate_off
defparam \I2S_Module|Add1~13 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector29~0 (
// Equation(s):
// \I2S_Module|Selector29~0_combout  = (\I2S_Module|Word_CNT [2] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~13_combout )))) # (!\I2S_Module|Word_CNT [2] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~13_combout )))

	.dataa(\I2S_Module|Word_CNT [2]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~13_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector29~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[2] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[2] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[2] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~15 (
// Equation(s):
// \I2S_Module|Add1~15_combout  = (\I2S_Module|Word_CNT [3] & (!\I2S_Module|Add1~14 )) # (!\I2S_Module|Word_CNT [3] & ((\I2S_Module|Add1~14 ) # (GND)))
// \I2S_Module|Add1~16  = CARRY((!\I2S_Module|Add1~14 ) # (!\I2S_Module|Word_CNT [3]))

	.dataa(\I2S_Module|Word_CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~14 ),
	.combout(\I2S_Module|Add1~15_combout ),
	.cout(\I2S_Module|Add1~16 ));
// synopsys translate_off
defparam \I2S_Module|Add1~15 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector28~0 (
// Equation(s):
// \I2S_Module|Selector28~0_combout  = (\I2S_Module|Word_CNT [3] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~15_combout )))) # (!\I2S_Module|Word_CNT [3] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~15_combout )))

	.dataa(\I2S_Module|Word_CNT [3]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~15_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector28~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[3] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[3] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[3] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~17 (
// Equation(s):
// \I2S_Module|Add1~17_combout  = (\I2S_Module|Word_CNT [4] & (\I2S_Module|Add1~16  $ (GND))) # (!\I2S_Module|Word_CNT [4] & (!\I2S_Module|Add1~16  & VCC))
// \I2S_Module|Add1~18  = CARRY((\I2S_Module|Word_CNT [4] & !\I2S_Module|Add1~16 ))

	.dataa(\I2S_Module|Word_CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~16 ),
	.combout(\I2S_Module|Add1~17_combout ),
	.cout(\I2S_Module|Add1~18 ));
// synopsys translate_off
defparam \I2S_Module|Add1~17 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector27~0 (
// Equation(s):
// \I2S_Module|Selector27~0_combout  = (\I2S_Module|Word_CNT [4] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~17_combout )))) # (!\I2S_Module|Word_CNT [4] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~17_combout )))

	.dataa(\I2S_Module|Word_CNT [4]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~17_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector27~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[4] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[4] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[4] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~19 (
// Equation(s):
// \I2S_Module|Add1~19_combout  = (\I2S_Module|Word_CNT [5] & (!\I2S_Module|Add1~18 )) # (!\I2S_Module|Word_CNT [5] & ((\I2S_Module|Add1~18 ) # (GND)))
// \I2S_Module|Add1~20  = CARRY((!\I2S_Module|Add1~18 ) # (!\I2S_Module|Word_CNT [5]))

	.dataa(\I2S_Module|Word_CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~18 ),
	.combout(\I2S_Module|Add1~19_combout ),
	.cout(\I2S_Module|Add1~20 ));
// synopsys translate_off
defparam \I2S_Module|Add1~19 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector26~0 (
// Equation(s):
// \I2S_Module|Selector26~0_combout  = (\I2S_Module|Word_CNT [5] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~19_combout )))) # (!\I2S_Module|Word_CNT [5] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~19_combout )))

	.dataa(\I2S_Module|Word_CNT [5]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~19_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector26~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[5] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[5] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[5] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~21 (
// Equation(s):
// \I2S_Module|Add1~21_combout  = (\I2S_Module|Word_CNT [6] & (\I2S_Module|Add1~20  $ (GND))) # (!\I2S_Module|Word_CNT [6] & (!\I2S_Module|Add1~20  & VCC))
// \I2S_Module|Add1~22  = CARRY((\I2S_Module|Word_CNT [6] & !\I2S_Module|Add1~20 ))

	.dataa(\I2S_Module|Word_CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~20 ),
	.combout(\I2S_Module|Add1~21_combout ),
	.cout(\I2S_Module|Add1~22 ));
// synopsys translate_off
defparam \I2S_Module|Add1~21 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector25~0 (
// Equation(s):
// \I2S_Module|Selector25~0_combout  = (\I2S_Module|Word_CNT [6] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~21_combout )))) # (!\I2S_Module|Word_CNT [6] & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~21_combout )))

	.dataa(\I2S_Module|Word_CNT [6]),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~21_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector25~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[6] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[6] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[6] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~23 (
// Equation(s):
// \I2S_Module|Add1~23_combout  = (\I2S_Module|Word_CNT [7] & (!\I2S_Module|Add1~22 )) # (!\I2S_Module|Word_CNT [7] & ((\I2S_Module|Add1~22 ) # (GND)))
// \I2S_Module|Add1~24  = CARRY((!\I2S_Module|Add1~22 ) # (!\I2S_Module|Word_CNT [7]))

	.dataa(\I2S_Module|Word_CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~22 ),
	.combout(\I2S_Module|Add1~23_combout ),
	.cout(\I2S_Module|Add1~24 ));
// synopsys translate_off
defparam \I2S_Module|Add1~23 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector24~0 (
// Equation(s):
// \I2S_Module|Selector24~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [7]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~23_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~23_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~23_combout ),
	.datad(\I2S_Module|Word_CNT [7]),
	.cin(gnd),
	.combout(\I2S_Module|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector24~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[7] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[7] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[7] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~25 (
// Equation(s):
// \I2S_Module|Add1~25_combout  = (\I2S_Module|Word_CNT [8] & (\I2S_Module|Add1~24  $ (GND))) # (!\I2S_Module|Word_CNT [8] & (!\I2S_Module|Add1~24  & VCC))
// \I2S_Module|Add1~26  = CARRY((\I2S_Module|Word_CNT [8] & !\I2S_Module|Add1~24 ))

	.dataa(\I2S_Module|Word_CNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~24 ),
	.combout(\I2S_Module|Add1~25_combout ),
	.cout(\I2S_Module|Add1~26 ));
// synopsys translate_off
defparam \I2S_Module|Add1~25 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector23~0 (
// Equation(s):
// \I2S_Module|Selector23~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [8]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~25_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~25_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~25_combout ),
	.datad(\I2S_Module|Word_CNT [8]),
	.cin(gnd),
	.combout(\I2S_Module|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector23~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[8] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[8] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[8] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~27 (
// Equation(s):
// \I2S_Module|Add1~27_combout  = (\I2S_Module|Word_CNT [9] & (!\I2S_Module|Add1~26 )) # (!\I2S_Module|Word_CNT [9] & ((\I2S_Module|Add1~26 ) # (GND)))
// \I2S_Module|Add1~28  = CARRY((!\I2S_Module|Add1~26 ) # (!\I2S_Module|Word_CNT [9]))

	.dataa(\I2S_Module|Word_CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~26 ),
	.combout(\I2S_Module|Add1~27_combout ),
	.cout(\I2S_Module|Add1~28 ));
// synopsys translate_off
defparam \I2S_Module|Add1~27 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector22~0 (
// Equation(s):
// \I2S_Module|Selector22~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [9]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~27_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~27_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~27_combout ),
	.datad(\I2S_Module|Word_CNT [9]),
	.cin(gnd),
	.combout(\I2S_Module|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector22~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[9] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[9] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[9] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~29 (
// Equation(s):
// \I2S_Module|Add1~29_combout  = (\I2S_Module|Word_CNT [10] & (\I2S_Module|Add1~28  $ (GND))) # (!\I2S_Module|Word_CNT [10] & (!\I2S_Module|Add1~28  & VCC))
// \I2S_Module|Add1~30  = CARRY((\I2S_Module|Word_CNT [10] & !\I2S_Module|Add1~28 ))

	.dataa(\I2S_Module|Word_CNT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~28 ),
	.combout(\I2S_Module|Add1~29_combout ),
	.cout(\I2S_Module|Add1~30 ));
// synopsys translate_off
defparam \I2S_Module|Add1~29 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector21~0 (
// Equation(s):
// \I2S_Module|Selector21~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [10]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~29_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~29_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~29_combout ),
	.datad(\I2S_Module|Word_CNT [10]),
	.cin(gnd),
	.combout(\I2S_Module|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector21~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[10] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[10] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[10] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~31 (
// Equation(s):
// \I2S_Module|Add1~31_combout  = (\I2S_Module|Word_CNT [11] & (!\I2S_Module|Add1~30 )) # (!\I2S_Module|Word_CNT [11] & ((\I2S_Module|Add1~30 ) # (GND)))
// \I2S_Module|Add1~32  = CARRY((!\I2S_Module|Add1~30 ) # (!\I2S_Module|Word_CNT [11]))

	.dataa(\I2S_Module|Word_CNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~30 ),
	.combout(\I2S_Module|Add1~31_combout ),
	.cout(\I2S_Module|Add1~32 ));
// synopsys translate_off
defparam \I2S_Module|Add1~31 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector20~0 (
// Equation(s):
// \I2S_Module|Selector20~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [11]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~31_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~31_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~31_combout ),
	.datad(\I2S_Module|Word_CNT [11]),
	.cin(gnd),
	.combout(\I2S_Module|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector20~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[11] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[11] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[11] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~33 (
// Equation(s):
// \I2S_Module|Add1~33_combout  = (\I2S_Module|Word_CNT [12] & (\I2S_Module|Add1~32  $ (GND))) # (!\I2S_Module|Word_CNT [12] & (!\I2S_Module|Add1~32  & VCC))
// \I2S_Module|Add1~34  = CARRY((\I2S_Module|Word_CNT [12] & !\I2S_Module|Add1~32 ))

	.dataa(\I2S_Module|Word_CNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~32 ),
	.combout(\I2S_Module|Add1~33_combout ),
	.cout(\I2S_Module|Add1~34 ));
// synopsys translate_off
defparam \I2S_Module|Add1~33 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector19~0 (
// Equation(s):
// \I2S_Module|Selector19~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [12]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~33_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~33_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~33_combout ),
	.datad(\I2S_Module|Word_CNT [12]),
	.cin(gnd),
	.combout(\I2S_Module|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector19~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[12] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[12] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[12] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~35 (
// Equation(s):
// \I2S_Module|Add1~35_combout  = (\I2S_Module|Word_CNT [13] & (!\I2S_Module|Add1~34 )) # (!\I2S_Module|Word_CNT [13] & ((\I2S_Module|Add1~34 ) # (GND)))
// \I2S_Module|Add1~36  = CARRY((!\I2S_Module|Add1~34 ) # (!\I2S_Module|Word_CNT [13]))

	.dataa(\I2S_Module|Word_CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~34 ),
	.combout(\I2S_Module|Add1~35_combout ),
	.cout(\I2S_Module|Add1~36 ));
// synopsys translate_off
defparam \I2S_Module|Add1~35 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector18~0 (
// Equation(s):
// \I2S_Module|Selector18~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [13]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~35_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~35_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~35_combout ),
	.datad(\I2S_Module|Word_CNT [13]),
	.cin(gnd),
	.combout(\I2S_Module|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector18~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[13] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[13] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[13] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~37 (
// Equation(s):
// \I2S_Module|Add1~37_combout  = (\I2S_Module|Word_CNT [14] & (\I2S_Module|Add1~36  $ (GND))) # (!\I2S_Module|Word_CNT [14] & (!\I2S_Module|Add1~36  & VCC))
// \I2S_Module|Add1~38  = CARRY((\I2S_Module|Word_CNT [14] & !\I2S_Module|Add1~36 ))

	.dataa(\I2S_Module|Word_CNT [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~36 ),
	.combout(\I2S_Module|Add1~37_combout ),
	.cout(\I2S_Module|Add1~38 ));
// synopsys translate_off
defparam \I2S_Module|Add1~37 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector17~0 (
// Equation(s):
// \I2S_Module|Selector17~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [14]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~37_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~37_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~37_combout ),
	.datad(\I2S_Module|Word_CNT [14]),
	.cin(gnd),
	.combout(\I2S_Module|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector17~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[14] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[14] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[14] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~39 (
// Equation(s):
// \I2S_Module|Add1~39_combout  = (\I2S_Module|Word_CNT [15] & (!\I2S_Module|Add1~38 )) # (!\I2S_Module|Word_CNT [15] & ((\I2S_Module|Add1~38 ) # (GND)))
// \I2S_Module|Add1~40  = CARRY((!\I2S_Module|Add1~38 ) # (!\I2S_Module|Word_CNT [15]))

	.dataa(\I2S_Module|Word_CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~38 ),
	.combout(\I2S_Module|Add1~39_combout ),
	.cout(\I2S_Module|Add1~40 ));
// synopsys translate_off
defparam \I2S_Module|Add1~39 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector16~0 (
// Equation(s):
// \I2S_Module|Selector16~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [15]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~39_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~39_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~39_combout ),
	.datad(\I2S_Module|Word_CNT [15]),
	.cin(gnd),
	.combout(\I2S_Module|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector16~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[15] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[15] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[15] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~41 (
// Equation(s):
// \I2S_Module|Add1~41_combout  = (\I2S_Module|Word_CNT [16] & (\I2S_Module|Add1~40  $ (GND))) # (!\I2S_Module|Word_CNT [16] & (!\I2S_Module|Add1~40  & VCC))
// \I2S_Module|Add1~42  = CARRY((\I2S_Module|Word_CNT [16] & !\I2S_Module|Add1~40 ))

	.dataa(\I2S_Module|Word_CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~40 ),
	.combout(\I2S_Module|Add1~41_combout ),
	.cout(\I2S_Module|Add1~42 ));
// synopsys translate_off
defparam \I2S_Module|Add1~41 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector15~0 (
// Equation(s):
// \I2S_Module|Selector15~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [16]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~41_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~41_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~41_combout ),
	.datad(\I2S_Module|Word_CNT [16]),
	.cin(gnd),
	.combout(\I2S_Module|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector15~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[16] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[16] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[16] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~43 (
// Equation(s):
// \I2S_Module|Add1~43_combout  = (\I2S_Module|Word_CNT [17] & (!\I2S_Module|Add1~42 )) # (!\I2S_Module|Word_CNT [17] & ((\I2S_Module|Add1~42 ) # (GND)))
// \I2S_Module|Add1~44  = CARRY((!\I2S_Module|Add1~42 ) # (!\I2S_Module|Word_CNT [17]))

	.dataa(\I2S_Module|Word_CNT [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~42 ),
	.combout(\I2S_Module|Add1~43_combout ),
	.cout(\I2S_Module|Add1~44 ));
// synopsys translate_off
defparam \I2S_Module|Add1~43 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector14~0 (
// Equation(s):
// \I2S_Module|Selector14~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [17]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~43_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~43_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~43_combout ),
	.datad(\I2S_Module|Word_CNT [17]),
	.cin(gnd),
	.combout(\I2S_Module|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector14~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[17] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[17] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[17] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~45 (
// Equation(s):
// \I2S_Module|Add1~45_combout  = (\I2S_Module|Word_CNT [18] & (\I2S_Module|Add1~44  $ (GND))) # (!\I2S_Module|Word_CNT [18] & (!\I2S_Module|Add1~44  & VCC))
// \I2S_Module|Add1~46  = CARRY((\I2S_Module|Word_CNT [18] & !\I2S_Module|Add1~44 ))

	.dataa(\I2S_Module|Word_CNT [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~44 ),
	.combout(\I2S_Module|Add1~45_combout ),
	.cout(\I2S_Module|Add1~46 ));
// synopsys translate_off
defparam \I2S_Module|Add1~45 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector13~0 (
// Equation(s):
// \I2S_Module|Selector13~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [18]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~45_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~45_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~45_combout ),
	.datad(\I2S_Module|Word_CNT [18]),
	.cin(gnd),
	.combout(\I2S_Module|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector13~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[18] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[18] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[18] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~47 (
// Equation(s):
// \I2S_Module|Add1~47_combout  = (\I2S_Module|Word_CNT [19] & (!\I2S_Module|Add1~46 )) # (!\I2S_Module|Word_CNT [19] & ((\I2S_Module|Add1~46 ) # (GND)))
// \I2S_Module|Add1~48  = CARRY((!\I2S_Module|Add1~46 ) # (!\I2S_Module|Word_CNT [19]))

	.dataa(\I2S_Module|Word_CNT [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~46 ),
	.combout(\I2S_Module|Add1~47_combout ),
	.cout(\I2S_Module|Add1~48 ));
// synopsys translate_off
defparam \I2S_Module|Add1~47 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector12~0 (
// Equation(s):
// \I2S_Module|Selector12~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [19]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~47_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~47_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~47_combout ),
	.datad(\I2S_Module|Word_CNT [19]),
	.cin(gnd),
	.combout(\I2S_Module|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector12~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[19] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[19] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[19] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~49 (
// Equation(s):
// \I2S_Module|Add1~49_combout  = (\I2S_Module|Word_CNT [20] & (\I2S_Module|Add1~48  $ (GND))) # (!\I2S_Module|Word_CNT [20] & (!\I2S_Module|Add1~48  & VCC))
// \I2S_Module|Add1~50  = CARRY((\I2S_Module|Word_CNT [20] & !\I2S_Module|Add1~48 ))

	.dataa(\I2S_Module|Word_CNT [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~48 ),
	.combout(\I2S_Module|Add1~49_combout ),
	.cout(\I2S_Module|Add1~50 ));
// synopsys translate_off
defparam \I2S_Module|Add1~49 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector11~0 (
// Equation(s):
// \I2S_Module|Selector11~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [20]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~49_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~49_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~49_combout ),
	.datad(\I2S_Module|Word_CNT [20]),
	.cin(gnd),
	.combout(\I2S_Module|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector11~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[20] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[20] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[20] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~51 (
// Equation(s):
// \I2S_Module|Add1~51_combout  = (\I2S_Module|Word_CNT [21] & (!\I2S_Module|Add1~50 )) # (!\I2S_Module|Word_CNT [21] & ((\I2S_Module|Add1~50 ) # (GND)))
// \I2S_Module|Add1~52  = CARRY((!\I2S_Module|Add1~50 ) # (!\I2S_Module|Word_CNT [21]))

	.dataa(\I2S_Module|Word_CNT [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~50 ),
	.combout(\I2S_Module|Add1~51_combout ),
	.cout(\I2S_Module|Add1~52 ));
// synopsys translate_off
defparam \I2S_Module|Add1~51 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector10~0 (
// Equation(s):
// \I2S_Module|Selector10~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [21]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~51_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~51_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~51_combout ),
	.datad(\I2S_Module|Word_CNT [21]),
	.cin(gnd),
	.combout(\I2S_Module|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector10~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[21] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[21] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[21] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~53 (
// Equation(s):
// \I2S_Module|Add1~53_combout  = (\I2S_Module|Word_CNT [22] & (\I2S_Module|Add1~52  $ (GND))) # (!\I2S_Module|Word_CNT [22] & (!\I2S_Module|Add1~52  & VCC))
// \I2S_Module|Add1~54  = CARRY((\I2S_Module|Word_CNT [22] & !\I2S_Module|Add1~52 ))

	.dataa(\I2S_Module|Word_CNT [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~52 ),
	.combout(\I2S_Module|Add1~53_combout ),
	.cout(\I2S_Module|Add1~54 ));
// synopsys translate_off
defparam \I2S_Module|Add1~53 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector9~0 (
// Equation(s):
// \I2S_Module|Selector9~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [22]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~53_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~53_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~53_combout ),
	.datad(\I2S_Module|Word_CNT [22]),
	.cin(gnd),
	.combout(\I2S_Module|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector9~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[22] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[22] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[22] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~55 (
// Equation(s):
// \I2S_Module|Add1~55_combout  = (\I2S_Module|Word_CNT [23] & (!\I2S_Module|Add1~54 )) # (!\I2S_Module|Word_CNT [23] & ((\I2S_Module|Add1~54 ) # (GND)))
// \I2S_Module|Add1~56  = CARRY((!\I2S_Module|Add1~54 ) # (!\I2S_Module|Word_CNT [23]))

	.dataa(\I2S_Module|Word_CNT [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~54 ),
	.combout(\I2S_Module|Add1~55_combout ),
	.cout(\I2S_Module|Add1~56 ));
// synopsys translate_off
defparam \I2S_Module|Add1~55 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector8~0 (
// Equation(s):
// \I2S_Module|Selector8~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [23]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~55_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~55_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~55_combout ),
	.datad(\I2S_Module|Word_CNT [23]),
	.cin(gnd),
	.combout(\I2S_Module|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector8~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[23] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[23] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[23] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~57 (
// Equation(s):
// \I2S_Module|Add1~57_combout  = (\I2S_Module|Word_CNT [24] & (\I2S_Module|Add1~56  $ (GND))) # (!\I2S_Module|Word_CNT [24] & (!\I2S_Module|Add1~56  & VCC))
// \I2S_Module|Add1~58  = CARRY((\I2S_Module|Word_CNT [24] & !\I2S_Module|Add1~56 ))

	.dataa(\I2S_Module|Word_CNT [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~56 ),
	.combout(\I2S_Module|Add1~57_combout ),
	.cout(\I2S_Module|Add1~58 ));
// synopsys translate_off
defparam \I2S_Module|Add1~57 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector7~0 (
// Equation(s):
// \I2S_Module|Selector7~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [24]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~57_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~57_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~57_combout ),
	.datad(\I2S_Module|Word_CNT [24]),
	.cin(gnd),
	.combout(\I2S_Module|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector7~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[24] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[24] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[24] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~59 (
// Equation(s):
// \I2S_Module|Add1~59_combout  = (\I2S_Module|Word_CNT [25] & (!\I2S_Module|Add1~58 )) # (!\I2S_Module|Word_CNT [25] & ((\I2S_Module|Add1~58 ) # (GND)))
// \I2S_Module|Add1~60  = CARRY((!\I2S_Module|Add1~58 ) # (!\I2S_Module|Word_CNT [25]))

	.dataa(\I2S_Module|Word_CNT [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~58 ),
	.combout(\I2S_Module|Add1~59_combout ),
	.cout(\I2S_Module|Add1~60 ));
// synopsys translate_off
defparam \I2S_Module|Add1~59 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector6~0 (
// Equation(s):
// \I2S_Module|Selector6~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [25]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~59_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~59_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~59_combout ),
	.datad(\I2S_Module|Word_CNT [25]),
	.cin(gnd),
	.combout(\I2S_Module|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector6~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[25] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[25] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[25] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~61 (
// Equation(s):
// \I2S_Module|Add1~61_combout  = (\I2S_Module|Word_CNT [26] & (\I2S_Module|Add1~60  $ (GND))) # (!\I2S_Module|Word_CNT [26] & (!\I2S_Module|Add1~60  & VCC))
// \I2S_Module|Add1~62  = CARRY((\I2S_Module|Word_CNT [26] & !\I2S_Module|Add1~60 ))

	.dataa(\I2S_Module|Word_CNT [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~60 ),
	.combout(\I2S_Module|Add1~61_combout ),
	.cout(\I2S_Module|Add1~62 ));
// synopsys translate_off
defparam \I2S_Module|Add1~61 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector5~0 (
// Equation(s):
// \I2S_Module|Selector5~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [26]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~61_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~61_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~61_combout ),
	.datad(\I2S_Module|Word_CNT [26]),
	.cin(gnd),
	.combout(\I2S_Module|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector5~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[26] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[26] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[26] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~63 (
// Equation(s):
// \I2S_Module|Add1~63_combout  = (\I2S_Module|Word_CNT [27] & (!\I2S_Module|Add1~62 )) # (!\I2S_Module|Word_CNT [27] & ((\I2S_Module|Add1~62 ) # (GND)))
// \I2S_Module|Add1~64  = CARRY((!\I2S_Module|Add1~62 ) # (!\I2S_Module|Word_CNT [27]))

	.dataa(\I2S_Module|Word_CNT [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~62 ),
	.combout(\I2S_Module|Add1~63_combout ),
	.cout(\I2S_Module|Add1~64 ));
// synopsys translate_off
defparam \I2S_Module|Add1~63 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector4~0 (
// Equation(s):
// \I2S_Module|Selector4~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [27]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~63_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~63_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~63_combout ),
	.datad(\I2S_Module|Word_CNT [27]),
	.cin(gnd),
	.combout(\I2S_Module|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector4~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[27] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[27] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[27] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~65 (
// Equation(s):
// \I2S_Module|Add1~65_combout  = (\I2S_Module|Word_CNT [28] & (\I2S_Module|Add1~64  $ (GND))) # (!\I2S_Module|Word_CNT [28] & (!\I2S_Module|Add1~64  & VCC))
// \I2S_Module|Add1~66  = CARRY((\I2S_Module|Word_CNT [28] & !\I2S_Module|Add1~64 ))

	.dataa(\I2S_Module|Word_CNT [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~64 ),
	.combout(\I2S_Module|Add1~65_combout ),
	.cout(\I2S_Module|Add1~66 ));
// synopsys translate_off
defparam \I2S_Module|Add1~65 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~65 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector3~0 (
// Equation(s):
// \I2S_Module|Selector3~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [28]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~65_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~65_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~65_combout ),
	.datad(\I2S_Module|Word_CNT [28]),
	.cin(gnd),
	.combout(\I2S_Module|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector3~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[28] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[28] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[28] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~67 (
// Equation(s):
// \I2S_Module|Add1~67_combout  = (\I2S_Module|Word_CNT [29] & (!\I2S_Module|Add1~66 )) # (!\I2S_Module|Word_CNT [29] & ((\I2S_Module|Add1~66 ) # (GND)))
// \I2S_Module|Add1~68  = CARRY((!\I2S_Module|Add1~66 ) # (!\I2S_Module|Word_CNT [29]))

	.dataa(\I2S_Module|Word_CNT [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~66 ),
	.combout(\I2S_Module|Add1~67_combout ),
	.cout(\I2S_Module|Add1~68 ));
// synopsys translate_off
defparam \I2S_Module|Add1~67 .lut_mask = 16'h5A5F;
defparam \I2S_Module|Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector2~0 (
// Equation(s):
// \I2S_Module|Selector2~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [29]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~67_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~67_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~67_combout ),
	.datad(\I2S_Module|Word_CNT [29]),
	.cin(gnd),
	.combout(\I2S_Module|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector2~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[29] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[29] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[29] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~69 (
// Equation(s):
// \I2S_Module|Add1~69_combout  = (\I2S_Module|Word_CNT [30] & (\I2S_Module|Add1~68  $ (GND))) # (!\I2S_Module|Word_CNT [30] & (!\I2S_Module|Add1~68  & VCC))
// \I2S_Module|Add1~70  = CARRY((\I2S_Module|Word_CNT [30] & !\I2S_Module|Add1~68 ))

	.dataa(\I2S_Module|Word_CNT [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\I2S_Module|Add1~68 ),
	.combout(\I2S_Module|Add1~69_combout ),
	.cout(\I2S_Module|Add1~70 ));
// synopsys translate_off
defparam \I2S_Module|Add1~69 .lut_mask = 16'hA50A;
defparam \I2S_Module|Add1~69 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector1~0 (
// Equation(s):
// \I2S_Module|Selector1~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [30]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~69_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~69_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~69_combout ),
	.datad(\I2S_Module|Word_CNT [30]),
	.cin(gnd),
	.combout(\I2S_Module|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector1~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[30] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[30] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[30] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~71 (
// Equation(s):
// \I2S_Module|Add1~71_combout  = \I2S_Module|Word_CNT [31] $ (\I2S_Module|Add1~70 )

	.dataa(\I2S_Module|Word_CNT [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\I2S_Module|Add1~70 ),
	.combout(\I2S_Module|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~71 .lut_mask = 16'h5A5A;
defparam \I2S_Module|Add1~71 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector0~0 (
// Equation(s):
// \I2S_Module|Selector0~0_combout  = (\I2S_Module|Word_CNT~2_combout  & ((\I2S_Module|Word_CNT [31]) # ((\I2S_Module|Add1~10_combout  & \I2S_Module|Add1~71_combout )))) # (!\I2S_Module|Word_CNT~2_combout  & (\I2S_Module|Add1~10_combout  & 
// (\I2S_Module|Add1~71_combout )))

	.dataa(\I2S_Module|Word_CNT~2_combout ),
	.datab(\I2S_Module|Add1~10_combout ),
	.datac(\I2S_Module|Add1~71_combout ),
	.datad(\I2S_Module|Word_CNT [31]),
	.cin(gnd),
	.combout(\I2S_Module|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector0~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[31] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[31] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[31] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~2 (
// Equation(s):
// \I2S_Module|Add1~2_combout  = (!\I2S_Module|Word_CNT [7] & (!\I2S_Module|Word_CNT [8] & (!\I2S_Module|Word_CNT [9] & !\I2S_Module|Word_CNT [10])))

	.dataa(\I2S_Module|Word_CNT [7]),
	.datab(\I2S_Module|Word_CNT [8]),
	.datac(\I2S_Module|Word_CNT [9]),
	.datad(\I2S_Module|Word_CNT [10]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~2 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~3 (
// Equation(s):
// \I2S_Module|Add1~3_combout  = (!\I2S_Module|Word_CNT [11] & (!\I2S_Module|Word_CNT [12] & (!\I2S_Module|Word_CNT [13] & !\I2S_Module|Word_CNT [14])))

	.dataa(\I2S_Module|Word_CNT [11]),
	.datab(\I2S_Module|Word_CNT [12]),
	.datac(\I2S_Module|Word_CNT [13]),
	.datad(\I2S_Module|Word_CNT [14]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~3 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|LessThan1~0 (
// Equation(s):
// \I2S_Module|LessThan1~0_combout  = ((!\I2S_Module|Word_CNT [2] & (!\I2S_Module|Word_CNT [3] & !\I2S_Module|Word_CNT [4]))) # (!\I2S_Module|Word_CNT [5])

	.dataa(\I2S_Module|Word_CNT [2]),
	.datab(\I2S_Module|Word_CNT [3]),
	.datac(\I2S_Module|Word_CNT [4]),
	.datad(\I2S_Module|Word_CNT [5]),
	.cin(gnd),
	.combout(\I2S_Module|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|LessThan1~0 .lut_mask = 16'h01FF;
defparam \I2S_Module|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~4 (
// Equation(s):
// \I2S_Module|Add1~4_combout  = (\I2S_Module|Add1~2_combout  & (\I2S_Module|Add1~3_combout  & ((\I2S_Module|LessThan1~0_combout ) # (!\I2S_Module|Word_CNT [6]))))

	.dataa(\I2S_Module|Add1~2_combout ),
	.datab(\I2S_Module|Add1~3_combout ),
	.datac(\I2S_Module|LessThan1~0_combout ),
	.datad(\I2S_Module|Word_CNT [6]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~4 .lut_mask = 16'h8088;
defparam \I2S_Module|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~5 (
// Equation(s):
// \I2S_Module|Add1~5_combout  = (!\I2S_Module|Word_CNT [15] & (!\I2S_Module|Word_CNT [16] & (!\I2S_Module|Word_CNT [17] & !\I2S_Module|Word_CNT [18])))

	.dataa(\I2S_Module|Word_CNT [15]),
	.datab(\I2S_Module|Word_CNT [16]),
	.datac(\I2S_Module|Word_CNT [17]),
	.datad(\I2S_Module|Word_CNT [18]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~5 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~6 (
// Equation(s):
// \I2S_Module|Add1~6_combout  = (!\I2S_Module|Word_CNT [19] & (!\I2S_Module|Word_CNT [20] & (!\I2S_Module|Word_CNT [21] & !\I2S_Module|Word_CNT [22])))

	.dataa(\I2S_Module|Word_CNT [19]),
	.datab(\I2S_Module|Word_CNT [20]),
	.datac(\I2S_Module|Word_CNT [21]),
	.datad(\I2S_Module|Word_CNT [22]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~6 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~7 (
// Equation(s):
// \I2S_Module|Add1~7_combout  = (!\I2S_Module|Word_CNT [23] & (!\I2S_Module|Word_CNT [24] & (!\I2S_Module|Word_CNT [25] & !\I2S_Module|Word_CNT [26])))

	.dataa(\I2S_Module|Word_CNT [23]),
	.datab(\I2S_Module|Word_CNT [24]),
	.datac(\I2S_Module|Word_CNT [25]),
	.datad(\I2S_Module|Word_CNT [26]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~7 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~8 (
// Equation(s):
// \I2S_Module|Add1~8_combout  = (!\I2S_Module|Word_CNT [27] & (!\I2S_Module|Word_CNT [28] & (!\I2S_Module|Word_CNT [29] & !\I2S_Module|Word_CNT [30])))

	.dataa(\I2S_Module|Word_CNT [27]),
	.datab(\I2S_Module|Word_CNT [28]),
	.datac(\I2S_Module|Word_CNT [29]),
	.datad(\I2S_Module|Word_CNT [30]),
	.cin(gnd),
	.combout(\I2S_Module|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~8 .lut_mask = 16'h0001;
defparam \I2S_Module|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~9 (
// Equation(s):
// \I2S_Module|Add1~9_combout  = (\I2S_Module|Add1~5_combout  & (\I2S_Module|Add1~6_combout  & (\I2S_Module|Add1~7_combout  & \I2S_Module|Add1~8_combout )))

	.dataa(\I2S_Module|Add1~5_combout ),
	.datab(\I2S_Module|Add1~6_combout ),
	.datac(\I2S_Module|Add1~7_combout ),
	.datad(\I2S_Module|Add1~8_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~9 .lut_mask = 16'h8000;
defparam \I2S_Module|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Add1~10 (
// Equation(s):
// \I2S_Module|Add1~10_combout  = (\I2S_Module|currentState.increaseAddressState~q  & ((\I2S_Module|Word_CNT [31]) # ((\I2S_Module|Add1~4_combout  & \I2S_Module|Add1~9_combout ))))

	.dataa(\I2S_Module|currentState.increaseAddressState~q ),
	.datab(\I2S_Module|Word_CNT [31]),
	.datac(\I2S_Module|Add1~4_combout ),
	.datad(\I2S_Module|Add1~9_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Add1~10 .lut_mask = 16'hA888;
defparam \I2S_Module|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Selector31~0 (
// Equation(s):
// \I2S_Module|Selector31~0_combout  = (\I2S_Module|Word_CNT [0] & ((\I2S_Module|Word_CNT~2_combout ) # ((\I2S_Module|Add1~0_combout  & \I2S_Module|Add1~10_combout )))) # (!\I2S_Module|Word_CNT [0] & (\I2S_Module|Add1~0_combout  & 
// (\I2S_Module|Add1~10_combout )))

	.dataa(\I2S_Module|Word_CNT [0]),
	.datab(\I2S_Module|Add1~0_combout ),
	.datac(\I2S_Module|Add1~10_combout ),
	.datad(\I2S_Module|Word_CNT~2_combout ),
	.cin(gnd),
	.combout(\I2S_Module|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Selector31~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Word_CNT[0] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Word_CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Word_CNT[0] .is_wysiwyg = "true";
defparam \I2S_Module|Word_CNT[0] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[0] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[0] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[0] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[1] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[1] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[1] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[2] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[2] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[2] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[3] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[3] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[3] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[4] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[4] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[4] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[5] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[5] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[5] .power_up = "low";
// synopsys translate_on

dffeas \I2S_Module|ROM_Address[6] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|Word_CNT [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|ROM_Address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|ROM_Address[6] .is_wysiwyg = "true";
defparam \I2S_Module|ROM_Address[6] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 128'h0000000FFFFFFFFFFFF8000000000000;
// synopsys translate_on

dffeas \I2S_Module|Tx[15] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[15] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[15] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 128'h0000000FF000000007F803FFFFFFFE00;
// synopsys translate_on

dffeas \I2S_Module|Tx[14] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[14] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[14] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 128'h0000000F0F800000F8783C1FFFFFC1E0;
// synopsys translate_on

dffeas \I2S_Module|Tx[13] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[13] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[13] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 128'h00000008CC7000071989CCE3FFFE399C;
// synopsys translate_on

dffeas \I2S_Module|Tx[12] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[12] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[12] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 128'h00000006AB6E003B6AB255247FF12542;
// synopsys translate_on

dffeas \I2S_Module|Tx[11] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[11] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[11] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 128'h0000000C064D80D93018FE6C9FC9B3F8;
// synopsys translate_on

dffeas \I2S_Module|Tx[10] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[10] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[10] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 128'h0000000C1A99414CAC18F959AFACD4F8;
// synopsys translate_on

dffeas \I2S_Module|Tx[9] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[9] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[9] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 128'h0000000C2858220D0A18F5E9F77CBD78;
// synopsys translate_on

dffeas \I2S_Module|Tx[8] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[8] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[8] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 128'h0000000C649A002C9318E6D97FF4DB38;
// synopsys translate_on

dffeas \I2S_Module|Tx[7] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[7] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[7] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 128'h0000000CDF7B556F7D98C8212AA42098;
// synopsys translate_on

dffeas \I2S_Module|Tx[6] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[6] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[6] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 128'h0000000DCBF60037E9D88D027FF20588;
// synopsys translate_on

dffeas \I2S_Module|Tx[5] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[5] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[5] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 128'h0000000C90AE003A8498DBD57FF55ED8;
// synopsys translate_on

dffeas \I2S_Module|Tx[4] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[4] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[4] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 128'h000000010A1200242843BD7A7FF2F5EE;
// synopsys translate_on

dffeas \I2S_Module|Tx[3] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[3] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[3] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 128'h0000000F141BE3EC14787AF80F80FAF0;
// synopsys translate_on

dffeas \I2S_Module|Tx[2] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[2] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[2] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 128'h0000000CDBBAD5AEED9999F457517CCC;
// synopsys translate_on

dffeas \I2S_Module|Tx[1] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[1] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[1] .power_up = "low";
// synopsys translate_on

cycloneiii_ram_block \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\InputClock|CLK_OUT~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\I2S_Module|ROM_Address [6],\I2S_Module|ROM_Address [5],\I2S_Module|ROM_Address [4],\I2S_Module|ROM_Address [3],\I2S_Module|ROM_Address [2],\I2S_Module|ROM_Address [1],\I2S_Module|ROM_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sinetable.hex";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "I2S:I2S_Module|SineROM:ROM|altsyncram:altsyncram_component|altsyncram_mgr3:auto_generated|ALTSYNCRAM";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \I2S_Module|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'h0000000ABC6B88EB1EAAAF1AE23AC7AA;
// synopsys translate_on

dffeas \I2S_Module|Tx[0] (
	.clk(\InputClock|CLK_OUT~q ),
	.d(\I2S_Module|ROM|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2S_Module|currentState.waitForStartState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Tx[0] .is_wysiwyg = "true";
defparam \I2S_Module|Tx[0] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Tx_temp~0 (
// Equation(s):
// \I2S_Module|Transmitter|Tx_temp~0_combout  = (\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [0])

	.dataa(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datab(\I2S_Module|Tx [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Tx_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Tx_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[0] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Tx_temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[0] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[0] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector33~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector33~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [0]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [1])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [1])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [1]),
	.datad(\I2S_Module|Transmitter|Tx_temp [0]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector33~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[1] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[1] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[1] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector32~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector32~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [1]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [2])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [2])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [2]),
	.datad(\I2S_Module|Transmitter|Tx_temp [1]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector32~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[2] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[2] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[2] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector31~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector31~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [2]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [3])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [3])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [3]),
	.datad(\I2S_Module|Transmitter|Tx_temp [2]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector31~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[3] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[3] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[3] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector30~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector30~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [3]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [4])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [4])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [4]),
	.datad(\I2S_Module|Transmitter|Tx_temp [3]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector30~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[4] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[4] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[4] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector29~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector29~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [4]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [5])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [5])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [5]),
	.datad(\I2S_Module|Transmitter|Tx_temp [4]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector29~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[5] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[5] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[5] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector28~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector28~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [5]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [6])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [6])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [6]),
	.datad(\I2S_Module|Transmitter|Tx_temp [5]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector28~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[6] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[6] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[6] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector27~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector27~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [6]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [7])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [7])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [7]),
	.datad(\I2S_Module|Transmitter|Tx_temp [6]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector27~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[7] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[7] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[7] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector26~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector26~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [7]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [8])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [8])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [8]),
	.datad(\I2S_Module|Transmitter|Tx_temp [7]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector26~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[8] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[8] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[8] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector25~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector25~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [8]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [9])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [9])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [9]),
	.datad(\I2S_Module|Transmitter|Tx_temp [8]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector25~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[9] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[9] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[9] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector24~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector24~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [9]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [10])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [10])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [10]),
	.datad(\I2S_Module|Transmitter|Tx_temp [9]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector24~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[10] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[10] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[10] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector23~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector23~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [10]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [11])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [11])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [11]),
	.datad(\I2S_Module|Transmitter|Tx_temp [10]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector23~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[11] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[11] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[11] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector22~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector22~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [11]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [12])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [12])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [12]),
	.datad(\I2S_Module|Transmitter|Tx_temp [11]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector22~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[12] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[12] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[12] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector21~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector21~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [12]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [13])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [13])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [13]),
	.datad(\I2S_Module|Transmitter|Tx_temp [12]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector21~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[13] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[13] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[13] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector20~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector20~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [13]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [14])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [14])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [14]),
	.datad(\I2S_Module|Transmitter|Tx_temp [13]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector20~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[14] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[14] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[14] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector19~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector19~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & ((\I2S_Module|Transmitter|Tx_temp [14]) # ((\I2S_Module|Transmitter|currentState.loadWordState~q  & \I2S_Module|Tx [15])))) # 
// (!\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|currentState.loadWordState~q  & (\I2S_Module|Tx [15])))

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.datac(\I2S_Module|Tx [15]),
	.datad(\I2S_Module|Transmitter|Tx_temp [14]),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector19~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[15] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[15] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[15] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector18~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector18~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [15])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector18~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[16] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[16] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[16] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector17~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector17~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [16])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector17~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[17] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[17] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[17] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector16~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector16~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [17])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector16~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[18] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[18] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[18] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector15~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector15~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [18])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector15~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[19] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[19] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[19] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector14~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector14~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [19])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector14~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[20] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[20] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[20] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector13~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector13~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [20])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector13~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[21] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[21] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[21] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector12~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector12~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [21])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [21]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector12~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[22] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[22] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[22] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector11~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector11~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [22])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector11~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[23] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[23] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[23] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector10~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector10~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [23])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector10~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[24] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[24] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[24] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector9~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector9~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [24])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector9~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[25] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[25] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[25] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector8~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector8~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [25])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector8~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[26] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[26] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[26] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector7~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector7~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [26])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [26]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector7~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[27] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[27] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[27] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector6~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector6~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [27])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [27]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector6~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[28] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[28] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[28] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector5~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector5~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [28])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [28]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector5~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[29] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[29] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[29] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector4~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector4~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [29])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [29]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector4~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[30] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[30] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[30] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector3~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector3~0_combout  = (\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [30])

	.dataa(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datab(\I2S_Module|Transmitter|Tx_temp [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector3~0 .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|Tx_temp[31] (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|Tx_temp [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|Tx_temp[31] .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|Tx_temp[31] .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|Selector2~0 (
// Equation(s):
// \I2S_Module|Transmitter|Selector2~0_combout  = (\I2S_Module|Transmitter|SD_temp~q  & ((\I2S_Module|Transmitter|currentState.loadWordState~q ) # ((\I2S_Module|Transmitter|currentState.transmitWordState~q  & \I2S_Module|Transmitter|Tx_temp [31])))) # 
// (!\I2S_Module|Transmitter|SD_temp~q  & (\I2S_Module|Transmitter|currentState.transmitWordState~q  & (\I2S_Module|Transmitter|Tx_temp [31])))

	.dataa(\I2S_Module|Transmitter|SD_temp~q ),
	.datab(\I2S_Module|Transmitter|currentState.transmitWordState~q ),
	.datac(\I2S_Module|Transmitter|Tx_temp [31]),
	.datad(\I2S_Module|Transmitter|currentState.loadWordState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|Selector2~0 .lut_mask = 16'hEAC0;
defparam \I2S_Module|Transmitter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|SD_temp (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|SD_temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|SD_temp .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|SD_temp .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|ENB~0 (
// Equation(s):
// \I2S_Module|Transmitter|ENB~0_combout  = (\I2S_Module|Transmitter|ENB~q ) # (!\I2S_Module|Transmitter|currentState.resetState~q )

	.dataa(\I2S_Module|Transmitter|ENB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I2S_Module|Transmitter|currentState.resetState~q ),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|ENB~0_combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|ENB~0 .lut_mask = 16'hAAFF;
defparam \I2S_Module|Transmitter|ENB~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I2S_Module|Transmitter|ENB (
	.clk(!\I2S_Module|SCLK_temp~q ),
	.d(\I2S_Module|Transmitter|ENB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2S_Module|Transmitter|ENB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2S_Module|Transmitter|ENB .is_wysiwyg = "true";
defparam \I2S_Module|Transmitter|ENB .power_up = "low";
// synopsys translate_on

cycloneiii_lcell_comb \I2S_Module|Transmitter|SCLK (
// Equation(s):
// \I2S_Module|Transmitter|SCLK~combout  = (\I2S_Module|SCLK_temp~q  & \I2S_Module|Transmitter|ENB~q )

	.dataa(\I2S_Module|SCLK_temp~q ),
	.datab(\I2S_Module|Transmitter|ENB~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I2S_Module|Transmitter|SCLK~combout ),
	.cout());
// synopsys translate_off
defparam \I2S_Module|Transmitter|SCLK .lut_mask = 16'h8888;
defparam \I2S_Module|Transmitter|SCLK .sum_lutc_input = "datac";
// synopsys translate_on

assign XMT = \XMT~output_o ;

assign FMT = \FMT~output_o ;

assign LCK = \LCK~output_o ;

assign DIN = \DIN~output_o ;

assign BCK = \BCK~output_o ;

assign SCL = \SCL~output_o ;

assign DMP = \DMP~output_o ;

assign FLT = \FLT~output_o ;

endmodule
