Classic Timing Analyzer report for for8m
Sun Dec 11 15:35:34 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.960 ns                                       ; S0             ; 74198:inst|120 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.511 ns                                       ; 74198:inst|115 ; QC             ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.659 ns                                      ; A              ; 74198:inst|113 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|114 ; 74198:inst|120 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|114 ; 74198:inst|120 ; CLK        ; CLK      ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|115 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|119 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 1.788 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|118 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|114 ; 74198:inst|113 ; CLK        ; CLK      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|116 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|117 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|120 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|118 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|114 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|116 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|115 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|119 ; 74198:inst|120 ; CLK        ; CLK      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|117 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|113 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|114 ; 74198:inst|114 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|113 ; 74198:inst|113 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|115 ; 74198:inst|115 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|116 ; 74198:inst|116 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|117 ; 74198:inst|117 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|118 ; 74198:inst|118 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|119 ; 74198:inst|119 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74198:inst|120 ; 74198:inst|120 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 4.960 ns   ; S0   ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 4.859 ns   ; S0   ; 74198:inst|118 ; CLK      ;
; N/A   ; None         ; 4.810 ns   ; S0   ; 74198:inst|114 ; CLK      ;
; N/A   ; None         ; 4.746 ns   ; S0   ; 74198:inst|117 ; CLK      ;
; N/A   ; None         ; 4.701 ns   ; S0   ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 4.518 ns   ; S0   ; 74198:inst|119 ; CLK      ;
; N/A   ; None         ; 4.512 ns   ; S0   ; 74198:inst|116 ; CLK      ;
; N/A   ; None         ; 4.499 ns   ; S0   ; 74198:inst|115 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|114 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|115 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|116 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|117 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|118 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|119 ; CLK      ;
; N/A   ; None         ; 4.015 ns   ; S1   ; 74198:inst|120 ; CLK      ;
; N/A   ; None         ; 3.941 ns   ; S1   ; 74198:inst|113 ; CLK      ;
; N/A   ; None         ; 3.925 ns   ; A    ; 74198:inst|113 ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 9.511 ns   ; 74198:inst|115 ; QC ; CLK        ;
; N/A   ; None         ; 9.491 ns   ; 74198:inst|114 ; QB ; CLK        ;
; N/A   ; None         ; 9.486 ns   ; 74198:inst|118 ; QF ; CLK        ;
; N/A   ; None         ; 9.486 ns   ; 74198:inst|117 ; QE ; CLK        ;
; N/A   ; None         ; 9.481 ns   ; 74198:inst|116 ; QD ; CLK        ;
; N/A   ; None         ; 9.478 ns   ; 74198:inst|113 ; QA ; CLK        ;
; N/A   ; None         ; 9.477 ns   ; 74198:inst|120 ; QH ; CLK        ;
; N/A   ; None         ; 9.473 ns   ; 74198:inst|119 ; QG ; CLK        ;
+-------+--------------+------------+----------------+----+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -3.659 ns ; A    ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.675 ns ; S1   ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|114 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|115 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|116 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|117 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|118 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|119 ; CLK      ;
; N/A           ; None        ; -3.749 ns ; S1   ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -3.815 ns ; S0   ; 74198:inst|114 ; CLK      ;
; N/A           ; None        ; -3.823 ns ; S0   ; 74198:inst|113 ; CLK      ;
; N/A           ; None        ; -3.827 ns ; S0   ; 74198:inst|115 ; CLK      ;
; N/A           ; None        ; -3.827 ns ; S0   ; 74198:inst|116 ; CLK      ;
; N/A           ; None        ; -3.833 ns ; S0   ; 74198:inst|120 ; CLK      ;
; N/A           ; None        ; -3.835 ns ; S0   ; 74198:inst|118 ; CLK      ;
; N/A           ; None        ; -3.836 ns ; S0   ; 74198:inst|117 ; CLK      ;
; N/A           ; None        ; -3.854 ns ; S0   ; 74198:inst|119 ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 11 15:35:34 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off for8m -c for8m --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 360.1 MHz between source register "74198:inst|114" and destination register "74198:inst|120"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N17; Fanout = 5; REG Node = '74198:inst|114'
            Info: 2: + IC(0.463 ns) + CELL(0.370 ns) = 0.833 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = '74198:inst|128~0'
            Info: 3: + IC(0.590 ns) + CELL(0.460 ns) = 1.883 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst|120'
            Info: Total cell delay = 0.830 ns ( 44.08 % )
            Info: Total interconnect delay = 1.053 ns ( 55.92 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 4.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst|120'
                Info: Total cell delay = 1.620 ns ( 34.59 % )
                Info: Total interconnect delay = 3.063 ns ( 65.41 % )
            Info: - Longest clock path from clock "CLK" to source register is 4.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'
                Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N17; Fanout = 5; REG Node = '74198:inst|114'
                Info: Total cell delay = 1.620 ns ( 34.59 % )
                Info: Total interconnect delay = 3.063 ns ( 65.41 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74198:inst|120" (data pin = "S0", clock pin = "CLK") is 4.960 ns
    Info: + Longest pin to register delay is 9.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 16; PIN Node = 'S0'
        Info: 2: + IC(7.162 ns) + CELL(0.537 ns) = 8.633 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = '74198:inst|128~0'
        Info: 3: + IC(0.590 ns) + CELL(0.460 ns) = 9.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst|120'
        Info: Total cell delay = 1.931 ns ( 19.94 % )
        Info: Total interconnect delay = 7.752 ns ( 80.06 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 4.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 3; REG Node = '74198:inst|120'
        Info: Total cell delay = 1.620 ns ( 34.59 % )
        Info: Total interconnect delay = 3.063 ns ( 65.41 % )
Info: tco from clock "CLK" to destination pin "QC" through register "74198:inst|115" is 9.511 ns
    Info: + Longest clock path from clock "CLK" to source register is 4.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 4; REG Node = '74198:inst|115'
        Info: Total cell delay = 1.620 ns ( 34.59 % )
        Info: Total interconnect delay = 3.063 ns ( 65.41 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N27; Fanout = 4; REG Node = '74198:inst|115'
        Info: 2: + IC(1.288 ns) + CELL(3.236 ns) = 4.524 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'QC'
        Info: Total cell delay = 3.236 ns ( 71.53 % )
        Info: Total interconnect delay = 1.288 ns ( 28.47 % )
Info: th for register "74198:inst|113" (data pin = "A", clock pin = "CLK") is -3.659 ns
    Info: + Longest clock path from clock "CLK" to destination register is 4.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_71; Fanout = 8; CLK Node = 'CLK'
        Info: 2: + IC(3.063 ns) + CELL(0.666 ns) = 4.683 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = '74198:inst|113'
        Info: Total cell delay = 1.620 ns ( 34.59 % )
        Info: Total interconnect delay = 3.063 ns ( 65.41 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.648 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'A'
        Info: 2: + IC(6.409 ns) + CELL(0.624 ns) = 7.977 ns; Loc. = LCCOMB_X7_Y18_N0; Fanout = 1; COMB Node = '74198:inst|113~0'
        Info: 3: + IC(0.357 ns) + CELL(0.206 ns) = 8.540 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 1; COMB Node = '74198:inst|113~1'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.648 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = '74198:inst|113'
        Info: Total cell delay = 1.882 ns ( 21.76 % )
        Info: Total interconnect delay = 6.766 ns ( 78.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun Dec 11 15:35:35 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


