
---------- Begin Simulation Statistics ----------
final_tick                                 5544372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113215                       # Simulator instruction rate (inst/s)
host_mem_usage                                8738440                       # Number of bytes of host memory used
host_op_rate                                   214312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.55                       # Real time elapsed on the host
host_tick_rate                               76758109                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004494                       # Number of seconds simulated
sim_ticks                                  4493824500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8019845                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4915432                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.596896                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.596896                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            821070                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           468084                       # number of floating regfile writes
system.switch_cpus.idleCycles                  577540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       323804                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1549140                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.804277                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3108039                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             959502                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1569578                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2524731                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2538                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        41551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1177313                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19292249                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2148537                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       605686                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16216210                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        139487                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         258322                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        153409                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          863                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       214065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       109739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19147085                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              15876629                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596204                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11415564                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.766494                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16018979                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22474998                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        12580358                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626215                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626215                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       626288      3.72%      3.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12488256     74.24%     77.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        12153      0.07%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         31818      0.19%     78.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        24452      0.15%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1850      0.01%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        11653      0.07%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       104683      0.62%     79.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         5043      0.03%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        89181      0.53%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       114498      0.68%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8410      0.05%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           63      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2087120     12.41%     92.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       940222      5.59%     98.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       205865      1.22%     99.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        70279      0.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16821896                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          697463                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1379008                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       578268                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1292860                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              260265                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015472                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          193174     74.22%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             2      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             10      0.00%     74.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           4985      1.92%     76.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             46      0.02%     76.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           2533      0.97%     77.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2805      1.08%     78.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          185      0.07%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22331      8.58%     86.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13621      5.23%     92.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        16084      6.18%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4489      1.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15758410                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     41001666                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15298361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     26506147                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19286088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16821896                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8506090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        66508                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5007                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10618165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8410109                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.000200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.458014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4162007     49.49%     49.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       591967      7.04%     56.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       648978      7.72%     64.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       661396      7.86%     72.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       640711      7.62%     79.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       613070      7.29%     87.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       549026      6.53%     93.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       318197      3.78%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       224757      2.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8410109                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.871668                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        63562                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66917                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2524731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1177313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6640144                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  8987649                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    8493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        58726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       117832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1290                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2573496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2573496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2576411                       # number of overall hits
system.cpu.dcache.overall_hits::total         2576411                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        98335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        98400                       # number of overall misses
system.cpu.dcache.overall_misses::total         98400                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5789044496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5789044496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5789044496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5789044496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2671831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2671831                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2674811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2674811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.036804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.036788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58870.641135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58870.641135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58831.753008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58831.753008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       177661                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          511                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3933                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.171879                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14257                       # number of writebacks
system.cpu.dcache.writebacks::total             14257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        65343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        65343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65343                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        33018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33018                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1920331996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1920331996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1921815996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1921815996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012348                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58205.989210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58205.989210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58205.100127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58205.100127                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32994                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1893336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1893336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        90387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5235195000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5235195000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1983723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1983723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.045564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57919.778287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57919.778287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        65331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        65331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        25056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1374842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1374842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54870.769476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54870.769476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    553849496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    553849496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69684.133870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69684.133870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7936                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    545489996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    545489996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68736.138609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68736.138609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         2915                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2915                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           65                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           65                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         2980                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2980                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.021812                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021812                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1484000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1484000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.008725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 57076.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57076.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2824645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.033835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    24.582895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   999.417105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.024007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.975993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5382616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5382616                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1784338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1784338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1784338                       # number of overall hits
system.cpu.icache.overall_hits::total         1784338                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        31032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31032                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        31032                       # number of overall misses
system.cpu.icache.overall_misses::total         31032                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1028574498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1028574498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1028574498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1028574498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1815370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1815370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815370                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.017094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.017094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 33145.607695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33145.607695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 33145.607695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33145.607695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.483871                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        25721                       # number of writebacks
system.cpu.icache.writebacks::total             25721                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4933                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4933                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4933                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4933                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        26099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        26099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        26099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    826689499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    826689499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    826689499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    826689499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.014377                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014377                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.014377                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014377                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 31675.140772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31675.140772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 31675.140772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31675.140772                       # average overall mshr miss latency
system.cpu.icache.replacements                  25721                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1784338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1784338                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        31032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31032                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1028574498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1028574498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1815370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.017094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 33145.607695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33145.607695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4933                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4933                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        26099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    826689499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    826689499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.014377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 31675.140772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31675.140772                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           943.549194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3144006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            117.427579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.254524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   750.294671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.188725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.732710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3656838                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3656838                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4493824500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        18836                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11435                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30271                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        18836                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11435                       # number of overall hits
system.l2.overall_hits::total                   30271                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7205                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21559                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28764                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7205                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21559                       # number of overall misses
system.l2.overall_misses::total                 28764                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    588232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1750448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2338680500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    588232000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1750448500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2338680500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        26041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        26041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.276679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.653422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.487236                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.276679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.653422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.487236                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81642.192922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81193.399508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81305.816298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81642.192922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81193.399508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81305.816298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6468                       # number of writebacks
system.l2.writebacks::total                      6468                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    516119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1534730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2050850000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    516119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1534730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2050850000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.276641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.653361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.487186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.276641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.653361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.487186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71643.461966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71194.066892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71306.630507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71643.461966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71194.066892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71306.630507                       # average overall mshr miss latency
system.l2.replacements                          28047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14257                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14257                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25686                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25686                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25686                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25686                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               24                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6689                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    520187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     520187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.845425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.845425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77767.528779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77767.528779                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    453226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    453226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.845298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.845298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67767.045455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67767.045455                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        18836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    588232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    588232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        26041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.276679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.276679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81642.192922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81642.192922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    516119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    516119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.276641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.276641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71643.461966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71643.461966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1230261500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1230261500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        25082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.592855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.592855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82734.465367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82734.465367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1081504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1081504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.592816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.592816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72735.523573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72735.523573                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8060.676417                       # Cycle average of tags in use
system.l2.tags.total_refs                      131535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36239                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.629653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     310.440427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.500286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       894.249770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2080.599808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4700.886126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.109161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.253979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.573839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3567                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    971593                       # Number of tag accesses
system.l2.tags.data_accesses                   971593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000528572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6074                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6468                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28759                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6468                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28759                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.329016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.010691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.384400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             27      6.99%      6.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           188     48.70%     55.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            91     23.58%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           42     10.88%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           18      4.66%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.81%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      1.81%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              257     66.58%     66.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      2.59%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103     26.68%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      3.89%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1840576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               413952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    409.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4493664500                       # Total gap between requests
system.mem_ctrls.avgGap                     127563.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       460992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1378304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       412224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 102583445.348166123033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 306710687.077343583107                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 91731219.143070667982                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7203                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21556                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6468                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    219759000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    648332750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 107197813750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30509.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30076.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16573564.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       460992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1379584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1840576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       460992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       460992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       413952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       413952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7203                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21556                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28759                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6468                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6468                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    102583445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    306995522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        409578968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    102583445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    102583445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     92115747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        92115747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     92115747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    102583445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    306995522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       501694715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28739                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6441                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          467                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               329235500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             143695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          868091750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11456.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30206.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21254                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4280                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   233.425430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   144.933077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   271.107291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4184     43.39%     43.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2789     28.93%     72.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          848      8.79%     81.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          474      4.92%     86.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          293      3.04%     89.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          204      2.12%     91.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          127      1.32%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           79      0.82%     93.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          644      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1839296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             412224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              409.294132                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               91.731219                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35235900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18720735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      108349500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17753220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1690519110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    301974240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2527199985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   562.371758                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    767689000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3576115500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33636540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17870655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96846960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15868800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1527084150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    439556160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2485510545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.094707                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1128350750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3215453750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6468                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20380                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6687                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84367                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84367                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84367                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2254528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2254528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2254528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28760                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87988500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          153115000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2693276                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1762622                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       265983                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1315253                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          913078                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     69.422233                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          166806                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          201                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       417130                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        85555                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       331575                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        19471                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8478922                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       256620                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7178108                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.502646                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.372721                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4120007     57.40%     57.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       793274     11.05%     68.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       537151      7.48%     75.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       623174      8.68%     84.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       235420      3.28%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       194094      2.70%     90.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        97668      1.36%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        67663      0.94%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       509657      7.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7178108                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       509657                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2109405                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2731254                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2960233                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        350883                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         258322                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       869959                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         22743                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       22335990                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        105154                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2145155                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              960224                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3710                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1393                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2413766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12653476                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2693276                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1165439                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5600464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          560852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                 25                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles        12697                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles       102498                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          206                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1815373                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         80061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.tlbSquashes                5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      8410109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.871393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.491452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4590747     54.59%     54.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           160290      1.91%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           195130      2.32%     58.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           184762      2.20%     61.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           439557      5.23%     66.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           253967      3.02%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           217605      2.59%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           234205      2.78%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2133846     25.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      8410109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.299664                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.407874                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1834300                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 20385                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              153217                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1233849                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          863                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         489872                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         3196                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           3018                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5544372000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         258322                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2340109                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2095549                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        15659                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3056958                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        643494                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       21276625                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         18637                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         246683                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          25765                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         309859                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          148                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     23931110                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            52651670                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         30844600                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1335748                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         11266129                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1054                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1050                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1003549                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 25918524                       # The number of ROB reads
system.switch_cpus.rob.writes                39771133                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             51180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40316                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        77860                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99030                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                176890                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3312704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3024064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6336768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           28105                       # Total snoops (count)
system.tol2bus.snoopTraffic                    417664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85711     98.33%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1453      1.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87164                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5544372000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           98894000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          39155982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49510485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
