COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------
Covergroup                                             Metric      Goal/ Status                    
                                                                At Least                           
----------------------------------------------------------------------------------------------------
 TYPE /LC3_test_top/test/coverage/OPR_SEQ_cg           100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint OPR_SEQ_cg::Cov_opcode_order            100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_mem_opcode              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_alu_opcode              100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint OPR_SEQ_cg::Cov_ctrl_opcode             100.0%        100 Covered                   
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 CLASS coverage
 Covergroup instance \/LC3_test_top/test/coverage::OPR_SEQ_cg  
                                                       100.0%        100 Covered                   
    option.name=\/LC3_test_top/test/coverage::OPR_SEQ_cg 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_opcode_order                        100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_Memory                                1017727          1 Covered                   
        bin Memory_Control                            1017727          1 Covered                   
        bin Memory_ALU                                1017727          1 Covered                   
    Coverpoint Cov_mem_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LD_bin                                     145828          1 Covered                   
        bin LDR_bin                                    145566          1 Covered                   
        bin LDI_bin                                    145303          1 Covered                   
        bin LEA_bin                                    145084          1 Covered                   
        bin ST_bin                                     145422          1 Covered                   
        bin STR_bin                                    145704          1 Covered                   
        bin STI_bin                                    144820          1 Covered                   
    Coverpoint Cov_alu_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ADD_bin                                   3052987          1 Covered                   
        bin AND_bin                                   3052224          1 Covered                   
        bin NOT_bin                                   3052342          1 Covered                   
    Coverpoint Cov_ctrl_opcode                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin BR_bin                                     144973          1 Covered                   
        bin JMP_bin                                    145516          1 Covered                   
 TYPE /LC3_test_top/test/coverage/MEM_OPR_cg           100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint MEM_OPR_cg::Cov_mem_opcode              100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LD_bin                                     145828          1 Covered                   
        bin LDR_bin                                    145566          1 Covered                   
        bin LDI_bin                                    145303          1 Covered                   
        bin LEA_bin                                    145084          1 Covered                   
        bin ST_bin                                     145422          1 Covered                   
        bin STR_bin                                    145704          1 Covered                   
        bin STI_bin                                    144820          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_BaseR                   100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     36509          1 Covered                   
        bin auto[1]                                     36515          1 Covered                   
        bin auto[2]                                     36199          1 Covered                   
        bin auto[3]                                     36260          1 Covered                   
        bin auto[4]                                     36365          1 Covered                   
        bin auto[5]                                     36650          1 Covered                   
        bin auto[6]                                     36583          1 Covered                   
        bin auto[7]                                     36189          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_SR                      100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     54843          1 Covered                   
        bin auto[1]                                     54950          1 Covered                   
        bin auto[2]                                     54448          1 Covered                   
        bin auto[3]                                     54151          1 Covered                   
        bin auto[4]                                     54424          1 Covered                   
        bin auto[5]                                     54574          1 Covered                   
        bin auto[6]                                     54173          1 Covered                   
        bin auto[7]                                     54383          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_DR                      100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     72763          1 Covered                   
        bin auto[1]                                     72746          1 Covered                   
        bin auto[2]                                     72282          1 Covered                   
        bin auto[3]                                     72725          1 Covered                   
        bin auto[4]                                     72440          1 Covered                   
        bin auto[5]                                     73108          1 Covered                   
        bin auto[6]                                     73010          1 Covered                   
        bin auto[7]                                     72707          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset9               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:63]                                 108259          1 Covered                   
        bin auto[64:127]                               109269          1 Covered                   
        bin auto[128:191]                              108818          1 Covered                   
        bin auto[192:255]                              109520          1 Covered                   
        bin auto[256:319]                              109252          1 Covered                   
        bin auto[320:383]                              108772          1 Covered                   
        bin auto[384:447]                              108794          1 Covered                   
        bin auto[448:511]                              108746          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset6               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:7]                                   36702          1 Covered                   
        bin auto[8:15]                                  36332          1 Covered                   
        bin auto[16:23]                                 36518          1 Covered                   
        bin auto[24:31]                                 36399          1 Covered                   
        bin auto[32:39]                                 36285          1 Covered                   
        bin auto[40:47]                                 36461          1 Covered                   
        bin auto[48:55]                                 36373          1 Covered                   
        bin auto[56:63]                                 36200          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset9_c             100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin PCoffset9_c_high                             1688          1 Covered                   
        bin PCoffset9_c_low                              1680          1 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset6_c             100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin PCoffset6_c_high                             4577          1 Covered                   
        bin PCoffset6_c_low                              4575          1 Covered                   
    Cross MEM_OPR_cg::Xc_BaseR_DR_offset6              100.0%        100 Covered                   
        covered/total bins:                               512        512                           
        missing/total bins:                                 0        512                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0],auto[0:7]>                   314          1 Covered                   
        bin <auto[1],auto[0],auto[0:7]>                   280          1 Covered                   
        bin <auto[2],auto[0],auto[0:7]>                   295          1 Covered                   
        bin <auto[3],auto[0],auto[0:7]>                   283          1 Covered                   
        bin <auto[4],auto[0],auto[0:7]>                   314          1 Covered                   
        bin <auto[5],auto[0],auto[0:7]>                   306          1 Covered                   
        bin <auto[6],auto[0],auto[0:7]>                   270          1 Covered                   
        bin <auto[7],auto[0],auto[0:7]>                   265          1 Covered                   
        bin <auto[0],auto[1],auto[0:7]>                   268          1 Covered                   
        bin <auto[1],auto[1],auto[0:7]>                   303          1 Covered                   
        bin <auto[2],auto[1],auto[0:7]>                   273          1 Covered                   
        bin <auto[3],auto[1],auto[0:7]>                   261          1 Covered                   
        bin <auto[4],auto[1],auto[0:7]>                   326          1 Covered                   
        bin <auto[5],auto[1],auto[0:7]>                   297          1 Covered                   
        bin <auto[6],auto[1],auto[0:7]>                   273          1 Covered                   
        bin <auto[7],auto[1],auto[0:7]>                   283          1 Covered                   
        bin <auto[0],auto[2],auto[0:7]>                   297          1 Covered                   
        bin <auto[1],auto[2],auto[0:7]>                   276          1 Covered                   
        bin <auto[2],auto[2],auto[0:7]>                   322          1 Covered                   
        bin <auto[3],auto[2],auto[0:7]>                   295          1 Covered                   
        bin <auto[4],auto[2],auto[0:7]>                   263          1 Covered                   
        bin <auto[5],auto[2],auto[0:7]>                   273          1 Covered                   
        bin <auto[6],auto[2],auto[0:7]>                   287          1 Covered                   
        bin <auto[7],auto[2],auto[0:7]>                   300          1 Covered                   
        bin <auto[0],auto[3],auto[0:7]>                   288          1 Covered                   
        bin <auto[1],auto[3],auto[0:7]>                   287          1 Covered                   
        bin <auto[2],auto[3],auto[0:7]>                   262          1 Covered                   
        bin <auto[3],auto[3],auto[0:7]>                   287          1 Covered                   
        bin <auto[4],auto[3],auto[0:7]>                   260          1 Covered                   
        bin <auto[5],auto[3],auto[0:7]>                   282          1 Covered                   
        bin <auto[6],auto[3],auto[0:7]>                   295          1 Covered                   
        bin <auto[7],auto[3],auto[0:7]>                   265          1 Covered                   
        bin <auto[0],auto[4],auto[0:7]>                   323          1 Covered                   
        bin <auto[1],auto[4],auto[0:7]>                   264          1 Covered                   
        bin <auto[2],auto[4],auto[0:7]>                   303          1 Covered                   
        bin <auto[3],auto[4],auto[0:7]>                   306          1 Covered                   
        bin <auto[4],auto[4],auto[0:7]>                   300          1 Covered                   
        bin <auto[5],auto[4],auto[0:7]>                   271          1 Covered                   
        bin <auto[6],auto[4],auto[0:7]>                   257          1 Covered                   
        bin <auto[7],auto[4],auto[0:7]>                   289          1 Covered                   
        bin <auto[0],auto[5],auto[0:7]>                   306          1 Covered                   
        bin <auto[1],auto[5],auto[0:7]>                   289          1 Covered                   
        bin <auto[2],auto[5],auto[0:7]>                   300          1 Covered                   
        bin <auto[3],auto[5],auto[0:7]>                   306          1 Covered                   
        bin <auto[4],auto[5],auto[0:7]>                   243          1 Covered                   
        bin <auto[5],auto[5],auto[0:7]>                   309          1 Covered                   
        bin <auto[6],auto[5],auto[0:7]>                   291          1 Covered                   
        bin <auto[7],auto[5],auto[0:7]>                   267          1 Covered                   
        bin <auto[0],auto[6],auto[0:7]>                   300          1 Covered                   
        bin <auto[1],auto[6],auto[0:7]>                   282          1 Covered                   
        bin <auto[2],auto[6],auto[0:7]>                   307          1 Covered                   
        bin <auto[3],auto[6],auto[0:7]>                   287          1 Covered                   
        bin <auto[4],auto[6],auto[0:7]>                   274          1 Covered                   
        bin <auto[5],auto[6],auto[0:7]>                   284          1 Covered                   
        bin <auto[6],auto[6],auto[0:7]>                   280          1 Covered                   
        bin <auto[7],auto[6],auto[0:7]>                   284          1 Covered                   
        bin <auto[0],auto[7],auto[0:7]>                   299          1 Covered                   
        bin <auto[1],auto[7],auto[0:7]>                   278          1 Covered                   
        bin <auto[2],auto[7],auto[0:7]>                   279          1 Covered                   
        bin <auto[3],auto[7],auto[0:7]>                   263          1 Covered                   
        bin <auto[4],auto[7],auto[0:7]>                   299          1 Covered                   
        bin <auto[5],auto[7],auto[0:7]>                   289          1 Covered                   
        bin <auto[6],auto[7],auto[0:7]>                   293          1 Covered                   
        bin <auto[7],auto[7],auto[0:7]>                   274          1 Covered                   
        bin <auto[0],auto[0],auto[8:15]>                  281          1 Covered                   
        bin <auto[1],auto[0],auto[8:15]>                  275          1 Covered                   
        bin <auto[2],auto[0],auto[8:15]>                  277          1 Covered                   
        bin <auto[3],auto[0],auto[8:15]>                  276          1 Covered                   
        bin <auto[4],auto[0],auto[8:15]>                  288          1 Covered                   
        bin <auto[5],auto[0],auto[8:15]>                  296          1 Covered                   
        bin <auto[6],auto[0],auto[8:15]>                  322          1 Covered                   
        bin <auto[7],auto[0],auto[8:15]>                  266          1 Covered                   
        bin <auto[0],auto[1],auto[8:15]>                  312          1 Covered                   
        bin <auto[1],auto[1],auto[8:15]>                  292          1 Covered                   
        bin <auto[2],auto[1],auto[8:15]>                  282          1 Covered                   
        bin <auto[3],auto[1],auto[8:15]>                  283          1 Covered                   
        bin <auto[4],auto[1],auto[8:15]>                  297          1 Covered                   
        bin <auto[5],auto[1],auto[8:15]>                  295          1 Covered                   
        bin <auto[6],auto[1],auto[8:15]>                  286          1 Covered                   
        bin <auto[7],auto[1],auto[8:15]>                  264          1 Covered                   
        bin <auto[0],auto[2],auto[8:15]>                  286          1 Covered                   
        bin <auto[1],auto[2],auto[8:15]>                  315          1 Covered                   
        bin <auto[2],auto[2],auto[8:15]>                  279          1 Covered                   
        bin <auto[3],auto[2],auto[8:15]>                  278          1 Covered                   
        bin <auto[4],auto[2],auto[8:15]>                  321          1 Covered                   
        bin <auto[5],auto[2],auto[8:15]>                  285          1 Covered                   
        bin <auto[6],auto[2],auto[8:15]>                  270          1 Covered                   
        bin <auto[7],auto[2],auto[8:15]>                  290          1 Covered                   
        bin <auto[0],auto[3],auto[8:15]>                  294          1 Covered                   
        bin <auto[1],auto[3],auto[8:15]>                  293          1 Covered                   
        bin <auto[2],auto[3],auto[8:15]>                  262          1 Covered                   
        bin <auto[3],auto[3],auto[8:15]>                  291          1 Covered                   
        bin <auto[4],auto[3],auto[8:15]>                  285          1 Covered                   
        bin <auto[5],auto[3],auto[8:15]>                  288          1 Covered                   
        bin <auto[6],auto[3],auto[8:15]>                  273          1 Covered                   
        bin <auto[7],auto[3],auto[8:15]>                  267          1 Covered                   
        bin <auto[0],auto[4],auto[8:15]>                  290          1 Covered                   
        bin <auto[1],auto[4],auto[8:15]>                  308          1 Covered                   
        bin <auto[2],auto[4],auto[8:15]>                  281          1 Covered                   
        bin <auto[3],auto[4],auto[8:15]>                  264          1 Covered                   
        bin <auto[4],auto[4],auto[8:15]>                  299          1 Covered                   
        bin <auto[5],auto[4],auto[8:15]>                  288          1 Covered                   
        bin <auto[6],auto[4],auto[8:15]>                  281          1 Covered                   
        bin <auto[7],auto[4],auto[8:15]>                  287          1 Covered                   
        bin <auto[0],auto[5],auto[8:15]>                  271          1 Covered                   
        bin <auto[1],auto[5],auto[8:15]>                  272          1 Covered                   
        bin <auto[2],auto[5],auto[8:15]>                  278          1 Covered                   
        bin <auto[3],auto[5],auto[8:15]>                  244          1 Covered                   
        bin <auto[4],auto[5],auto[8:15]>                  329          1 Covered                   
        bin <auto[5],auto[5],auto[8:15]>                  288          1 Covered                   
        bin <auto[6],auto[5],auto[8:15]>                  280          1 Covered                   
        bin <auto[7],auto[5],auto[8:15]>                  286          1 Covered                   
        bin <auto[0],auto[6],auto[8:15]>                  289          1 Covered                   
        bin <auto[1],auto[6],auto[8:15]>                  285          1 Covered                   
        bin <auto[2],auto[6],auto[8:15]>                  320          1 Covered                   
        bin <auto[3],auto[6],auto[8:15]>                  270          1 Covered                   
        bin <auto[4],auto[6],auto[8:15]>                  256          1 Covered                   
        bin <auto[5],auto[6],auto[8:15]>                  300          1 Covered                   
        bin <auto[6],auto[6],auto[8:15]>                  286          1 Covered                   
        bin <auto[7],auto[6],auto[8:15]>                  279          1 Covered                   
        bin <auto[0],auto[7],auto[8:15]>                  283          1 Covered                   
        bin <auto[1],auto[7],auto[8:15]>                  274          1 Covered                   
        bin <auto[2],auto[7],auto[8:15]>                  300          1 Covered                   
        bin <auto[3],auto[7],auto[8:15]>                  285          1 Covered                   
        bin <auto[4],auto[7],auto[8:15]>                  285          1 Covered                   
        bin <auto[5],auto[7],auto[8:15]>                  282          1 Covered                   
        bin <auto[6],auto[7],auto[8:15]>                  259          1 Covered                   
        bin <auto[7],auto[7],auto[8:15]>                  263          1 Covered                   
        bin <auto[0],auto[0],auto[16:23]>                 320          1 Covered                   
        bin <auto[1],auto[0],auto[16:23]>                 269          1 Covered                   
        bin <auto[2],auto[0],auto[16:23]>                 306          1 Covered                   
        bin <auto[3],auto[0],auto[16:23]>                 324          1 Covered                   
        bin <auto[4],auto[0],auto[16:23]>                 282          1 Covered                   
        bin <auto[5],auto[0],auto[16:23]>                 282          1 Covered                   
        bin <auto[6],auto[0],auto[16:23]>                 251          1 Covered                   
        bin <auto[7],auto[0],auto[16:23]>                 271          1 Covered                   
        bin <auto[0],auto[1],auto[16:23]>                 277          1 Covered                   
        bin <auto[1],auto[1],auto[16:23]>                 261          1 Covered                   
        bin <auto[2],auto[1],auto[16:23]>                 260          1 Covered                   
        bin <auto[3],auto[1],auto[16:23]>                 284          1 Covered                   
        bin <auto[4],auto[1],auto[16:23]>                 313          1 Covered                   
        bin <auto[5],auto[1],auto[16:23]>                 283          1 Covered                   
        bin <auto[6],auto[1],auto[16:23]>                 268          1 Covered                   
        bin <auto[7],auto[1],auto[16:23]>                 262          1 Covered                   
        bin <auto[0],auto[2],auto[16:23]>                 287          1 Covered                   
        bin <auto[1],auto[2],auto[16:23]>                 285          1 Covered                   
        bin <auto[2],auto[2],auto[16:23]>                 260          1 Covered                   
        bin <auto[3],auto[2],auto[16:23]>                 283          1 Covered                   
        bin <auto[4],auto[2],auto[16:23]>                 324          1 Covered                   
        bin <auto[5],auto[2],auto[16:23]>                 288          1 Covered                   
        bin <auto[6],auto[2],auto[16:23]>                 304          1 Covered                   
        bin <auto[7],auto[2],auto[16:23]>                 286          1 Covered                   
        bin <auto[0],auto[3],auto[16:23]>                 285          1 Covered                   
        bin <auto[1],auto[3],auto[16:23]>                 312          1 Covered                   
        bin <auto[2],auto[3],auto[16:23]>                 282          1 Covered                   
        bin <auto[3],auto[3],auto[16:23]>                 292          1 Covered                   
        bin <auto[4],auto[3],auto[16:23]>                 286          1 Covered                   
        bin <auto[5],auto[3],auto[16:23]>                 314          1 Covered                   
        bin <auto[6],auto[3],auto[16:23]>                 304          1 Covered                   
        bin <auto[7],auto[3],auto[16:23]>                 267          1 Covered                   
        bin <auto[0],auto[4],auto[16:23]>                 279          1 Covered                   
        bin <auto[1],auto[4],auto[16:23]>                 277          1 Covered                   
        bin <auto[2],auto[4],auto[16:23]>                 284          1 Covered                   
        bin <auto[3],auto[4],auto[16:23]>                 278          1 Covered                   
        bin <auto[4],auto[4],auto[16:23]>                 294          1 Covered                   
        bin <auto[5],auto[4],auto[16:23]>                 299          1 Covered                   
        bin <auto[6],auto[4],auto[16:23]>                 297          1 Covered                   
        bin <auto[7],auto[4],auto[16:23]>                 269          1 Covered                   
        bin <auto[0],auto[5],auto[16:23]>                 248          1 Covered                   
        bin <auto[1],auto[5],auto[16:23]>                 295          1 Covered                   
        bin <auto[2],auto[5],auto[16:23]>                 287          1 Covered                   
        bin <auto[3],auto[5],auto[16:23]>                 284          1 Covered                   
        bin <auto[4],auto[5],auto[16:23]>                 275          1 Covered                   
        bin <auto[5],auto[5],auto[16:23]>                 307          1 Covered                   
        bin <auto[6],auto[5],auto[16:23]>                 300          1 Covered                   
        bin <auto[7],auto[5],auto[16:23]>                 299          1 Covered                   
        bin <auto[0],auto[6],auto[16:23]>                 278          1 Covered                   
        bin <auto[1],auto[6],auto[16:23]>                 281          1 Covered                   
        bin <auto[2],auto[6],auto[16:23]>                 290          1 Covered                   
        bin <auto[3],auto[6],auto[16:23]>                 286          1 Covered                   
        bin <auto[4],auto[6],auto[16:23]>                 286          1 Covered                   
        bin <auto[5],auto[6],auto[16:23]>                 283          1 Covered                   
        bin <auto[6],auto[6],auto[16:23]>                 283          1 Covered                   
        bin <auto[7],auto[6],auto[16:23]>                 279          1 Covered                   
        bin <auto[0],auto[7],auto[16:23]>                 258          1 Covered                   
        bin <auto[1],auto[7],auto[16:23]>                 301          1 Covered                   
        bin <auto[2],auto[7],auto[16:23]>                 272          1 Covered                   
        bin <auto[3],auto[7],auto[16:23]>                 312          1 Covered                   
        bin <auto[4],auto[7],auto[16:23]>                 338          1 Covered                   
        bin <auto[5],auto[7],auto[16:23]>                 269          1 Covered                   
        bin <auto[6],auto[7],auto[16:23]>                 301          1 Covered                   
        bin <auto[7],auto[7],auto[16:23]>                 288          1 Covered                   
        bin <auto[0],auto[0],auto[24:31]>                 287          1 Covered                   
        bin <auto[1],auto[0],auto[24:31]>                 274          1 Covered                   
        bin <auto[2],auto[0],auto[24:31]>                 291          1 Covered                   
        bin <auto[3],auto[0],auto[24:31]>                 301          1 Covered                   
        bin <auto[4],auto[0],auto[24:31]>                 297          1 Covered                   
        bin <auto[5],auto[0],auto[24:31]>                 259          1 Covered                   
        bin <auto[6],auto[0],auto[24:31]>                 282          1 Covered                   
        bin <auto[7],auto[0],auto[24:31]>                 305          1 Covered                   
        bin <auto[0],auto[1],auto[24:31]>                 281          1 Covered                   
        bin <auto[1],auto[1],auto[24:31]>                 262          1 Covered                   
        bin <auto[2],auto[1],auto[24:31]>                 305          1 Covered                   
        bin <auto[3],auto[1],auto[24:31]>                 313          1 Covered                   
        bin <auto[4],auto[1],auto[24:31]>                 264          1 Covered                   
        bin <auto[5],auto[1],auto[24:31]>                 277          1 Covered                   
        bin <auto[6],auto[1],auto[24:31]>                 271          1 Covered                   
        bin <auto[7],auto[1],auto[24:31]>                 270          1 Covered                   
        bin <auto[0],auto[2],auto[24:31]>                 265          1 Covered                   
        bin <auto[1],auto[2],auto[24:31]>                 276          1 Covered                   
        bin <auto[2],auto[2],auto[24:31]>                 275          1 Covered                   
        bin <auto[3],auto[2],auto[24:31]>                 259          1 Covered                   
        bin <auto[4],auto[2],auto[24:31]>                 274          1 Covered                   
        bin <auto[5],auto[2],auto[24:31]>                 291          1 Covered                   
        bin <auto[6],auto[2],auto[24:31]>                 290          1 Covered                   
        bin <auto[7],auto[2],auto[24:31]>                 272          1 Covered                   
        bin <auto[0],auto[3],auto[24:31]>                 292          1 Covered                   
        bin <auto[1],auto[3],auto[24:31]>                 296          1 Covered                   
        bin <auto[2],auto[3],auto[24:31]>                 252          1 Covered                   
        bin <auto[3],auto[3],auto[24:31]>                 259          1 Covered                   
        bin <auto[4],auto[3],auto[24:31]>                 281          1 Covered                   
        bin <auto[5],auto[3],auto[24:31]>                 301          1 Covered                   
        bin <auto[6],auto[3],auto[24:31]>                 294          1 Covered                   
        bin <auto[7],auto[3],auto[24:31]>                 263          1 Covered                   
        bin <auto[0],auto[4],auto[24:31]>                 295          1 Covered                   
        bin <auto[1],auto[4],auto[24:31]>                 301          1 Covered                   
        bin <auto[2],auto[4],auto[24:31]>                 267          1 Covered                   
        bin <auto[3],auto[4],auto[24:31]>                 286          1 Covered                   
        bin <auto[4],auto[4],auto[24:31]>                 259          1 Covered                   
        bin <auto[5],auto[4],auto[24:31]>                 292          1 Covered                   
        bin <auto[6],auto[4],auto[24:31]>                 292          1 Covered                   
        bin <auto[7],auto[4],auto[24:31]>                 317          1 Covered                   
        bin <auto[0],auto[5],auto[24:31]>                 303          1 Covered                   
        bin <auto[1],auto[5],auto[24:31]>                 289          1 Covered                   
        bin <auto[2],auto[5],auto[24:31]>                 290          1 Covered                   
        bin <auto[3],auto[5],auto[24:31]>                 320          1 Covered                   
        bin <auto[4],auto[5],auto[24:31]>                 272          1 Covered                   
        bin <auto[5],auto[5],auto[24:31]>                 310          1 Covered                   
        bin <auto[6],auto[5],auto[24:31]>                 290          1 Covered                   
        bin <auto[7],auto[5],auto[24:31]>                 275          1 Covered                   
        bin <auto[0],auto[6],auto[24:31]>                 277          1 Covered                   
        bin <auto[1],auto[6],auto[24:31]>                 256          1 Covered                   
        bin <auto[2],auto[6],auto[24:31]>                 257          1 Covered                   
        bin <auto[3],auto[6],auto[24:31]>                 286          1 Covered                   
        bin <auto[4],auto[6],auto[24:31]>                 307          1 Covered                   
        bin <auto[5],auto[6],auto[24:31]>                 272          1 Covered                   
        bin <auto[6],auto[6],auto[24:31]>                 279          1 Covered                   
        bin <auto[7],auto[6],auto[24:31]>                 303          1 Covered                   
        bin <auto[0],auto[7],auto[24:31]>                 297          1 Covered                   
        bin <auto[1],auto[7],auto[24:31]>                 273          1 Covered                   
        bin <auto[2],auto[7],auto[24:31]>                 291          1 Covered                   
        bin <auto[3],auto[7],auto[24:31]>                 297          1 Covered                   
        bin <auto[4],auto[7],auto[24:31]>                 278          1 Covered                   
        bin <auto[5],auto[7],auto[24:31]>                 285          1 Covered                   
        bin <auto[6],auto[7],auto[24:31]>                 294          1 Covered                   
        bin <auto[7],auto[7],auto[24:31]>                 311          1 Covered                   
        bin <auto[0],auto[0],auto[32:39]>                 298          1 Covered                   
        bin <auto[1],auto[0],auto[32:39]>                 287          1 Covered                   
        bin <auto[2],auto[0],auto[32:39]>                 284          1 Covered                   
        bin <auto[3],auto[0],auto[32:39]>                 277          1 Covered                   
        bin <auto[4],auto[0],auto[32:39]>                 290          1 Covered                   
        bin <auto[5],auto[0],auto[32:39]>                 313          1 Covered                   
        bin <auto[6],auto[0],auto[32:39]>                 237          1 Covered                   
        bin <auto[7],auto[0],auto[32:39]>                 270          1 Covered                   
        bin <auto[0],auto[1],auto[32:39]>                 277          1 Covered                   
        bin <auto[1],auto[1],auto[32:39]>                 271          1 Covered                   
        bin <auto[2],auto[1],auto[32:39]>                 265          1 Covered                   
        bin <auto[3],auto[1],auto[32:39]>                 294          1 Covered                   
        bin <auto[4],auto[1],auto[32:39]>                 282          1 Covered                   
        bin <auto[5],auto[1],auto[32:39]>                 278          1 Covered                   
        bin <auto[6],auto[1],auto[32:39]>                 284          1 Covered                   
        bin <auto[7],auto[1],auto[32:39]>                 294          1 Covered                   
        bin <auto[0],auto[2],auto[32:39]>                 281          1 Covered                   
        bin <auto[1],auto[2],auto[32:39]>                 261          1 Covered                   
        bin <auto[2],auto[2],auto[32:39]>                 272          1 Covered                   
        bin <auto[3],auto[2],auto[32:39]>                 288          1 Covered                   
        bin <auto[4],auto[2],auto[32:39]>                 247          1 Covered                   
        bin <auto[5],auto[2],auto[32:39]>                 271          1 Covered                   
        bin <auto[6],auto[2],auto[32:39]>                 275          1 Covered                   
        bin <auto[7],auto[2],auto[32:39]>                 284          1 Covered                   
        bin <auto[0],auto[3],auto[32:39]>                 292          1 Covered                   
        bin <auto[1],auto[3],auto[32:39]>                 295          1 Covered                   
        bin <auto[2],auto[3],auto[32:39]>                 269          1 Covered                   
        bin <auto[3],auto[3],auto[32:39]>                 311          1 Covered                   
        bin <auto[4],auto[3],auto[32:39]>                 267          1 Covered                   
        bin <auto[5],auto[3],auto[32:39]>                 280          1 Covered                   
        bin <auto[6],auto[3],auto[32:39]>                 297          1 Covered                   
        bin <auto[7],auto[3],auto[32:39]>                 273          1 Covered                   
        bin <auto[0],auto[4],auto[32:39]>                 293          1 Covered                   
        bin <auto[1],auto[4],auto[32:39]>                 277          1 Covered                   
        bin <auto[2],auto[4],auto[32:39]>                 257          1 Covered                   
        bin <auto[3],auto[4],auto[32:39]>                 262          1 Covered                   
        bin <auto[4],auto[4],auto[32:39]>                 296          1 Covered                   
        bin <auto[5],auto[4],auto[32:39]>                 251          1 Covered                   
        bin <auto[6],auto[4],auto[32:39]>                 298          1 Covered                   
        bin <auto[7],auto[4],auto[32:39]>                 280          1 Covered                   
        bin <auto[0],auto[5],auto[32:39]>                 313          1 Covered                   
        bin <auto[1],auto[5],auto[32:39]>                 293          1 Covered                   
        bin <auto[2],auto[5],auto[32:39]>                 277          1 Covered                   
        bin <auto[3],auto[5],auto[32:39]>                 288          1 Covered                   
        bin <auto[4],auto[5],auto[32:39]>                 282          1 Covered                   
        bin <auto[5],auto[5],auto[32:39]>                 261          1 Covered                   
        bin <auto[6],auto[5],auto[32:39]>                 309          1 Covered                   
        bin <auto[7],auto[5],auto[32:39]>                 281          1 Covered                   
        bin <auto[0],auto[6],auto[32:39]>                 285          1 Covered                   
        bin <auto[1],auto[6],auto[32:39]>                 294          1 Covered                   
        bin <auto[2],auto[6],auto[32:39]>                 276          1 Covered                   
        bin <auto[3],auto[6],auto[32:39]>                 253          1 Covered                   
        bin <auto[4],auto[6],auto[32:39]>                 259          1 Covered                   
        bin <auto[5],auto[6],auto[32:39]>                 286          1 Covered                   
        bin <auto[6],auto[6],auto[32:39]>                 268          1 Covered                   
        bin <auto[7],auto[6],auto[32:39]>                 265          1 Covered                   
        bin <auto[0],auto[7],auto[32:39]>                 269          1 Covered                   
        bin <auto[1],auto[7],auto[32:39]>                 302          1 Covered                   
        bin <auto[2],auto[7],auto[32:39]>                 275          1 Covered                   
        bin <auto[3],auto[7],auto[32:39]>                 290          1 Covered                   
        bin <auto[4],auto[7],auto[32:39]>                 281          1 Covered                   
        bin <auto[5],auto[7],auto[32:39]>                 305          1 Covered                   
        bin <auto[6],auto[7],auto[32:39]>                 274          1 Covered                   
        bin <auto[7],auto[7],auto[32:39]>                 248          1 Covered                   
        bin <auto[0],auto[0],auto[40:47]>                 254          1 Covered                   
        bin <auto[1],auto[0],auto[40:47]>                 287          1 Covered                   
        bin <auto[2],auto[0],auto[40:47]>                 306          1 Covered                   
        bin <auto[3],auto[0],auto[40:47]>                 278          1 Covered                   
        bin <auto[4],auto[0],auto[40:47]>                 258          1 Covered                   
        bin <auto[5],auto[0],auto[40:47]>                 292          1 Covered                   
        bin <auto[6],auto[0],auto[40:47]>                 282          1 Covered                   
        bin <auto[7],auto[0],auto[40:47]>                 304          1 Covered                   
        bin <auto[0],auto[1],auto[40:47]>                 299          1 Covered                   
        bin <auto[1],auto[1],auto[40:47]>                 281          1 Covered                   
        bin <auto[2],auto[1],auto[40:47]>                 307          1 Covered                   
        bin <auto[3],auto[1],auto[40:47]>                 272          1 Covered                   
        bin <auto[4],auto[1],auto[40:47]>                 297          1 Covered                   
        bin <auto[5],auto[1],auto[40:47]>                 309          1 Covered                   
        bin <auto[6],auto[1],auto[40:47]>                 263          1 Covered                   
        bin <auto[7],auto[1],auto[40:47]>                 298          1 Covered                   
        bin <auto[0],auto[2],auto[40:47]>                 254          1 Covered                   
        bin <auto[1],auto[2],auto[40:47]>                 273          1 Covered                   
        bin <auto[2],auto[2],auto[40:47]>                 293          1 Covered                   
        bin <auto[3],auto[2],auto[40:47]>                 271          1 Covered                   
        bin <auto[4],auto[2],auto[40:47]>                 294          1 Covered                   
        bin <auto[5],auto[2],auto[40:47]>                 285          1 Covered                   
        bin <auto[6],auto[2],auto[40:47]>                 270          1 Covered                   
        bin <auto[7],auto[2],auto[40:47]>                 256          1 Covered                   
        bin <auto[0],auto[3],auto[40:47]>                 301          1 Covered                   
        bin <auto[1],auto[3],auto[40:47]>                 281          1 Covered                   
        bin <auto[2],auto[3],auto[40:47]>                 273          1 Covered                   
        bin <auto[3],auto[3],auto[40:47]>                 273          1 Covered                   
        bin <auto[4],auto[3],auto[40:47]>                 310          1 Covered                   
        bin <auto[5],auto[3],auto[40:47]>                 265          1 Covered                   
        bin <auto[6],auto[3],auto[40:47]>                 285          1 Covered                   
        bin <auto[7],auto[3],auto[40:47]>                 296          1 Covered                   
        bin <auto[0],auto[4],auto[40:47]>                 288          1 Covered                   
        bin <auto[1],auto[4],auto[40:47]>                 284          1 Covered                   
        bin <auto[2],auto[4],auto[40:47]>                 276          1 Covered                   
        bin <auto[3],auto[4],auto[40:47]>                 280          1 Covered                   
        bin <auto[4],auto[4],auto[40:47]>                 263          1 Covered                   
        bin <auto[5],auto[4],auto[40:47]>                 289          1 Covered                   
        bin <auto[6],auto[4],auto[40:47]>                 305          1 Covered                   
        bin <auto[7],auto[4],auto[40:47]>                 276          1 Covered                   
        bin <auto[0],auto[5],auto[40:47]>                 300          1 Covered                   
        bin <auto[1],auto[5],auto[40:47]>                 277          1 Covered                   
        bin <auto[2],auto[5],auto[40:47]>                 292          1 Covered                   
        bin <auto[3],auto[5],auto[40:47]>                 282          1 Covered                   
        bin <auto[4],auto[5],auto[40:47]>                 304          1 Covered                   
        bin <auto[5],auto[5],auto[40:47]>                 274          1 Covered                   
        bin <auto[6],auto[5],auto[40:47]>                 326          1 Covered                   
        bin <auto[7],auto[5],auto[40:47]>                 285          1 Covered                   
        bin <auto[0],auto[6],auto[40:47]>                 315          1 Covered                   
        bin <auto[1],auto[6],auto[40:47]>                 304          1 Covered                   
        bin <auto[2],auto[6],auto[40:47]>                 269          1 Covered                   
        bin <auto[3],auto[6],auto[40:47]>                 255          1 Covered                   
        bin <auto[4],auto[6],auto[40:47]>                 291          1 Covered                   
        bin <auto[5],auto[6],auto[40:47]>                 295          1 Covered                   
        bin <auto[6],auto[6],auto[40:47]>                 272          1 Covered                   
        bin <auto[7],auto[6],auto[40:47]>                 315          1 Covered                   
        bin <auto[0],auto[7],auto[40:47]>                 286          1 Covered                   
        bin <auto[1],auto[7],auto[40:47]>                 286          1 Covered                   
        bin <auto[2],auto[7],auto[40:47]>                 283          1 Covered                   
        bin <auto[3],auto[7],auto[40:47]>                 274          1 Covered                   
        bin <auto[4],auto[7],auto[40:47]>                 277          1 Covered                   
        bin <auto[5],auto[7],auto[40:47]>                 288          1 Covered                   
        bin <auto[6],auto[7],auto[40:47]>                 312          1 Covered                   
        bin <auto[7],auto[7],auto[40:47]>                 308          1 Covered                   
        bin <auto[0],auto[0],auto[48:55]>                 266          1 Covered                   
        bin <auto[1],auto[0],auto[48:55]>                 293          1 Covered                   
        bin <auto[2],auto[0],auto[48:55]>                 271          1 Covered                   
        bin <auto[3],auto[0],auto[48:55]>                 265          1 Covered                   
        bin <auto[4],auto[0],auto[48:55]>                 282          1 Covered                   
        bin <auto[5],auto[0],auto[48:55]>                 305          1 Covered                   
        bin <auto[6],auto[0],auto[48:55]>                 300          1 Covered                   
        bin <auto[7],auto[0],auto[48:55]>                 280          1 Covered                   
        bin <auto[0],auto[1],auto[48:55]>                 299          1 Covered                   
        bin <auto[1],auto[1],auto[48:55]>                 309          1 Covered                   
        bin <auto[2],auto[1],auto[48:55]>                 270          1 Covered                   
        bin <auto[3],auto[1],auto[48:55]>                 310          1 Covered                   
        bin <auto[4],auto[1],auto[48:55]>                 273          1 Covered                   
        bin <auto[5],auto[1],auto[48:55]>                 279          1 Covered                   
        bin <auto[6],auto[1],auto[48:55]>                 297          1 Covered                   
        bin <auto[7],auto[1],auto[48:55]>                 271          1 Covered                   
        bin <auto[0],auto[2],auto[48:55]>                 271          1 Covered                   
        bin <auto[1],auto[2],auto[48:55]>                 281          1 Covered                   
        bin <auto[2],auto[2],auto[48:55]>                 269          1 Covered                   
        bin <auto[3],auto[2],auto[48:55]>                 309          1 Covered                   
        bin <auto[4],auto[2],auto[48:55]>                 260          1 Covered                   
        bin <auto[5],auto[2],auto[48:55]>                 294          1 Covered                   
        bin <auto[6],auto[2],auto[48:55]>                 309          1 Covered                   
        bin <auto[7],auto[2],auto[48:55]>                 283          1 Covered                   
        bin <auto[0],auto[3],auto[48:55]>                 307          1 Covered                   
        bin <auto[1],auto[3],auto[48:55]>                 284          1 Covered                   
        bin <auto[2],auto[3],auto[48:55]>                 273          1 Covered                   
        bin <auto[3],auto[3],auto[48:55]>                 281          1 Covered                   
        bin <auto[4],auto[3],auto[48:55]>                 280          1 Covered                   
        bin <auto[5],auto[3],auto[48:55]>                 277          1 Covered                   
        bin <auto[6],auto[3],auto[48:55]>                 283          1 Covered                   
        bin <auto[7],auto[3],auto[48:55]>                 287          1 Covered                   
        bin <auto[0],auto[4],auto[48:55]>                 272          1 Covered                   
        bin <auto[1],auto[4],auto[48:55]>                 295          1 Covered                   
        bin <auto[2],auto[4],auto[48:55]>                 306          1 Covered                   
        bin <auto[3],auto[4],auto[48:55]>                 246          1 Covered                   
        bin <auto[4],auto[4],auto[48:55]>                 271          1 Covered                   
        bin <auto[5],auto[4],auto[48:55]>                 272          1 Covered                   
        bin <auto[6],auto[4],auto[48:55]>                 288          1 Covered                   
        bin <auto[7],auto[4],auto[48:55]>                 271          1 Covered                   
        bin <auto[0],auto[5],auto[48:55]>                 250          1 Covered                   
        bin <auto[1],auto[5],auto[48:55]>                 261          1 Covered                   
        bin <auto[2],auto[5],auto[48:55]>                 297          1 Covered                   
        bin <auto[3],auto[5],auto[48:55]>                 308          1 Covered                   
        bin <auto[4],auto[5],auto[48:55]>                 258          1 Covered                   
        bin <auto[5],auto[5],auto[48:55]>                 300          1 Covered                   
        bin <auto[6],auto[5],auto[48:55]>                 294          1 Covered                   
        bin <auto[7],auto[5],auto[48:55]>                 274          1 Covered                   
        bin <auto[0],auto[6],auto[48:55]>                 293          1 Covered                   
        bin <auto[1],auto[6],auto[48:55]>                 285          1 Covered                   
        bin <auto[2],auto[6],auto[48:55]>                 298          1 Covered                   
        bin <auto[3],auto[6],auto[48:55]>                 294          1 Covered                   
        bin <auto[4],auto[6],auto[48:55]>                 306          1 Covered                   
        bin <auto[5],auto[6],auto[48:55]>                 296          1 Covered                   
        bin <auto[6],auto[6],auto[48:55]>                 279          1 Covered                   
        bin <auto[7],auto[6],auto[48:55]>                 286          1 Covered                   
        bin <auto[0],auto[7],auto[48:55]>                 248          1 Covered                   
        bin <auto[1],auto[7],auto[48:55]>                 301          1 Covered                   
        bin <auto[2],auto[7],auto[48:55]>                 258          1 Covered                   
        bin <auto[3],auto[7],auto[48:55]>                 283          1 Covered                   
        bin <auto[4],auto[7],auto[48:55]>                 266          1 Covered                   
        bin <auto[5],auto[7],auto[48:55]>                 293          1 Covered                   
        bin <auto[6],auto[7],auto[48:55]>                 296          1 Covered                   
        bin <auto[7],auto[7],auto[48:55]>                 254          1 Covered                   
        bin <auto[0],auto[0],auto[56:63]>                 296          1 Covered                   
        bin <auto[1],auto[0],auto[56:63]>                 267          1 Covered                   
        bin <auto[2],auto[0],auto[56:63]>                 272          1 Covered                   
        bin <auto[3],auto[0],auto[56:63]>                 273          1 Covered                   
        bin <auto[4],auto[0],auto[56:63]>                 303          1 Covered                   
        bin <auto[5],auto[0],auto[56:63]>                 303          1 Covered                   
        bin <auto[6],auto[0],auto[56:63]>                 286          1 Covered                   
        bin <auto[7],auto[0],auto[56:63]>                 296          1 Covered                   
        bin <auto[0],auto[1],auto[56:63]>                 277          1 Covered                   
        bin <auto[1],auto[1],auto[56:63]>                 248          1 Covered                   
        bin <auto[2],auto[1],auto[56:63]>                 277          1 Covered                   
        bin <auto[3],auto[1],auto[56:63]>                 303          1 Covered                   
        bin <auto[4],auto[1],auto[56:63]>                 274          1 Covered                   
        bin <auto[5],auto[1],auto[56:63]>                 298          1 Covered                   
        bin <auto[6],auto[1],auto[56:63]>                 254          1 Covered                   
        bin <auto[7],auto[1],auto[56:63]>                 279          1 Covered                   
        bin <auto[0],auto[2],auto[56:63]>                 258          1 Covered                   
        bin <auto[1],auto[2],auto[56:63]>                 272          1 Covered                   
        bin <auto[2],auto[2],auto[56:63]>                 294          1 Covered                   
        bin <auto[3],auto[2],auto[56:63]>                 288          1 Covered                   
        bin <auto[4],auto[2],auto[56:63]>                 290          1 Covered                   
        bin <auto[5],auto[2],auto[56:63]>                 258          1 Covered                   
        bin <auto[6],auto[2],auto[56:63]>                 275          1 Covered                   
        bin <auto[7],auto[2],auto[56:63]>                 262          1 Covered                   
        bin <auto[0],auto[3],auto[56:63]>                 304          1 Covered                   
        bin <auto[1],auto[3],auto[56:63]>                 287          1 Covered                   
        bin <auto[2],auto[3],auto[56:63]>                 292          1 Covered                   
        bin <auto[3],auto[3],auto[56:63]>                 284          1 Covered                   
        bin <auto[4],auto[3],auto[56:63]>                 304          1 Covered                   
        bin <auto[5],auto[3],auto[56:63]>                 284          1 Covered                   
        bin <auto[6],auto[3],auto[56:63]>                 316          1 Covered                   
        bin <auto[7],auto[3],auto[56:63]>                 285          1 Covered                   
        bin <auto[0],auto[4],auto[56:63]>                 272          1 Covered                   
        bin <auto[1],auto[4],auto[56:63]>                 279          1 Covered                   
        bin <auto[2],auto[4],auto[56:63]>                 279          1 Covered                   
        bin <auto[3],auto[4],auto[56:63]>                 273          1 Covered                   
        bin <auto[4],auto[4],auto[56:63]>                 275          1 Covered                   
        bin <auto[5],auto[4],auto[56:63]>                 288          1 Covered                   
        bin <auto[6],auto[4],auto[56:63]>                 299          1 Covered                   
        bin <auto[7],auto[4],auto[56:63]>                 294          1 Covered                   
        bin <auto[0],auto[5],auto[56:63]>                 300          1 Covered                   
        bin <auto[1],auto[5],auto[56:63]>                 291          1 Covered                   
        bin <auto[2],auto[5],auto[56:63]>                 287          1 Covered                   
        bin <auto[3],auto[5],auto[56:63]>                 284          1 Covered                   
        bin <auto[4],auto[5],auto[56:63]>                 255          1 Covered                   
        bin <auto[5],auto[5],auto[56:63]>                 256          1 Covered                   
        bin <auto[6],auto[5],auto[56:63]>                 297          1 Covered                   
        bin <auto[7],auto[5],auto[56:63]>                 286          1 Covered                   
        bin <auto[0],auto[6],auto[56:63]>                 307          1 Covered                   
        bin <auto[1],auto[6],auto[56:63]>                 288          1 Covered                   
        bin <auto[2],auto[6],auto[56:63]>                 245          1 Covered                   
        bin <auto[3],auto[6],auto[56:63]>                 281          1 Covered                   
        bin <auto[4],auto[6],auto[56:63]>                 279          1 Covered                   
        bin <auto[5],auto[6],auto[56:63]>                 285          1 Covered                   
        bin <auto[6],auto[6],auto[56:63]>                 274          1 Covered                   
        bin <auto[7],auto[6],auto[56:63]>                 288          1 Covered                   
        bin <auto[0],auto[7],auto[56:63]>                 286          1 Covered                   
        bin <auto[1],auto[7],auto[56:63]>                 293          1 Covered                   
        bin <auto[2],auto[7],auto[56:63]>                 286          1 Covered                   
        bin <auto[3],auto[7],auto[56:63]>                 300          1 Covered                   
        bin <auto[4],auto[7],auto[56:63]>                 272          1 Covered                   
        bin <auto[5],auto[7],auto[56:63]>                 277          1 Covered                   
        bin <auto[6],auto[7],auto[56:63]>                 271          1 Covered                   
        bin <auto[7],auto[7],auto[56:63]>                 307          1 Covered                   
    Cross MEM_OPR_cg::Xc_BaseR_DR_offset6_corner       100.0%        100 Covered                   
        covered/total bins:                               128        128                           
        missing/total bins:                                 0        128                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[1],auto[0],PCoffset6_c_high>             22          1 Covered                   
        bin <auto[2],auto[0],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[3],auto[0],PCoffset6_c_high>             47          1 Covered                   
        bin <auto[4],auto[0],PCoffset6_c_high>             62          1 Covered                   
        bin <auto[5],auto[0],PCoffset6_c_high>             46          1 Covered                   
        bin <auto[6],auto[0],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[7],auto[0],PCoffset6_c_high>             45          1 Covered                   
        bin <auto[0],auto[1],PCoffset6_c_high>             29          1 Covered                   
        bin <auto[1],auto[1],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[2],auto[1],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[3],auto[1],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[4],auto[1],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[5],auto[1],PCoffset6_c_high>             26          1 Covered                   
        bin <auto[6],auto[1],PCoffset6_c_high>             30          1 Covered                   
        bin <auto[7],auto[1],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[0],auto[2],PCoffset6_c_high>             28          1 Covered                   
        bin <auto[1],auto[2],PCoffset6_c_high>             26          1 Covered                   
        bin <auto[2],auto[2],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[3],auto[2],PCoffset6_c_high>             43          1 Covered                   
        bin <auto[4],auto[2],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[5],auto[2],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[6],auto[2],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[7],auto[2],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[0],auto[3],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[1],auto[3],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[2],auto[3],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[3],auto[3],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[4],auto[3],PCoffset6_c_high>             43          1 Covered                   
        bin <auto[5],auto[3],PCoffset6_c_high>             47          1 Covered                   
        bin <auto[6],auto[3],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[7],auto[3],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[0],auto[4],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[1],auto[4],PCoffset6_c_high>             29          1 Covered                   
        bin <auto[2],auto[4],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[3],auto[4],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[4],auto[4],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[5],auto[4],PCoffset6_c_high>             27          1 Covered                   
        bin <auto[6],auto[4],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[7],auto[4],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[0],auto[5],PCoffset6_c_high>             44          1 Covered                   
        bin <auto[1],auto[5],PCoffset6_c_high>             47          1 Covered                   
        bin <auto[2],auto[5],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[3],auto[5],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[4],auto[5],PCoffset6_c_high>             41          1 Covered                   
        bin <auto[5],auto[5],PCoffset6_c_high>             27          1 Covered                   
        bin <auto[6],auto[5],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[7],auto[5],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[0],auto[6],PCoffset6_c_high>             41          1 Covered                   
        bin <auto[1],auto[6],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[2],auto[6],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[3],auto[6],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[4],auto[6],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[5],auto[6],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[6],auto[6],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[7],auto[6],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[0],auto[7],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[1],auto[7],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[2],auto[7],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[3],auto[7],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[4],auto[7],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[5],auto[7],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[6],auto[7],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[7],auto[7],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[0],auto[0],PCoffset6_c_low>              48          1 Covered                   
        bin <auto[1],auto[0],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[2],auto[0],PCoffset6_c_low>              44          1 Covered                   
        bin <auto[3],auto[0],PCoffset6_c_low>              26          1 Covered                   
        bin <auto[4],auto[0],PCoffset6_c_low>              41          1 Covered                   
        bin <auto[5],auto[0],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[6],auto[0],PCoffset6_c_low>              28          1 Covered                   
        bin <auto[7],auto[0],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[0],auto[1],PCoffset6_c_low>              30          1 Covered                   
        bin <auto[1],auto[1],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[2],auto[1],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[3],auto[1],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[4],auto[1],PCoffset6_c_low>              33          1 Covered                   
        bin <auto[5],auto[1],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[6],auto[1],PCoffset6_c_low>              24          1 Covered                   
        bin <auto[7],auto[1],PCoffset6_c_low>              22          1 Covered                   
        bin <auto[0],auto[2],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[1],auto[2],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[2],auto[2],PCoffset6_c_low>              47          1 Covered                   
        bin <auto[3],auto[2],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[4],auto[2],PCoffset6_c_low>              27          1 Covered                   
        bin <auto[5],auto[2],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[6],auto[2],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[7],auto[2],PCoffset6_c_low>              40          1 Covered                   
        bin <auto[0],auto[3],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[1],auto[3],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[2],auto[3],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[3],auto[3],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[4],auto[3],PCoffset6_c_low>              25          1 Covered                   
        bin <auto[5],auto[3],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[6],auto[3],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[7],auto[3],PCoffset6_c_low>              30          1 Covered                   
        bin <auto[0],auto[4],PCoffset6_c_low>              43          1 Covered                   
        bin <auto[1],auto[4],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[2],auto[4],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[3],auto[4],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[4],auto[4],PCoffset6_c_low>              43          1 Covered                   
        bin <auto[5],auto[4],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[6],auto[4],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[7],auto[4],PCoffset6_c_low>              39          1 Covered                   
        bin <auto[0],auto[5],PCoffset6_c_low>              45          1 Covered                   
        bin <auto[1],auto[5],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[2],auto[5],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[3],auto[5],PCoffset6_c_low>              43          1 Covered                   
        bin <auto[4],auto[5],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[5],auto[5],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[6],auto[5],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[7],auto[5],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[0],auto[6],PCoffset6_c_low>              48          1 Covered                   
        bin <auto[1],auto[6],PCoffset6_c_low>              48          1 Covered                   
        bin <auto[2],auto[6],PCoffset6_c_low>              46          1 Covered                   
        bin <auto[3],auto[6],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[4],auto[6],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[5],auto[6],PCoffset6_c_low>              48          1 Covered                   
        bin <auto[6],auto[6],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[7],auto[6],PCoffset6_c_low>              40          1 Covered                   
        bin <auto[0],auto[7],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[1],auto[7],PCoffset6_c_low>              27          1 Covered                   
        bin <auto[2],auto[7],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[3],auto[7],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[4],auto[7],PCoffset6_c_low>              40          1 Covered                   
        bin <auto[5],auto[7],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[6],auto[7],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[7],auto[7],PCoffset6_c_low>              31          1 Covered                   
    Cross MEM_OPR_cg::Xc_BaseR_SR_offset6              100.0%        100 Covered                   
        covered/total bins:                               512        512                           
        missing/total bins:                                 0        512                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0],auto[0:7]>                   306          1 Covered                   
        bin <auto[1],auto[0],auto[0:7]>                   299          1 Covered                   
        bin <auto[2],auto[0],auto[0:7]>                   268          1 Covered                   
        bin <auto[3],auto[0],auto[0:7]>                   265          1 Covered                   
        bin <auto[4],auto[0],auto[0:7]>                   320          1 Covered                   
        bin <auto[5],auto[0],auto[0:7]>                   300          1 Covered                   
        bin <auto[6],auto[0],auto[0:7]>                   279          1 Covered                   
        bin <auto[7],auto[0],auto[0:7]>                   281          1 Covered                   
        bin <auto[0],auto[1],auto[0:7]>                   284          1 Covered                   
        bin <auto[1],auto[1],auto[0:7]>                   302          1 Covered                   
        bin <auto[2],auto[1],auto[0:7]>                   277          1 Covered                   
        bin <auto[3],auto[1],auto[0:7]>                   296          1 Covered                   
        bin <auto[4],auto[1],auto[0:7]>                   247          1 Covered                   
        bin <auto[5],auto[1],auto[0:7]>                   316          1 Covered                   
        bin <auto[6],auto[1],auto[0:7]>                   288          1 Covered                   
        bin <auto[7],auto[1],auto[0:7]>                   294          1 Covered                   
        bin <auto[0],auto[2],auto[0:7]>                   290          1 Covered                   
        bin <auto[1],auto[2],auto[0:7]>                   290          1 Covered                   
        bin <auto[2],auto[2],auto[0:7]>                   286          1 Covered                   
        bin <auto[3],auto[2],auto[0:7]>                   281          1 Covered                   
        bin <auto[4],auto[2],auto[0:7]>                   316          1 Covered                   
        bin <auto[5],auto[2],auto[0:7]>                   305          1 Covered                   
        bin <auto[6],auto[2],auto[0:7]>                   276          1 Covered                   
        bin <auto[7],auto[2],auto[0:7]>                   274          1 Covered                   
        bin <auto[0],auto[3],auto[0:7]>                   283          1 Covered                   
        bin <auto[1],auto[3],auto[0:7]>                   310          1 Covered                   
        bin <auto[2],auto[3],auto[0:7]>                   285          1 Covered                   
        bin <auto[3],auto[3],auto[0:7]>                   275          1 Covered                   
        bin <auto[4],auto[3],auto[0:7]>                   293          1 Covered                   
        bin <auto[5],auto[3],auto[0:7]>                   284          1 Covered                   
        bin <auto[6],auto[3],auto[0:7]>                   269          1 Covered                   
        bin <auto[7],auto[3],auto[0:7]>                   284          1 Covered                   
        bin <auto[0],auto[4],auto[0:7]>                   268          1 Covered                   
        bin <auto[1],auto[4],auto[0:7]>                   262          1 Covered                   
        bin <auto[2],auto[4],auto[0:7]>                   272          1 Covered                   
        bin <auto[3],auto[4],auto[0:7]>                   287          1 Covered                   
        bin <auto[4],auto[4],auto[0:7]>                   272          1 Covered                   
        bin <auto[5],auto[4],auto[0:7]>                   279          1 Covered                   
        bin <auto[6],auto[4],auto[0:7]>                   303          1 Covered                   
        bin <auto[7],auto[4],auto[0:7]>                   297          1 Covered                   
        bin <auto[0],auto[5],auto[0:7]>                   274          1 Covered                   
        bin <auto[1],auto[5],auto[0:7]>                   305          1 Covered                   
        bin <auto[2],auto[5],auto[0:7]>                   286          1 Covered                   
        bin <auto[3],auto[5],auto[0:7]>                   267          1 Covered                   
        bin <auto[4],auto[5],auto[0:7]>                   295          1 Covered                   
        bin <auto[5],auto[5],auto[0:7]>                   288          1 Covered                   
        bin <auto[6],auto[5],auto[0:7]>                   283          1 Covered                   
        bin <auto[7],auto[5],auto[0:7]>                   293          1 Covered                   
        bin <auto[0],auto[6],auto[0:7]>                   297          1 Covered                   
        bin <auto[1],auto[6],auto[0:7]>                   307          1 Covered                   
        bin <auto[2],auto[6],auto[0:7]>                   285          1 Covered                   
        bin <auto[3],auto[6],auto[0:7]>                   272          1 Covered                   
        bin <auto[4],auto[6],auto[0:7]>                   309          1 Covered                   
        bin <auto[5],auto[6],auto[0:7]>                   268          1 Covered                   
        bin <auto[6],auto[6],auto[0:7]>                   298          1 Covered                   
        bin <auto[7],auto[6],auto[0:7]>                   262          1 Covered                   
        bin <auto[0],auto[7],auto[0:7]>                   266          1 Covered                   
        bin <auto[1],auto[7],auto[0:7]>                   263          1 Covered                   
        bin <auto[2],auto[7],auto[0:7]>                   296          1 Covered                   
        bin <auto[3],auto[7],auto[0:7]>                   303          1 Covered                   
        bin <auto[4],auto[7],auto[0:7]>                   291          1 Covered                   
        bin <auto[5],auto[7],auto[0:7]>                   290          1 Covered                   
        bin <auto[6],auto[7],auto[0:7]>                   279          1 Covered                   
        bin <auto[7],auto[7],auto[0:7]>                   316          1 Covered                   
        bin <auto[0],auto[0],auto[8:15]>                  286          1 Covered                   
        bin <auto[1],auto[0],auto[8:15]>                  270          1 Covered                   
        bin <auto[2],auto[0],auto[8:15]>                  274          1 Covered                   
        bin <auto[3],auto[0],auto[8:15]>                  289          1 Covered                   
        bin <auto[4],auto[0],auto[8:15]>                  272          1 Covered                   
        bin <auto[5],auto[0],auto[8:15]>                  260          1 Covered                   
        bin <auto[6],auto[0],auto[8:15]>                  297          1 Covered                   
        bin <auto[7],auto[0],auto[8:15]>                  269          1 Covered                   
        bin <auto[0],auto[1],auto[8:15]>                  291          1 Covered                   
        bin <auto[1],auto[1],auto[8:15]>                  270          1 Covered                   
        bin <auto[2],auto[1],auto[8:15]>                  282          1 Covered                   
        bin <auto[3],auto[1],auto[8:15]>                  306          1 Covered                   
        bin <auto[4],auto[1],auto[8:15]>                  273          1 Covered                   
        bin <auto[5],auto[1],auto[8:15]>                  312          1 Covered                   
        bin <auto[6],auto[1],auto[8:15]>                  266          1 Covered                   
        bin <auto[7],auto[1],auto[8:15]>                  319          1 Covered                   
        bin <auto[0],auto[2],auto[8:15]>                  262          1 Covered                   
        bin <auto[1],auto[2],auto[8:15]>                  285          1 Covered                   
        bin <auto[2],auto[2],auto[8:15]>                  278          1 Covered                   
        bin <auto[3],auto[2],auto[8:15]>                  302          1 Covered                   
        bin <auto[4],auto[2],auto[8:15]>                  293          1 Covered                   
        bin <auto[5],auto[2],auto[8:15]>                  270          1 Covered                   
        bin <auto[6],auto[2],auto[8:15]>                  285          1 Covered                   
        bin <auto[7],auto[2],auto[8:15]>                  264          1 Covered                   
        bin <auto[0],auto[3],auto[8:15]>                  268          1 Covered                   
        bin <auto[1],auto[3],auto[8:15]>                  301          1 Covered                   
        bin <auto[2],auto[3],auto[8:15]>                  252          1 Covered                   
        bin <auto[3],auto[3],auto[8:15]>                  311          1 Covered                   
        bin <auto[4],auto[3],auto[8:15]>                  263          1 Covered                   
        bin <auto[5],auto[3],auto[8:15]>                  308          1 Covered                   
        bin <auto[6],auto[3],auto[8:15]>                  277          1 Covered                   
        bin <auto[7],auto[3],auto[8:15]>                  285          1 Covered                   
        bin <auto[0],auto[4],auto[8:15]>                  298          1 Covered                   
        bin <auto[1],auto[4],auto[8:15]>                  276          1 Covered                   
        bin <auto[2],auto[4],auto[8:15]>                  291          1 Covered                   
        bin <auto[3],auto[4],auto[8:15]>                  283          1 Covered                   
        bin <auto[4],auto[4],auto[8:15]>                  263          1 Covered                   
        bin <auto[5],auto[4],auto[8:15]>                  280          1 Covered                   
        bin <auto[6],auto[4],auto[8:15]>                  299          1 Covered                   
        bin <auto[7],auto[4],auto[8:15]>                  281          1 Covered                   
        bin <auto[0],auto[5],auto[8:15]>                  320          1 Covered                   
        bin <auto[1],auto[5],auto[8:15]>                  283          1 Covered                   
        bin <auto[2],auto[5],auto[8:15]>                  295          1 Covered                   
        bin <auto[3],auto[5],auto[8:15]>                  280          1 Covered                   
        bin <auto[4],auto[5],auto[8:15]>                  272          1 Covered                   
        bin <auto[5],auto[5],auto[8:15]>                  290          1 Covered                   
        bin <auto[6],auto[5],auto[8:15]>                  293          1 Covered                   
        bin <auto[7],auto[5],auto[8:15]>                  296          1 Covered                   
        bin <auto[0],auto[6],auto[8:15]>                  292          1 Covered                   
        bin <auto[1],auto[6],auto[8:15]>                  290          1 Covered                   
        bin <auto[2],auto[6],auto[8:15]>                  302          1 Covered                   
        bin <auto[3],auto[6],auto[8:15]>                  288          1 Covered                   
        bin <auto[4],auto[6],auto[8:15]>                  222          1 Covered                   
        bin <auto[5],auto[6],auto[8:15]>                  281          1 Covered                   
        bin <auto[6],auto[6],auto[8:15]>                  270          1 Covered                   
        bin <auto[7],auto[6],auto[8:15]>                  286          1 Covered                   
        bin <auto[0],auto[7],auto[8:15]>                  283          1 Covered                   
        bin <auto[1],auto[7],auto[8:15]>                  280          1 Covered                   
        bin <auto[2],auto[7],auto[8:15]>                  287          1 Covered                   
        bin <auto[3],auto[7],auto[8:15]>                  275          1 Covered                   
        bin <auto[4],auto[7],auto[8:15]>                  263          1 Covered                   
        bin <auto[5],auto[7],auto[8:15]>                  287          1 Covered                   
        bin <auto[6],auto[7],auto[8:15]>                  273          1 Covered                   
        bin <auto[7],auto[7],auto[8:15]>                  282          1 Covered                   
        bin <auto[0],auto[0],auto[16:23]>                 265          1 Covered                   
        bin <auto[1],auto[0],auto[16:23]>                 287          1 Covered                   
        bin <auto[2],auto[0],auto[16:23]>                 285          1 Covered                   
        bin <auto[3],auto[0],auto[16:23]>                 285          1 Covered                   
        bin <auto[4],auto[0],auto[16:23]>                 275          1 Covered                   
        bin <auto[5],auto[0],auto[16:23]>                 327          1 Covered                   
        bin <auto[6],auto[0],auto[16:23]>                 281          1 Covered                   
        bin <auto[7],auto[0],auto[16:23]>                 294          1 Covered                   
        bin <auto[0],auto[1],auto[16:23]>                 304          1 Covered                   
        bin <auto[1],auto[1],auto[16:23]>                 300          1 Covered                   
        bin <auto[2],auto[1],auto[16:23]>                 272          1 Covered                   
        bin <auto[3],auto[1],auto[16:23]>                 262          1 Covered                   
        bin <auto[4],auto[1],auto[16:23]>                 279          1 Covered                   
        bin <auto[5],auto[1],auto[16:23]>                 287          1 Covered                   
        bin <auto[6],auto[1],auto[16:23]>                 301          1 Covered                   
        bin <auto[7],auto[1],auto[16:23]>                 263          1 Covered                   
        bin <auto[0],auto[2],auto[16:23]>                 291          1 Covered                   
        bin <auto[1],auto[2],auto[16:23]>                 293          1 Covered                   
        bin <auto[2],auto[2],auto[16:23]>                 296          1 Covered                   
        bin <auto[3],auto[2],auto[16:23]>                 252          1 Covered                   
        bin <auto[4],auto[2],auto[16:23]>                 301          1 Covered                   
        bin <auto[5],auto[2],auto[16:23]>                 275          1 Covered                   
        bin <auto[6],auto[2],auto[16:23]>                 287          1 Covered                   
        bin <auto[7],auto[2],auto[16:23]>                 279          1 Covered                   
        bin <auto[0],auto[3],auto[16:23]>                 257          1 Covered                   
        bin <auto[1],auto[3],auto[16:23]>                 262          1 Covered                   
        bin <auto[2],auto[3],auto[16:23]>                 295          1 Covered                   
        bin <auto[3],auto[3],auto[16:23]>                 297          1 Covered                   
        bin <auto[4],auto[3],auto[16:23]>                 289          1 Covered                   
        bin <auto[5],auto[3],auto[16:23]>                 295          1 Covered                   
        bin <auto[6],auto[3],auto[16:23]>                 282          1 Covered                   
        bin <auto[7],auto[3],auto[16:23]>                 254          1 Covered                   
        bin <auto[0],auto[4],auto[16:23]>                 304          1 Covered                   
        bin <auto[1],auto[4],auto[16:23]>                 272          1 Covered                   
        bin <auto[2],auto[4],auto[16:23]>                 293          1 Covered                   
        bin <auto[3],auto[4],auto[16:23]>                 267          1 Covered                   
        bin <auto[4],auto[4],auto[16:23]>                 233          1 Covered                   
        bin <auto[5],auto[4],auto[16:23]>                 284          1 Covered                   
        bin <auto[6],auto[4],auto[16:23]>                 278          1 Covered                   
        bin <auto[7],auto[4],auto[16:23]>                 258          1 Covered                   
        bin <auto[0],auto[5],auto[16:23]>                 261          1 Covered                   
        bin <auto[1],auto[5],auto[16:23]>                 291          1 Covered                   
        bin <auto[2],auto[5],auto[16:23]>                 263          1 Covered                   
        bin <auto[3],auto[5],auto[16:23]>                 286          1 Covered                   
        bin <auto[4],auto[5],auto[16:23]>                 297          1 Covered                   
        bin <auto[5],auto[5],auto[16:23]>                 288          1 Covered                   
        bin <auto[6],auto[5],auto[16:23]>                 285          1 Covered                   
        bin <auto[7],auto[5],auto[16:23]>                 283          1 Covered                   
        bin <auto[0],auto[6],auto[16:23]>                 268          1 Covered                   
        bin <auto[1],auto[6],auto[16:23]>                 294          1 Covered                   
        bin <auto[2],auto[6],auto[16:23]>                 292          1 Covered                   
        bin <auto[3],auto[6],auto[16:23]>                 305          1 Covered                   
        bin <auto[4],auto[6],auto[16:23]>                 297          1 Covered                   
        bin <auto[5],auto[6],auto[16:23]>                 263          1 Covered                   
        bin <auto[6],auto[6],auto[16:23]>                 286          1 Covered                   
        bin <auto[7],auto[6],auto[16:23]>                 288          1 Covered                   
        bin <auto[0],auto[7],auto[16:23]>                 284          1 Covered                   
        bin <auto[1],auto[7],auto[16:23]>                 292          1 Covered                   
        bin <auto[2],auto[7],auto[16:23]>                 300          1 Covered                   
        bin <auto[3],auto[7],auto[16:23]>                 264          1 Covered                   
        bin <auto[4],auto[7],auto[16:23]>                 300          1 Covered                   
        bin <auto[5],auto[7],auto[16:23]>                 317          1 Covered                   
        bin <auto[6],auto[7],auto[16:23]>                 300          1 Covered                   
        bin <auto[7],auto[7],auto[16:23]>                 304          1 Covered                   
        bin <auto[0],auto[0],auto[24:31]>                 286          1 Covered                   
        bin <auto[1],auto[0],auto[24:31]>                 311          1 Covered                   
        bin <auto[2],auto[0],auto[24:31]>                 284          1 Covered                   
        bin <auto[3],auto[0],auto[24:31]>                 299          1 Covered                   
        bin <auto[4],auto[0],auto[24:31]>                 294          1 Covered                   
        bin <auto[5],auto[0],auto[24:31]>                 280          1 Covered                   
        bin <auto[6],auto[0],auto[24:31]>                 247          1 Covered                   
        bin <auto[7],auto[0],auto[24:31]>                 268          1 Covered                   
        bin <auto[0],auto[1],auto[24:31]>                 296          1 Covered                   
        bin <auto[1],auto[1],auto[24:31]>                 286          1 Covered                   
        bin <auto[2],auto[1],auto[24:31]>                 259          1 Covered                   
        bin <auto[3],auto[1],auto[24:31]>                 300          1 Covered                   
        bin <auto[4],auto[1],auto[24:31]>                 312          1 Covered                   
        bin <auto[5],auto[1],auto[24:31]>                 267          1 Covered                   
        bin <auto[6],auto[1],auto[24:31]>                 321          1 Covered                   
        bin <auto[7],auto[1],auto[24:31]>                 265          1 Covered                   
        bin <auto[0],auto[2],auto[24:31]>                 304          1 Covered                   
        bin <auto[1],auto[2],auto[24:31]>                 296          1 Covered                   
        bin <auto[2],auto[2],auto[24:31]>                 276          1 Covered                   
        bin <auto[3],auto[2],auto[24:31]>                 291          1 Covered                   
        bin <auto[4],auto[2],auto[24:31]>                 300          1 Covered                   
        bin <auto[5],auto[2],auto[24:31]>                 316          1 Covered                   
        bin <auto[6],auto[2],auto[24:31]>                 287          1 Covered                   
        bin <auto[7],auto[2],auto[24:31]>                 301          1 Covered                   
        bin <auto[0],auto[3],auto[24:31]>                 297          1 Covered                   
        bin <auto[1],auto[3],auto[24:31]>                 299          1 Covered                   
        bin <auto[2],auto[3],auto[24:31]>                 275          1 Covered                   
        bin <auto[3],auto[3],auto[24:31]>                 252          1 Covered                   
        bin <auto[4],auto[3],auto[24:31]>                 264          1 Covered                   
        bin <auto[5],auto[3],auto[24:31]>                 270          1 Covered                   
        bin <auto[6],auto[3],auto[24:31]>                 276          1 Covered                   
        bin <auto[7],auto[3],auto[24:31]>                 269          1 Covered                   
        bin <auto[0],auto[4],auto[24:31]>                 288          1 Covered                   
        bin <auto[1],auto[4],auto[24:31]>                 299          1 Covered                   
        bin <auto[2],auto[4],auto[24:31]>                 285          1 Covered                   
        bin <auto[3],auto[4],auto[24:31]>                 290          1 Covered                   
        bin <auto[4],auto[4],auto[24:31]>                 306          1 Covered                   
        bin <auto[5],auto[4],auto[24:31]>                 291          1 Covered                   
        bin <auto[6],auto[4],auto[24:31]>                 249          1 Covered                   
        bin <auto[7],auto[4],auto[24:31]>                 272          1 Covered                   
        bin <auto[0],auto[5],auto[24:31]>                 299          1 Covered                   
        bin <auto[1],auto[5],auto[24:31]>                 275          1 Covered                   
        bin <auto[2],auto[5],auto[24:31]>                 282          1 Covered                   
        bin <auto[3],auto[5],auto[24:31]>                 289          1 Covered                   
        bin <auto[4],auto[5],auto[24:31]>                 262          1 Covered                   
        bin <auto[5],auto[5],auto[24:31]>                 278          1 Covered                   
        bin <auto[6],auto[5],auto[24:31]>                 303          1 Covered                   
        bin <auto[7],auto[5],auto[24:31]>                 276          1 Covered                   
        bin <auto[0],auto[6],auto[24:31]>                 279          1 Covered                   
        bin <auto[1],auto[6],auto[24:31]>                 282          1 Covered                   
        bin <auto[2],auto[6],auto[24:31]>                 281          1 Covered                   
        bin <auto[3],auto[6],auto[24:31]>                 293          1 Covered                   
        bin <auto[4],auto[6],auto[24:31]>                 264          1 Covered                   
        bin <auto[5],auto[6],auto[24:31]>                 265          1 Covered                   
        bin <auto[6],auto[6],auto[24:31]>                 303          1 Covered                   
        bin <auto[7],auto[6],auto[24:31]>                 301          1 Covered                   
        bin <auto[0],auto[7],auto[24:31]>                 293          1 Covered                   
        bin <auto[1],auto[7],auto[24:31]>                 274          1 Covered                   
        bin <auto[2],auto[7],auto[24:31]>                 266          1 Covered                   
        bin <auto[3],auto[7],auto[24:31]>                 291          1 Covered                   
        bin <auto[4],auto[7],auto[24:31]>                 302          1 Covered                   
        bin <auto[5],auto[7],auto[24:31]>                 250          1 Covered                   
        bin <auto[6],auto[7],auto[24:31]>                 300          1 Covered                   
        bin <auto[7],auto[7],auto[24:31]>                 263          1 Covered                   
        bin <auto[0],auto[0],auto[32:39]>                 280          1 Covered                   
        bin <auto[1],auto[0],auto[32:39]>                 330          1 Covered                   
        bin <auto[2],auto[0],auto[32:39]>                 298          1 Covered                   
        bin <auto[3],auto[0],auto[32:39]>                 273          1 Covered                   
        bin <auto[4],auto[0],auto[32:39]>                 286          1 Covered                   
        bin <auto[5],auto[0],auto[32:39]>                 298          1 Covered                   
        bin <auto[6],auto[0],auto[32:39]>                 298          1 Covered                   
        bin <auto[7],auto[0],auto[32:39]>                 328          1 Covered                   
        bin <auto[0],auto[1],auto[32:39]>                 279          1 Covered                   
        bin <auto[1],auto[1],auto[32:39]>                 321          1 Covered                   
        bin <auto[2],auto[1],auto[32:39]>                 302          1 Covered                   
        bin <auto[3],auto[1],auto[32:39]>                 302          1 Covered                   
        bin <auto[4],auto[1],auto[32:39]>                 290          1 Covered                   
        bin <auto[5],auto[1],auto[32:39]>                 305          1 Covered                   
        bin <auto[6],auto[1],auto[32:39]>                 294          1 Covered                   
        bin <auto[7],auto[1],auto[32:39]>                 262          1 Covered                   
        bin <auto[0],auto[2],auto[32:39]>                 314          1 Covered                   
        bin <auto[1],auto[2],auto[32:39]>                 300          1 Covered                   
        bin <auto[2],auto[2],auto[32:39]>                 285          1 Covered                   
        bin <auto[3],auto[2],auto[32:39]>                 269          1 Covered                   
        bin <auto[4],auto[2],auto[32:39]>                 292          1 Covered                   
        bin <auto[5],auto[2],auto[32:39]>                 314          1 Covered                   
        bin <auto[6],auto[2],auto[32:39]>                 303          1 Covered                   
        bin <auto[7],auto[2],auto[32:39]>                 306          1 Covered                   
        bin <auto[0],auto[3],auto[32:39]>                 262          1 Covered                   
        bin <auto[1],auto[3],auto[32:39]>                 285          1 Covered                   
        bin <auto[2],auto[3],auto[32:39]>                 287          1 Covered                   
        bin <auto[3],auto[3],auto[32:39]>                 307          1 Covered                   
        bin <auto[4],auto[3],auto[32:39]>                 261          1 Covered                   
        bin <auto[5],auto[3],auto[32:39]>                 298          1 Covered                   
        bin <auto[6],auto[3],auto[32:39]>                 262          1 Covered                   
        bin <auto[7],auto[3],auto[32:39]>                 286          1 Covered                   
        bin <auto[0],auto[4],auto[32:39]>                 277          1 Covered                   
        bin <auto[1],auto[4],auto[32:39]>                 266          1 Covered                   
        bin <auto[2],auto[4],auto[32:39]>                 274          1 Covered                   
        bin <auto[3],auto[4],auto[32:39]>                 306          1 Covered                   
        bin <auto[4],auto[4],auto[32:39]>                 283          1 Covered                   
        bin <auto[5],auto[4],auto[32:39]>                 288          1 Covered                   
        bin <auto[6],auto[4],auto[32:39]>                 313          1 Covered                   
        bin <auto[7],auto[4],auto[32:39]>                 277          1 Covered                   
        bin <auto[0],auto[5],auto[32:39]>                 281          1 Covered                   
        bin <auto[1],auto[5],auto[32:39]>                 268          1 Covered                   
        bin <auto[2],auto[5],auto[32:39]>                 284          1 Covered                   
        bin <auto[3],auto[5],auto[32:39]>                 293          1 Covered                   
        bin <auto[4],auto[5],auto[32:39]>                 273          1 Covered                   
        bin <auto[5],auto[5],auto[32:39]>                 268          1 Covered                   
        bin <auto[6],auto[5],auto[32:39]>                 269          1 Covered                   
        bin <auto[7],auto[5],auto[32:39]>                 277          1 Covered                   
        bin <auto[0],auto[6],auto[32:39]>                 304          1 Covered                   
        bin <auto[1],auto[6],auto[32:39]>                 278          1 Covered                   
        bin <auto[2],auto[6],auto[32:39]>                 291          1 Covered                   
        bin <auto[3],auto[6],auto[32:39]>                 264          1 Covered                   
        bin <auto[4],auto[6],auto[32:39]>                 265          1 Covered                   
        bin <auto[5],auto[6],auto[32:39]>                 262          1 Covered                   
        bin <auto[6],auto[6],auto[32:39]>                 284          1 Covered                   
        bin <auto[7],auto[6],auto[32:39]>                 278          1 Covered                   
        bin <auto[0],auto[7],auto[32:39]>                 305          1 Covered                   
        bin <auto[1],auto[7],auto[32:39]>                 270          1 Covered                   
        bin <auto[2],auto[7],auto[32:39]>                 312          1 Covered                   
        bin <auto[3],auto[7],auto[32:39]>                 297          1 Covered                   
        bin <auto[4],auto[7],auto[32:39]>                 277          1 Covered                   
        bin <auto[5],auto[7],auto[32:39]>                 270          1 Covered                   
        bin <auto[6],auto[7],auto[32:39]>                 265          1 Covered                   
        bin <auto[7],auto[7],auto[32:39]>                 277          1 Covered                   
        bin <auto[0],auto[0],auto[40:47]>                 290          1 Covered                   
        bin <auto[1],auto[0],auto[40:47]>                 306          1 Covered                   
        bin <auto[2],auto[0],auto[40:47]>                 274          1 Covered                   
        bin <auto[3],auto[0],auto[40:47]>                 249          1 Covered                   
        bin <auto[4],auto[0],auto[40:47]>                 294          1 Covered                   
        bin <auto[5],auto[0],auto[40:47]>                 311          1 Covered                   
        bin <auto[6],auto[0],auto[40:47]>                 295          1 Covered                   
        bin <auto[7],auto[0],auto[40:47]>                 299          1 Covered                   
        bin <auto[0],auto[1],auto[40:47]>                 257          1 Covered                   
        bin <auto[1],auto[1],auto[40:47]>                 273          1 Covered                   
        bin <auto[2],auto[1],auto[40:47]>                 291          1 Covered                   
        bin <auto[3],auto[1],auto[40:47]>                 294          1 Covered                   
        bin <auto[4],auto[1],auto[40:47]>                 290          1 Covered                   
        bin <auto[5],auto[1],auto[40:47]>                 287          1 Covered                   
        bin <auto[6],auto[1],auto[40:47]>                 285          1 Covered                   
        bin <auto[7],auto[1],auto[40:47]>                 337          1 Covered                   
        bin <auto[0],auto[2],auto[40:47]>                 279          1 Covered                   
        bin <auto[1],auto[2],auto[40:47]>                 311          1 Covered                   
        bin <auto[2],auto[2],auto[40:47]>                 285          1 Covered                   
        bin <auto[3],auto[2],auto[40:47]>                 273          1 Covered                   
        bin <auto[4],auto[2],auto[40:47]>                 334          1 Covered                   
        bin <auto[5],auto[2],auto[40:47]>                 256          1 Covered                   
        bin <auto[6],auto[2],auto[40:47]>                 291          1 Covered                   
        bin <auto[7],auto[2],auto[40:47]>                 280          1 Covered                   
        bin <auto[0],auto[3],auto[40:47]>                 302          1 Covered                   
        bin <auto[1],auto[3],auto[40:47]>                 253          1 Covered                   
        bin <auto[2],auto[3],auto[40:47]>                 280          1 Covered                   
        bin <auto[3],auto[3],auto[40:47]>                 293          1 Covered                   
        bin <auto[4],auto[3],auto[40:47]>                 264          1 Covered                   
        bin <auto[5],auto[3],auto[40:47]>                 280          1 Covered                   
        bin <auto[6],auto[3],auto[40:47]>                 291          1 Covered                   
        bin <auto[7],auto[3],auto[40:47]>                 267          1 Covered                   
        bin <auto[0],auto[4],auto[40:47]>                 247          1 Covered                   
        bin <auto[1],auto[4],auto[40:47]>                 282          1 Covered                   
        bin <auto[2],auto[4],auto[40:47]>                 264          1 Covered                   
        bin <auto[3],auto[4],auto[40:47]>                 287          1 Covered                   
        bin <auto[4],auto[4],auto[40:47]>                 270          1 Covered                   
        bin <auto[5],auto[4],auto[40:47]>                 306          1 Covered                   
        bin <auto[6],auto[4],auto[40:47]>                 280          1 Covered                   
        bin <auto[7],auto[4],auto[40:47]>                 307          1 Covered                   
        bin <auto[0],auto[5],auto[40:47]>                 280          1 Covered                   
        bin <auto[1],auto[5],auto[40:47]>                 295          1 Covered                   
        bin <auto[2],auto[5],auto[40:47]>                 285          1 Covered                   
        bin <auto[3],auto[5],auto[40:47]>                 299          1 Covered                   
        bin <auto[4],auto[5],auto[40:47]>                 258          1 Covered                   
        bin <auto[5],auto[5],auto[40:47]>                 275          1 Covered                   
        bin <auto[6],auto[5],auto[40:47]>                 280          1 Covered                   
        bin <auto[7],auto[5],auto[40:47]>                 287          1 Covered                   
        bin <auto[0],auto[6],auto[40:47]>                 292          1 Covered                   
        bin <auto[1],auto[6],auto[40:47]>                 254          1 Covered                   
        bin <auto[2],auto[6],auto[40:47]>                 264          1 Covered                   
        bin <auto[3],auto[6],auto[40:47]>                 282          1 Covered                   
        bin <auto[4],auto[6],auto[40:47]>                 325          1 Covered                   
        bin <auto[5],auto[6],auto[40:47]>                 273          1 Covered                   
        bin <auto[6],auto[6],auto[40:47]>                 304          1 Covered                   
        bin <auto[7],auto[6],auto[40:47]>                 260          1 Covered                   
        bin <auto[0],auto[7],auto[40:47]>                 253          1 Covered                   
        bin <auto[1],auto[7],auto[40:47]>                 276          1 Covered                   
        bin <auto[2],auto[7],auto[40:47]>                 285          1 Covered                   
        bin <auto[3],auto[7],auto[40:47]>                 277          1 Covered                   
        bin <auto[4],auto[7],auto[40:47]>                 287          1 Covered                   
        bin <auto[5],auto[7],auto[40:47]>                 300          1 Covered                   
        bin <auto[6],auto[7],auto[40:47]>                 294          1 Covered                   
        bin <auto[7],auto[7],auto[40:47]>                 264          1 Covered                   
        bin <auto[0],auto[0],auto[48:55]>                 276          1 Covered                   
        bin <auto[1],auto[0],auto[48:55]>                 273          1 Covered                   
        bin <auto[2],auto[0],auto[48:55]>                 283          1 Covered                   
        bin <auto[3],auto[0],auto[48:55]>                 283          1 Covered                   
        bin <auto[4],auto[0],auto[48:55]>                 291          1 Covered                   
        bin <auto[5],auto[0],auto[48:55]>                 266          1 Covered                   
        bin <auto[6],auto[0],auto[48:55]>                 302          1 Covered                   
        bin <auto[7],auto[0],auto[48:55]>                 260          1 Covered                   
        bin <auto[0],auto[1],auto[48:55]>                 274          1 Covered                   
        bin <auto[1],auto[1],auto[48:55]>                 286          1 Covered                   
        bin <auto[2],auto[1],auto[48:55]>                 272          1 Covered                   
        bin <auto[3],auto[1],auto[48:55]>                 297          1 Covered                   
        bin <auto[4],auto[1],auto[48:55]>                 291          1 Covered                   
        bin <auto[5],auto[1],auto[48:55]>                 279          1 Covered                   
        bin <auto[6],auto[1],auto[48:55]>                 289          1 Covered                   
        bin <auto[7],auto[1],auto[48:55]>                 295          1 Covered                   
        bin <auto[0],auto[2],auto[48:55]>                 303          1 Covered                   
        bin <auto[1],auto[2],auto[48:55]>                 306          1 Covered                   
        bin <auto[2],auto[2],auto[48:55]>                 286          1 Covered                   
        bin <auto[3],auto[2],auto[48:55]>                 246          1 Covered                   
        bin <auto[4],auto[2],auto[48:55]>                 306          1 Covered                   
        bin <auto[5],auto[2],auto[48:55]>                 295          1 Covered                   
        bin <auto[6],auto[2],auto[48:55]>                 290          1 Covered                   
        bin <auto[7],auto[2],auto[48:55]>                 296          1 Covered                   
        bin <auto[0],auto[3],auto[48:55]>                 270          1 Covered                   
        bin <auto[1],auto[3],auto[48:55]>                 271          1 Covered                   
        bin <auto[2],auto[3],auto[48:55]>                 250          1 Covered                   
        bin <auto[3],auto[3],auto[48:55]>                 308          1 Covered                   
        bin <auto[4],auto[3],auto[48:55]>                 276          1 Covered                   
        bin <auto[5],auto[3],auto[48:55]>                 275          1 Covered                   
        bin <auto[6],auto[3],auto[48:55]>                 254          1 Covered                   
        bin <auto[7],auto[3],auto[48:55]>                 291          1 Covered                   
        bin <auto[0],auto[4],auto[48:55]>                 291          1 Covered                   
        bin <auto[1],auto[4],auto[48:55]>                 303          1 Covered                   
        bin <auto[2],auto[4],auto[48:55]>                 298          1 Covered                   
        bin <auto[3],auto[4],auto[48:55]>                 261          1 Covered                   
        bin <auto[4],auto[4],auto[48:55]>                 288          1 Covered                   
        bin <auto[5],auto[4],auto[48:55]>                 266          1 Covered                   
        bin <auto[6],auto[4],auto[48:55]>                 304          1 Covered                   
        bin <auto[7],auto[4],auto[48:55]>                 269          1 Covered                   
        bin <auto[0],auto[5],auto[48:55]>                 290          1 Covered                   
        bin <auto[1],auto[5],auto[48:55]>                 265          1 Covered                   
        bin <auto[2],auto[5],auto[48:55]>                 297          1 Covered                   
        bin <auto[3],auto[5],auto[48:55]>                 286          1 Covered                   
        bin <auto[4],auto[5],auto[48:55]>                 272          1 Covered                   
        bin <auto[5],auto[5],auto[48:55]>                 302          1 Covered                   
        bin <auto[6],auto[5],auto[48:55]>                 306          1 Covered                   
        bin <auto[7],auto[5],auto[48:55]>                 285          1 Covered                   
        bin <auto[0],auto[6],auto[48:55]>                 296          1 Covered                   
        bin <auto[1],auto[6],auto[48:55]>                 275          1 Covered                   
        bin <auto[2],auto[6],auto[48:55]>                 284          1 Covered                   
        bin <auto[3],auto[6],auto[48:55]>                 292          1 Covered                   
        bin <auto[4],auto[6],auto[48:55]>                 304          1 Covered                   
        bin <auto[5],auto[6],auto[48:55]>                 307          1 Covered                   
        bin <auto[6],auto[6],auto[48:55]>                 290          1 Covered                   
        bin <auto[7],auto[6],auto[48:55]>                 291          1 Covered                   
        bin <auto[0],auto[7],auto[48:55]>                 274          1 Covered                   
        bin <auto[1],auto[7],auto[48:55]>                 289          1 Covered                   
        bin <auto[2],auto[7],auto[48:55]>                 321          1 Covered                   
        bin <auto[3],auto[7],auto[48:55]>                 259          1 Covered                   
        bin <auto[4],auto[7],auto[48:55]>                 295          1 Covered                   
        bin <auto[5],auto[7],auto[48:55]>                 277          1 Covered                   
        bin <auto[6],auto[7],auto[48:55]>                 289          1 Covered                   
        bin <auto[7],auto[7],auto[48:55]>                 290          1 Covered                   
        bin <auto[0],auto[0],auto[56:63]>                 312          1 Covered                   
        bin <auto[1],auto[0],auto[56:63]>                 292          1 Covered                   
        bin <auto[2],auto[0],auto[56:63]>                 301          1 Covered                   
        bin <auto[3],auto[0],auto[56:63]>                 289          1 Covered                   
        bin <auto[4],auto[0],auto[56:63]>                 287          1 Covered                   
        bin <auto[5],auto[0],auto[56:63]>                 293          1 Covered                   
        bin <auto[6],auto[0],auto[56:63]>                 257          1 Covered                   
        bin <auto[7],auto[0],auto[56:63]>                 281          1 Covered                   
        bin <auto[0],auto[1],auto[56:63]>                 265          1 Covered                   
        bin <auto[1],auto[1],auto[56:63]>                 296          1 Covered                   
        bin <auto[2],auto[1],auto[56:63]>                 311          1 Covered                   
        bin <auto[3],auto[1],auto[56:63]>                 262          1 Covered                   
        bin <auto[4],auto[1],auto[56:63]>                 292          1 Covered                   
        bin <auto[5],auto[1],auto[56:63]>                 314          1 Covered                   
        bin <auto[6],auto[1],auto[56:63]>                 284          1 Covered                   
        bin <auto[7],auto[1],auto[56:63]>                 281          1 Covered                   
        bin <auto[0],auto[2],auto[56:63]>                 277          1 Covered                   
        bin <auto[1],auto[2],auto[56:63]>                 283          1 Covered                   
        bin <auto[2],auto[2],auto[56:63]>                 273          1 Covered                   
        bin <auto[3],auto[2],auto[56:63]>                 254          1 Covered                   
        bin <auto[4],auto[2],auto[56:63]>                 247          1 Covered                   
        bin <auto[5],auto[2],auto[56:63]>                 285          1 Covered                   
        bin <auto[6],auto[2],auto[56:63]>                 296          1 Covered                   
        bin <auto[7],auto[2],auto[56:63]>                 282          1 Covered                   
        bin <auto[0],auto[3],auto[56:63]>                 292          1 Covered                   
        bin <auto[1],auto[3],auto[56:63]>                 283          1 Covered                   
        bin <auto[2],auto[3],auto[56:63]>                 289          1 Covered                   
        bin <auto[3],auto[3],auto[56:63]>                 277          1 Covered                   
        bin <auto[4],auto[3],auto[56:63]>                 290          1 Covered                   
        bin <auto[5],auto[3],auto[56:63]>                 299          1 Covered                   
        bin <auto[6],auto[3],auto[56:63]>                 298          1 Covered                   
        bin <auto[7],auto[3],auto[56:63]>                 248          1 Covered                   
        bin <auto[0],auto[4],auto[56:63]>                 305          1 Covered                   
        bin <auto[1],auto[4],auto[56:63]>                 275          1 Covered                   
        bin <auto[2],auto[4],auto[56:63]>                 291          1 Covered                   
        bin <auto[3],auto[4],auto[56:63]>                 277          1 Covered                   
        bin <auto[4],auto[4],auto[56:63]>                 289          1 Covered                   
        bin <auto[5],auto[4],auto[56:63]>                 262          1 Covered                   
        bin <auto[6],auto[4],auto[56:63]>                 259          1 Covered                   
        bin <auto[7],auto[4],auto[56:63]>                 306          1 Covered                   
        bin <auto[0],auto[5],auto[56:63]>                 275          1 Covered                   
        bin <auto[1],auto[5],auto[56:63]>                 294          1 Covered                   
        bin <auto[2],auto[5],auto[56:63]>                 271          1 Covered                   
        bin <auto[3],auto[5],auto[56:63]>                 260          1 Covered                   
        bin <auto[4],auto[5],auto[56:63]>                 274          1 Covered                   
        bin <auto[5],auto[5],auto[56:63]>                 259          1 Covered                   
        bin <auto[6],auto[5],auto[56:63]>                 274          1 Covered                   
        bin <auto[7],auto[5],auto[56:63]>                 290          1 Covered                   
        bin <auto[0],auto[6],auto[56:63]>                 266          1 Covered                   
        bin <auto[1],auto[6],auto[56:63]>                 275          1 Covered                   
        bin <auto[2],auto[6],auto[56:63]>                 289          1 Covered                   
        bin <auto[3],auto[6],auto[56:63]>                 294          1 Covered                   
        bin <auto[4],auto[6],auto[56:63]>                 288          1 Covered                   
        bin <auto[5],auto[6],auto[56:63]>                 289          1 Covered                   
        bin <auto[6],auto[6],auto[56:63]>                 282          1 Covered                   
        bin <auto[7],auto[6],auto[56:63]>                 285          1 Covered                   
        bin <auto[0],auto[7],auto[56:63]>                 256          1 Covered                   
        bin <auto[1],auto[7],auto[56:63]>                 307          1 Covered                   
        bin <auto[2],auto[7],auto[56:63]>                 265          1 Covered                   
        bin <auto[3],auto[7],auto[56:63]>                 274          1 Covered                   
        bin <auto[4],auto[7],auto[56:63]>                 272          1 Covered                   
        bin <auto[5],auto[7],auto[56:63]>                 268          1 Covered                   
        bin <auto[6],auto[7],auto[56:63]>                 302          1 Covered                   
        bin <auto[7],auto[7],auto[56:63]>                 324          1 Covered                   
    Cross MEM_OPR_cg::Xc_BaseR_SR_offset6_corner       100.0%        100 Covered                   
        covered/total bins:                               128        128                           
        missing/total bins:                                 0        128                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[1],auto[0],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[2],auto[0],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[3],auto[0],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[4],auto[0],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[5],auto[0],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[6],auto[0],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[7],auto[0],PCoffset6_c_high>             30          1 Covered                   
        bin <auto[0],auto[1],PCoffset6_c_high>             27          1 Covered                   
        bin <auto[1],auto[1],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[2],auto[1],PCoffset6_c_high>             43          1 Covered                   
        bin <auto[3],auto[1],PCoffset6_c_high>             26          1 Covered                   
        bin <auto[4],auto[1],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[5],auto[1],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[6],auto[1],PCoffset6_c_high>             40          1 Covered                   
        bin <auto[7],auto[1],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[0],auto[2],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[1],auto[2],PCoffset6_c_high>             44          1 Covered                   
        bin <auto[2],auto[2],PCoffset6_c_high>             43          1 Covered                   
        bin <auto[3],auto[2],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[4],auto[2],PCoffset6_c_high>             23          1 Covered                   
        bin <auto[5],auto[2],PCoffset6_c_high>             27          1 Covered                   
        bin <auto[6],auto[2],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[7],auto[2],PCoffset6_c_high>             23          1 Covered                   
        bin <auto[0],auto[3],PCoffset6_c_high>             44          1 Covered                   
        bin <auto[1],auto[3],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[2],auto[3],PCoffset6_c_high>             41          1 Covered                   
        bin <auto[3],auto[3],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[4],auto[3],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[5],auto[3],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[6],auto[3],PCoffset6_c_high>             41          1 Covered                   
        bin <auto[7],auto[3],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[0],auto[4],PCoffset6_c_high>             36          1 Covered                   
        bin <auto[1],auto[4],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[2],auto[4],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[3],auto[4],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[4],auto[4],PCoffset6_c_high>             26          1 Covered                   
        bin <auto[5],auto[4],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[6],auto[4],PCoffset6_c_high>             18          1 Covered                   
        bin <auto[7],auto[4],PCoffset6_c_high>             33          1 Covered                   
        bin <auto[0],auto[5],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[1],auto[5],PCoffset6_c_high>             43          1 Covered                   
        bin <auto[2],auto[5],PCoffset6_c_high>             27          1 Covered                   
        bin <auto[3],auto[5],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[4],auto[5],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[5],auto[5],PCoffset6_c_high>             26          1 Covered                   
        bin <auto[6],auto[5],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[7],auto[5],PCoffset6_c_high>             35          1 Covered                   
        bin <auto[0],auto[6],PCoffset6_c_high>             47          1 Covered                   
        bin <auto[1],auto[6],PCoffset6_c_high>             28          1 Covered                   
        bin <auto[2],auto[6],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[3],auto[6],PCoffset6_c_high>             37          1 Covered                   
        bin <auto[4],auto[6],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[5],auto[6],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[6],auto[6],PCoffset6_c_high>             39          1 Covered                   
        bin <auto[7],auto[6],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[0],auto[7],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[1],auto[7],PCoffset6_c_high>             46          1 Covered                   
        bin <auto[2],auto[7],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[3],auto[7],PCoffset6_c_high>             34          1 Covered                   
        bin <auto[4],auto[7],PCoffset6_c_high>             38          1 Covered                   
        bin <auto[5],auto[7],PCoffset6_c_high>             32          1 Covered                   
        bin <auto[6],auto[7],PCoffset6_c_high>             31          1 Covered                   
        bin <auto[7],auto[7],PCoffset6_c_high>             42          1 Covered                   
        bin <auto[0],auto[0],PCoffset6_c_low>              40          1 Covered                   
        bin <auto[1],auto[0],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[2],auto[0],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[3],auto[0],PCoffset6_c_low>              33          1 Covered                   
        bin <auto[4],auto[0],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[5],auto[0],PCoffset6_c_low>              37          1 Covered                   
        bin <auto[6],auto[0],PCoffset6_c_low>              33          1 Covered                   
        bin <auto[7],auto[0],PCoffset6_c_low>              27          1 Covered                   
        bin <auto[0],auto[1],PCoffset6_c_low>              28          1 Covered                   
        bin <auto[1],auto[1],PCoffset6_c_low>              43          1 Covered                   
        bin <auto[2],auto[1],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[3],auto[1],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[4],auto[1],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[5],auto[1],PCoffset6_c_low>              41          1 Covered                   
        bin <auto[6],auto[1],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[7],auto[1],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[0],auto[2],PCoffset6_c_low>              48          1 Covered                   
        bin <auto[1],auto[2],PCoffset6_c_low>              45          1 Covered                   
        bin <auto[2],auto[2],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[3],auto[2],PCoffset6_c_low>              28          1 Covered                   
        bin <auto[4],auto[2],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[5],auto[2],PCoffset6_c_low>              43          1 Covered                   
        bin <auto[6],auto[2],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[7],auto[2],PCoffset6_c_low>              27          1 Covered                   
        bin <auto[0],auto[3],PCoffset6_c_low>              25          1 Covered                   
        bin <auto[1],auto[3],PCoffset6_c_low>              39          1 Covered                   
        bin <auto[2],auto[3],PCoffset6_c_low>              39          1 Covered                   
        bin <auto[3],auto[3],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[4],auto[3],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[5],auto[3],PCoffset6_c_low>              47          1 Covered                   
        bin <auto[6],auto[3],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[7],auto[3],PCoffset6_c_low>              30          1 Covered                   
        bin <auto[0],auto[4],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[1],auto[4],PCoffset6_c_low>              25          1 Covered                   
        bin <auto[2],auto[4],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[3],auto[4],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[4],auto[4],PCoffset6_c_low>              36          1 Covered                   
        bin <auto[5],auto[4],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[6],auto[4],PCoffset6_c_low>              33          1 Covered                   
        bin <auto[7],auto[4],PCoffset6_c_low>              28          1 Covered                   
        bin <auto[0],auto[5],PCoffset6_c_low>              41          1 Covered                   
        bin <auto[1],auto[5],PCoffset6_c_low>              42          1 Covered                   
        bin <auto[2],auto[5],PCoffset6_c_low>              45          1 Covered                   
        bin <auto[3],auto[5],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[4],auto[5],PCoffset6_c_low>              39          1 Covered                   
        bin <auto[5],auto[5],PCoffset6_c_low>              35          1 Covered                   
        bin <auto[6],auto[5],PCoffset6_c_low>              44          1 Covered                   
        bin <auto[7],auto[5],PCoffset6_c_low>              49          1 Covered                   
        bin <auto[0],auto[6],PCoffset6_c_low>              28          1 Covered                   
        bin <auto[1],auto[6],PCoffset6_c_low>              41          1 Covered                   
        bin <auto[2],auto[6],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[3],auto[6],PCoffset6_c_low>              31          1 Covered                   
        bin <auto[4],auto[6],PCoffset6_c_low>              50          1 Covered                   
        bin <auto[5],auto[6],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[6],auto[6],PCoffset6_c_low>              38          1 Covered                   
        bin <auto[7],auto[6],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[0],auto[7],PCoffset6_c_low>              30          1 Covered                   
        bin <auto[1],auto[7],PCoffset6_c_low>              34          1 Covered                   
        bin <auto[2],auto[7],PCoffset6_c_low>              29          1 Covered                   
        bin <auto[3],auto[7],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[4],auto[7],PCoffset6_c_low>              47          1 Covered                   
        bin <auto[5],auto[7],PCoffset6_c_low>              40          1 Covered                   
        bin <auto[6],auto[7],PCoffset6_c_low>              32          1 Covered                   
        bin <auto[7],auto[7],PCoffset6_c_low>              33          1 Covered                   
    Cross MEM_OPR_cg::Xc_DR_offset9                    100.0%        100 Covered                   
        covered/total bins:                                64         64                           
        missing/total bins:                                 0         64                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0:63]>                         6737          1 Covered                   
        bin <auto[1],auto[0:63]>                         6786          1 Covered                   
        bin <auto[2],auto[0:63]>                         6786          1 Covered                   
        bin <auto[3],auto[0:63]>                         6856          1 Covered                   
        bin <auto[4],auto[0:63]>                         6859          1 Covered                   
        bin <auto[5],auto[0:63]>                         6854          1 Covered                   
        bin <auto[6],auto[0:63]>                         6797          1 Covered                   
        bin <auto[7],auto[0:63]>                         6628          1 Covered                   
        bin <auto[0],auto[64:127]>                       6826          1 Covered                   
        bin <auto[1],auto[64:127]>                       6723          1 Covered                   
        bin <auto[2],auto[64:127]>                       6694          1 Covered                   
        bin <auto[3],auto[64:127]>                       6896          1 Covered                   
        bin <auto[4],auto[64:127]>                       6780          1 Covered                   
        bin <auto[5],auto[64:127]>                       6896          1 Covered                   
        bin <auto[6],auto[64:127]>                       6917          1 Covered                   
        bin <auto[7],auto[64:127]>                       6865          1 Covered                   
        bin <auto[0],auto[128:191]>                      6781          1 Covered                   
        bin <auto[1],auto[128:191]>                      6857          1 Covered                   
        bin <auto[2],auto[128:191]>                      6706          1 Covered                   
        bin <auto[3],auto[128:191]>                      6701          1 Covered                   
        bin <auto[4],auto[128:191]>                      6687          1 Covered                   
        bin <auto[5],auto[128:191]>                      6898          1 Covered                   
        bin <auto[6],auto[128:191]>                      6875          1 Covered                   
        bin <auto[7],auto[128:191]>                      6765          1 Covered                   
        bin <auto[0],auto[192:255]>                      6806          1 Covered                   
        bin <auto[1],auto[192:255]>                      6879          1 Covered                   
        bin <auto[2],auto[192:255]>                      6920          1 Covered                   
        bin <auto[3],auto[192:255]>                      6901          1 Covered                   
        bin <auto[4],auto[192:255]>                      6916          1 Covered                   
        bin <auto[5],auto[192:255]>                      6815          1 Covered                   
        bin <auto[6],auto[192:255]>                      6901          1 Covered                   
        bin <auto[7],auto[192:255]>                      6914          1 Covered                   
        bin <auto[0],auto[256:319]>                      6916          1 Covered                   
        bin <auto[1],auto[256:319]>                      6887          1 Covered                   
        bin <auto[2],auto[256:319]>                      6812          1 Covered                   
        bin <auto[3],auto[256:319]>                      6763          1 Covered                   
        bin <auto[4],auto[256:319]>                      6787          1 Covered                   
        bin <auto[5],auto[256:319]>                      6840          1 Covered                   
        bin <auto[6],auto[256:319]>                      6883          1 Covered                   
        bin <auto[7],auto[256:319]>                      6912          1 Covered                   
        bin <auto[0],auto[320:383]>                      6848          1 Covered                   
        bin <auto[1],auto[320:383]>                      6771          1 Covered                   
        bin <auto[2],auto[320:383]>                      6692          1 Covered                   
        bin <auto[3],auto[320:383]>                      6821          1 Covered                   
        bin <auto[4],auto[320:383]>                      6859          1 Covered                   
        bin <auto[5],auto[320:383]>                      6874          1 Covered                   
        bin <auto[6],auto[320:383]>                      6851          1 Covered                   
        bin <auto[7],auto[320:383]>                      6835          1 Covered                   
        bin <auto[0],auto[384:447]>                      6825          1 Covered                   
        bin <auto[1],auto[384:447]>                      6860          1 Covered                   
        bin <auto[2],auto[384:447]>                      6783          1 Covered                   
        bin <auto[3],auto[384:447]>                      6846          1 Covered                   
        bin <auto[4],auto[384:447]>                      6772          1 Covered                   
        bin <auto[5],auto[384:447]>                      6827          1 Covered                   
        bin <auto[6],auto[384:447]>                      6832          1 Covered                   
        bin <auto[7],auto[384:447]>                      6777          1 Covered                   
        bin <auto[0],auto[448:511]>                      6740          1 Covered                   
        bin <auto[1],auto[448:511]>                      6848          1 Covered                   
        bin <auto[2],auto[448:511]>                      6885          1 Covered                   
        bin <auto[3],auto[448:511]>                      6686          1 Covered                   
        bin <auto[4],auto[448:511]>                      6628          1 Covered                   
        bin <auto[5],auto[448:511]>                      6759          1 Covered                   
        bin <auto[6],auto[448:511]>                      6782          1 Covered                   
        bin <auto[7],auto[448:511]>                      6792          1 Covered                   
    Cross MEM_OPR_cg::Xc_DR_offset9_corner             100.0%        100 Covered                   
        covered/total bins:                                16         16                           
        missing/total bins:                                 0         16                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],PCoffset9_c_high>                    101          1 Covered                   
        bin <auto[1],PCoffset9_c_high>                     94          1 Covered                   
        bin <auto[2],PCoffset9_c_high>                    108          1 Covered                   
        bin <auto[3],PCoffset9_c_high>                    106          1 Covered                   
        bin <auto[4],PCoffset9_c_high>                    116          1 Covered                   
        bin <auto[5],PCoffset9_c_high>                    105          1 Covered                   
        bin <auto[6],PCoffset9_c_high>                     99          1 Covered                   
        bin <auto[7],PCoffset9_c_high>                     89          1 Covered                   
        bin <auto[0],PCoffset9_c_low>                     110          1 Covered                   
        bin <auto[1],PCoffset9_c_low>                      94          1 Covered                   
        bin <auto[2],PCoffset9_c_low>                      96          1 Covered                   
        bin <auto[3],PCoffset9_c_low>                     112          1 Covered                   
        bin <auto[4],PCoffset9_c_low>                     107          1 Covered                   
        bin <auto[5],PCoffset9_c_low>                     102          1 Covered                   
        bin <auto[6],PCoffset9_c_low>                     103          1 Covered                   
        bin <auto[7],PCoffset9_c_low>                     103          1 Covered                   
    Cross MEM_OPR_cg::Xc_SR_offset9                    100.0%        100 Covered                   
        covered/total bins:                                64         64                           
        missing/total bins:                                 0         64                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],auto[0:63]>                         4544          1 Covered                   
        bin <auto[1],auto[0:63]>                         4469          1 Covered                   
        bin <auto[2],auto[0:63]>                         4320          1 Covered                   
        bin <auto[3],auto[0:63]>                         4527          1 Covered                   
        bin <auto[4],auto[0:63]>                         4546          1 Covered                   
        bin <auto[5],auto[0:63]>                         4537          1 Covered                   
        bin <auto[6],auto[0:63]>                         4523          1 Covered                   
        bin <auto[7],auto[0:63]>                         4472          1 Covered                   
        bin <auto[0],auto[64:127]>                       4520          1 Covered                   
        bin <auto[1],auto[64:127]>                       4566          1 Covered                   
        bin <auto[2],auto[64:127]>                       4602          1 Covered                   
        bin <auto[3],auto[64:127]>                       4649          1 Covered                   
        bin <auto[4],auto[64:127]>                       4469          1 Covered                   
        bin <auto[5],auto[64:127]>                       4665          1 Covered                   
        bin <auto[6],auto[64:127]>                       4398          1 Covered                   
        bin <auto[7],auto[64:127]>                       4619          1 Covered                   
        bin <auto[0],auto[128:191]>                      4632          1 Covered                   
        bin <auto[1],auto[128:191]>                      4646          1 Covered                   
        bin <auto[2],auto[128:191]>                      4640          1 Covered                   
        bin <auto[3],auto[128:191]>                      4462          1 Covered                   
        bin <auto[4],auto[128:191]>                      4551          1 Covered                   
        bin <auto[5],auto[128:191]>                      4504          1 Covered                   
        bin <auto[6],auto[128:191]>                      4494          1 Covered                   
        bin <auto[7],auto[128:191]>                      4493          1 Covered                   
        bin <auto[0],auto[192:255]>                      4575          1 Covered                   
        bin <auto[1],auto[192:255]>                      4512          1 Covered                   
        bin <auto[2],auto[192:255]>                      4493          1 Covered                   
        bin <auto[3],auto[192:255]>                      4503          1 Covered                   
        bin <auto[4],auto[192:255]>                      4559          1 Covered                   
        bin <auto[5],auto[192:255]>                      4547          1 Covered                   
        bin <auto[6],auto[192:255]>                      4487          1 Covered                   
        bin <auto[7],auto[192:255]>                      4537          1 Covered                   
        bin <auto[0],auto[256:319]>                      4533          1 Covered                   
        bin <auto[1],auto[256:319]>                      4567          1 Covered                   
        bin <auto[2],auto[256:319]>                      4488          1 Covered                   
        bin <auto[3],auto[256:319]>                      4536          1 Covered                   
        bin <auto[4],auto[256:319]>                      4513          1 Covered                   
        bin <auto[5],auto[256:319]>                      4575          1 Covered                   
        bin <auto[6],auto[256:319]>                      4552          1 Covered                   
        bin <auto[7],auto[256:319]>                      4524          1 Covered                   
        bin <auto[0],auto[320:383]>                      4604          1 Covered                   
        bin <auto[1],auto[320:383]>                      4568          1 Covered                   
        bin <auto[2],auto[320:383]>                      4480          1 Covered                   
        bin <auto[3],auto[320:383]>                      4471          1 Covered                   
        bin <auto[4],auto[320:383]>                      4562          1 Covered                   
        bin <auto[5],auto[320:383]>                      4512          1 Covered                   
        bin <auto[6],auto[320:383]>                      4526          1 Covered                   
        bin <auto[7],auto[320:383]>                      4384          1 Covered                   
        bin <auto[0],auto[384:447]>                      4470          1 Covered                   
        bin <auto[1],auto[384:447]>                      4544          1 Covered                   
        bin <auto[2],auto[384:447]>                      4471          1 Covered                   
        bin <auto[3],auto[384:447]>                      4567          1 Covered                   
        bin <auto[4],auto[384:447]>                      4607          1 Covered                   
        bin <auto[5],auto[384:447]>                      4564          1 Covered                   
        bin <auto[6],auto[384:447]>                      4579          1 Covered                   
        bin <auto[7],auto[384:447]>                      4464          1 Covered                   
        bin <auto[0],auto[448:511]>                      4607          1 Covered                   
        bin <auto[1],auto[448:511]>                      4624          1 Covered                   
        bin <auto[2],auto[448:511]>                      4535          1 Covered                   
        bin <auto[3],auto[448:511]>                      4506          1 Covered                   
        bin <auto[4],auto[448:511]>                      4566          1 Covered                   
        bin <auto[5],auto[448:511]>                      4560          1 Covered                   
        bin <auto[6],auto[448:511]>                      4437          1 Covered                   
        bin <auto[7],auto[448:511]>                      4685          1 Covered                   
    Cross MEM_OPR_cg::Xc_SR_offset9_corner             100.0%        100 Covered                   
        covered/total bins:                                16         16                           
        missing/total bins:                                 0         16                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0],PCoffset9_c_high>                     80          1 Covered                   
        bin <auto[1],PCoffset9_c_high>                     60          1 Covered                   
        bin <auto[2],PCoffset9_c_high>                     94          1 Covered                   
        bin <auto[3],PCoffset9_c_high>                     85          1 Covered                   
        bin <auto[4],PCoffset9_c_high>                     83          1 Covered                   
        bin <auto[5],PCoffset9_c_high>                     71          1 Covered                   
        bin <auto[6],PCoffset9_c_high>                     58          1 Covered                   
        bin <auto[7],PCoffset9_c_high>                     74          1 Covered                   
        bin <auto[0],PCoffset9_c_low>                      82          1 Covered                   
        bin <auto[1],PCoffset9_c_low>                      75          1 Covered                   
        bin <auto[2],PCoffset9_c_low>                      63          1 Covered                   
        bin <auto[3],PCoffset9_c_low>                      65          1 Covered                   
        bin <auto[4],PCoffset9_c_low>                      74          1 Covered                   
        bin <auto[5],PCoffset9_c_low>                      79          1 Covered                   
        bin <auto[6],PCoffset9_c_low>                      69          1 Covered                   
        bin <auto[7],PCoffset9_c_low>                      69          1 Covered                   
 CLASS coverage
 TYPE /LC3_test_top/test/coverage/CTRL_OPR_cg          100.0%        100 Covered                   
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint CTRL_OPR_cg::Cov_ctrl_opcode            100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin BR_b                                       144973          1 Covered                   
        bin JMP_b                                      145516          1 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_BaseR                  100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin Base_JMP[0]                                 18400          1 Covered                   
        bin Base_JMP[1]                                 18203          1 Covered                   
        bin Base_JMP[2]                                 18046          1 Covered                   
        bin Base_JMP[3]                                 18266          1 Covered                   
        bin Base_JMP[4]                                 18081          1 Covered                   
        bin Base_JMP[5]                                 18010          1 Covered                   
        bin Base_JMP[6]                                 18122          1 Covered                   
        bin Base_JMP[7]                                 18388          1 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_NZP                    100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin BRP                                         20660          1 Covered                   
        bin BRZ                                         20636          1 Covered                   
        bin BRZP                                        20846          1 Covered                   
        bin BRN                                         20607          1 Covered                   
        bin BRNP                                        20583          1 Covered                   
        bin BRNZ                                        20571          1 Covered                   
        bin BR                                          21070          1 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PSR                    100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin psr_JMP_1                                  112196          1 Covered                   
        bin psr_JMP_2                                   53627          1 Covered                   
        bin psr_JMP_4                                  124666          1 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:63]                                  18018          1 Covered                   
        bin auto[64:127]                                18184          1 Covered                   
        bin auto[128:191]                               18126          1 Covered                   
        bin auto[192:255]                               18255          1 Covered                   
        bin auto[256:319]                               18164          1 Covered                   
        bin auto[320:383]                               18114          1 Covered                   
        bin auto[384:447]                               18006          1 Covered                   
        bin auto[448:511]                               18106          1 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9_c            100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin pcoffset9_corner_low                          277          1 Covered                   
        bin pcoffset9_corner_high                         265          1 Covered                   
    Cross CTRL_OPR_cg::Xc_NZP_PSR                      100.0%        100 Covered                   
        covered/total bins:                                21         21                           
        missing/total bins:                                 0         21                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <BRP,psr_JMP_1>                              8082          1 Covered                   
        bin <BRZ,psr_JMP_1>                              7988          1 Covered                   
        bin <BRZP,psr_JMP_1>                             8024          1 Covered                   
        bin <BRN,psr_JMP_1>                              7870          1 Covered                   
        bin <BRNP,psr_JMP_1>                             7997          1 Covered                   
        bin <BRNZ,psr_JMP_1>                             7922          1 Covered                   
        bin <BR,psr_JMP_1>                               8069          1 Covered                   
        bin <BRP,psr_JMP_2>                              3837          1 Covered                   
        bin <BRZ,psr_JMP_2>                              3746          1 Covered                   
        bin <BRZP,psr_JMP_2>                             3873          1 Covered                   
        bin <BRN,psr_JMP_2>                              3882          1 Covered                   
        bin <BRNP,psr_JMP_2>                             3823          1 Covered                   
        bin <BRNZ,psr_JMP_2>                             3870          1 Covered                   
        bin <BR,psr_JMP_2>                               3808          1 Covered                   
        bin <BRP,psr_JMP_4>                              8741          1 Covered                   
        bin <BRZ,psr_JMP_4>                              8902          1 Covered                   
        bin <BRZP,psr_JMP_4>                             8949          1 Covered                   
        bin <BRN,psr_JMP_4>                              8855          1 Covered                   
        bin <BRNP,psr_JMP_4>                             8763          1 Covered                   
        bin <BRNZ,psr_JMP_4>                             8779          1 Covered                   
        bin <BR,psr_JMP_4>                               9193          1 Covered                   
 CLASS coverage
 TYPE /LC3_test_top/test/coverage/ALU_OPR_cg            88.8%        100 Uncovered                 
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint ALU_OPR_cg::Cov_alu_opcode              100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ADD_b                                     3052987          1 Covered                   
        bin AND_b                                     3052224          1 Covered                   
        bin NOT_b                                     3052342          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_alu_opcode_AND_ADD      100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin AND_p                                     3052224          1 Covered                   
        bin ADD_p                                     3052987          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_alu_opcode_NOT          100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin NOT_p                                     3052342          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_DR                      100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                   1144274          1 Covered                   
        bin auto[1]                                   1144803          1 Covered                   
        bin auto[2]                                   1145644          1 Covered                   
        bin auto[3]                                   1145086          1 Covered                   
        bin auto[4]                                   1145071          1 Covered                   
        bin auto[5]                                   1144145          1 Covered                   
        bin auto[6]                                   1144675          1 Covered                   
        bin auto[7]                                   1143855          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_SR1                     100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                   1144432          1 Covered                   
        bin auto[1]                                   1144319          1 Covered                   
        bin auto[2]                                   1144830          1 Covered                   
        bin auto[3]                                   1145066          1 Covered                   
        bin auto[4]                                   1145159          1 Covered                   
        bin auto[5]                                   1144254          1 Covered                   
        bin auto[6]                                   1144675          1 Covered                   
        bin auto[7]                                   1144818          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_imm_en                  100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                   6105653          1 Covered                   
        bin auto[1]                                   3051900          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_SR2                     100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                    381354          1 Covered                   
        bin auto[1]                                    381954          1 Covered                   
        bin auto[2]                                    381616          1 Covered                   
        bin auto[3]                                    382542          1 Covered                   
        bin auto[4]                                    380841          1 Covered                   
        bin auto[5]                                    381888          1 Covered                   
        bin auto[6]                                    380987          1 Covered                   
        bin auto[7]                                    382129          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_imm5                    100.0%        100 Covered                   
        covered/total bins:                                32         32                           
        missing/total bins:                                 0         32                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     95629          1 Covered                   
        bin auto[1]                                     95525          1 Covered                   
        bin auto[2]                                     95422          1 Covered                   
        bin auto[3]                                     95082          1 Covered                   
        bin auto[4]                                     95006          1 Covered                   
        bin auto[5]                                     95238          1 Covered                   
        bin auto[6]                                     95641          1 Covered                   
        bin auto[7]                                     94918          1 Covered                   
        bin auto[8]                                     95846          1 Covered                   
        bin auto[9]                                     94862          1 Covered                   
        bin auto[10]                                    95485          1 Covered                   
        bin auto[11]                                    95623          1 Covered                   
        bin auto[12]                                    95183          1 Covered                   
        bin auto[13]                                    95577          1 Covered                   
        bin auto[14]                                    95320          1 Covered                   
        bin auto[15]                                    95420          1 Covered                   
        bin auto[16]                                    95845          1 Covered                   
        bin auto[17]                                    95347          1 Covered                   
        bin auto[18]                                    95171          1 Covered                   
        bin auto[19]                                    95503          1 Covered                   
        bin auto[20]                                    95393          1 Covered                   
        bin auto[21]                                    95657          1 Covered                   
        bin auto[22]                                    95023          1 Covered                   
        bin auto[23]                                    95160          1 Covered                   
        bin auto[24]                                    95186          1 Covered                   
        bin auto[25]                                    95295          1 Covered                   
        bin auto[26]                                    95467          1 Covered                   
        bin auto[27]                                    95785          1 Covered                   
        bin auto[28]                                    95192          1 Covered                   
        bin auto[29]                                    95367          1 Covered                   
        bin auto[30]                                    95292          1 Covered                   
        bin auto[31]                                    95440          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1                  100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                              6116866          1 Covered                   
        bin auto[8192:16383]                              538          1 Covered                   
        bin auto[16384:24575]                             142          1 Covered                   
        bin auto[24576:32767]                              48          1 Covered                   
        bin auto[32768:40959]                              54          1 Covered                   
        bin auto[40960:49151]                             113          1 Covered                   
        bin auto[49152:57343]                             472          1 Covered                   
        bin auto[57344:65535]                         4347532          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1_corner           100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin zero                                      2242599          1 Covered                   
        bin one                                        937943          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_zero_zero_aluin1 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin zero_zero                                 2242599          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_all1_zero_aluin1 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin all1_zero                                  194430          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_all1_all1_aluin1 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin all1_all1                                  937943          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_alt01_alt01_aluin1 
                                                         0.0%        100 ZERO                      
        covered/total bins:                                 0          1                           
        missing/total bins:                                 1          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alt01_alt01                                     0          1 ZERO                      
    Coverpoint ALU_OPR_cg::Cov_opr_alt10_alt10_aluin1 
                                                         0.0%        100 ZERO                      
        covered/total bins:                                 0          1                           
        missing/total bins:                                 1          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alt10_alt10                                     0          1 ZERO                      
    Coverpoint ALU_OPR_cg::Cov_aluin2_imm5             100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:3]                                  381658          1 Covered                   
        bin auto[4:7]                                  380803          1 Covered                   
        bin auto[8:11]                                 381816          1 Covered                   
        bin auto[12:15]                                381500          1 Covered                   
        bin auto[16:19]                                381866          1 Covered                   
        bin auto[20:23]                                381233          1 Covered                   
        bin auto[24:27]                                381733          1 Covered                   
        bin auto[28:31]                                381291          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2                  100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                              5821978          1 Covered                   
        bin auto[8192:16383]                              362          1 Covered                   
        bin auto[16384:24575]                              97          1 Covered                   
        bin auto[24576:32767]                              39          1 Covered                   
        bin auto[32768:40959]                              51          1 Covered                   
        bin auto[40960:49151]                              82          1 Covered                   
        bin auto[49152:57343]                             322          1 Covered                   
        bin auto[57344:65535]                         4642838          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2_corner           100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin zero                                      1587295          1 Covered                   
        bin one                                        719529          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_zero_zero_aluin2 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin zero_zero                                 1587295          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_all1_zero_aluin2 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin all1_zero                                  239703          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_all1_all1_aluin2 
                                                       100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin all1_all1                                  719529          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_opr_alt01_alt01_aluin2 
                                                         0.0%        100 ZERO                      
        covered/total bins:                                 0          1                           
        missing/total bins:                                 1          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alt01_alt01                                     0          1 ZERO                      
    Coverpoint ALU_OPR_cg::Cov_opr_alt10_alt10_aluin2 
                                                         0.0%        100 ZERO                      
        covered/total bins:                                 0          1                           
        missing/total bins:                                 1          1                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alt10_alt10                                     0          1 ZERO                      
    Coverpoint ALU_OPR_cg::Cov_aluin1_pos_neg          100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin aluin1_pos                                6117594          1 Covered                   
        bin aluin1_neg                                4348171          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2_pos_neg          100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin aluin2_pos                                5822476          1 Covered                   
        bin aluin2_neg                                4643293          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1_vsr1             100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                              4743655          1 Covered                   
        bin auto[8192:16383]                              389          1 Covered                   
        bin auto[16384:24575]                             110          1 Covered                   
        bin auto[24576:32767]                              38          1 Covered                   
        bin auto[32768:40959]                              40          1 Covered                   
        bin auto[40960:49151]                              93          1 Covered                   
        bin auto[49152:57343]                             369          1 Covered                   
        bin auto[57344:65535]                         3359126          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1_alu_bypass       100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                               565914          1 Covered                   
        bin auto[8192:16383]                               74          1 Covered                   
        bin auto[16384:24575]                              12          1 Covered                   
        bin auto[24576:32767]                               5          1 Covered                   
        bin auto[32768:40959]                               4          1 Covered                   
        bin auto[40960:49151]                              11          1 Covered                   
        bin auto[49152:57343]                              44          1 Covered                   
        bin auto[57344:65535]                          433039          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2_vsr2             100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                              3166258          1 Covered                   
        bin auto[8192:16383]                              287          1 Covered                   
        bin auto[16384:24575]                              80          1 Covered                   
        bin auto[24576:32767]                              33          1 Covered                   
        bin auto[32768:40959]                              42          1 Covered                   
        bin auto[40960:49151]                              70          1 Covered                   
        bin auto[49152:57343]                             248          1 Covered                   
        bin auto[57344:65535]                         2236489          1 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2_alu_bypass       100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:8191]                               382689          1 Covered                   
        bin auto[8192:16383]                               44          1 Covered                   
        bin auto[16384:24575]                               9          1 Covered                   
        bin auto[24576:32767]                               5          1 Covered                   
        bin auto[32768:40959]                               3          1 Covered                   
        bin auto[40960:49151]                               6          1 Covered                   
        bin auto[49152:57343]                              43          1 Covered                   
        bin auto[57344:65535]                          283074          1 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_imm_en                 100.0%        100 Covered                   
        covered/total bins:                                 4          4                           
        missing/total bins:                                 0          4                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <AND_p,auto[0]>                           1525991          1 Covered                   
        bin <AND_p,auto[1]>                           1526233          1 Covered                   
        bin <ADD_p,auto[0]>                           1527320          1 Covered                   
        bin <ADD_p,auto[1]>                           1525667          1 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_imm5            100.0%        100 Covered                   
        covered/total bins:                              4096       4096                           
        missing/total bins:                                 0       4096                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <AND_p,auto[0],auto[0],auto[0]>               719          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[0]>               740          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[0]>               789          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[0]>               736          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[0]>               725          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[0]>               733          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[0]>               723          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[0]>               753          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[0]>               724          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[0]>               761          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[0]>               722          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[0]>               763          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[0]>               742          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[0]>               767          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[0]>               776          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[0]>               785          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[0]>               780          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[0]>               716          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[0]>               765          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[0]>               778          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[0]>               764          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[0]>               744          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[0]>               738          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[0]>               754          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[0]>               752          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[0]>               710          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[0]>               750          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[0]>               741          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[0]>               735          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[0]>               721          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[0]>               765          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[0]>               734          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[0]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[0]>               792          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[0]>               758          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[0]>               792          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[0]>               757          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[0]>               776          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[0]>               790          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[0]>               778          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[0]>               801          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[0]>               765          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[0]>               759          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[0]>               743          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[0]>               738          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[0]>               789          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[0]>               693          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[0]>               743          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[0]>               759          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[0]>               698          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[0]>               762          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[0]>               745          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[0]>               749          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[0]>               763          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[0]>               771          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[0]>               707          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[0]>               698          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[0]>               722          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[0]>               732          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[0]>               700          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[0]>               713          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[0]>               787          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[0]>               779          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[0]>               769          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[1]>               682          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[1]>               748          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[1]>               781          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[1]>               698          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[1]>               778          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[1]>               770          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[1]>               717          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[1]>               763          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[1]>               749          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[1]>               783          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[1]>               765          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[1]>               722          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[1]>               742          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[1]>               753          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[1]>               744          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[1]>               718          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[1]>               769          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[1]>               747          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[1]>               791          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[1]>               774          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[1]>               719          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[1]>               729          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[1]>               680          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[1]>               770          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[1]>               762          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[1]>               731          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[1]>               741          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[1]>               748          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[1]>               759          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[1]>               738          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[1]>               737          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[1]>               758          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[1]>               748          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[1]>               736          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[1]>               727          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[1]>               731          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[1]>               805          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[1]>               772          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[1]>               717          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[1]>               781          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[1]>               777          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[1]>               762          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[1]>               715          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[1]>               733          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[1]>               756          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[1]>               720          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[1]>               737          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[1]>               718          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[1]>               781          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[1]>               757          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[1]>               729          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[1]>               731          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[1]>               748          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[1]>               754          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[1]>               773          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[1]>               763          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[1]>               761          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[1]>               735          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[1]>               782          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[1]>               757          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[1]>               747          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[1]>               713          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[1]>               752          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[1]>               730          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[2]>               741          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[2]>               698          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[2]>               760          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[2]>               779          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[2]>               744          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[2]>               710          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[2]>               731          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[2]>               748          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[2]>               759          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[2]>               726          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[2]>               731          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[2]>               771          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[2]>               750          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[2]>               710          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[2]>               748          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[2]>               699          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[2]>               770          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[2]>               737          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[2]>               797          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[2]>               765          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[2]>               714          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[2]>               731          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[2]>               758          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[2]>               768          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[2]>               768          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[2]>               726          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[2]>               747          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[2]>               729          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[2]>               718          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[2]>               754          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[2]>               753          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[2]>               703          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[2]>               738          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[2]>               743          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[2]>               773          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[2]>               768          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[2]>               759          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[2]>               770          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[2]>               753          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[2]>               721          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[2]>               740          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[2]>               751          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[2]>               752          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[2]>               763          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[2]>               768          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[2]>               731          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[2]>               751          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[2]>               732          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[2]>               715          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[2]>               755          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[2]>               732          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[2]>               796          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[2]>               752          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[2]>               691          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[2]>               791          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[2]>               740          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[2]>               725          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[2]>               743          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[2]>               749          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[2]>               745          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[2]>               743          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[2]>               746          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[2]>               727          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[2]>               732          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[3]>               725          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[3]>               772          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[3]>               723          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[3]>               766          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[3]>               730          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[3]>               740          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[3]>               758          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[3]>               784          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[3]>               743          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[3]>               753          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[3]>               774          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[3]>               723          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[3]>               728          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[3]>               708          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[3]>               792          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[3]>               759          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[3]>               714          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[3]>               746          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[3]>               720          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[3]>               717          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[3]>               718          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[3]>               737          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[3]>               792          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[3]>               752          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[3]>               736          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[3]>               720          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[3]>               735          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[3]>               766          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[3]>               744          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[3]>               746          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[3]>               786          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[3]>               747          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[3]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[3]>               748          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[3]>               694          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[3]>               760          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[3]>               741          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[3]>               755          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[3]>               776          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[3]>               719          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[3]>               719          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[3]>               749          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[3]>               763          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[3]>               740          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[3]>               780          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[3]>               696          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[3]>               731          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[3]>               755          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[3]>               736          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[3]>               709          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[3]>               768          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[3]>               719          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[3]>               759          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[3]>               787          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[3]>               778          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[3]>               781          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[3]>               756          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[3]>               755          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[3]>               771          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[3]>               766          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[3]>               802          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[3]>               724          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[3]>               772          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[3]>               753          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[4]>               738          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[4]>               745          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[4]>               756          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[4]>               743          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[4]>               780          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[4]>               751          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[4]>               707          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[4]>               747          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[4]>               705          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[4]>               734          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[4]>               793          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[4]>               705          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[4]>               764          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[4]>               739          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[4]>               717          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[4]>               758          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[4]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[4]>               744          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[4]>               700          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[4]>               718          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[4]>               708          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[4]>               720          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[4]>               773          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[4]>               720          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[4]>               788          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[4]>               742          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[4]>               732          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[4]>               775          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[4]>               734          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[4]>               726          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[4]>               705          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[4]>               767          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[4]>               718          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[4]>               722          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[4]>               748          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[4]>               741          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[4]>               716          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[4]>               823          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[4]>               765          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[4]>               748          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[4]>               748          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[4]>               732          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[4]>               699          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[4]>               721          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[4]>               691          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[4]>               749          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[4]>               742          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[4]>               802          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[4]>               773          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[4]>               752          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[4]>               763          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[4]>               766          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[4]>               707          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[4]>               724          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[4]>               715          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[4]>               767          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[4]>               764          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[4]>               792          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[4]>               738          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[4]>               771          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[4]>               787          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[4]>               725          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[4]>               743          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[4]>               734          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[5]>               743          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[5]>               729          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[5]>               703          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[5]>               740          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[5]>               806          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[5]>               766          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[5]>               738          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[5]>               785          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[5]>               740          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[5]>               717          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[5]>               747          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[5]>               731          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[5]>               802          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[5]>               752          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[5]>               754          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[5]>               746          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[5]>               775          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[5]>               734          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[5]>               726          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[5]>               699          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[5]>               707          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[5]>               765          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[5]>               731          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[5]>               758          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[5]>               741          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[5]>               681          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[5]>               734          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[5]>               780          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[5]>               739          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[5]>               720          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[5]>               794          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[5]>               732          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[5]>               727          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[5]>               792          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[5]>               710          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[5]>               730          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[5]>               784          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[5]>               745          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[5]>               746          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[5]>               744          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[5]>               707          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[5]>               680          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[5]>               725          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[5]>               754          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[5]>               766          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[5]>               761          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[5]>               704          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[5]>               740          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[5]>               750          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[5]>               747          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[5]>               727          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[5]>               793          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[5]>               740          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[5]>               708          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[5]>               709          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[5]>               725          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[5]>               699          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[5]>               787          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[5]>               765          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[5]>               720          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[5]>               720          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[5]>               761          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[5]>               718          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[5]>               744          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[6]>               743          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[6]>               755          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[6]>               729          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[6]>               706          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[6]>               735          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[6]>               730          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[6]>               774          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[6]>               761          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[6]>               658          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[6]>               744          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[6]>               749          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[6]>               799          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[6]>               718          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[6]>               737          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[6]>               695          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[6]>               766          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[6]>               754          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[6]>               724          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[6]>               750          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[6]>               764          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[6]>               744          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[6]>               779          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[6]>               758          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[6]>               760          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[6]>               731          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[6]>               783          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[6]>               745          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[6]>               762          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[6]>               762          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[6]>               752          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[6]>               740          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[6]>               763          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[6]>               788          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[6]>               753          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[6]>               747          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[6]>               768          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[6]>               743          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[6]>               757          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[6]>               784          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[6]>               759          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[6]>               769          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[6]>               710          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[6]>               700          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[6]>               723          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[6]>               758          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[6]>               728          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[6]>               737          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[6]>               775          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[6]>               754          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[6]>               781          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[6]>               753          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[6]>               798          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[6]>               772          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[6]>               712          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[6]>               728          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[6]>               743          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[6]>               724          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[6]>               723          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[6]>               736          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[6]>               806          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[6]>               746          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[6]>               719          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[6]>               772          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[6]>               766          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[7]>               745          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[7]>               748          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[7]>               792          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[7]>               729          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[7]>               677          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[7]>               731          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[7]>               729          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[7]>               771          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[7]>               709          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[7]>               717          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[7]>               738          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[7]>               758          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[7]>               775          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[7]>               773          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[7]>               749          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[7]>               731          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[7]>               742          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[7]>               765          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[7]>               752          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[7]>               766          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[7]>               671          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[7]>               752          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[7]>               736          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[7]>               730          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[7]>               757          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[7]>               749          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[7]>               729          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[7]>               774          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[7]>               812          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[7]>               703          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[7]>               721          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[7]>               744          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[7]>               721          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[7]>               747          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[7]>               720          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[7]>               737          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[7]>               742          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[7]>               735          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[7]>               752          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[7]>               697          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[7]>               704          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[7]>               712          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[7]>               752          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[7]>               729          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[7]>               725          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[7]>               716          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[7]>               702          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[7]>               730          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[7]>               738          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[7]>               779          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[7]>               753          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[7]>               696          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[7]>               718          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[7]>               763          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[7]>               738          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[7]>               753          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[7]>               748          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[7]>               720          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[7]>               731          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[7]>               702          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[7]>               703          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[7]>               785          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[7]>               737          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[7]>               725          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[8]>               687          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[8]>               770          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[8]>               711          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[8]>               787          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[8]>               762          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[8]>               756          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[8]>               730          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[8]>               757          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[8]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[8]>               708          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[8]>               750          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[8]>               689          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[8]>               731          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[8]>               765          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[8]>               729          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[8]>               713          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[8]>               774          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[8]>               786          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[8]>               815          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[8]>               799          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[8]>               774          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[8]>               718          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[8]>               795          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[8]>               759          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[8]>               817          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[8]>               757          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[8]>               740          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[8]>               785          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[8]>               811          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[8]>               760          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[8]>               763          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[8]>               705          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[8]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[8]>               779          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[8]>               740          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[8]>               742          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[8]>               753          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[8]>               708          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[8]>               752          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[8]>               733          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[8]>               703          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[8]>               769          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[8]>               761          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[8]>               762          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[8]>               740          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[8]>               740          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[8]>               761          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[8]>               768          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[8]>               747          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[8]>               736          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[8]>               766          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[8]>               770          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[8]>               753          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[8]>               762          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[8]>               736          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[8]>               722          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[8]>               753          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[8]>               719          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[8]>               802          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[8]>               685          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[8]>               771          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[8]>               774          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[8]>               769          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[8]>               736          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[9]>               713          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[9]>               733          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[9]>               755          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[9]>               776          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[9]>               725          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[9]>               707          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[9]>               729          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[9]>               759          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[9]>               734          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[9]>               741          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[9]>               771          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[9]>               743          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[9]>               714          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[9]>               786          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[9]>               752          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[9]>               761          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[9]>               731          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[9]>               764          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[9]>               790          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[9]>               750          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[9]>               718          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[9]>               691          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[9]>               766          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[9]>               698          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[9]>               731          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[9]>               737          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[9]>               757          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[9]>               750          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[9]>               697          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[9]>               779          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[9]>               748          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[9]>               742          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[9]>               726          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[9]>               764          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[9]>               731          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[9]>               685          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[9]>               742          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[9]>               742          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[9]>               749          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[9]>               733          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[9]>               734          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[9]>               723          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[9]>               752          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[9]>               771          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[9]>               755          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[9]>               743          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[9]>               737          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[9]>               723          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[9]>               726          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[9]>               736          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[9]>               805          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[9]>               772          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[9]>               730          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[9]>               741          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[9]>               765          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[9]>               739          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[9]>               737          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[9]>               710          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[9]>               725          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[9]>               726          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[9]>               751          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[9]>               744          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[9]>               712          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[9]>               730          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[10]>              767          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[10]>              724          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[10]>              757          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[10]>              728          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[10]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[10]>              765          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[10]>              763          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[10]>              765          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[10]>              715          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[10]>              748          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[10]>              773          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[10]>              768          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[10]>              736          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[10]>              739          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[10]>              750          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[10]>              730          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[10]>              703          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[10]>              779          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[10]>              771          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[10]>              720          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[10]>              796          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[10]>              737          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[10]>              746          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[10]>              712          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[10]>              734          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[10]>              781          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[10]>              781          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[10]>              714          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[10]>              764          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[10]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[10]>              727          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[10]>              728          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[10]>              766          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[10]>              730          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[10]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[10]>              743          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[10]>              729          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[10]>              708          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[10]>              762          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[10]>              739          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[10]>              790          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[10]>              755          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[10]>              711          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[10]>              713          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[10]>              776          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[10]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[10]>              730          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[10]>              724          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[10]>              745          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[10]>              735          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[10]>              761          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[10]>              726          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[10]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[10]>              763          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[10]>              731          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[10]>              748          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[10]>              738          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[10]>              757          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[10]>              727          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[10]>              731          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[10]>              746          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[10]>              712          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[10]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[10]>              794          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[11]>              726          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[11]>              726          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[11]>              732          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[11]>              778          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[11]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[11]>              719          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[11]>              707          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[11]>              724          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[11]>              723          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[11]>              718          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[11]>              750          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[11]>              738          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[11]>              744          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[11]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[11]>              743          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[11]>              767          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[11]>              732          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[11]>              831          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[11]>              734          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[11]>              732          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[11]>              752          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[11]>              704          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[11]>              756          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[11]>              732          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[11]>              765          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[11]>              783          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[11]>              747          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[11]>              751          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[11]>              769          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[11]>              777          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[11]>              741          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[11]>              704          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[11]>              724          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[11]>              743          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[11]>              758          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[11]>              723          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[11]>              773          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[11]>              753          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[11]>              786          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[11]>              716          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[11]>              705          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[11]>              786          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[11]>              717          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[11]>              748          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[11]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[11]>              758          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[11]>              750          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[11]>              731          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[11]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[11]>              748          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[11]>              737          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[11]>              794          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[11]>              751          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[11]>              750          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[11]>              774          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[11]>              717          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[11]>              809          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[11]>              728          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[11]>              786          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[11]>              761          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[11]>              767          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[11]>              726          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[11]>              716          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[11]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[12]>              733          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[12]>              729          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[12]>              794          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[12]>              745          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[12]>              763          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[12]>              744          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[12]>              735          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[12]>              743          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[12]>              795          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[12]>              737          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[12]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[12]>              737          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[12]>              799          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[12]>              697          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[12]>              783          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[12]>              761          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[12]>              748          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[12]>              768          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[12]>              709          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[12]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[12]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[12]>              756          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[12]>              776          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[12]>              723          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[12]>              754          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[12]>              767          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[12]>              728          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[12]>              694          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[12]>              704          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[12]>              718          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[12]>              770          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[12]>              703          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[12]>              732          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[12]>              752          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[12]>              756          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[12]>              744          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[12]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[12]>              750          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[12]>              735          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[12]>              758          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[12]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[12]>              729          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[12]>              781          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[12]>              762          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[12]>              770          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[12]>              771          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[12]>              686          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[12]>              793          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[12]>              745          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[12]>              718          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[12]>              745          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[12]>              675          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[12]>              692          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[12]>              723          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[12]>              772          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[12]>              699          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[12]>              730          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[12]>              791          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[12]>              711          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[12]>              749          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[12]>              758          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[12]>              733          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[12]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[12]>              803          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[13]>              703          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[13]>              708          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[13]>              759          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[13]>              748          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[13]>              780          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[13]>              748          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[13]>              700          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[13]>              798          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[13]>              734          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[13]>              704          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[13]>              780          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[13]>              786          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[13]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[13]>              734          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[13]>              779          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[13]>              760          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[13]>              714          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[13]>              678          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[13]>              745          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[13]>              789          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[13]>              736          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[13]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[13]>              753          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[13]>              713          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[13]>              768          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[13]>              756          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[13]>              789          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[13]>              722          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[13]>              762          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[13]>              726          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[13]>              738          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[13]>              767          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[13]>              766          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[13]>              781          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[13]>              788          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[13]>              704          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[13]>              774          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[13]>              777          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[13]>              813          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[13]>              768          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[13]>              701          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[13]>              731          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[13]>              728          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[13]>              762          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[13]>              752          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[13]>              730          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[13]>              764          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[13]>              773          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[13]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[13]>              723          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[13]>              738          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[13]>              763          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[13]>              754          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[13]>              779          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[13]>              762          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[13]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[13]>              711          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[13]>              743          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[13]>              741          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[13]>              774          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[13]>              690          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[13]>              692          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[13]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[13]>              735          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[14]>              727          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[14]>              709          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[14]>              748          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[14]>              718          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[14]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[14]>              715          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[14]>              774          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[14]>              746          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[14]>              804          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[14]>              757          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[14]>              716          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[14]>              731          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[14]>              809          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[14]>              737          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[14]>              743          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[14]>              748          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[14]>              778          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[14]>              735          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[14]>              770          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[14]>              778          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[14]>              721          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[14]>              762          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[14]>              719          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[14]>              769          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[14]>              735          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[14]>              693          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[14]>              785          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[14]>              724          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[14]>              719          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[14]>              761          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[14]>              733          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[14]>              799          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[14]>              723          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[14]>              749          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[14]>              780          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[14]>              770          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[14]>              767          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[14]>              734          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[14]>              757          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[14]>              765          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[14]>              757          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[14]>              748          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[14]>              700          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[14]>              760          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[14]>              701          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[14]>              750          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[14]>              782          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[14]>              688          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[14]>              744          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[14]>              754          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[14]>              726          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[14]>              757          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[14]>              804          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[14]>              764          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[14]>              752          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[14]>              745          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[14]>              723          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[14]>              784          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[14]>              741          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[14]>              773          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[14]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[14]>              787          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[14]>              687          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[14]>              702          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[15]>              769          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[15]>              734          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[15]>              748          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[15]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[15]>              758          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[15]>              719          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[15]>              762          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[15]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[15]>              721          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[15]>              753          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[15]>              746          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[15]>              748          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[15]>              737          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[15]>              736          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[15]>              723          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[15]>              747          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[15]>              722          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[15]>              752          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[15]>              740          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[15]>              788          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[15]>              758          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[15]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[15]>              754          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[15]>              732          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[15]>              726          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[15]>              739          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[15]>              674          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[15]>              671          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[15]>              713          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[15]>              780          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[15]>              715          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[15]>              748          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[15]>              738          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[15]>              721          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[15]>              730          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[15]>              733          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[15]>              731          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[15]>              767          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[15]>              755          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[15]>              772          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[15]>              762          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[15]>              740          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[15]>              749          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[15]>              748          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[15]>              736          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[15]>              771          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[15]>              738          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[15]>              720          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[15]>              756          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[15]>              709          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[15]>              688          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[15]>              785          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[15]>              760          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[15]>              776          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[15]>              770          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[15]>              749          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[15]>              700          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[15]>              730          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[15]>              776          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[15]>              765          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[15]>              778          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[15]>              775          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[15]>              712          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[15]>              769          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[16]>              770          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[16]>              725          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[16]>              713          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[16]>              770          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[16]>              731          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[16]>              731          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[16]>              678          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[16]>              756          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[16]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[16]>              796          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[16]>              713          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[16]>              738          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[16]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[16]>              717          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[16]>              735          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[16]>              770          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[16]>              776          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[16]>              766          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[16]>              769          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[16]>              757          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[16]>              753          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[16]>              738          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[16]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[16]>              742          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[16]>              701          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[16]>              771          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[16]>              763          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[16]>              749          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[16]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[16]>              741          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[16]>              734          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[16]>              765          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[16]>              750          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[16]>              736          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[16]>              752          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[16]>              737          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[16]>              784          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[16]>              801          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[16]>              765          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[16]>              745          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[16]>              735          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[16]>              747          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[16]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[16]>              743          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[16]>              736          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[16]>              725          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[16]>              766          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[16]>              723          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[16]>              784          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[16]>              753          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[16]>              698          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[16]>              772          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[16]>              713          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[16]>              748          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[16]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[16]>              754          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[16]>              713          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[16]>              707          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[16]>              742          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[16]>              751          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[16]>              769          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[16]>              808          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[16]>              757          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[16]>              757          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[17]>              760          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[17]>              681          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[17]>              712          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[17]>              749          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[17]>              728          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[17]>              747          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[17]>              704          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[17]>              712          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[17]>              759          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[17]>              723          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[17]>              762          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[17]>              715          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[17]>              726          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[17]>              784          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[17]>              732          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[17]>              767          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[17]>              747          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[17]>              746          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[17]>              754          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[17]>              788          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[17]>              756          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[17]>              700          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[17]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[17]>              730          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[17]>              755          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[17]>              705          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[17]>              737          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[17]>              756          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[17]>              855          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[17]>              769          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[17]>              697          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[17]>              726          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[17]>              739          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[17]>              738          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[17]>              752          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[17]>              741          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[17]>              735          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[17]>              698          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[17]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[17]>              734          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[17]>              683          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[17]>              742          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[17]>              691          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[17]>              771          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[17]>              691          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[17]>              757          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[17]>              766          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[17]>              804          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[17]>              750          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[17]>              787          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[17]>              716          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[17]>              780          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[17]>              802          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[17]>              735          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[17]>              741          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[17]>              755          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[17]>              743          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[17]>              769          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[17]>              770          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[17]>              773          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[17]>              733          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[17]>              768          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[17]>              742          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[17]>              721          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[18]>              749          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[18]>              760          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[18]>              748          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[18]>              703          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[18]>              785          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[18]>              725          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[18]>              731          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[18]>              749          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[18]>              735          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[18]>              751          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[18]>              768          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[18]>              745          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[18]>              737          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[18]>              751          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[18]>              729          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[18]>              789          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[18]>              701          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[18]>              753          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[18]>              775          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[18]>              727          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[18]>              747          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[18]>              745          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[18]>              754          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[18]>              776          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[18]>              704          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[18]>              729          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[18]>              704          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[18]>              750          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[18]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[18]>              729          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[18]>              734          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[18]>              729          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[18]>              714          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[18]>              749          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[18]>              803          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[18]>              744          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[18]>              753          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[18]>              746          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[18]>              689          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[18]>              790          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[18]>              731          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[18]>              760          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[18]>              823          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[18]>              727          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[18]>              699          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[18]>              729          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[18]>              717          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[18]>              723          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[18]>              743          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[18]>              701          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[18]>              723          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[18]>              771          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[18]>              787          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[18]>              714          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[18]>              730          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[18]>              755          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[18]>              785          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[18]>              780          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[18]>              749          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[18]>              762          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[18]>              749          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[18]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[18]>              777          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[18]>              791          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[19]>              731          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[19]>              753          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[19]>              749          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[19]>              773          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[19]>              764          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[19]>              756          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[19]>              709          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[19]>              734          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[19]>              742          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[19]>              723          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[19]>              750          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[19]>              749          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[19]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[19]>              747          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[19]>              734          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[19]>              760          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[19]>              732          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[19]>              744          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[19]>              788          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[19]>              766          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[19]>              680          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[19]>              741          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[19]>              734          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[19]>              726          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[19]>              769          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[19]>              719          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[19]>              756          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[19]>              765          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[19]>              748          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[19]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[19]>              772          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[19]>              709          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[19]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[19]>              746          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[19]>              722          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[19]>              765          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[19]>              769          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[19]>              742          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[19]>              735          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[19]>              761          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[19]>              770          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[19]>              771          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[19]>              704          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[19]>              777          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[19]>              767          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[19]>              776          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[19]>              745          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[19]>              761          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[19]>              740          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[19]>              762          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[19]>              748          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[19]>              702          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[19]>              755          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[19]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[19]>              738          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[19]>              761          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[19]>              742          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[19]>              760          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[19]>              702          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[19]>              727          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[19]>              725          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[19]>              756          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[19]>              700          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[19]>              789          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[20]>              722          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[20]>              713          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[20]>              735          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[20]>              742          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[20]>              775          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[20]>              729          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[20]>              760          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[20]>              754          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[20]>              750          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[20]>              765          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[20]>              762          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[20]>              743          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[20]>              775          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[20]>              722          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[20]>              745          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[20]>              717          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[20]>              714          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[20]>              762          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[20]>              720          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[20]>              724          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[20]>              720          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[20]>              781          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[20]>              768          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[20]>              778          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[20]>              740          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[20]>              713          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[20]>              755          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[20]>              725          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[20]>              707          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[20]>              764          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[20]>              783          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[20]>              743          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[20]>              727          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[20]>              788          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[20]>              753          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[20]>              756          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[20]>              746          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[20]>              731          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[20]>              798          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[20]>              735          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[20]>              722          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[20]>              801          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[20]>              764          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[20]>              787          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[20]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[20]>              754          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[20]>              719          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[20]>              753          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[20]>              704          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[20]>              721          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[20]>              761          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[20]>              760          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[20]>              732          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[20]>              718          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[20]>              739          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[20]>              700          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[20]>              794          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[20]>              759          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[20]>              774          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[20]>              722          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[20]>              740          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[20]>              747          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[20]>              729          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[20]>              743          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[21]>              832          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[21]>              773          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[21]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[21]>              762          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[21]>              728          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[21]>              775          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[21]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[21]>              741          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[21]>              759          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[21]>              723          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[21]>              701          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[21]>              764          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[21]>              770          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[21]>              701          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[21]>              779          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[21]>              743          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[21]>              756          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[21]>              759          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[21]>              734          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[21]>              731          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[21]>              765          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[21]>              695          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[21]>              754          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[21]>              691          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[21]>              764          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[21]>              725          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[21]>              779          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[21]>              802          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[21]>              740          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[21]>              741          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[21]>              717          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[21]>              699          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[21]>              773          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[21]>              735          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[21]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[21]>              720          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[21]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[21]>              769          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[21]>              701          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[21]>              750          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[21]>              713          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[21]>              796          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[21]>              744          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[21]>              750          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[21]>              777          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[21]>              726          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[21]>              759          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[21]>              715          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[21]>              783          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[21]>              767          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[21]>              723          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[21]>              763          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[21]>              740          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[21]>              711          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[21]>              746          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[21]>              802          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[21]>              755          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[21]>              784          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[21]>              744          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[21]>              726          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[21]>              775          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[21]>              744          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[21]>              764          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[21]>              792          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[22]>              690          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[22]>              719          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[22]>              762          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[22]>              736          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[22]>              737          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[22]>              752          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[22]>              737          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[22]>              711          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[22]>              751          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[22]>              771          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[22]>              770          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[22]>              690          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[22]>              775          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[22]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[22]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[22]>              766          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[22]>              779          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[22]>              794          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[22]>              747          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[22]>              719          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[22]>              742          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[22]>              714          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[22]>              726          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[22]>              787          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[22]>              711          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[22]>              715          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[22]>              764          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[22]>              729          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[22]>              746          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[22]>              704          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[22]>              753          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[22]>              737          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[22]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[22]>              750          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[22]>              726          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[22]>              727          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[22]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[22]>              701          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[22]>              785          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[22]>              761          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[22]>              708          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[22]>              762          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[22]>              745          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[22]>              711          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[22]>              725          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[22]>              708          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[22]>              804          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[22]>              737          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[22]>              809          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[22]>              796          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[22]>              769          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[22]>              760          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[22]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[22]>              758          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[22]>              773          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[22]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[22]>              761          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[22]>              722          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[22]>              722          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[22]>              752          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[22]>              754          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[22]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[22]>              764          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[22]>              765          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[23]>              757          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[23]>              745          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[23]>              764          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[23]>              740          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[23]>              752          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[23]>              784          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[23]>              754          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[23]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[23]>              743          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[23]>              763          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[23]>              722          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[23]>              714          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[23]>              759          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[23]>              730          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[23]>              746          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[23]>              736          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[23]>              728          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[23]>              767          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[23]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[23]>              733          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[23]>              719          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[23]>              718          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[23]>              769          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[23]>              776          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[23]>              777          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[23]>              751          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[23]>              736          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[23]>              734          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[23]>              745          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[23]>              780          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[23]>              741          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[23]>              735          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[23]>              765          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[23]>              744          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[23]>              759          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[23]>              751          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[23]>              733          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[23]>              787          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[23]>              756          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[23]>              715          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[23]>              715          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[23]>              707          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[23]>              723          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[23]>              726          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[23]>              742          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[23]>              711          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[23]>              756          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[23]>              753          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[23]>              778          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[23]>              757          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[23]>              736          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[23]>              716          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[23]>              722          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[23]>              756          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[23]>              778          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[23]>              726          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[23]>              742          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[23]>              756          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[23]>              724          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[23]>              783          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[23]>              747          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[23]>              759          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[23]>              750          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[23]>              723          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[24]>              765          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[24]>              713          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[24]>              722          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[24]>              705          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[24]>              765          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[24]>              678          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[24]>              771          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[24]>              712          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[24]>              733          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[24]>              761          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[24]>              745          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[24]>              744          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[24]>              792          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[24]>              712          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[24]>              730          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[24]>              790          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[24]>              739          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[24]>              763          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[24]>              726          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[24]>              731          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[24]>              733          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[24]>              714          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[24]>              739          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[24]>              778          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[24]>              726          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[24]>              727          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[24]>              732          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[24]>              721          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[24]>              761          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[24]>              738          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[24]>              765          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[24]>              744          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[24]>              745          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[24]>              782          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[24]>              782          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[24]>              713          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[24]>              782          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[24]>              757          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[24]>              768          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[24]>              757          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[24]>              719          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[24]>              749          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[24]>              737          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[24]>              765          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[24]>              694          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[24]>              748          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[24]>              702          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[24]>              707          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[24]>              748          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[24]>              732          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[24]>              718          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[24]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[24]>              751          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[24]>              725          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[24]>              729          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[24]>              758          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[24]>              715          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[24]>              747          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[24]>              759          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[24]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[24]>              763          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[24]>              684          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[24]>              760          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[24]>              776          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[25]>              753          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[25]>              799          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[25]>              743          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[25]>              789          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[25]>              783          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[25]>              741          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[25]>              749          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[25]>              808          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[25]>              720          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[25]>              741          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[25]>              764          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[25]>              799          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[25]>              747          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[25]>              737          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[25]>              809          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[25]>              731          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[25]>              707          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[25]>              775          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[25]>              745          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[25]>              752          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[25]>              728          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[25]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[25]>              762          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[25]>              742          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[25]>              740          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[25]>              764          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[25]>              722          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[25]>              719          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[25]>              779          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[25]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[25]>              749          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[25]>              734          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[25]>              746          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[25]>              745          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[25]>              715          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[25]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[25]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[25]>              750          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[25]>              705          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[25]>              746          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[25]>              730          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[25]>              774          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[25]>              785          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[25]>              739          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[25]>              757          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[25]>              768          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[25]>              742          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[25]>              739          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[25]>              767          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[25]>              768          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[25]>              712          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[25]>              735          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[25]>              745          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[25]>              779          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[25]>              747          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[25]>              727          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[25]>              717          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[25]>              749          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[25]>              752          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[25]>              745          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[25]>              751          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[25]>              750          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[25]>              696          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[25]>              735          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[26]>              683          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[26]>              766          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[26]>              749          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[26]>              758          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[26]>              762          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[26]>              759          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[26]>              760          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[26]>              757          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[26]>              715          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[26]>              753          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[26]>              758          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[26]>              792          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[26]>              730          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[26]>              676          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[26]>              741          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[26]>              754          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[26]>              718          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[26]>              733          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[26]>              744          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[26]>              745          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[26]>              744          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[26]>              746          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[26]>              713          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[26]>              782          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[26]>              782          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[26]>              745          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[26]>              713          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[26]>              739          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[26]>              768          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[26]>              764          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[26]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[26]>              730          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[26]>              771          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[26]>              743          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[26]>              771          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[26]>              754          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[26]>              728          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[26]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[26]>              772          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[26]>              772          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[26]>              738          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[26]>              720          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[26]>              763          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[26]>              785          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[26]>              717          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[26]>              778          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[26]>              756          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[26]>              713          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[26]>              756          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[26]>              698          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[26]>              729          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[26]>              743          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[26]>              739          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[26]>              735          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[26]>              750          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[26]>              694          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[26]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[26]>              730          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[26]>              744          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[26]>              702          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[26]>              764          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[26]>              790          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[26]>              748          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[26]>              651          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[27]>              720          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[27]>              757          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[27]>              734          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[27]>              722          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[27]>              756          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[27]>              728          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[27]>              743          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[27]>              788          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[27]>              747          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[27]>              750          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[27]>              733          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[27]>              760          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[27]>              734          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[27]>              744          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[27]>              775          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[27]>              769          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[27]>              704          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[27]>              710          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[27]>              687          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[27]>              739          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[27]>              767          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[27]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[27]>              813          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[27]>              694          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[27]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[27]>              762          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[27]>              691          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[27]>              764          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[27]>              746          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[27]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[27]>              762          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[27]>              772          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[27]>              725          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[27]>              689          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[27]>              737          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[27]>              761          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[27]>              742          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[27]>              820          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[27]>              729          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[27]>              723          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[27]>              775          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[27]>              750          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[27]>              762          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[27]>              752          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[27]>              747          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[27]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[27]>              772          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[27]>              731          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[27]>              753          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[27]>              744          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[27]>              763          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[27]>              723          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[27]>              812          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[27]>              752          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[27]>              733          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[27]>              706          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[27]>              744          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[27]>              781          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[27]>              700          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[27]>              755          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[27]>              784          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[27]>              703          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[27]>              706          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[27]>              752          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[28]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[28]>              745          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[28]>              742          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[28]>              749          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[28]>              715          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[28]>              725          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[28]>              777          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[28]>              757          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[28]>              759          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[28]>              712          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[28]>              770          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[28]>              786          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[28]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[28]>              782          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[28]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[28]>              707          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[28]>              766          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[28]>              744          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[28]>              693          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[28]>              742          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[28]>              716          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[28]>              753          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[28]>              740          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[28]>              705          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[28]>              776          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[28]>              699          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[28]>              751          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[28]>              698          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[28]>              757          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[28]>              737          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[28]>              743          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[28]>              745          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[28]>              750          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[28]>              719          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[28]>              777          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[28]>              772          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[28]>              744          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[28]>              764          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[28]>              725          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[28]>              767          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[28]>              700          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[28]>              784          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[28]>              743          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[28]>              785          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[28]>              720          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[28]>              761          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[28]>              749          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[28]>              744          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[28]>              753          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[28]>              770          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[28]>              709          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[28]>              740          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[28]>              743          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[28]>              731          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[28]>              735          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[28]>              711          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[28]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[28]>              760          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[28]>              740          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[28]>              746          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[28]>              711          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[28]>              744          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[28]>              724          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[28]>              740          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[29]>              752          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[29]>              733          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[29]>              768          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[29]>              762          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[29]>              707          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[29]>              730          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[29]>              764          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[29]>              762          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[29]>              792          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[29]>              752          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[29]>              753          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[29]>              774          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[29]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[29]>              772          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[29]>              712          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[29]>              751          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[29]>              696          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[29]>              779          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[29]>              763          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[29]>              728          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[29]>              723          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[29]>              740          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[29]>              747          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[29]>              756          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[29]>              751          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[29]>              744          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[29]>              759          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[29]>              736          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[29]>              764          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[29]>              749          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[29]>              767          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[29]>              728          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[29]>              739          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[29]>              775          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[29]>              710          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[29]>              758          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[29]>              762          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[29]>              723          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[29]>              794          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[29]>              727          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[29]>              711          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[29]>              697          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[29]>              724          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[29]>              764          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[29]>              740          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[29]>              704          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[29]>              765          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[29]>              762          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[29]>              736          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[29]>              746          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[29]>              765          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[29]>              786          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[29]>              751          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[29]>              732          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[29]>              769          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[29]>              742          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[29]>              724          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[29]>              733          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[29]>              755          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[29]>              792          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[29]>              697          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[29]>              722          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[29]>              713          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[29]>              731          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[30]>              760          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[30]>              718          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[30]>              783          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[30]>              740          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[30]>              754          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[30]>              740          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[30]>              773          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[30]>              714          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[30]>              749          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[30]>              722          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[30]>              764          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[30]>              810          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[30]>              750          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[30]>              755          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[30]>              732          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[30]>              774          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[30]>              807          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[30]>              730          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[30]>              715          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[30]>              747          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[30]>              765          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[30]>              767          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[30]>              755          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[30]>              758          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[30]>              678          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[30]>              720          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[30]>              738          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[30]>              718          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[30]>              747          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[30]>              725          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[30]>              745          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[30]>              751          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[30]>              758          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[30]>              779          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[30]>              719          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[30]>              791          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[30]>              741          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[30]>              690          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[30]>              726          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[30]>              728          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[30]>              711          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[30]>              755          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[30]>              754          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[30]>              734          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[30]>              686          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[30]>              763          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[30]>              736          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[30]>              737          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[30]>              782          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[30]>              763          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[30]>              744          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[30]>              731          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[30]>              742          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[30]>              731          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[30]>              709          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[30]>              755          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[30]>              779          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[30]>              702          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[30]>              782          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[30]>              752          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[30]>              756          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[30]>              756          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[30]>              681          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[30]>              797          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[31]>              765          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[31]>              694          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[31]>              725          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[31]>              765          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[31]>              708          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[31]>              743          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[31]>              783          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[31]>              763          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[31]>              721          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[31]>              739          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[31]>              780          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[31]>              770          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[31]>              705          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[31]>              734          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[31]>              789          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[31]>              714          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[31]>              794          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[31]>              704          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[31]>              733          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[31]>              677          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[31]>              777          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[31]>              741          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[31]>              737          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[31]>              746          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[31]>              735          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[31]>              735          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[31]>              714          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[31]>              700          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[31]>              705          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[31]>              713          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[31]>              753          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[31]>              736          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[31]>              700          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[31]>              719          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[31]>              802          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[31]>              738          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[31]>              708          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[31]>              712          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[31]>              746          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[31]>              718          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[31]>              755          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[31]>              754          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[31]>              762          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[31]>              745          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[31]>              770          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[31]>              744          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[31]>              767          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[31]>              754          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[31]>              739          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[31]>              751          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[31]>              735          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[31]>              778          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[31]>              734          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[31]>              784          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[31]>              756          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[31]>              746          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[31]>              816          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[31]>              738          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[31]>              738          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[31]>              805          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[31]>              760          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[31]>              760          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[31]>              744          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[31]>              720          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[0]>               762          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[0]>               744          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[0]>               741          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[0]>               764          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[0]>               730          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[0]>               780          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[0]>               702          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[0]>               729          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[0]>               754          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[0]>               779          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[0]>               751          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[0]>               732          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[0]>               717          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[0]>               765          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[0]>               729          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[0]>               728          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[0]>               755          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[0]>               768          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[0]>               757          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[0]>               715          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[0]>               705          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[0]>               755          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[0]>               774          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[0]>               763          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[0]>               766          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[0]>               736          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[0]>               723          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[0]>               768          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[0]>               707          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[0]>               768          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[0]>               753          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[0]>               762          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[0]>               764          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[0]>               749          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[0]>               673          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[0]>               769          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[0]>               719          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[0]>               728          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[0]>               784          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[0]>               764          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[0]>               760          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[0]>               727          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[0]>               684          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[0]>               735          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[0]>               749          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[0]>               732          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[0]>               768          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[0]>               764          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[0]>               710          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[0]>               771          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[0]>               702          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[0]>               738          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[0]>               771          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[0]>               825          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[0]>               720          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[0]>               827          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[0]>               731          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[0]>               783          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[0]>               701          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[0]>               713          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[0]>               720          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[0]>               726          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[0]>               756          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[0]>               714          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[1]>               751          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[1]>               749          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[1]>               778          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[1]>               712          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[1]>               765          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[1]>               747          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[1]>               777          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[1]>               709          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[1]>               741          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[1]>               705          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[1]>               772          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[1]>               781          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[1]>               759          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[1]>               724          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[1]>               814          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[1]>               724          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[1]>               691          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[1]>               772          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[1]>               773          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[1]>               765          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[1]>               740          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[1]>               800          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[1]>               759          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[1]>               742          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[1]>               764          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[1]>               757          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[1]>               753          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[1]>               768          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[1]>               717          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[1]>               763          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[1]>               715          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[1]>               738          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[1]>               761          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[1]>               735          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[1]>               724          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[1]>               736          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[1]>               741          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[1]>               740          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[1]>               741          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[1]>               749          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[1]>               724          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[1]>               753          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[1]>               732          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[1]>               776          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[1]>               741          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[1]>               792          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[1]>               781          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[1]>               720          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[1]>               749          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[1]>               733          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[1]>               726          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[1]>               723          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[1]>               735          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[1]>               765          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[1]>               740          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[1]>               729          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[1]>               730          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[1]>               737          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[1]>               707          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[1]>               730          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[1]>               726          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[1]>               711          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[1]>               739          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[1]>               760          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[2]>               725          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[2]>               791          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[2]>               732          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[2]>               737          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[2]>               796          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[2]>               726          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[2]>               705          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[2]>               768          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[2]>               749          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[2]>               735          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[2]>               721          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[2]>               762          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[2]>               758          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[2]>               760          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[2]>               752          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[2]>               752          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[2]>               746          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[2]>               730          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[2]>               734          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[2]>               731          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[2]>               738          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[2]>               770          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[2]>               764          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[2]>               771          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[2]>               708          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[2]>               816          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[2]>               762          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[2]>               767          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[2]>               681          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[2]>               747          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[2]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[2]>               725          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[2]>               737          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[2]>               709          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[2]>               707          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[2]>               757          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[2]>               740          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[2]>               833          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[2]>               722          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[2]>               783          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[2]>               779          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[2]>               739          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[2]>               779          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[2]>               753          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[2]>               712          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[2]>               742          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[2]>               719          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[2]>               723          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[2]>               747          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[2]>               713          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[2]>               740          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[2]>               751          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[2]>               734          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[2]>               740          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[2]>               714          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[2]>               740          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[2]>               730          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[2]>               757          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[2]>               774          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[2]>               733          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[2]>               768          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[2]>               780          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[2]>               761          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[2]>               773          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[3]>               712          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[3]>               747          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[3]>               764          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[3]>               784          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[3]>               728          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[3]>               800          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[3]>               706          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[3]>               743          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[3]>               727          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[3]>               752          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[3]>               762          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[3]>               713          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[3]>               734          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[3]>               688          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[3]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[3]>               762          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[3]>               757          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[3]>               730          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[3]>               773          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[3]>               722          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[3]>               766          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[3]>               757          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[3]>               721          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[3]>               769          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[3]>               772          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[3]>               730          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[3]>               772          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[3]>               734          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[3]>               735          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[3]>               766          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[3]>               727          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[3]>               734          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[3]>               762          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[3]>               762          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[3]>               695          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[3]>               700          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[3]>               725          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[3]>               715          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[3]>               675          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[3]>               738          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[3]>               768          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[3]>               734          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[3]>               721          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[3]>               749          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[3]>               723          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[3]>               732          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[3]>               729          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[3]>               745          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[3]>               718          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[3]>               754          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[3]>               730          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[3]>               759          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[3]>               690          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[3]>               722          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[3]>               751          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[3]>               727          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[3]>               731          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[3]>               725          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[3]>               699          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[3]>               746          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[3]>               719          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[3]>               786          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[3]>               724          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[3]>               752          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[4]>               749          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[4]>               739          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[4]>               794          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[4]>               728          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[4]>               733          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[4]>               773          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[4]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[4]>               752          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[4]>               730          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[4]>               733          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[4]>               761          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[4]>               718          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[4]>               732          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[4]>               768          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[4]>               763          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[4]>               729          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[4]>               763          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[4]>               762          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[4]>               763          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[4]>               732          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[4]>               746          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[4]>               765          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[4]>               769          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[4]>               727          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[4]>               747          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[4]>               692          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[4]>               723          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[4]>               738          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[4]>               759          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[4]>               744          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[4]>               731          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[4]>               743          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[4]>               753          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[4]>               776          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[4]>               728          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[4]>               702          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[4]>               742          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[4]>               698          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[4]>               763          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[4]>               747          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[4]>               721          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[4]>               714          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[4]>               721          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[4]>               721          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[4]>               718          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[4]>               758          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[4]>               786          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[4]>               734          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[4]>               711          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[4]>               753          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[4]>               712          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[4]>               725          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[4]>               733          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[4]>               738          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[4]>               750          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[4]>               742          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[4]>               752          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[4]>               760          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[4]>               717          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[4]>               789          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[4]>               800          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[4]>               699          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[4]>               698          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[4]>               746          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[5]>               716          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[5]>               729          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[5]>               789          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[5]>               702          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[5]>               793          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[5]>               751          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[5]>               741          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[5]>               745          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[5]>               736          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[5]>               736          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[5]>               760          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[5]>               784          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[5]>               717          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[5]>               763          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[5]>               769          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[5]>               776          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[5]>               692          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[5]>               811          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[5]>               782          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[5]>               764          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[5]>               792          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[5]>               710          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[5]>               776          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[5]>               718          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[5]>               760          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[5]>               777          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[5]>               702          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[5]>               703          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[5]>               784          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[5]>               783          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[5]>               737          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[5]>               770          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[5]>               758          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[5]>               716          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[5]>               736          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[5]>               707          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[5]>               741          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[5]>               784          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[5]>               741          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[5]>               698          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[5]>               759          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[5]>               738          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[5]>               744          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[5]>               731          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[5]>               764          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[5]>               689          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[5]>               776          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[5]>               772          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[5]>               705          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[5]>               784          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[5]>               767          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[5]>               713          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[5]>               755          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[5]>               717          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[5]>               756          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[5]>               770          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[5]>               720          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[5]>               737          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[5]>               739          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[5]>               749          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[5]>               737          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[5]>               728          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[5]>               732          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[5]>               764          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[6]>               749          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[6]>               747          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[6]>               779          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[6]>               706          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[6]>               766          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[6]>               767          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[6]>               712          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[6]>               756          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[6]>               740          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[6]>               766          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[6]>               760          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[6]>               732          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[6]>               723          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[6]>               703          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[6]>               720          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[6]>               750          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[6]>               798          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[6]>               762          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[6]>               734          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[6]>               732          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[6]>               746          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[6]>               731          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[6]>               757          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[6]>               726          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[6]>               755          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[6]>               764          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[6]>               716          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[6]>               763          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[6]>               802          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[6]>               712          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[6]>               770          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[6]>               757          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[6]>               754          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[6]>               774          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[6]>               695          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[6]>               746          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[6]>               735          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[6]>               786          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[6]>               757          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[6]>               717          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[6]>               788          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[6]>               751          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[6]>               745          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[6]>               771          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[6]>               720          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[6]>               766          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[6]>               746          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[6]>               730          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[6]>               764          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[6]>               729          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[6]>               719          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[6]>               742          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[6]>               753          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[6]>               756          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[6]>               692          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[6]>               718          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[6]>               735          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[6]>               767          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[6]>               724          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[6]>               796          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[6]>               746          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[6]>               774          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[6]>               708          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[6]>               734          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[7]>               773          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[7]>               701          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[7]>               729          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[7]>               730          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[7]>               743          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[7]>               738          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[7]>               779          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[7]>               751          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[7]>               745          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[7]>               777          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[7]>               743          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[7]>               755          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[7]>               761          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[7]>               779          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[7]>               766          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[7]>               786          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[7]>               739          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[7]>               700          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[7]>               751          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[7]>               747          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[7]>               760          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[7]>               677          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[7]>               721          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[7]>               724          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[7]>               737          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[7]>               747          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[7]>               766          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[7]>               773          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[7]>               731          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[7]>               740          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[7]>               729          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[7]>               757          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[7]>               762          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[7]>               775          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[7]>               695          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[7]>               737          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[7]>               752          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[7]>               754          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[7]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[7]>               753          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[7]>               762          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[7]>               795          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[7]>               705          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[7]>               741          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[7]>               736          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[7]>               741          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[7]>               734          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[7]>               697          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[7]>               744          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[7]>               756          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[7]>               766          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[7]>               747          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[7]>               754          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[7]>               756          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[7]>               764          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[7]>               775          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[7]>               726          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[7]>               752          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[7]>               766          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[7]>               731          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[7]>               726          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[7]>               754          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[7]>               781          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[7]>               705          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[8]>               733          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[8]>               737          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[8]>               767          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[8]>               773          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[8]>               767          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[8]>               711          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[8]>               753          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[8]>               722          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[8]>               769          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[8]>               748          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[8]>               796          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[8]>               717          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[8]>               721          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[8]>               732          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[8]>               741          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[8]>               747          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[8]>               731          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[8]>               733          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[8]>               759          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[8]>               766          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[8]>               786          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[8]>               785          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[8]>               737          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[8]>               767          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[8]>               770          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[8]>               713          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[8]>               724          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[8]>               774          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[8]>               724          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[8]>               717          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[8]>               743          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[8]>               700          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[8]>               748          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[8]>               727          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[8]>               766          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[8]>               720          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[8]>               707          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[8]>               748          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[8]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[8]>               745          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[8]>               702          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[8]>               721          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[8]>               714          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[8]>               787          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[8]>               720          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[8]>               797          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[8]>               734          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[8]>               728          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[8]>               731          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[8]>               717          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[8]>               738          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[8]>               797          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[8]>               730          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[8]>               755          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[8]>               766          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[8]>               756          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[8]>               780          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[8]>               761          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[8]>               750          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[8]>               783          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[8]>               776          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[8]>               778          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[8]>               740          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[8]>               736          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[9]>               734          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[9]>               727          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[9]>               719          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[9]>               754          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[9]>               789          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[9]>               712          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[9]>               719          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[9]>               729          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[9]>               725          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[9]>               788          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[9]>               716          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[9]>               698          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[9]>               729          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[9]>               692          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[9]>               733          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[9]>               755          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[9]>               727          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[9]>               763          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[9]>               717          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[9]>               703          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[9]>               731          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[9]>               739          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[9]>               787          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[9]>               750          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[9]>               746          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[9]>               721          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[9]>               751          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[9]>               780          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[9]>               756          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[9]>               700          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[9]>               766          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[9]>               700          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[9]>               767          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[9]>               730          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[9]>               750          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[9]>               786          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[9]>               766          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[9]>               733          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[9]>               736          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[9]>               719          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[9]>               746          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[9]>               742          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[9]>               729          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[9]>               788          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[9]>               755          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[9]>               729          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[9]>               761          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[9]>               746          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[9]>               764          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[9]>               745          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[9]>               752          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[9]>               723          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[9]>               763          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[9]>               781          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[9]>               756          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[9]>               744          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[9]>               749          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[9]>               749          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[9]>               713          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[9]>               751          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[9]>               694          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[9]>               763          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[9]>               711          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[9]>               758          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[10]>              706          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[10]>              725          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[10]>              735          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[10]>              776          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[10]>              735          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[10]>              774          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[10]>              704          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[10]>              743          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[10]>              767          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[10]>              770          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[10]>              756          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[10]>              775          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[10]>              715          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[10]>              755          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[10]>              756          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[10]>              724          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[10]>              747          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[10]>              736          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[10]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[10]>              715          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[10]>              767          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[10]>              754          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[10]>              701          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[10]>              730          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[10]>              749          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[10]>              764          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[10]>              770          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[10]>              744          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[10]>              761          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[10]>              798          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[10]>              711          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[10]>              745          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[10]>              757          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[10]>              747          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[10]>              709          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[10]>              749          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[10]>              711          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[10]>              698          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[10]>              803          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[10]>              787          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[10]>              797          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[10]>              752          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[10]>              765          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[10]>              741          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[10]>              720          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[10]>              758          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[10]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[10]>              774          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[10]>              756          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[10]>              733          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[10]>              737          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[10]>              714          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[10]>              768          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[10]>              766          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[10]>              786          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[10]>              706          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[10]>              733          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[10]>              701          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[10]>              738          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[10]>              769          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[10]>              757          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[10]>              762          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[10]>              746          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[10]>              765          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[11]>              706          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[11]>              759          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[11]>              753          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[11]>              841          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[11]>              785          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[11]>              728          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[11]>              755          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[11]>              710          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[11]>              771          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[11]>              768          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[11]>              772          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[11]>              750          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[11]>              749          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[11]>              775          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[11]>              759          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[11]>              749          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[11]>              727          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[11]>              774          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[11]>              746          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[11]>              771          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[11]>              742          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[11]>              760          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[11]>              730          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[11]>              736          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[11]>              701          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[11]>              758          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[11]>              790          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[11]>              720          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[11]>              788          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[11]>              718          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[11]>              777          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[11]>              743          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[11]>              789          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[11]>              735          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[11]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[11]>              739          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[11]>              758          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[11]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[11]>              676          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[11]>              793          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[11]>              676          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[11]>              744          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[11]>              756          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[11]>              744          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[11]>              718          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[11]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[11]>              707          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[11]>              691          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[11]>              693          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[11]>              745          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[11]>              742          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[11]>              782          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[11]>              763          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[11]>              798          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[11]>              721          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[11]>              777          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[11]>              733          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[11]>              757          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[11]>              751          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[11]>              749          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[11]>              712          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[11]>              771          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[11]>              706          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[11]>              767          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[12]>              757          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[12]>              741          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[12]>              761          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[12]>              725          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[12]>              772          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[12]>              731          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[12]>              727          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[12]>              735          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[12]>              747          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[12]>              709          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[12]>              771          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[12]>              724          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[12]>              683          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[12]>              695          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[12]>              738          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[12]>              740          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[12]>              781          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[12]>              708          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[12]>              748          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[12]>              780          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[12]>              729          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[12]>              726          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[12]>              794          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[12]>              778          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[12]>              751          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[12]>              726          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[12]>              749          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[12]>              759          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[12]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[12]>              746          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[12]>              775          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[12]>              763          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[12]>              729          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[12]>              721          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[12]>              759          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[12]>              755          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[12]>              779          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[12]>              714          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[12]>              784          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[12]>              702          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[12]>              772          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[12]>              795          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[12]>              697          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[12]>              759          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[12]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[12]>              727          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[12]>              772          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[12]>              708          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[12]>              779          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[12]>              712          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[12]>              717          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[12]>              717          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[12]>              741          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[12]>              726          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[12]>              766          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[12]>              718          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[12]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[12]>              801          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[12]>              698          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[12]>              780          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[12]>              734          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[12]>              723          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[12]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[12]>              736          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[13]>              798          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[13]>              739          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[13]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[13]>              742          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[13]>              730          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[13]>              740          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[13]>              756          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[13]>              759          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[13]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[13]>              705          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[13]>              770          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[13]>              714          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[13]>              700          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[13]>              794          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[13]>              714          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[13]>              738          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[13]>              760          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[13]>              770          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[13]>              715          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[13]>              776          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[13]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[13]>              800          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[13]>              772          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[13]>              777          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[13]>              783          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[13]>              760          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[13]>              725          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[13]>              761          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[13]>              773          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[13]>              782          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[13]>              774          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[13]>              762          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[13]>              726          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[13]>              702          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[13]>              763          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[13]>              731          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[13]>              754          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[13]>              768          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[13]>              711          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[13]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[13]>              734          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[13]>              753          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[13]>              724          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[13]>              805          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[13]>              769          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[13]>              811          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[13]>              750          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[13]>              757          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[13]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[13]>              676          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[13]>              755          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[13]>              720          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[13]>              729          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[13]>              729          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[13]>              718          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[13]>              775          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[13]>              729          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[13]>              736          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[13]>              718          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[13]>              746          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[13]>              732          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[13]>              726          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[13]>              707          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[13]>              728          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[14]>              750          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[14]>              729          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[14]>              755          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[14]>              807          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[14]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[14]>              717          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[14]>              753          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[14]>              721          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[14]>              753          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[14]>              747          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[14]>              765          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[14]>              745          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[14]>              753          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[14]>              732          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[14]>              694          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[14]>              757          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[14]>              713          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[14]>              740          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[14]>              756          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[14]>              793          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[14]>              757          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[14]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[14]>              741          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[14]>              730          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[14]>              752          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[14]>              721          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[14]>              731          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[14]>              755          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[14]>              732          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[14]>              750          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[14]>              728          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[14]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[14]>              746          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[14]>              729          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[14]>              733          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[14]>              735          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[14]>              739          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[14]>              775          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[14]>              743          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[14]>              747          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[14]>              707          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[14]>              716          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[14]>              695          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[14]>              728          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[14]>              746          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[14]>              736          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[14]>              792          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[14]>              780          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[14]>              775          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[14]>              724          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[14]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[14]>              738          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[14]>              749          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[14]>              732          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[14]>              736          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[14]>              712          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[14]>              768          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[14]>              745          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[14]>              713          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[14]>              768          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[14]>              720          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[14]>              761          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[14]>              719          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[14]>              748          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[15]>              745          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[15]>              737          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[15]>              739          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[15]>              701          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[15]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[15]>              752          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[15]>              727          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[15]>              729          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[15]>              767          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[15]>              723          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[15]>              766          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[15]>              778          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[15]>              773          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[15]>              719          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[15]>              738          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[15]>              760          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[15]>              719          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[15]>              765          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[15]>              707          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[15]>              745          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[15]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[15]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[15]>              728          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[15]>              747          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[15]>              750          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[15]>              763          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[15]>              739          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[15]>              768          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[15]>              801          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[15]>              717          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[15]>              795          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[15]>              750          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[15]>              770          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[15]>              753          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[15]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[15]>              744          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[15]>              746          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[15]>              757          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[15]>              773          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[15]>              753          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[15]>              710          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[15]>              790          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[15]>              737          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[15]>              758          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[15]>              758          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[15]>              762          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[15]>              648          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[15]>              716          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[15]>              726          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[15]>              746          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[15]>              756          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[15]>              766          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[15]>              768          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[15]>              771          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[15]>              759          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[15]>              771          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[15]>              729          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[15]>              685          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[15]>              795          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[15]>              733          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[15]>              771          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[15]>              813          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[15]>              728          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[15]>              760          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[16]>              795          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[16]>              776          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[16]>              743          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[16]>              766          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[16]>              730          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[16]>              748          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[16]>              725          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[16]>              787          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[16]>              727          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[16]>              768          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[16]>              762          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[16]>              774          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[16]>              756          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[16]>              759          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[16]>              712          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[16]>              750          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[16]>              754          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[16]>              722          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[16]>              773          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[16]>              751          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[16]>              749          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[16]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[16]>              738          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[16]>              789          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[16]>              780          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[16]>              687          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[16]>              735          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[16]>              734          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[16]>              779          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[16]>              766          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[16]>              723          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[16]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[16]>              756          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[16]>              765          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[16]>              749          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[16]>              719          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[16]>              764          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[16]>              746          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[16]>              772          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[16]>              753          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[16]>              755          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[16]>              728          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[16]>              746          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[16]>              816          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[16]>              773          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[16]>              746          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[16]>              745          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[16]>              751          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[16]>              750          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[16]>              767          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[16]>              754          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[16]>              739          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[16]>              724          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[16]>              777          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[16]>              763          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[16]>              743          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[16]>              719          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[16]>              710          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[16]>              729          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[16]>              759          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[16]>              710          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[16]>              727          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[16]>              733          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[16]>              813          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[17]>              760          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[17]>              714          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[17]>              723          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[17]>              740          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[17]>              742          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[17]>              748          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[17]>              745          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[17]>              737          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[17]>              749          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[17]>              768          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[17]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[17]>              722          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[17]>              708          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[17]>              730          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[17]>              800          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[17]>              784          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[17]>              799          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[17]>              747          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[17]>              731          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[17]>              741          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[17]>              819          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[17]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[17]>              755          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[17]>              750          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[17]>              708          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[17]>              782          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[17]>              747          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[17]>              707          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[17]>              753          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[17]>              710          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[17]>              744          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[17]>              749          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[17]>              679          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[17]>              773          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[17]>              775          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[17]>              781          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[17]>              751          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[17]>              717          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[17]>              763          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[17]>              768          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[17]>              753          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[17]>              784          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[17]>              731          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[17]>              731          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[17]>              751          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[17]>              719          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[17]>              761          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[17]>              785          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[17]>              705          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[17]>              763          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[17]>              757          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[17]>              734          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[17]>              743          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[17]>              738          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[17]>              769          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[17]>              789          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[17]>              724          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[17]>              753          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[17]>              689          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[17]>              682          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[17]>              746          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[17]>              778          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[17]>              717          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[17]>              737          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[18]>              721          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[18]>              717          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[18]>              705          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[18]>              774          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[18]>              787          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[18]>              762          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[18]>              730          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[18]>              778          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[18]>              707          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[18]>              749          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[18]>              711          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[18]>              761          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[18]>              671          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[18]>              676          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[18]>              715          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[18]>              774          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[18]>              736          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[18]>              723          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[18]>              746          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[18]>              750          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[18]>              752          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[18]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[18]>              737          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[18]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[18]>              755          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[18]>              756          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[18]>              717          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[18]>              735          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[18]>              703          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[18]>              763          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[18]>              734          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[18]>              796          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[18]>              691          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[18]>              756          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[18]>              765          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[18]>              765          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[18]>              741          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[18]>              727          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[18]>              770          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[18]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[18]>              762          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[18]>              764          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[18]>              725          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[18]>              718          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[18]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[18]>              790          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[18]>              700          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[18]>              796          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[18]>              763          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[18]>              704          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[18]>              770          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[18]>              733          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[18]>              731          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[18]>              736          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[18]>              726          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[18]>              705          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[18]>              725          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[18]>              745          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[18]>              735          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[18]>              739          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[18]>              817          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[18]>              762          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[18]>              740          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[18]>              745          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[19]>              730          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[19]>              761          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[19]>              733          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[19]>              732          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[19]>              749          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[19]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[19]>              723          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[19]>              692          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[19]>              720          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[19]>              711          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[19]>              756          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[19]>              769          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[19]>              792          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[19]>              752          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[19]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[19]>              725          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[19]>              742          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[19]>              730          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[19]>              724          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[19]>              760          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[19]>              755          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[19]>              790          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[19]>              719          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[19]>              790          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[19]>              752          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[19]>              719          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[19]>              766          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[19]>              705          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[19]>              767          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[19]>              729          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[19]>              721          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[19]>              721          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[19]>              724          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[19]>              729          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[19]>              725          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[19]>              771          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[19]>              746          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[19]>              737          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[19]>              750          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[19]>              707          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[19]>              697          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[19]>              775          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[19]>              752          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[19]>              785          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[19]>              723          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[19]>              805          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[19]>              736          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[19]>              760          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[19]>              787          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[19]>              764          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[19]>              770          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[19]>              743          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[19]>              765          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[19]>              802          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[19]>              787          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[19]>              761          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[19]>              744          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[19]>              726          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[19]>              776          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[19]>              728          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[19]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[19]>              738          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[19]>              711          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[19]>              769          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[20]>              781          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[20]>              775          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[20]>              771          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[20]>              725          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[20]>              721          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[20]>              743          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[20]>              715          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[20]>              711          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[20]>              727          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[20]>              746          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[20]>              751          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[20]>              743          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[20]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[20]>              733          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[20]>              761          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[20]>              754          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[20]>              730          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[20]>              702          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[20]>              758          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[20]>              711          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[20]>              738          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[20]>              770          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[20]>              733          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[20]>              791          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[20]>              747          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[20]>              771          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[20]>              761          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[20]>              703          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[20]>              749          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[20]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[20]>              736          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[20]>              756          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[20]>              733          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[20]>              757          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[20]>              697          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[20]>              748          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[20]>              759          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[20]>              750          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[20]>              742          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[20]>              726          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[20]>              762          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[20]>              737          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[20]>              710          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[20]>              739          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[20]>              740          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[20]>              776          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[20]>              783          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[20]>              752          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[20]>              775          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[20]>              705          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[20]>              749          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[20]>              764          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[20]>              770          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[20]>              774          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[20]>              748          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[20]>              779          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[20]>              754          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[20]>              808          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[20]>              743          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[20]>              688          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[20]>              744          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[20]>              720          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[20]>              721          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[20]>              719          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[21]>              728          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[21]>              741          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[21]>              738          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[21]>              774          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[21]>              752          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[21]>              751          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[21]>              769          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[21]>              775          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[21]>              756          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[21]>              740          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[21]>              771          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[21]>              745          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[21]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[21]>              745          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[21]>              769          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[21]>              731          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[21]>              803          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[21]>              782          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[21]>              725          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[21]>              736          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[21]>              743          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[21]>              785          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[21]>              762          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[21]>              740          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[21]>              757          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[21]>              697          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[21]>              702          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[21]>              741          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[21]>              732          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[21]>              715          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[21]>              756          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[21]>              774          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[21]>              692          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[21]>              745          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[21]>              744          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[21]>              727          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[21]>              760          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[21]>              733          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[21]>              742          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[21]>              779          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[21]>              713          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[21]>              722          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[21]>              736          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[21]>              737          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[21]>              775          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[21]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[21]>              754          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[21]>              743          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[21]>              715          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[21]>              779          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[21]>              721          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[21]>              781          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[21]>              773          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[21]>              727          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[21]>              733          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[21]>              757          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[21]>              775          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[21]>              717          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[21]>              727          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[21]>              745          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[21]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[21]>              726          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[21]>              712          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[21]>              776          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[22]>              769          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[22]>              697          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[22]>              775          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[22]>              740          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[22]>              746          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[22]>              743          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[22]>              697          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[22]>              781          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[22]>              776          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[22]>              714          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[22]>              738          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[22]>              705          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[22]>              758          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[22]>              730          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[22]>              763          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[22]>              721          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[22]>              756          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[22]>              748          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[22]>              757          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[22]>              763          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[22]>              800          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[22]>              740          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[22]>              727          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[22]>              720          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[22]>              734          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[22]>              719          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[22]>              762          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[22]>              723          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[22]>              748          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[22]>              746          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[22]>              755          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[22]>              711          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[22]>              779          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[22]>              769          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[22]>              736          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[22]>              733          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[22]>              742          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[22]>              721          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[22]>              774          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[22]>              711          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[22]>              742          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[22]>              729          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[22]>              727          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[22]>              760          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[22]>              696          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[22]>              741          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[22]>              727          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[22]>              754          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[22]>              784          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[22]>              711          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[22]>              709          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[22]>              688          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[22]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[22]>              729          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[22]>              719          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[22]>              714          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[22]>              791          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[22]>              742          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[22]>              754          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[22]>              666          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[22]>              785          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[22]>              750          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[22]>              758          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[22]>              705          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[23]>              777          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[23]>              733          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[23]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[23]>              792          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[23]>              808          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[23]>              778          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[23]>              740          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[23]>              741          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[23]>              708          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[23]>              740          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[23]>              687          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[23]>              769          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[23]>              740          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[23]>              736          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[23]>              683          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[23]>              765          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[23]>              743          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[23]>              773          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[23]>              808          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[23]>              771          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[23]>              775          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[23]>              772          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[23]>              762          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[23]>              748          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[23]>              726          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[23]>              727          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[23]>              768          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[23]>              758          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[23]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[23]>              750          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[23]>              733          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[23]>              746          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[23]>              767          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[23]>              749          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[23]>              772          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[23]>              716          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[23]>              723          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[23]>              706          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[23]>              765          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[23]>              730          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[23]>              748          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[23]>              704          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[23]>              709          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[23]>              737          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[23]>              676          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[23]>              749          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[23]>              694          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[23]>              703          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[23]>              751          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[23]>              704          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[23]>              744          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[23]>              753          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[23]>              708          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[23]>              726          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[23]>              704          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[23]>              757          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[23]>              796          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[23]>              762          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[23]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[23]>              746          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[23]>              735          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[23]>              745          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[23]>              706          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[23]>              712          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[24]>              743          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[24]>              768          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[24]>              741          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[24]>              748          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[24]>              753          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[24]>              814          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[24]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[24]>              734          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[24]>              722          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[24]>              727          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[24]>              764          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[24]>              703          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[24]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[24]>              763          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[24]>              743          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[24]>              769          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[24]>              762          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[24]>              714          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[24]>              733          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[24]>              792          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[24]>              724          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[24]>              730          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[24]>              732          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[24]>              721          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[24]>              766          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[24]>              794          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[24]>              739          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[24]>              729          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[24]>              717          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[24]>              692          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[24]>              701          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[24]>              753          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[24]>              808          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[24]>              760          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[24]>              794          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[24]>              715          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[24]>              760          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[24]>              703          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[24]>              785          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[24]>              755          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[24]>              730          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[24]>              735          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[24]>              810          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[24]>              746          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[24]>              772          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[24]>              718          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[24]>              708          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[24]>              737          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[24]>              805          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[24]>              731          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[24]>              772          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[24]>              779          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[24]>              730          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[24]>              733          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[24]>              738          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[24]>              748          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[24]>              783          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[24]>              699          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[24]>              754          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[24]>              729          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[24]>              693          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[24]>              764          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[24]>              724          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[24]>              770          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[25]>              780          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[25]>              750          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[25]>              730          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[25]>              759          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[25]>              779          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[25]>              746          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[25]>              747          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[25]>              708          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[25]>              779          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[25]>              739          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[25]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[25]>              798          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[25]>              704          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[25]>              708          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[25]>              735          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[25]>              711          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[25]>              688          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[25]>              774          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[25]>              722          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[25]>              717          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[25]>              713          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[25]>              719          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[25]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[25]>              784          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[25]>              739          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[25]>              714          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[25]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[25]>              741          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[25]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[25]>              760          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[25]>              787          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[25]>              768          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[25]>              709          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[25]>              737          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[25]>              661          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[25]>              729          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[25]>              703          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[25]>              712          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[25]>              772          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[25]>              685          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[25]>              712          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[25]>              688          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[25]>              729          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[25]>              764          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[25]>              787          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[25]>              720          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[25]>              792          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[25]>              750          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[25]>              705          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[25]>              829          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[25]>              769          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[25]>              749          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[25]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[25]>              751          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[25]>              763          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[25]>              686          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[25]>              764          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[25]>              698          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[25]>              752          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[25]>              731          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[25]>              770          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[25]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[25]>              790          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[25]>              718          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[26]>              760          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[26]>              716          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[26]>              710          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[26]>              731          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[26]>              721          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[26]>              768          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[26]>              739          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[26]>              763          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[26]>              783          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[26]>              735          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[26]>              778          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[26]>              769          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[26]>              742          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[26]>              730          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[26]>              749          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[26]>              714          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[26]>              702          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[26]>              754          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[26]>              741          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[26]>              725          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[26]>              771          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[26]>              734          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[26]>              728          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[26]>              740          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[26]>              761          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[26]>              748          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[26]>              742          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[26]>              701          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[26]>              755          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[26]>              799          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[26]>              765          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[26]>              732          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[26]>              760          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[26]>              801          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[26]>              764          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[26]>              745          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[26]>              766          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[26]>              728          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[26]>              780          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[26]>              781          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[26]>              771          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[26]>              721          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[26]>              777          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[26]>              746          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[26]>              726          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[26]>              715          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[26]>              752          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[26]>              702          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[26]>              745          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[26]>              773          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[26]>              755          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[26]>              774          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[26]>              787          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[26]>              764          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[26]>              784          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[26]>              773          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[26]>              742          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[26]>              751          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[26]>              772          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[26]>              747          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[26]>              728          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[26]>              756          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[26]>              696          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[26]>              721          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[27]>              772          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[27]>              762          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[27]>              717          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[27]>              755          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[27]>              772          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[27]>              719          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[27]>              726          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[27]>              770          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[27]>              767          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[27]>              765          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[27]>              800          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[27]>              720          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[27]>              776          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[27]>              732          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[27]>              749          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[27]>              751          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[27]>              761          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[27]>              769          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[27]>              780          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[27]>              709          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[27]>              731          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[27]>              710          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[27]>              744          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[27]>              736          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[27]>              767          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[27]>              748          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[27]>              695          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[27]>              735          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[27]>              772          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[27]>              759          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[27]>              763          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[27]>              728          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[27]>              715          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[27]>              777          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[27]>              771          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[27]>              754          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[27]>              745          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[27]>              724          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[27]>              768          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[27]>              758          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[27]>              699          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[27]>              702          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[27]>              741          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[27]>              827          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[27]>              764          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[27]>              766          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[27]>              752          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[27]>              742          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[27]>              769          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[27]>              789          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[27]>              747          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[27]>              755          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[27]>              738          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[27]>              748          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[27]>              744          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[27]>              770          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[27]>              765          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[27]>              723          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[27]>              766          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[27]>              789          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[27]>              721          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[27]>              773          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[27]>              749          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[27]>              744          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[28]>              787          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[28]>              739          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[28]>              761          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[28]>              752          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[28]>              725          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[28]>              751          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[28]>              756          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[28]>              735          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[28]>              789          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[28]>              746          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[28]>              714          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[28]>              740          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[28]>              778          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[28]>              738          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[28]>              755          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[28]>              734          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[28]>              739          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[28]>              767          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[28]>              780          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[28]>              719          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[28]>              758          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[28]>              699          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[28]>              745          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[28]>              745          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[28]>              754          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[28]>              730          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[28]>              728          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[28]>              748          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[28]>              731          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[28]>              741          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[28]>              754          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[28]>              717          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[28]>              688          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[28]>              756          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[28]>              784          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[28]>              752          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[28]>              774          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[28]>              747          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[28]>              714          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[28]>              760          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[28]>              702          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[28]>              763          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[28]>              744          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[28]>              773          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[28]>              758          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[28]>              727          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[28]>              745          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[28]>              753          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[28]>              740          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[28]>              758          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[28]>              731          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[28]>              722          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[28]>              768          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[28]>              741          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[28]>              746          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[28]>              696          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[28]>              756          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[28]>              758          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[28]>              740          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[28]>              776          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[28]>              712          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[28]>              732          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[28]>              740          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[28]>              767          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[29]>              734          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[29]>              735          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[29]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[29]>              749          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[29]>              784          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[29]>              759          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[29]>              704          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[29]>              676          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[29]>              774          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[29]>              731          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[29]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[29]>              707          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[29]>              730          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[29]>              778          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[29]>              731          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[29]>              735          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[29]>              775          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[29]>              765          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[29]>              773          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[29]>              742          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[29]>              693          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[29]>              796          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[29]>              764          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[29]>              790          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[29]>              794          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[29]>              768          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[29]>              740          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[29]>              756          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[29]>              780          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[29]>              694          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[29]>              724          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[29]>              745          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[29]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[29]>              721          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[29]>              780          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[29]>              750          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[29]>              775          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[29]>              734          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[29]>              743          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[29]>              749          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[29]>              714          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[29]>              757          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[29]>              735          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[29]>              733          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[29]>              743          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[29]>              756          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[29]>              720          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[29]>              761          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[29]>              719          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[29]>              725          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[29]>              729          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[29]>              716          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[29]>              774          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[29]>              733          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[29]>              738          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[29]>              762          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[29]>              718          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[29]>              778          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[29]>              719          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[29]>              784          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[29]>              757          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[29]>              694          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[29]>              772          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[29]>              740          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[30]>              780          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[30]>              832          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[30]>              694          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[30]>              755          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[30]>              729          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[30]>              775          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[30]>              725          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[30]>              752          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[30]>              720          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[30]>              747          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[30]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[30]>              704          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[30]>              787          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[30]>              729          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[30]>              759          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[30]>              758          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[30]>              699          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[30]>              742          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[30]>              765          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[30]>              708          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[30]>              783          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[30]>              716          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[30]>              747          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[30]>              728          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[30]>              730          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[30]>              774          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[30]>              718          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[30]>              777          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[30]>              732          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[30]>              760          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[30]>              727          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[30]>              776          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[30]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[30]>              757          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[30]>              729          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[30]>              762          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[30]>              727          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[30]>              702          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[30]>              776          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[30]>              750          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[30]>              718          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[30]>              743          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[30]>              758          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[30]>              736          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[30]>              811          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[30]>              728          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[30]>              760          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[30]>              749          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[30]>              785          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[30]>              741          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[30]>              750          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[30]>              729          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[30]>              723          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[30]>              713          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[30]>              748          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[30]>              731          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[30]>              780          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[30]>              761          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[30]>              750          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[30]>              756          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[30]>              767          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[30]>              705          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[30]>              668          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[30]>              714          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[31]>              747          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[31]>              749          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[31]>              732          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[31]>              748          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[31]>              775          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[31]>              732          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[31]>              741          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[31]>              779          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[31]>              748          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[31]>              751          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[31]>              746          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[31]>              705          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[31]>              680          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[31]>              790          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[31]>              679          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[31]>              788          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[31]>              752          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[31]>              723          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[31]>              733          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[31]>              752          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[31]>              769          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[31]>              760          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[31]>              735          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[31]>              767          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[31]>              685          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[31]>              803          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[31]>              751          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[31]>              762          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[31]>              734          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[31]>              770          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[31]>              762          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[31]>              749          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[31]>              740          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[31]>              752          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[31]>              750          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[31]>              769          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[31]>              734          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[31]>              748          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[31]>              766          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[31]>              702          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[31]>              731          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[31]>              760          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[31]>              767          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[31]>              753          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[31]>              755          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[31]>              766          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[31]>              775          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[31]>              712          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[31]>              734          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[31]>              773          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[31]>              783          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[31]>              701          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[31]>              737          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[31]>              792          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[31]>              765          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[31]>              726          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[31]>              749          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[31]>              762          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[31]>              745          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[31]>              728          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[31]>              733          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[31]>              762          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[31]>              732          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[31]>              745          1 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_sr2             100.0%        100 Covered                   
        covered/total bins:                              1024       1024                           
        missing/total bins:                                 0       1024                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <AND_p,auto[0],auto[0],auto[0]>              3008          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[0]>              2956          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[0]>              3009          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[0]>              2974          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[0]>              3005          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[0]>              3044          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[0]>              2964          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[0]>              2952          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[0]>              2961          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[0]>              2918          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[0]>              3104          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[0]>              2979          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[0]>              2883          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[0]>              2951          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[0]>              2972          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[0]>              3003          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[0]>              3011          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[0]>              2964          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[0]>              2955          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[0]>              2973          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[0]>              3046          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[0]>              3021          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[0]>              3051          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[0]>              3039          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[0]>              2965          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[0]>              3015          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[0]>              3081          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[0]>              2981          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[0]>              2993          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[0]>              3036          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[0]>              2925          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[0]>              3002          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[0]>              2942          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[0]>              2991          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[0]>              2946          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[0]>              2980          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[0]>              2954          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[0]>              3032          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[0]>              3020          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[0]>              2982          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[0]>              3019          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[0]>              2974          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[0]>              3017          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[0]>              2972          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[0]>              2970          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[0]>              3043          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[0]>              2997          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[0]>              2912          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[0]>              2891          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[0]>              2942          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[0]>              2946          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[0]>              2902          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[0]>              3013          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[0]>              2836          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[0]>              3026          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[0]>              3011          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[0]>              2966          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[0]>              2983          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[0]>              3088          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[0]>              2999          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[0]>              2983          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[0]>              2909          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[0]>              3115          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[0]>              2956          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[1]>              2967          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[1]>              3056          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[1]>              3047          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[1]>              3058          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[1]>              2981          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[1]>              2914          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[1]>              3025          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[1]>              2918          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[1]>              3074          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[1]>              2968          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[1]>              2938          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[1]>              3054          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[1]>              2977          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[1]>              2946          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[1]>              2962          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[1]>              3074          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[1]>              2914          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[1]>              3090          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[1]>              2879          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[1]>              3063          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[1]>              3005          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[1]>              2967          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[1]>              2945          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[1]>              2866          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[1]>              2926          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[1]>              2964          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[1]>              2959          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[1]>              3016          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[1]>              3055          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[1]>              2929          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[1]>              2900          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[1]>              2875          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[1]>              2926          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[1]>              2931          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[1]>              2954          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[1]>              2991          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[1]>              3024          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[1]>              2983          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[1]>              3014          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[1]>              2952          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[1]>              2846          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[1]>              3013          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[1]>              2964          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[1]>              3023          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[1]>              2846          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[1]>              3005          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[1]>              3079          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[1]>              3008          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[1]>              2942          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[1]>              3002          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[1]>              2982          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[1]>              2986          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[1]>              2990          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[1]>              2965          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[1]>              3055          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[1]>              2972          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[1]>              3065          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[1]>              2977          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[1]>              3011          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[1]>              2991          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[1]>              3015          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[1]>              3066          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[1]>              3048          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[1]>              3001          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[2]>              2968          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[2]>              2980          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[2]>              2997          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[2]>              2963          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[2]>              2944          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[2]>              3044          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[2]>              3024          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[2]>              3087          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[2]>              3017          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[2]>              3037          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[2]>              2973          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[2]>              3004          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[2]>              2969          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[2]>              3052          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[2]>              2971          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[2]>              2955          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[2]>              3010          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[2]>              2947          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[2]>              3035          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[2]>              2890          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[2]>              2975          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[2]>              3011          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[2]>              2874          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[2]>              2922          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[2]>              3078          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[2]>              3050          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[2]>              2972          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[2]>              3052          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[2]>              3029          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[2]>              3058          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[2]>              2990          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[2]>              2943          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[2]>              3025          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[2]>              2983          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[2]>              3037          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[2]>              3038          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[2]>              3031          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[2]>              2972          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[2]>              2936          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[2]>              2962          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[2]>              3078          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[2]>              3016          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[2]>              3034          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[2]>              2968          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[2]>              2940          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[2]>              2892          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[2]>              2910          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[2]>              2982          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[2]>              2980          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[2]>              2893          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[2]>              3015          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[2]>              3056          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[2]>              3048          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[2]>              2950          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[2]>              3026          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[2]>              2974          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[2]>              2962          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[2]>              2898          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[2]>              2957          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[2]>              2979          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[2]>              2874          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[2]>              2997          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[2]>              3026          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[2]>              2987          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[3]>              2945          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[3]>              2947          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[3]>              2986          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[3]>              2964          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[3]>              2924          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[3]>              2977          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[3]>              2949          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[3]>              3016          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[3]>              2989          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[3]>              2991          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[3]>              2971          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[3]>              3025          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[3]>              2983          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[3]>              2967          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[3]>              2950          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[3]>              2933          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[3]>              2943          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[3]>              3001          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[3]>              2918          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[3]>              2960          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[3]>              2947          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[3]>              3023          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[3]>              2972          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[3]>              3019          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[3]>              2979          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[3]>              2942          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[3]>              2902          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[3]>              2920          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[3]>              2939          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[3]>              3031          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[3]>              3025          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[3]>              2925          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[3]>              2933          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[3]>              2981          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[3]>              2970          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[3]>              2879          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[3]>              3035          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[3]>              2970          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[3]>              2951          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[3]>              2997          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[3]>              3031          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[3]>              2989          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[3]>              2962          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[3]>              3002          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[3]>              2981          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[3]>              2865          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[3]>              3038          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[3]>              2897          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[3]>              2904          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[3]>              2947          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[3]>              2967          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[3]>              3052          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[3]>              3019          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[3]>              3018          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[3]>              3010          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[3]>              3036          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[3]>              3077          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[3]>              2988          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[3]>              3023          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[3]>              2903          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[3]>              2954          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[3]>              2946          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[3]>              2992          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[3]>              2908          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[4]>              2921          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[4]>              2943          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[4]>              3008          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[4]>              2962          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[4]>              2983          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[4]>              2955          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[4]>              3104          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[4]>              2988          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[4]>              2997          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[4]>              2875          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[4]>              3019          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[4]>              3019          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[4]>              3000          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[4]>              2935          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[4]>              2933          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[4]>              2989          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[4]>              2922          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[4]>              3010          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[4]>              2904          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[4]>              2940          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[4]>              2952          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[4]>              2923          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[4]>              2921          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[4]>              3081          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[4]>              2940          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[4]>              2994          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[4]>              3006          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[4]>              2933          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[4]>              3015          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[4]>              2932          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[4]>              2974          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[4]>              2966          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[4]>              3014          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[4]>              2996          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[4]>              2982          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[4]>              2981          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[4]>              3013          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[4]>              2872          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[4]>              3046          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[4]>              2981          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[4]>              3048          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[4]>              3027          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[4]>              3091          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[4]>              2896          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[4]>              3042          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[4]>              2959          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[4]>              2949          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[4]>              2937          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[4]>              2991          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[4]>              2947          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[4]>              3013          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[4]>              2998          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[4]>              3036          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[4]>              2862          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[4]>              3008          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[4]>              2963          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[4]>              2871          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[4]>              2877          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[4]>              3080          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[4]>              2972          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[4]>              2956          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[4]>              2974          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[4]>              3028          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[4]>              2921          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[5]>              3007          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[5]>              2865          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[5]>              3082          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[5]>              2987          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[5]>              2968          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[5]>              2859          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[5]>              2965          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[5]>              3015          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[5]>              2975          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[5]>              3010          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[5]>              3025          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[5]>              2922          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[5]>              2981          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[5]>              2978          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[5]>              2945          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[5]>              2943          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[5]>              2908          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[5]>              2899          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[5]>              2978          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[5]>              2984          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[5]>              2918          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[5]>              3021          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[5]>              2942          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[5]>              3049          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[5]>              2995          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[5]>              2995          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[5]>              3005          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[5]>              3051          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[5]>              3026          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[5]>              3004          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[5]>              3072          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[5]>              3011          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[5]>              3033          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[5]>              3031          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[5]>              3011          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[5]>              2936          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[5]>              3025          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[5]>              3052          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[5]>              3006          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[5]>              2933          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[5]>              2997          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[5]>              2960          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[5]>              2985          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[5]>              2948          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[5]>              2960          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[5]>              2927          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[5]>              3017          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[5]>              2999          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[5]>              2899          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[5]>              2866          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[5]>              2949          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[5]>              3026          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[5]>              3037          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[5]>              3008          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[5]>              3038          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[5]>              2926          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[5]>              3012          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[5]>              2864          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[5]>              2877          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[5]>              3025          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[5]>              2936          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[5]>              2969          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[5]>              3032          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[5]>              3026          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[6]>              2886          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[6]>              2929          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[6]>              2965          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[6]>              2916          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[6]>              2857          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[6]>              2906          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[6]>              2936          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[6]>              2956          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[6]>              2952          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[6]>              3028          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[6]>              2978          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[6]>              2897          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[6]>              3010          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[6]>              2856          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[6]>              3033          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[6]>              3034          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[6]>              2923          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[6]>              2983          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[6]>              3030          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[6]>              2947          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[6]>              2961          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[6]>              2961          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[6]>              2969          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[6]>              3030          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[6]>              3084          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[6]>              3007          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[6]>              3005          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[6]>              2981          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[6]>              2920          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[6]>              2960          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[6]>              2897          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[6]>              3018          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[6]>              2902          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[6]>              2869          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[6]>              2952          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[6]>              2957          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[6]>              3021          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[6]>              2971          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[6]>              2971          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[6]>              3076          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[6]>              3029          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[6]>              2988          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[6]>              2933          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[6]>              3040          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[6]>              2922          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[6]>              3039          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[6]>              2993          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[6]>              3045          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[6]>              2955          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[6]>              2930          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[6]>              3015          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[6]>              3019          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[6]>              3063          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[6]>              3052          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[6]>              3022          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[6]>              2971          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[6]>              2906          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[6]>              2963          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[6]>              2988          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[6]>              2946          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[6]>              2999          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[6]>              2971          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[6]>              2919          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[6]>              2929          1 Covered                   
        bin <AND_p,auto[0],auto[0],auto[7]>              3029          1 Covered                   
        bin <AND_p,auto[1],auto[0],auto[7]>              3011          1 Covered                   
        bin <AND_p,auto[2],auto[0],auto[7]>              2885          1 Covered                   
        bin <AND_p,auto[3],auto[0],auto[7]>              3060          1 Covered                   
        bin <AND_p,auto[4],auto[0],auto[7]>              2922          1 Covered                   
        bin <AND_p,auto[5],auto[0],auto[7]>              2922          1 Covered                   
        bin <AND_p,auto[6],auto[0],auto[7]>              2950          1 Covered                   
        bin <AND_p,auto[7],auto[0],auto[7]>              3152          1 Covered                   
        bin <AND_p,auto[0],auto[1],auto[7]>              2955          1 Covered                   
        bin <AND_p,auto[1],auto[1],auto[7]>              3056          1 Covered                   
        bin <AND_p,auto[2],auto[1],auto[7]>              2993          1 Covered                   
        bin <AND_p,auto[3],auto[1],auto[7]>              3053          1 Covered                   
        bin <AND_p,auto[4],auto[1],auto[7]>              2971          1 Covered                   
        bin <AND_p,auto[5],auto[1],auto[7]>              3031          1 Covered                   
        bin <AND_p,auto[6],auto[1],auto[7]>              2966          1 Covered                   
        bin <AND_p,auto[7],auto[1],auto[7]>              3059          1 Covered                   
        bin <AND_p,auto[0],auto[2],auto[7]>              3011          1 Covered                   
        bin <AND_p,auto[1],auto[2],auto[7]>              2951          1 Covered                   
        bin <AND_p,auto[2],auto[2],auto[7]>              3032          1 Covered                   
        bin <AND_p,auto[3],auto[2],auto[7]>              2980          1 Covered                   
        bin <AND_p,auto[4],auto[2],auto[7]>              3011          1 Covered                   
        bin <AND_p,auto[5],auto[2],auto[7]>              2883          1 Covered                   
        bin <AND_p,auto[6],auto[2],auto[7]>              2943          1 Covered                   
        bin <AND_p,auto[7],auto[2],auto[7]>              2999          1 Covered                   
        bin <AND_p,auto[0],auto[3],auto[7]>              3024          1 Covered                   
        bin <AND_p,auto[1],auto[3],auto[7]>              2984          1 Covered                   
        bin <AND_p,auto[2],auto[3],auto[7]>              3062          1 Covered                   
        bin <AND_p,auto[3],auto[3],auto[7]>              2949          1 Covered                   
        bin <AND_p,auto[4],auto[3],auto[7]>              2966          1 Covered                   
        bin <AND_p,auto[5],auto[3],auto[7]>              2950          1 Covered                   
        bin <AND_p,auto[6],auto[3],auto[7]>              2960          1 Covered                   
        bin <AND_p,auto[7],auto[3],auto[7]>              2907          1 Covered                   
        bin <AND_p,auto[0],auto[4],auto[7]>              3041          1 Covered                   
        bin <AND_p,auto[1],auto[4],auto[7]>              2942          1 Covered                   
        bin <AND_p,auto[2],auto[4],auto[7]>              2965          1 Covered                   
        bin <AND_p,auto[3],auto[4],auto[7]>              3038          1 Covered                   
        bin <AND_p,auto[4],auto[4],auto[7]>              2936          1 Covered                   
        bin <AND_p,auto[5],auto[4],auto[7]>              2885          1 Covered                   
        bin <AND_p,auto[6],auto[4],auto[7]>              2980          1 Covered                   
        bin <AND_p,auto[7],auto[4],auto[7]>              2988          1 Covered                   
        bin <AND_p,auto[0],auto[5],auto[7]>              3027          1 Covered                   
        bin <AND_p,auto[1],auto[5],auto[7]>              2956          1 Covered                   
        bin <AND_p,auto[2],auto[5],auto[7]>              2946          1 Covered                   
        bin <AND_p,auto[3],auto[5],auto[7]>              3005          1 Covered                   
        bin <AND_p,auto[4],auto[5],auto[7]>              3061          1 Covered                   
        bin <AND_p,auto[5],auto[5],auto[7]>              3048          1 Covered                   
        bin <AND_p,auto[6],auto[5],auto[7]>              2995          1 Covered                   
        bin <AND_p,auto[7],auto[5],auto[7]>              3011          1 Covered                   
        bin <AND_p,auto[0],auto[6],auto[7]>              3013          1 Covered                   
        bin <AND_p,auto[1],auto[6],auto[7]>              3017          1 Covered                   
        bin <AND_p,auto[2],auto[6],auto[7]>              2966          1 Covered                   
        bin <AND_p,auto[3],auto[6],auto[7]>              3056          1 Covered                   
        bin <AND_p,auto[4],auto[6],auto[7]>              3007          1 Covered                   
        bin <AND_p,auto[5],auto[6],auto[7]>              3012          1 Covered                   
        bin <AND_p,auto[6],auto[6],auto[7]>              2921          1 Covered                   
        bin <AND_p,auto[7],auto[6],auto[7]>              2987          1 Covered                   
        bin <AND_p,auto[0],auto[7],auto[7]>              2968          1 Covered                   
        bin <AND_p,auto[1],auto[7],auto[7]>              3070          1 Covered                   
        bin <AND_p,auto[2],auto[7],auto[7]>              2888          1 Covered                   
        bin <AND_p,auto[3],auto[7],auto[7]>              2979          1 Covered                   
        bin <AND_p,auto[4],auto[7],auto[7]>              2982          1 Covered                   
        bin <AND_p,auto[5],auto[7],auto[7]>              2989          1 Covered                   
        bin <AND_p,auto[6],auto[7],auto[7]>              3037          1 Covered                   
        bin <AND_p,auto[7],auto[7],auto[7]>              2975          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[0]>              3023          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[0]>              2939          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[0]>              3007          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[0]>              3114          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[0]>              2974          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[0]>              2974          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[0]>              3098          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[0]>              2949          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[0]>              3016          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[0]>              3012          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[0]>              3008          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[0]>              2944          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[0]>              2987          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[0]>              2963          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[0]>              3041          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[0]>              2964          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[0]>              2959          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[0]>              3001          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[0]>              2979          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[0]>              2957          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[0]>              3037          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[0]>              2930          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[0]>              3054          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[0]>              2887          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[0]>              2964          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[0]>              3011          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[0]>              3014          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[0]>              2929          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[0]>              2948          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[0]>              2969          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[0]>              2893          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[0]>              2999          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[0]>              2985          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[0]>              2850          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[0]>              3035          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[0]>              3027          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[0]>              3015          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[0]>              2883          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[0]>              2861          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[0]>              2887          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[0]>              2969          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[0]>              2972          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[0]>              2976          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[0]>              2983          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[0]>              3019          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[0]>              3015          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[0]>              2942          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[0]>              2936          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[0]>              2980          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[0]>              2949          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[0]>              2931          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[0]>              2997          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[0]>              3000          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[0]>              2980          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[0]>              3030          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[0]>              3093          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[0]>              2946          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[0]>              2933          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[0]>              2901          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[0]>              3039          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[0]>              3001          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[0]>              3017          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[0]>              3001          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[0]>              3026          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[1]>              2955          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[1]>              2992          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[1]>              2958          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[1]>              2912          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[1]>              2951          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[1]>              3123          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[1]>              2958          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[1]>              3066          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[1]>              2976          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[1]>              3005          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[1]>              2992          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[1]>              2980          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[1]>              2900          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[1]>              3002          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[1]>              3021          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[1]>              2950          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[1]>              3054          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[1]>              3038          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[1]>              2997          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[1]>              2996          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[1]>              3109          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[1]>              3074          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[1]>              2976          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[1]>              2955          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[1]>              3003          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[1]>              2958          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[1]>              2962          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[1]>              2950          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[1]>              2987          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[1]>              2977          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[1]>              2906          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[1]>              3010          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[1]>              3021          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[1]>              2949          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[1]>              3005          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[1]>              2944          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[1]>              2894          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[1]>              2945          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[1]>              2966          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[1]>              2908          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[1]>              2983          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[1]>              2923          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[1]>              2928          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[1]>              3015          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[1]>              3039          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[1]>              2966          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[1]>              3003          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[1]>              3086          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[1]>              2955          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[1]>              2990          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[1]>              2931          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[1]>              3036          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[1]>              3037          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[1]>              2996          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[1]>              2949          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[1]>              2916          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[1]>              2961          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[1]>              3086          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[1]>              3043          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[1]>              2962          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[1]>              2961          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[1]>              2987          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[1]>              2962          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[1]>              3006          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[2]>              2927          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[2]>              2843          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[2]>              3033          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[2]>              2891          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[2]>              2956          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[2]>              2972          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[2]>              2964          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[2]>              2995          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[2]>              2934          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[2]>              2956          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[2]>              2938          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[2]>              3046          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[2]>              2947          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[2]>              3003          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[2]>              2955          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[2]>              3011          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[2]>              2958          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[2]>              3040          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[2]>              2973          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[2]>              2953          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[2]>              3024          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[2]>              2969          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[2]>              3020          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[2]>              2953          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[2]>              3024          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[2]>              2903          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[2]>              2967          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[2]>              2957          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[2]>              2950          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[2]>              3065          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[2]>              3000          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[2]>              3062          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[2]>              2991          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[2]>              2904          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[2]>              3017          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[2]>              2992          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[2]>              2981          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[2]>              2956          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[2]>              3036          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[2]>              3064          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[2]>              3013          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[2]>              2944          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[2]>              2956          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[2]>              3027          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[2]>              3003          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[2]>              2989          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[2]>              3018          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[2]>              2959          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[2]>              2942          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[2]>              3026          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[2]>              3025          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[2]>              2995          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[2]>              3036          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[2]>              2976          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[2]>              2937          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[2]>              2918          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[2]>              3001          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[2]>              2967          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[2]>              2982          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[2]>              3013          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[2]>              2985          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[2]>              2953          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[2]>              2933          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[2]>              3064          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[3]>              3038          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[3]>              3055          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[3]>              3041          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[3]>              2999          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[3]>              2988          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[3]>              2982          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[3]>              2945          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[3]>              3014          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[3]>              3032          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[3]>              2944          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[3]>              2982          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[3]>              3091          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[3]>              2890          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[3]>              2916          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[3]>              3042          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[3]>              2989          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[3]>              3020          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[3]>              3004          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[3]>              3038          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[3]>              3029          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[3]>              2932          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[3]>              2974          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[3]>              2965          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[3]>              3088          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[3]>              2986          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[3]>              3103          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[3]>              3008          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[3]>              3034          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[3]>              2989          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[3]>              3086          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[3]>              3034          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[3]>              2918          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[3]>              2986          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[3]>              2975          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[3]>              3055          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[3]>              2936          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[3]>              2985          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[3]>              3028          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[3]>              3020          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[3]>              3045          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[3]>              3053          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[3]>              2936          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[3]>              3004          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[3]>              3027          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[3]>              2989          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[3]>              2969          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[3]>              2932          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[3]>              3012          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[3]>              2952          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[3]>              2917          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[3]>              2958          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[3]>              2982          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[3]>              2917          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[3]>              2993          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[3]>              3092          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[3]>              2994          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[3]>              2995          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[3]>              2950          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[3]>              3053          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[3]>              2920          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[3]>              2977          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[3]>              2992          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[3]>              2965          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[3]>              2953          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[4]>              2909          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[4]>              2907          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[4]>              2969          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[4]>              2991          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[4]>              2947          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[4]>              3028          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[4]>              2960          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[4]>              2970          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[4]>              2939          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[4]>              2963          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[4]>              3055          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[4]>              2974          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[4]>              2957          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[4]>              2927          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[4]>              2874          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[4]>              3079          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[4]>              3049          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[4]>              3023          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[4]>              3000          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[4]>              3037          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[4]>              2934          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[4]>              2969          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[4]>              2998          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[4]>              2978          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[4]>              3024          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[4]>              2996          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[4]>              3035          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[4]>              2887          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[4]>              2953          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[4]>              3055          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[4]>              3044          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[4]>              3023          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[4]>              3109          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[4]>              2999          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[4]>              2910          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[4]>              2881          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[4]>              2965          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[4]>              2947          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[4]>              2954          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[4]>              2988          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[4]>              2990          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[4]>              2950          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[4]>              2910          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[4]>              2974          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[4]>              2936          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[4]>              3005          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[4]>              3035          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[4]>              2891          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[4]>              2954          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[4]>              2887          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[4]>              2909          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[4]>              2986          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[4]>              3013          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[4]>              2989          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[4]>              3027          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[4]>              2999          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[4]>              2926          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[4]>              3055          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[4]>              2898          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[4]>              2979          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[4]>              2988          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[4]>              3029          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[4]>              3004          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[4]>              3039          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[5]>              2934          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[5]>              2911          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[5]>              2938          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[5]>              2967          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[5]>              3005          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[5]>              3017          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[5]>              3004          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[5]>              3029          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[5]>              3101          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[5]>              3030          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[5]>              2970          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[5]>              3027          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[5]>              2987          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[5]>              2999          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[5]>              3002          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[5]>              3021          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[5]>              3032          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[5]>              3034          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[5]>              2952          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[5]>              2996          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[5]>              2966          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[5]>              3013          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[5]>              2924          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[5]>              2961          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[5]>              3015          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[5]>              2931          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[5]>              3020          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[5]>              3096          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[5]>              2899          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[5]>              3055          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[5]>              3007          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[5]>              2949          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[5]>              2998          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[5]>              2994          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[5]>              3068          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[5]>              2934          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[5]>              2978          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[5]>              2905          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[5]>              2958          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[5]>              2960          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[5]>              3069          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[5]>              2978          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[5]>              3002          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[5]>              2964          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[5]>              2990          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[5]>              2967          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[5]>              2891          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[5]>              3007          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[5]>              2937          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[5]>              2921          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[5]>              2969          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[5]>              2984          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[5]>              2937          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[5]>              2996          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[5]>              2902          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[5]>              2948          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[5]>              3002          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[5]>              3013          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[5]>              2916          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[5]>              2977          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[5]>              2923          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[5]>              3033          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[5]>              3116          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[5]>              2975          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[6]>              2897          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[6]>              2990          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[6]>              3010          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[6]>              3015          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[6]>              3001          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[6]>              2953          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[6]>              3037          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[6]>              2960          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[6]>              3040          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[6]>              3041          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[6]>              2971          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[6]>              2886          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[6]>              2915          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[6]>              2968          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[6]>              3040          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[6]>              3023          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[6]>              3022          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[6]>              2899          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[6]>              2944          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[6]>              2991          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[6]>              2978          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[6]>              2995          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[6]>              2971          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[6]>              2921          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[6]>              3034          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[6]>              3095          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[6]>              2947          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[6]>              3072          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[6]>              2994          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[6]>              2970          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[6]>              3018          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[6]>              2972          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[6]>              3022          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[6]>              2938          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[6]>              2907          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[6]>              2944          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[6]>              2992          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[6]>              2978          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[6]>              2912          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[6]>              2959          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[6]>              3085          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[6]>              2971          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[6]>              3099          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[6]>              2994          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[6]>              2994          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[6]>              2953          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[6]>              2927          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[6]>              3065          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[6]>              2971          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[6]>              2922          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[6]>              2975          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[6]>              2894          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[6]>              3080          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[6]>              3104          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[6]>              2946          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[6]>              2879          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[6]>              2948          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[6]>              3080          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[6]>              2953          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[6]>              3069          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[6]>              3000          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[6]>              2942          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[6]>              3047          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[6]>              3044          1 Covered                   
        bin <ADD_p,auto[0],auto[0],auto[7]>              3047          1 Covered                   
        bin <ADD_p,auto[1],auto[0],auto[7]>              2953          1 Covered                   
        bin <ADD_p,auto[2],auto[0],auto[7]>              2991          1 Covered                   
        bin <ADD_p,auto[3],auto[0],auto[7]>              2963          1 Covered                   
        bin <ADD_p,auto[4],auto[0],auto[7]>              3065          1 Covered                   
        bin <ADD_p,auto[5],auto[0],auto[7]>              3017          1 Covered                   
        bin <ADD_p,auto[6],auto[0],auto[7]>              2892          1 Covered                   
        bin <ADD_p,auto[7],auto[0],auto[7]>              2954          1 Covered                   
        bin <ADD_p,auto[0],auto[1],auto[7]>              2936          1 Covered                   
        bin <ADD_p,auto[1],auto[1],auto[7]>              3080          1 Covered                   
        bin <ADD_p,auto[2],auto[1],auto[7]>              3025          1 Covered                   
        bin <ADD_p,auto[3],auto[1],auto[7]>              2985          1 Covered                   
        bin <ADD_p,auto[4],auto[1],auto[7]>              2961          1 Covered                   
        bin <ADD_p,auto[5],auto[1],auto[7]>              2981          1 Covered                   
        bin <ADD_p,auto[6],auto[1],auto[7]>              2966          1 Covered                   
        bin <ADD_p,auto[7],auto[1],auto[7]>              2825          1 Covered                   
        bin <ADD_p,auto[0],auto[2],auto[7]>              3067          1 Covered                   
        bin <ADD_p,auto[1],auto[2],auto[7]>              2902          1 Covered                   
        bin <ADD_p,auto[2],auto[2],auto[7]>              2906          1 Covered                   
        bin <ADD_p,auto[3],auto[2],auto[7]>              3103          1 Covered                   
        bin <ADD_p,auto[4],auto[2],auto[7]>              2961          1 Covered                   
        bin <ADD_p,auto[5],auto[2],auto[7]>              3061          1 Covered                   
        bin <ADD_p,auto[6],auto[2],auto[7]>              2916          1 Covered                   
        bin <ADD_p,auto[7],auto[2],auto[7]>              2968          1 Covered                   
        bin <ADD_p,auto[0],auto[3],auto[7]>              2900          1 Covered                   
        bin <ADD_p,auto[1],auto[3],auto[7]>              3041          1 Covered                   
        bin <ADD_p,auto[2],auto[3],auto[7]>              3016          1 Covered                   
        bin <ADD_p,auto[3],auto[3],auto[7]>              2993          1 Covered                   
        bin <ADD_p,auto[4],auto[3],auto[7]>              2951          1 Covered                   
        bin <ADD_p,auto[5],auto[3],auto[7]>              2877          1 Covered                   
        bin <ADD_p,auto[6],auto[3],auto[7]>              3008          1 Covered                   
        bin <ADD_p,auto[7],auto[3],auto[7]>              3049          1 Covered                   
        bin <ADD_p,auto[0],auto[4],auto[7]>              2987          1 Covered                   
        bin <ADD_p,auto[1],auto[4],auto[7]>              2945          1 Covered                   
        bin <ADD_p,auto[2],auto[4],auto[7]>              3006          1 Covered                   
        bin <ADD_p,auto[3],auto[4],auto[7]>              2981          1 Covered                   
        bin <ADD_p,auto[4],auto[4],auto[7]>              2948          1 Covered                   
        bin <ADD_p,auto[5],auto[4],auto[7]>              2823          1 Covered                   
        bin <ADD_p,auto[6],auto[4],auto[7]>              3065          1 Covered                   
        bin <ADD_p,auto[7],auto[4],auto[7]>              3012          1 Covered                   
        bin <ADD_p,auto[0],auto[5],auto[7]>              2865          1 Covered                   
        bin <ADD_p,auto[1],auto[5],auto[7]>              3007          1 Covered                   
        bin <ADD_p,auto[2],auto[5],auto[7]>              3152          1 Covered                   
        bin <ADD_p,auto[3],auto[5],auto[7]>              2888          1 Covered                   
        bin <ADD_p,auto[4],auto[5],auto[7]>              2908          1 Covered                   
        bin <ADD_p,auto[5],auto[5],auto[7]>              2922          1 Covered                   
        bin <ADD_p,auto[6],auto[5],auto[7]>              2934          1 Covered                   
        bin <ADD_p,auto[7],auto[5],auto[7]>              2926          1 Covered                   
        bin <ADD_p,auto[0],auto[6],auto[7]>              2958          1 Covered                   
        bin <ADD_p,auto[1],auto[6],auto[7]>              3004          1 Covered                   
        bin <ADD_p,auto[2],auto[6],auto[7]>              2883          1 Covered                   
        bin <ADD_p,auto[3],auto[6],auto[7]>              2930          1 Covered                   
        bin <ADD_p,auto[4],auto[6],auto[7]>              3023          1 Covered                   
        bin <ADD_p,auto[5],auto[6],auto[7]>              2878          1 Covered                   
        bin <ADD_p,auto[6],auto[6],auto[7]>              2936          1 Covered                   
        bin <ADD_p,auto[7],auto[6],auto[7]>              2887          1 Covered                   
        bin <ADD_p,auto[0],auto[7],auto[7]>              3030          1 Covered                   
        bin <ADD_p,auto[1],auto[7],auto[7]>              2988          1 Covered                   
        bin <ADD_p,auto[2],auto[7],auto[7]>              2949          1 Covered                   
        bin <ADD_p,auto[3],auto[7],auto[7]>              3119          1 Covered                   
        bin <ADD_p,auto[4],auto[7],auto[7]>              3021          1 Covered                   
        bin <ADD_p,auto[5],auto[7],auto[7]>              2977          1 Covered                   
        bin <ADD_p,auto[6],auto[7],auto[7]>              3072          1 Covered                   
        bin <ADD_p,auto[7],auto[7],auto[7]>              2909          1 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_aluin1                 100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <ADD_b,zero>                               674460          1 Covered                   
        bin <AND_b,zero>                               632166          1 Covered                   
        bin <NOT_b,zero>                               671249          1 Covered                   
        bin <ADD_b,one>                                277617          1 Covered                   
        bin <AND_b,one>                                281042          1 Covered                   
        bin <NOT_b,one>                                257618          1 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_aluin2                 100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <ADD_b,zero>                               385112          1 Covered                   
        bin <AND_b,zero>                               364070          1 Covered                   
        bin <NOT_b,zero>                               669140          1 Covered                   
        bin <ADD_b,one>                                185847          1 Covered                   
        bin <AND_b,one>                                187697          1 Covered                   
        bin <NOT_b,one>                                258440          1 Covered                   
    Cross ALU_OPR_cg::Xc_Cov_opr_zero_ALL1             100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <AND_p,zero,zero>                          116319          1 Covered                   
        bin <ADD_p,zero,zero>                          130524          1 Covered                   
        bin <AND_p,one,zero>                            38855          1 Covered                   
        bin <ADD_p,one,zero>                            39635          1 Covered                   
        bin <AND_p,zero,one>                            42196          1 Covered                   
        bin <ADD_p,zero,one>                            43520          1 Covered                   
        bin <AND_p,one,one>                             37639          1 Covered                   
        bin <ADD_p,one,one>                             37381          1 Covered                   
    Cross ALU_OPR_cg::Xc_Cov_opr_pos_neg               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <AND_p,aluin1_pos,aluin2_pos>             1004820          1 Covered                   
        bin <ADD_p,aluin1_pos,aluin2_pos>             1030842          1 Covered                   
        bin <AND_p,aluin1_neg,aluin2_pos>              640217          1 Covered                   
        bin <ADD_p,aluin1_neg,aluin2_pos>              630272          1 Covered                   
        bin <AND_p,aluin1_pos,aluin2_neg>              758105          1 Covered                   
        bin <ADD_p,aluin1_pos,aluin2_neg>              764144          1 Covered                   
        bin <AND_p,aluin1_neg,aluin2_neg>              649081          1 Covered                   
        bin <ADD_p,aluin1_neg,aluin2_neg>              627727          1 Covered                   
    Cross ALU_OPR_cg::cov_vsr1_vsr2                     82.8%        100 Uncovered                 
        covered/total bins:                                53         64                           
        missing/total bins:                                11         64                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0:8191],auto[0:8191]>               1810813          1 Covered                   
        bin <auto[8192:16383],auto[0:8191]>                78          1 Covered                   
        bin <auto[16384:24575],auto[0:8191]>               17          1 Covered                   
        bin <auto[24576:32767],auto[0:8191]>                4          1 Covered                   
        bin <auto[32768:40959],auto[0:8191]>                6          1 Covered                   
        bin <auto[40960:49151],auto[0:8191]>               17          1 Covered                   
        bin <auto[49152:57343],auto[0:8191]>               86          1 Covered                   
        bin <auto[57344:65535],auto[0:8191]>           995049          1 Covered                   
        bin <auto[0:8191],auto[8192:16383]>                98          1 Covered                   
        bin <auto[8192:16383],auto[8192:16383]>            83          1 Covered                   
        bin <auto[32768:40959],auto[8192:16383]>            1          1 Covered                   
        bin <auto[40960:49151],auto[8192:16383]>            2          1 Covered                   
        bin <auto[49152:57343],auto[8192:16383]>           24          1 Covered                   
        bin <auto[57344:65535],auto[8192:16383]>           46          1 Covered                   
        bin <auto[0:8191],auto[16384:24575]>               22          1 Covered                   
        bin <auto[16384:24575],auto[16384:24575]>          24          1 Covered                   
        bin <auto[40960:49151],auto[16384:24575]>          11          1 Covered                   
        bin <auto[49152:57343],auto[16384:24575]>           1          1 Covered                   
        bin <auto[57344:65535],auto[16384:24575]>          13          1 Covered                   
        bin <auto[0:8191],auto[24576:32767]>                5          1 Covered                   
        bin <auto[8192:16383],auto[24576:32767]>            3          1 Covered                   
        bin <auto[24576:32767],auto[24576:32767]>           8          1 Covered                   
        bin <auto[32768:40959],auto[24576:32767]>           1          1 Covered                   
        bin <auto[49152:57343],auto[24576:32767]>           2          1 Covered                   
        bin <auto[57344:65535],auto[24576:32767]>          11          1 Covered                   
        bin <auto[0:8191],auto[32768:40959]>               16          1 Covered                   
        bin <auto[8192:16383],auto[32768:40959]>            3          1 Covered                   
        bin <auto[24576:32767],auto[32768:40959]>           4          1 Covered                   
        bin <auto[32768:40959],auto[32768:40959]>           6          1 Covered                   
        bin <auto[40960:49151],auto[32768:40959]>           1          1 Covered                   
        bin <auto[49152:57343],auto[32768:40959]>           2          1 Covered                   
        bin <auto[57344:65535],auto[32768:40959]>           7          1 Covered                   
        bin <auto[0:8191],auto[40960:49151]>               17          1 Covered                   
        bin <auto[8192:16383],auto[40960:49151]>            2          1 Covered                   
        bin <auto[16384:24575],auto[40960:49151]>          10          1 Covered                   
        bin <auto[40960:49151],auto[40960:49151]>          23          1 Covered                   
        bin <auto[49152:57343],auto[40960:49151]>           3          1 Covered                   
        bin <auto[57344:65535],auto[40960:49151]>           8          1 Covered                   
        bin <auto[0:8191],auto[49152:57343]>               82          1 Covered                   
        bin <auto[8192:16383],auto[49152:57343]>           21          1 Covered                   
        bin <auto[16384:24575],auto[49152:57343]>           2          1 Covered                   
        bin <auto[24576:32767],auto[49152:57343]>           2          1 Covered                   
        bin <auto[40960:49151],auto[49152:57343]>           4          1 Covered                   
        bin <auto[49152:57343],auto[49152:57343]>          67          1 Covered                   
        bin <auto[57344:65535],auto[49152:57343]>          42          1 Covered                   
        bin <auto[0:8191],auto[57344:65535]>           996007          1 Covered                   
        bin <auto[8192:16383],auto[57344:65535]>           53          1 Covered                   
        bin <auto[16384:24575],auto[57344:65535]>           8          1 Covered                   
        bin <auto[24576:32767],auto[57344:65535]>           4          1 Covered                   
        bin <auto[32768:40959],auto[57344:65535]>           7          1 Covered                   
        bin <auto[40960:49151],auto[57344:65535]>          10          1 Covered                   
        bin <auto[49152:57343],auto[57344:65535]>          53          1 Covered                   
        bin <auto[57344:65535],auto[57344:65535]>      986810          1 Covered                   
        bin <auto[16384:24575],auto[8192:16383]>            0          1 ZERO                      
        bin <auto[24576:32767],auto[8192:16383]>            0          1 ZERO                      
        bin <auto[8192:16383],auto[16384:24575]>            0          1 ZERO                      
        bin <auto[24576:32767],auto[16384:24575]>           0          1 ZERO                      
        bin <auto[32768:40959],auto[16384:24575]>           0          1 ZERO                      
        bin <auto[16384:24575],auto[24576:32767]>           0          1 ZERO                      
        bin <auto[40960:49151],auto[24576:32767]>           0          1 ZERO                      
        bin <auto[16384:24575],auto[32768:40959]>           0          1 ZERO                      
        bin <auto[24576:32767],auto[40960:49151]>           0          1 ZERO                      
        bin <auto[32768:40959],auto[40960:49151]>           0          1 ZERO                      
        bin <auto[32768:40959],auto[49152:57343]>           0          1 ZERO                      
    Cross ALU_OPR_cg::cov_vsr1_imm5                     93.7%        100 Uncovered                 
        covered/total bins:                                60         64                           
        missing/total bins:                                 4         64                           
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin <auto[0:8191],auto[0:3]>                   197202          1 Covered                   
        bin <auto[8192:16383],auto[0:3]>                   15          1 Covered                   
        bin <auto[16384:24575],auto[0:3]>                   7          1 Covered                   
        bin <auto[24576:32767],auto[0:3]>                   2          1 Covered                   
        bin <auto[32768:40959],auto[0:3]>                   3          1 Covered                   
        bin <auto[40960:49151],auto[0:3]>                   2          1 Covered                   
        bin <auto[49152:57343],auto[0:3]>                  10          1 Covered                   
        bin <auto[57344:65535],auto[0:3]>              140348          1 Covered                   
        bin <auto[0:8191],auto[4:7]>                   196843          1 Covered                   
        bin <auto[8192:16383],auto[4:7]>                   15          1 Covered                   
        bin <auto[16384:24575],auto[4:7]>                   5          1 Covered                   
        bin <auto[24576:32767],auto[4:7]>                   2          1 Covered                   
        bin <auto[40960:49151],auto[4:7]>                   2          1 Covered                   
        bin <auto[49152:57343],auto[4:7]>                  14          1 Covered                   
        bin <auto[57344:65535],auto[4:7]>              140097          1 Covered                   
        bin <auto[0:8191],auto[8:11]>                  196775          1 Covered                   
        bin <auto[8192:16383],auto[8:11]>                  18          1 Covered                   
        bin <auto[16384:24575],auto[8:11]>                  9          1 Covered                   
        bin <auto[32768:40959],auto[8:11]>                  3          1 Covered                   
        bin <auto[40960:49151],auto[8:11]>                  5          1 Covered                   
        bin <auto[49152:57343],auto[8:11]>                 13          1 Covered                   
        bin <auto[57344:65535],auto[8:11]>             140919          1 Covered                   
        bin <auto[0:8191],auto[12:15]>                 196297          1 Covered                   
        bin <auto[8192:16383],auto[12:15]>                 18          1 Covered                   
        bin <auto[16384:24575],auto[12:15]>                 6          1 Covered                   
        bin <auto[24576:32767],auto[12:15]>                 2          1 Covered                   
        bin <auto[32768:40959],auto[12:15]>                 2          1 Covered                   
        bin <auto[40960:49151],auto[12:15]>                 4          1 Covered                   
        bin <auto[49152:57343],auto[12:15]>                 8          1 Covered                   
        bin <auto[57344:65535],auto[12:15]>            140919          1 Covered                   
        bin <auto[0:8191],auto[16:19]>                 197731          1 Covered                   
        bin <auto[8192:16383],auto[16:19]>                  9          1 Covered                   
        bin <auto[16384:24575],auto[16:19]>                 3          1 Covered                   
        bin <auto[24576:32767],auto[16:19]>                 1          1 Covered                   
        bin <auto[40960:49151],auto[16:19]>                 3          1 Covered                   
        bin <auto[49152:57343],auto[16:19]>                13          1 Covered                   
        bin <auto[57344:65535],auto[16:19]>            140045          1 Covered                   
        bin <auto[0:8191],auto[20:23]>                 196896          1 Covered                   
        bin <auto[8192:16383],auto[20:23]>                 15          1 Covered                   
        bin <auto[16384:24575],auto[20:23]>                 2          1 Covered                   
        bin <auto[24576:32767],auto[20:23]>                 1          1 Covered                   
        bin <auto[32768:40959],auto[20:23]>                 2          1 Covered                   
        bin <auto[40960:49151],auto[20:23]>                 1          1 Covered                   
        bin <auto[49152:57343],auto[20:23]>                16          1 Covered                   
        bin <auto[57344:65535],auto[20:23]>            140108          1 Covered                   
        bin <auto[0:8191],auto[24:27]>                 197185          1 Covered                   
        bin <auto[8192:16383],auto[24:27]>                 15          1 Covered                   
        bin <auto[16384:24575],auto[24:27]>                 4          1 Covered                   
        bin <auto[24576:32767],auto[24:27]>                 1          1 Covered                   
        bin <auto[40960:49151],auto[24:27]>                 2          1 Covered                   
        bin <auto[49152:57343],auto[24:27]>                13          1 Covered                   
        bin <auto[57344:65535],auto[24:27]>            140627          1 Covered                   
        bin <auto[0:8191],auto[28:31]>                 196921          1 Covered                   
        bin <auto[8192:16383],auto[28:31]>                 10          1 Covered                   
        bin <auto[16384:24575],auto[28:31]>                 6          1 Covered                   
        bin <auto[24576:32767],auto[28:31]>                 1          1 Covered                   
        bin <auto[32768:40959],auto[28:31]>                 2          1 Covered                   
        bin <auto[40960:49151],auto[28:31]>                 1          1 Covered                   
        bin <auto[49152:57343],auto[28:31]>                15          1 Covered                   
        bin <auto[57344:65535],auto[28:31]>            140449          1 Covered                   
        bin <auto[32768:40959],auto[4:7]>                   0          1 ZERO                      
        bin <auto[24576:32767],auto[8:11]>                  0          1 ZERO                      
        bin <auto[32768:40959],auto[16:19]>                 0          1 ZERO                      
        bin <auto[32768:40959],auto[24:27]>                 0          1 ZERO                      
 CLASS coverage

TOTAL COVERGROUP COVERAGE: 97.2%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/LC3_test_top/Decode_Probe/cover__rst_de decode_if Verilog  SVA  project.if.sv(136)
                                                                                 25 Covered   
/LC3_test_top/Writeback_Probe/cover__rst_wb 
                                         Probe_WB Verilog  SVA  project.if.sv(242)
                                                                                 25 Covered   
/LC3_test_top/Execute_probe/cover__rst_ex 
                                         probe_execute Verilog  SVA  project.if.sv(202)
                                                                                 25 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_fsm_stall 
                                         probe_Controller Verilog  SVA  project.if.sv(606)
                                                                              1162766 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_ldi__1 
                                         probe_Controller Verilog  SVA  project.if.sv(603)
                                                                              145303 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_ldi 
                                         probe_Controller Verilog  SVA  project.if.sv(602)
                                                                              145303 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_sti__1 
                                         probe_Controller Verilog  SVA  project.if.sv(600)
                                                                              144820 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_sti 
                                         probe_Controller Verilog  SVA  project.if.sv(599)
                                                                              144820 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_0_3 
                                         probe_Controller Verilog  SVA  project.if.sv(597)
                                                                              436697 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_1_0 
                                         probe_Controller Verilog  SVA  project.if.sv(594)
                                                                              145303 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_1_2 
                                         probe_Controller Verilog  SVA  project.if.sv(591)
                                                                              144820 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_2_3 
                                         probe_Controller Verilog  SVA  project.if.sv(588)
                                                                              435945 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_3_0 
                                         probe_Controller Verilog  SVA  project.if.sv(585)
                                                                              145303 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_3_1 
                                         probe_Controller Verilog  SVA  project.if.sv(582)
                                                                              145303 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_memstate_3_2 
                                         probe_Controller Verilog  SVA  project.if.sv(579)
                                                                              144820 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_bypassMem2_LA 
                                         probe_Controller Verilog  SVA  project.if.sv(576)
                                                                              84612 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_bypassMem1_LA 
                                         probe_Controller Verilog  SVA  project.if.sv(573)
                                                                              127355 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableWriteback_C 
                                         probe_Controller Verilog  SVA  project.if.sv(568)
                                                                              434455 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableWriteback_B 
                                         probe_Controller Verilog  SVA  project.if.sv(565)
                                                                              1018160 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableWriteback_A 
                                         probe_Controller Verilog  SVA  project.if.sv(562)
                                                                              582787 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableWriteback_init 
                                         probe_Controller Verilog  SVA  project.if.sv(559)
                                                                              1598710 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enable_memState_3 
                                         probe_Controller Verilog  SVA  project.if.sv(556)
                                                                              1165039 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableExecute_B 
                                         probe_Controller Verilog  SVA  project.if.sv(553)
                                                                              870364 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableExecute_A 
                                         probe_Controller Verilog  SVA  project.if.sv(550)
                                                                              1165039 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableExecute_init 
                                         probe_Controller Verilog  SVA  project.if.sv(547)
                                                                              1162765 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableDecode_B 
                                         probe_Controller Verilog  SVA  project.if.sv(544)
                                                                              870364 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableDecode_A 
                                         probe_Controller Verilog  SVA  project.if.sv(541)
                                                                              1165038 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableDecode_init 
                                         probe_Controller Verilog  SVA  project.if.sv(538)
                                                                              1162765 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableFetch_B 
                                         probe_Controller Verilog  SVA  project.if.sv(535)
                                                                              870367 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableFetch_A 
                                         probe_Controller Verilog  SVA  project.if.sv(532)
                                                                              1165039 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableFetch_init 
                                         probe_Controller Verilog  SVA  project.if.sv(529)
                                                                              1162765 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_br_taken_jmp 
                                         probe_Controller Verilog  SVA  project.if.sv(526)
                                                                              228575 Covered   
/LC3_test_top/Controller_Probe/cover__rst_ctrl 
                                         probe_Controller Verilog  SVA  project.if.sv(523)
                                                                                  1 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_bypassAlu1_AS 
                                         probe_Controller Verilog  SVA  project.if.sv(447)
                                                                              18299 Covered   
/LC3_test_top/Controller_Probe/cover__CTRL_bypass_alu_1_AL 
                                         probe_Controller Verilog  SVA  project.if.sv(445)
                                                                              17963 Covered   
/LC3_test_top/Controller_Probe/cover__CTRL_bypass_alu_2_AA 
                                         probe_Controller Verilog  SVA  project.if.sv(442)
                                                                              665874 Covered   
/LC3_test_top/Controller_Probe/cover__CTRL_bypass_alu_1_AA 
                                         probe_Controller Verilog  SVA  project.if.sv(439)
                                                                              999105 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableWriteback_D 
                                         probe_Controller Verilog  SVA  project.if.sv(406)
                                                                              1162027 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableExecute_C 
                                         probe_Controller Verilog  SVA  project.if.sv(377)
                                                                              1162030 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableDecode_C 
                                         probe_Controller Verilog  SVA  project.if.sv(352)
                                                                              1162030 Covered   
/LC3_test_top/Controller_Probe/cover__ctrl_enableFetch_c 
                                         probe_Controller Verilog  SVA  project.if.sv(327)
                                                                              1162032 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 41

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/LC3_test_top/Decode_Probe/assert__rst_de
                     project.if.sv(135)         0     1
/LC3_test_top/Writeback_Probe/assert__rst_wb
                     project.if.sv(241)         0     1
/LC3_test_top/Execute_probe/assert__rst_ex
                     project.if.sv(201)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_memstate_0_3
                     project.if.sv(596)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_memstate_2_3
                     project.if.sv(587)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_memstate_3_0
                     project.if.sv(584)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_memstate_3_1
                     project.if.sv(581)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_bypassMem2_LA
                     project.if.sv(575)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_bypassMem1_LA
                     project.if.sv(572)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableWriteback_C
                     project.if.sv(567)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableWriteback_B
                     project.if.sv(564)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableWriteback_A
                     project.if.sv(561)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enable_memState_3
                     project.if.sv(555)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableExecute_B
                     project.if.sv(552)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableExecute_A
                     project.if.sv(549)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableDecode_B
                     project.if.sv(543)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableDecode_A
                     project.if.sv(540)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableFetch_B
                     project.if.sv(534)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableFetch_A
                     project.if.sv(531)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_br_taken_jmp
                     project.if.sv(525)         0     1
/LC3_test_top/Controller_Probe/assert__rst_ctrl
                     project.if.sv(522)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_bypassAlu1_AS
                     project.if.sv(446)         0     1
/LC3_test_top/Controller_Probe/assert__CTRL_bypass_alu_1_AL
                     project.if.sv(444)         0     1
/LC3_test_top/Controller_Probe/assert__CTRL_bypass_alu_2_AA
                     project.if.sv(441)         0     1
/LC3_test_top/Controller_Probe/assert__CTRL_bypass_alu_1_AA
                     project.if.sv(438)         0     1
/LC3_test_top/Controller_Probe/assert__ctrl_enableFetch_c
                     project.if.sv(326)         0     1
/LC3_test_top/test/Generator/run/#ublk#110537124#60/immed__68
                     project.generator.sv(68)       0     1
