|main
Clk => renderer:C1.Clk
Clk => \VGA_CLOCK:v_25MHzClk.CLK
Clk => menus:MENU_RENDER.Clk
Clk => player_update:C3.Clk
Clk => pipes:C5.PipeClk
Clk => collision:C6.Clk
Clk => LFSR:C7.Clk
Clk => score_tracker:C8.Clk
Clk => lives_system:C11.Clk
Clk => state_machine:C12.Clk
Clk => pickup:C13.Clk
pushbutton => lives_system:C11.Reset
TrainSwitch => menus:MENU_RENDER.TrainSwitch
VgaRedOut[0] <= vga_sync:C2.red_out[0]
VgaRedOut[1] <= vga_sync:C2.red_out[1]
VgaRedOut[2] <= vga_sync:C2.red_out[2]
VgaRedOut[3] <= vga_sync:C2.red_out[3]
VgaGreenOut[0] <= vga_sync:C2.green_out[0]
VgaGreenOut[1] <= vga_sync:C2.green_out[1]
VgaGreenOut[2] <= vga_sync:C2.green_out[2]
VgaGreenOut[3] <= vga_sync:C2.green_out[3]
VgaBlueOut[0] <= vga_sync:C2.blue_out[0]
VgaBlueOut[1] <= vga_sync:C2.blue_out[1]
VgaBlueOut[2] <= vga_sync:C2.blue_out[2]
VgaBlueOut[3] <= vga_sync:C2.blue_out[3]
VgaHSync <= vga_sync:C2.horiz_sync_out
VgaVSync <= vga_sync:C2.vert_sync_out
MouseClk <> mouse:C4.mouse_clk
MouseData <> mouse:C4.mouse_data
scoreOnes[0] <= BCD_to_SevenSeg:C9.SevenSeg_out[0]
scoreOnes[1] <= BCD_to_SevenSeg:C9.SevenSeg_out[1]
scoreOnes[2] <= BCD_to_SevenSeg:C9.SevenSeg_out[2]
scoreOnes[3] <= BCD_to_SevenSeg:C9.SevenSeg_out[3]
scoreOnes[4] <= BCD_to_SevenSeg:C9.SevenSeg_out[4]
scoreOnes[5] <= BCD_to_SevenSeg:C9.SevenSeg_out[5]
scoreOnes[6] <= BCD_to_SevenSeg:C9.SevenSeg_out[6]
scoreTens[0] <= BCD_to_SevenSeg:C10.SevenSeg_out[0]
scoreTens[1] <= BCD_to_SevenSeg:C10.SevenSeg_out[1]
scoreTens[2] <= BCD_to_SevenSeg:C10.SevenSeg_out[2]
scoreTens[3] <= BCD_to_SevenSeg:C10.SevenSeg_out[3]
scoreTens[4] <= BCD_to_SevenSeg:C10.SevenSeg_out[4]
scoreTens[5] <= BCD_to_SevenSeg:C10.SevenSeg_out[5]
scoreTens[6] <= BCD_to_SevenSeg:C10.SevenSeg_out[6]
DebugLight <= menus:MENU_RENDER.DebugLight
DebugLightState <= state_machine:C12.DebugLight


|main|renderer:C1
Clk => sprite_rom:BIRD_ROM.Clk
Clk => sprite_rom:BGKGRD_ROM.Clk
Clk => sprite_rom:HEART_PICKUP.Clk
Clk => text_renderer:SCORE_TEXT_RENDER.Clk
Clk => bcd_renderer:SCORE_RENDER.Clk
Clk => text_renderer:LIVES_TEXT_RENDER.Clk
Clk => lives_renderer:LIVES_RENDER.Clk
Reset => ~NO_FANOUT~
PlayerX[0] => LessThan1.IN12
PlayerX[0] => LessThan3.IN12
PlayerX[0] => Add3.IN12
PlayerX[1] => LessThan1.IN11
PlayerX[1] => LessThan3.IN11
PlayerX[1] => Add3.IN11
PlayerX[2] => LessThan1.IN10
PlayerX[2] => LessThan3.IN10
PlayerX[2] => Add3.IN10
PlayerX[3] => LessThan1.IN9
PlayerX[3] => LessThan3.IN9
PlayerX[3] => Add3.IN9
PlayerX[4] => LessThan1.IN8
PlayerX[4] => LessThan3.IN8
PlayerX[4] => Add3.IN8
PlayerX[5] => LessThan1.IN7
PlayerX[5] => Add1.IN12
PlayerX[5] => Add3.IN7
PlayerX[6] => LessThan1.IN6
PlayerX[6] => Add1.IN11
PlayerX[6] => Add3.IN6
PlayerX[7] => LessThan1.IN5
PlayerX[7] => Add1.IN10
PlayerX[7] => Add3.IN5
PlayerX[8] => LessThan1.IN4
PlayerX[8] => Add1.IN9
PlayerX[8] => Add3.IN4
PlayerX[9] => LessThan1.IN3
PlayerX[9] => Add1.IN8
PlayerX[9] => Add3.IN3
PlayerX[10] => LessThan1.IN2
PlayerX[10] => Add1.IN7
PlayerX[10] => Add3.IN2
PickupX[0] => LessThan5.IN12
PickupX[0] => LessThan7.IN12
PickupX[0] => Add7.IN12
PickupX[1] => LessThan5.IN11
PickupX[1] => LessThan7.IN11
PickupX[1] => Add7.IN11
PickupX[2] => LessThan5.IN10
PickupX[2] => LessThan7.IN10
PickupX[2] => Add7.IN10
PickupX[3] => LessThan5.IN9
PickupX[3] => LessThan7.IN9
PickupX[3] => Add7.IN9
PickupX[4] => LessThan5.IN8
PickupX[4] => LessThan7.IN8
PickupX[4] => Add7.IN8
PickupX[5] => LessThan5.IN7
PickupX[5] => Add5.IN12
PickupX[5] => Add7.IN7
PickupX[6] => LessThan5.IN6
PickupX[6] => Add5.IN11
PickupX[6] => Add7.IN6
PickupX[7] => LessThan5.IN5
PickupX[7] => Add5.IN10
PickupX[7] => Add7.IN5
PickupX[8] => LessThan5.IN4
PickupX[8] => Add5.IN9
PickupX[8] => Add7.IN4
PickupX[9] => LessThan5.IN3
PickupX[9] => Add5.IN8
PickupX[9] => Add7.IN3
PickupX[10] => LessThan5.IN2
PickupX[10] => Add5.IN7
PickupX[10] => Add7.IN2
PlayerY[0] => LessThan0.IN10
PlayerY[0] => LessThan2.IN10
PlayerY[0] => Add2.IN10
PlayerY[1] => LessThan0.IN9
PlayerY[1] => LessThan2.IN9
PlayerY[1] => Add2.IN9
PlayerY[2] => LessThan0.IN8
PlayerY[2] => LessThan2.IN8
PlayerY[2] => Add2.IN8
PlayerY[3] => LessThan0.IN7
PlayerY[3] => LessThan2.IN7
PlayerY[3] => Add2.IN7
PlayerY[4] => LessThan0.IN6
PlayerY[4] => LessThan2.IN6
PlayerY[4] => Add2.IN6
PlayerY[5] => LessThan0.IN5
PlayerY[5] => Add0.IN10
PlayerY[5] => Add2.IN5
PlayerY[6] => LessThan0.IN4
PlayerY[6] => Add0.IN9
PlayerY[6] => Add2.IN4
PlayerY[7] => LessThan0.IN3
PlayerY[7] => Add0.IN8
PlayerY[7] => Add2.IN3
PlayerY[8] => LessThan0.IN2
PlayerY[8] => Add0.IN7
PlayerY[8] => Add2.IN2
PlayerY[9] => LessThan0.IN1
PlayerY[9] => Add0.IN6
PlayerY[9] => Add2.IN1
PickupY[0] => LessThan4.IN10
PickupY[0] => LessThan6.IN10
PickupY[0] => Add6.IN10
PickupY[1] => LessThan4.IN9
PickupY[1] => LessThan6.IN9
PickupY[1] => Add6.IN9
PickupY[2] => LessThan4.IN8
PickupY[2] => LessThan6.IN8
PickupY[2] => Add6.IN8
PickupY[3] => LessThan4.IN7
PickupY[3] => LessThan6.IN7
PickupY[3] => Add6.IN7
PickupY[4] => LessThan4.IN6
PickupY[4] => LessThan6.IN6
PickupY[4] => Add6.IN6
PickupY[5] => LessThan4.IN5
PickupY[5] => Add4.IN10
PickupY[5] => Add6.IN5
PickupY[6] => LessThan4.IN4
PickupY[6] => Add4.IN9
PickupY[6] => Add6.IN4
PickupY[7] => LessThan4.IN3
PickupY[7] => Add4.IN8
PickupY[7] => Add6.IN3
PickupY[8] => LessThan4.IN2
PickupY[8] => Add4.IN7
PickupY[8] => Add6.IN2
PickupY[9] => LessThan4.IN1
PickupY[9] => Add4.IN6
PickupY[9] => Add6.IN1
PickupType => ~NO_FANOUT~
PipeWidth[0] => Add9.IN11
PipeWidth[0] => Add11.IN11
PipeWidth[0] => Add13.IN11
PipeWidth[0] => Add15.IN11
PipeWidth[1] => Add9.IN10
PipeWidth[1] => Add11.IN10
PipeWidth[1] => Add13.IN10
PipeWidth[1] => Add15.IN10
PipeWidth[2] => Add9.IN9
PipeWidth[2] => Add11.IN9
PipeWidth[2] => Add13.IN9
PipeWidth[2] => Add15.IN9
PipeWidth[3] => Add9.IN8
PipeWidth[3] => Add11.IN8
PipeWidth[3] => Add13.IN8
PipeWidth[3] => Add15.IN8
PipeWidth[4] => Add9.IN7
PipeWidth[4] => Add11.IN7
PipeWidth[4] => Add13.IN7
PipeWidth[4] => Add15.IN7
PipeWidth[5] => Add9.IN6
PipeWidth[5] => Add11.IN6
PipeWidth[5] => Add13.IN6
PipeWidth[5] => Add15.IN6
PipeWidth[6] => Add9.IN5
PipeWidth[6] => Add11.IN5
PipeWidth[6] => Add13.IN5
PipeWidth[6] => Add15.IN5
PipeWidth[7] => Add9.IN4
PipeWidth[7] => Add11.IN4
PipeWidth[7] => Add13.IN4
PipeWidth[7] => Add15.IN4
PipeWidth[8] => Add9.IN3
PipeWidth[8] => Add11.IN3
PipeWidth[8] => Add13.IN3
PipeWidth[8] => Add15.IN3
PipeWidth[9] => Add9.IN2
PipeWidth[9] => Add11.IN2
PipeWidth[9] => Add13.IN2
PipeWidth[9] => Add15.IN2
PipeWidth[10] => Add9.IN1
PipeWidth[10] => Add11.IN1
PipeWidth[10] => Add13.IN1
PipeWidth[10] => Add15.IN1
PipesXValues[0][0] => LessThan10.IN12
PipesXValues[0][0] => Add9.IN22
PipesXValues[0][1] => LessThan10.IN11
PipesXValues[0][1] => Add9.IN21
PipesXValues[0][2] => LessThan10.IN10
PipesXValues[0][2] => Add9.IN20
PipesXValues[0][3] => LessThan10.IN9
PipesXValues[0][3] => Add9.IN19
PipesXValues[0][4] => LessThan10.IN8
PipesXValues[0][4] => Add9.IN18
PipesXValues[0][5] => LessThan10.IN7
PipesXValues[0][5] => Add9.IN17
PipesXValues[0][6] => LessThan10.IN6
PipesXValues[0][6] => Add9.IN16
PipesXValues[0][7] => LessThan10.IN5
PipesXValues[0][7] => Add9.IN15
PipesXValues[0][8] => LessThan10.IN4
PipesXValues[0][8] => Add9.IN14
PipesXValues[0][9] => LessThan10.IN3
PipesXValues[0][9] => Add9.IN13
PipesXValues[0][10] => LessThan10.IN2
PipesXValues[0][10] => Add9.IN12
PipesXValues[1][0] => LessThan14.IN12
PipesXValues[1][0] => Add11.IN22
PipesXValues[1][1] => LessThan14.IN11
PipesXValues[1][1] => Add11.IN21
PipesXValues[1][2] => LessThan14.IN10
PipesXValues[1][2] => Add11.IN20
PipesXValues[1][3] => LessThan14.IN9
PipesXValues[1][3] => Add11.IN19
PipesXValues[1][4] => LessThan14.IN8
PipesXValues[1][4] => Add11.IN18
PipesXValues[1][5] => LessThan14.IN7
PipesXValues[1][5] => Add11.IN17
PipesXValues[1][6] => LessThan14.IN6
PipesXValues[1][6] => Add11.IN16
PipesXValues[1][7] => LessThan14.IN5
PipesXValues[1][7] => Add11.IN15
PipesXValues[1][8] => LessThan14.IN4
PipesXValues[1][8] => Add11.IN14
PipesXValues[1][9] => LessThan14.IN3
PipesXValues[1][9] => Add11.IN13
PipesXValues[1][10] => LessThan14.IN2
PipesXValues[1][10] => Add11.IN12
PipesXValues[2][0] => LessThan18.IN12
PipesXValues[2][0] => Add13.IN22
PipesXValues[2][1] => LessThan18.IN11
PipesXValues[2][1] => Add13.IN21
PipesXValues[2][2] => LessThan18.IN10
PipesXValues[2][2] => Add13.IN20
PipesXValues[2][3] => LessThan18.IN9
PipesXValues[2][3] => Add13.IN19
PipesXValues[2][4] => LessThan18.IN8
PipesXValues[2][4] => Add13.IN18
PipesXValues[2][5] => LessThan18.IN7
PipesXValues[2][5] => Add13.IN17
PipesXValues[2][6] => LessThan18.IN6
PipesXValues[2][6] => Add13.IN16
PipesXValues[2][7] => LessThan18.IN5
PipesXValues[2][7] => Add13.IN15
PipesXValues[2][8] => LessThan18.IN4
PipesXValues[2][8] => Add13.IN14
PipesXValues[2][9] => LessThan18.IN3
PipesXValues[2][9] => Add13.IN13
PipesXValues[2][10] => LessThan18.IN2
PipesXValues[2][10] => Add13.IN12
PipesXValues[3][0] => LessThan22.IN12
PipesXValues[3][0] => Add15.IN22
PipesXValues[3][1] => LessThan22.IN11
PipesXValues[3][1] => Add15.IN21
PipesXValues[3][2] => LessThan22.IN10
PipesXValues[3][2] => Add15.IN20
PipesXValues[3][3] => LessThan22.IN9
PipesXValues[3][3] => Add15.IN19
PipesXValues[3][4] => LessThan22.IN8
PipesXValues[3][4] => Add15.IN18
PipesXValues[3][5] => LessThan22.IN7
PipesXValues[3][5] => Add15.IN17
PipesXValues[3][6] => LessThan22.IN6
PipesXValues[3][6] => Add15.IN16
PipesXValues[3][7] => LessThan22.IN5
PipesXValues[3][7] => Add15.IN15
PipesXValues[3][8] => LessThan22.IN4
PipesXValues[3][8] => Add15.IN14
PipesXValues[3][9] => LessThan22.IN3
PipesXValues[3][9] => Add15.IN13
PipesXValues[3][10] => LessThan22.IN2
PipesXValues[3][10] => Add15.IN12
TopPipeHeights[0][0] => LessThan8.IN11
TopPipeHeights[0][1] => LessThan8.IN10
TopPipeHeights[0][2] => LessThan8.IN9
TopPipeHeights[0][3] => LessThan8.IN8
TopPipeHeights[0][4] => LessThan8.IN7
TopPipeHeights[0][5] => LessThan8.IN6
TopPipeHeights[0][6] => LessThan8.IN5
TopPipeHeights[0][7] => LessThan8.IN4
TopPipeHeights[0][8] => LessThan8.IN3
TopPipeHeights[0][9] => LessThan8.IN2
TopPipeHeights[0][10] => LessThan8.IN1
TopPipeHeights[1][0] => LessThan12.IN11
TopPipeHeights[1][1] => LessThan12.IN10
TopPipeHeights[1][2] => LessThan12.IN9
TopPipeHeights[1][3] => LessThan12.IN8
TopPipeHeights[1][4] => LessThan12.IN7
TopPipeHeights[1][5] => LessThan12.IN6
TopPipeHeights[1][6] => LessThan12.IN5
TopPipeHeights[1][7] => LessThan12.IN4
TopPipeHeights[1][8] => LessThan12.IN3
TopPipeHeights[1][9] => LessThan12.IN2
TopPipeHeights[1][10] => LessThan12.IN1
TopPipeHeights[2][0] => LessThan16.IN11
TopPipeHeights[2][1] => LessThan16.IN10
TopPipeHeights[2][2] => LessThan16.IN9
TopPipeHeights[2][3] => LessThan16.IN8
TopPipeHeights[2][4] => LessThan16.IN7
TopPipeHeights[2][5] => LessThan16.IN6
TopPipeHeights[2][6] => LessThan16.IN5
TopPipeHeights[2][7] => LessThan16.IN4
TopPipeHeights[2][8] => LessThan16.IN3
TopPipeHeights[2][9] => LessThan16.IN2
TopPipeHeights[2][10] => LessThan16.IN1
TopPipeHeights[3][0] => LessThan20.IN11
TopPipeHeights[3][1] => LessThan20.IN10
TopPipeHeights[3][2] => LessThan20.IN9
TopPipeHeights[3][3] => LessThan20.IN8
TopPipeHeights[3][4] => LessThan20.IN7
TopPipeHeights[3][5] => LessThan20.IN6
TopPipeHeights[3][6] => LessThan20.IN5
TopPipeHeights[3][7] => LessThan20.IN4
TopPipeHeights[3][8] => LessThan20.IN3
TopPipeHeights[3][9] => LessThan20.IN2
TopPipeHeights[3][10] => LessThan20.IN1
BottomPipeHeights[0][0] => LessThan9.IN5
BottomPipeHeights[0][1] => LessThan9.IN4
BottomPipeHeights[0][2] => LessThan9.IN3
BottomPipeHeights[0][3] => LessThan9.IN2
BottomPipeHeights[0][4] => LessThan9.IN1
BottomPipeHeights[0][5] => Add8.IN2
BottomPipeHeights[0][6] => Add8.IN6
BottomPipeHeights[0][7] => Add8.IN5
BottomPipeHeights[0][8] => Add8.IN4
BottomPipeHeights[0][9] => Add8.IN1
BottomPipeHeights[0][10] => Add8.IN0
BottomPipeHeights[1][0] => LessThan13.IN5
BottomPipeHeights[1][1] => LessThan13.IN4
BottomPipeHeights[1][2] => LessThan13.IN3
BottomPipeHeights[1][3] => LessThan13.IN2
BottomPipeHeights[1][4] => LessThan13.IN1
BottomPipeHeights[1][5] => Add10.IN2
BottomPipeHeights[1][6] => Add10.IN6
BottomPipeHeights[1][7] => Add10.IN5
BottomPipeHeights[1][8] => Add10.IN4
BottomPipeHeights[1][9] => Add10.IN1
BottomPipeHeights[1][10] => Add10.IN0
BottomPipeHeights[2][0] => LessThan17.IN5
BottomPipeHeights[2][1] => LessThan17.IN4
BottomPipeHeights[2][2] => LessThan17.IN3
BottomPipeHeights[2][3] => LessThan17.IN2
BottomPipeHeights[2][4] => LessThan17.IN1
BottomPipeHeights[2][5] => Add12.IN2
BottomPipeHeights[2][6] => Add12.IN6
BottomPipeHeights[2][7] => Add12.IN5
BottomPipeHeights[2][8] => Add12.IN4
BottomPipeHeights[2][9] => Add12.IN1
BottomPipeHeights[2][10] => Add12.IN0
BottomPipeHeights[3][0] => LessThan21.IN5
BottomPipeHeights[3][1] => LessThan21.IN4
BottomPipeHeights[3][2] => LessThan21.IN3
BottomPipeHeights[3][3] => LessThan21.IN2
BottomPipeHeights[3][4] => LessThan21.IN1
BottomPipeHeights[3][5] => Add14.IN2
BottomPipeHeights[3][6] => Add14.IN6
BottomPipeHeights[3][7] => Add14.IN5
BottomPipeHeights[3][8] => Add14.IN4
BottomPipeHeights[3][9] => Add14.IN1
BottomPipeHeights[3][10] => Add14.IN0
VgaRow[0] => LessThan0.IN20
VgaRow[0] => LessThan2.IN20
VgaRow[0] => Add2.IN20
VgaRow[0] => LessThan4.IN20
VgaRow[0] => LessThan6.IN20
VgaRow[0] => Add6.IN20
VgaRow[0] => LessThan8.IN22
VgaRow[0] => LessThan9.IN22
VgaRow[0] => LessThan12.IN22
VgaRow[0] => LessThan13.IN22
VgaRow[0] => LessThan16.IN22
VgaRow[0] => LessThan17.IN22
VgaRow[0] => LessThan20.IN22
VgaRow[0] => LessThan21.IN22
VgaRow[0] => text_renderer:SCORE_TEXT_RENDER.VgaRow[0]
VgaRow[0] => bcd_renderer:SCORE_RENDER.VgaRow[0]
VgaRow[0] => text_renderer:LIVES_TEXT_RENDER.VgaRow[0]
VgaRow[0] => lives_renderer:LIVES_RENDER.VgaRow[0]
VgaRow[1] => LessThan0.IN19
VgaRow[1] => LessThan2.IN19
VgaRow[1] => Add2.IN19
VgaRow[1] => LessThan4.IN19
VgaRow[1] => LessThan6.IN19
VgaRow[1] => Add6.IN19
VgaRow[1] => LessThan8.IN21
VgaRow[1] => LessThan9.IN21
VgaRow[1] => LessThan12.IN21
VgaRow[1] => LessThan13.IN21
VgaRow[1] => LessThan16.IN21
VgaRow[1] => LessThan17.IN21
VgaRow[1] => LessThan20.IN21
VgaRow[1] => LessThan21.IN21
VgaRow[1] => text_renderer:SCORE_TEXT_RENDER.VgaRow[1]
VgaRow[1] => bcd_renderer:SCORE_RENDER.VgaRow[1]
VgaRow[1] => text_renderer:LIVES_TEXT_RENDER.VgaRow[1]
VgaRow[1] => lives_renderer:LIVES_RENDER.VgaRow[1]
VgaRow[1] => sprite_rom:BGKGRD_ROM.SpriteRow[0]
VgaRow[2] => LessThan0.IN18
VgaRow[2] => LessThan2.IN18
VgaRow[2] => Add2.IN18
VgaRow[2] => LessThan4.IN18
VgaRow[2] => LessThan6.IN18
VgaRow[2] => Add6.IN18
VgaRow[2] => LessThan8.IN20
VgaRow[2] => LessThan9.IN20
VgaRow[2] => LessThan12.IN20
VgaRow[2] => LessThan13.IN20
VgaRow[2] => LessThan16.IN20
VgaRow[2] => LessThan17.IN20
VgaRow[2] => LessThan20.IN20
VgaRow[2] => LessThan21.IN20
VgaRow[2] => text_renderer:SCORE_TEXT_RENDER.VgaRow[2]
VgaRow[2] => bcd_renderer:SCORE_RENDER.VgaRow[2]
VgaRow[2] => text_renderer:LIVES_TEXT_RENDER.VgaRow[2]
VgaRow[2] => lives_renderer:LIVES_RENDER.VgaRow[2]
VgaRow[2] => sprite_rom:BGKGRD_ROM.SpriteRow[1]
VgaRow[3] => LessThan0.IN17
VgaRow[3] => LessThan2.IN17
VgaRow[3] => Add2.IN17
VgaRow[3] => LessThan4.IN17
VgaRow[3] => LessThan6.IN17
VgaRow[3] => Add6.IN17
VgaRow[3] => LessThan8.IN19
VgaRow[3] => LessThan9.IN19
VgaRow[3] => LessThan12.IN19
VgaRow[3] => LessThan13.IN19
VgaRow[3] => LessThan16.IN19
VgaRow[3] => LessThan17.IN19
VgaRow[3] => LessThan20.IN19
VgaRow[3] => LessThan21.IN19
VgaRow[3] => text_renderer:SCORE_TEXT_RENDER.VgaRow[3]
VgaRow[3] => bcd_renderer:SCORE_RENDER.VgaRow[3]
VgaRow[3] => text_renderer:LIVES_TEXT_RENDER.VgaRow[3]
VgaRow[3] => lives_renderer:LIVES_RENDER.VgaRow[3]
VgaRow[3] => sprite_rom:BGKGRD_ROM.SpriteRow[2]
VgaRow[4] => LessThan0.IN16
VgaRow[4] => LessThan2.IN16
VgaRow[4] => Add2.IN16
VgaRow[4] => LessThan4.IN16
VgaRow[4] => LessThan6.IN16
VgaRow[4] => Add6.IN16
VgaRow[4] => LessThan8.IN18
VgaRow[4] => LessThan9.IN18
VgaRow[4] => LessThan12.IN18
VgaRow[4] => LessThan13.IN18
VgaRow[4] => LessThan16.IN18
VgaRow[4] => LessThan17.IN18
VgaRow[4] => LessThan20.IN18
VgaRow[4] => LessThan21.IN18
VgaRow[4] => text_renderer:SCORE_TEXT_RENDER.VgaRow[4]
VgaRow[4] => bcd_renderer:SCORE_RENDER.VgaRow[4]
VgaRow[4] => text_renderer:LIVES_TEXT_RENDER.VgaRow[4]
VgaRow[4] => lives_renderer:LIVES_RENDER.VgaRow[4]
VgaRow[4] => sprite_rom:BGKGRD_ROM.SpriteRow[3]
VgaRow[5] => LessThan0.IN15
VgaRow[5] => LessThan2.IN15
VgaRow[5] => Add2.IN15
VgaRow[5] => LessThan4.IN15
VgaRow[5] => LessThan6.IN15
VgaRow[5] => Add6.IN15
VgaRow[5] => LessThan8.IN17
VgaRow[5] => LessThan9.IN17
VgaRow[5] => LessThan12.IN17
VgaRow[5] => LessThan13.IN17
VgaRow[5] => LessThan16.IN17
VgaRow[5] => LessThan17.IN17
VgaRow[5] => LessThan20.IN17
VgaRow[5] => LessThan21.IN17
VgaRow[5] => text_renderer:SCORE_TEXT_RENDER.VgaRow[5]
VgaRow[5] => bcd_renderer:SCORE_RENDER.VgaRow[5]
VgaRow[5] => text_renderer:LIVES_TEXT_RENDER.VgaRow[5]
VgaRow[5] => lives_renderer:LIVES_RENDER.VgaRow[5]
VgaRow[5] => sprite_rom:BGKGRD_ROM.SpriteRow[4]
VgaRow[6] => LessThan0.IN14
VgaRow[6] => LessThan2.IN14
VgaRow[6] => Add2.IN14
VgaRow[6] => LessThan4.IN14
VgaRow[6] => LessThan6.IN14
VgaRow[6] => Add6.IN14
VgaRow[6] => LessThan8.IN16
VgaRow[6] => LessThan9.IN16
VgaRow[6] => LessThan12.IN16
VgaRow[6] => LessThan13.IN16
VgaRow[6] => LessThan16.IN16
VgaRow[6] => LessThan17.IN16
VgaRow[6] => LessThan20.IN16
VgaRow[6] => LessThan21.IN16
VgaRow[6] => text_renderer:SCORE_TEXT_RENDER.VgaRow[6]
VgaRow[6] => bcd_renderer:SCORE_RENDER.VgaRow[6]
VgaRow[6] => text_renderer:LIVES_TEXT_RENDER.VgaRow[6]
VgaRow[6] => lives_renderer:LIVES_RENDER.VgaRow[6]
VgaRow[7] => LessThan0.IN13
VgaRow[7] => LessThan2.IN13
VgaRow[7] => Add2.IN13
VgaRow[7] => LessThan4.IN13
VgaRow[7] => LessThan6.IN13
VgaRow[7] => Add6.IN13
VgaRow[7] => LessThan8.IN15
VgaRow[7] => LessThan9.IN15
VgaRow[7] => LessThan12.IN15
VgaRow[7] => LessThan13.IN15
VgaRow[7] => LessThan16.IN15
VgaRow[7] => LessThan17.IN15
VgaRow[7] => LessThan20.IN15
VgaRow[7] => LessThan21.IN15
VgaRow[7] => text_renderer:SCORE_TEXT_RENDER.VgaRow[7]
VgaRow[7] => bcd_renderer:SCORE_RENDER.VgaRow[7]
VgaRow[7] => text_renderer:LIVES_TEXT_RENDER.VgaRow[7]
VgaRow[7] => lives_renderer:LIVES_RENDER.VgaRow[7]
VgaRow[8] => LessThan0.IN12
VgaRow[8] => LessThan2.IN12
VgaRow[8] => Add2.IN12
VgaRow[8] => LessThan4.IN12
VgaRow[8] => LessThan6.IN12
VgaRow[8] => Add6.IN12
VgaRow[8] => LessThan8.IN14
VgaRow[8] => LessThan9.IN14
VgaRow[8] => LessThan12.IN14
VgaRow[8] => LessThan13.IN14
VgaRow[8] => LessThan16.IN14
VgaRow[8] => LessThan17.IN14
VgaRow[8] => LessThan20.IN14
VgaRow[8] => LessThan21.IN14
VgaRow[8] => text_renderer:SCORE_TEXT_RENDER.VgaRow[8]
VgaRow[8] => bcd_renderer:SCORE_RENDER.VgaRow[8]
VgaRow[8] => text_renderer:LIVES_TEXT_RENDER.VgaRow[8]
VgaRow[8] => lives_renderer:LIVES_RENDER.VgaRow[8]
VgaRow[9] => LessThan0.IN11
VgaRow[9] => LessThan2.IN11
VgaRow[9] => Add2.IN11
VgaRow[9] => LessThan4.IN11
VgaRow[9] => LessThan6.IN11
VgaRow[9] => Add6.IN11
VgaRow[9] => LessThan8.IN12
VgaRow[9] => LessThan8.IN13
VgaRow[9] => LessThan9.IN12
VgaRow[9] => LessThan9.IN13
VgaRow[9] => LessThan12.IN12
VgaRow[9] => LessThan12.IN13
VgaRow[9] => LessThan13.IN12
VgaRow[9] => LessThan13.IN13
VgaRow[9] => LessThan16.IN12
VgaRow[9] => LessThan16.IN13
VgaRow[9] => LessThan17.IN12
VgaRow[9] => LessThan17.IN13
VgaRow[9] => LessThan20.IN12
VgaRow[9] => LessThan20.IN13
VgaRow[9] => LessThan21.IN12
VgaRow[9] => LessThan21.IN13
VgaRow[9] => text_renderer:SCORE_TEXT_RENDER.VgaRow[9]
VgaRow[9] => bcd_renderer:SCORE_RENDER.VgaRow[9]
VgaRow[9] => text_renderer:LIVES_TEXT_RENDER.VgaRow[9]
VgaRow[9] => lives_renderer:LIVES_RENDER.VgaRow[9]
VgaCol[0] => LessThan1.IN22
VgaCol[0] => LessThan3.IN22
VgaCol[0] => Add3.IN22
VgaCol[0] => LessThan5.IN22
VgaCol[0] => LessThan7.IN22
VgaCol[0] => Add7.IN22
VgaCol[0] => LessThan10.IN22
VgaCol[0] => LessThan11.IN22
VgaCol[0] => LessThan14.IN22
VgaCol[0] => LessThan15.IN22
VgaCol[0] => LessThan18.IN22
VgaCol[0] => LessThan19.IN22
VgaCol[0] => LessThan22.IN22
VgaCol[0] => LessThan23.IN22
VgaCol[0] => text_renderer:SCORE_TEXT_RENDER.VgaCol[0]
VgaCol[0] => bcd_renderer:SCORE_RENDER.VgaCol[0]
VgaCol[0] => text_renderer:LIVES_TEXT_RENDER.VgaCol[0]
VgaCol[0] => lives_renderer:LIVES_RENDER.VgaCol[0]
VgaCol[1] => LessThan1.IN21
VgaCol[1] => LessThan3.IN21
VgaCol[1] => Add3.IN21
VgaCol[1] => LessThan5.IN21
VgaCol[1] => LessThan7.IN21
VgaCol[1] => Add7.IN21
VgaCol[1] => LessThan10.IN21
VgaCol[1] => LessThan11.IN21
VgaCol[1] => LessThan14.IN21
VgaCol[1] => LessThan15.IN21
VgaCol[1] => LessThan18.IN21
VgaCol[1] => LessThan19.IN21
VgaCol[1] => LessThan22.IN21
VgaCol[1] => LessThan23.IN21
VgaCol[1] => text_renderer:SCORE_TEXT_RENDER.VgaCol[1]
VgaCol[1] => bcd_renderer:SCORE_RENDER.VgaCol[1]
VgaCol[1] => text_renderer:LIVES_TEXT_RENDER.VgaCol[1]
VgaCol[1] => lives_renderer:LIVES_RENDER.VgaCol[1]
VgaCol[1] => sprite_rom:BGKGRD_ROM.SpriteCol[0]
VgaCol[2] => LessThan1.IN20
VgaCol[2] => LessThan3.IN20
VgaCol[2] => Add3.IN20
VgaCol[2] => LessThan5.IN20
VgaCol[2] => LessThan7.IN20
VgaCol[2] => Add7.IN20
VgaCol[2] => LessThan10.IN20
VgaCol[2] => LessThan11.IN20
VgaCol[2] => LessThan14.IN20
VgaCol[2] => LessThan15.IN20
VgaCol[2] => LessThan18.IN20
VgaCol[2] => LessThan19.IN20
VgaCol[2] => LessThan22.IN20
VgaCol[2] => LessThan23.IN20
VgaCol[2] => text_renderer:SCORE_TEXT_RENDER.VgaCol[2]
VgaCol[2] => bcd_renderer:SCORE_RENDER.VgaCol[2]
VgaCol[2] => text_renderer:LIVES_TEXT_RENDER.VgaCol[2]
VgaCol[2] => lives_renderer:LIVES_RENDER.VgaCol[2]
VgaCol[2] => sprite_rom:BGKGRD_ROM.SpriteCol[1]
VgaCol[3] => LessThan1.IN19
VgaCol[3] => LessThan3.IN19
VgaCol[3] => Add3.IN19
VgaCol[3] => LessThan5.IN19
VgaCol[3] => LessThan7.IN19
VgaCol[3] => Add7.IN19
VgaCol[3] => LessThan10.IN19
VgaCol[3] => LessThan11.IN19
VgaCol[3] => LessThan14.IN19
VgaCol[3] => LessThan15.IN19
VgaCol[3] => LessThan18.IN19
VgaCol[3] => LessThan19.IN19
VgaCol[3] => LessThan22.IN19
VgaCol[3] => LessThan23.IN19
VgaCol[3] => text_renderer:SCORE_TEXT_RENDER.VgaCol[3]
VgaCol[3] => bcd_renderer:SCORE_RENDER.VgaCol[3]
VgaCol[3] => text_renderer:LIVES_TEXT_RENDER.VgaCol[3]
VgaCol[3] => lives_renderer:LIVES_RENDER.VgaCol[3]
VgaCol[3] => sprite_rom:BGKGRD_ROM.SpriteCol[2]
VgaCol[4] => LessThan1.IN18
VgaCol[4] => LessThan3.IN18
VgaCol[4] => Add3.IN18
VgaCol[4] => LessThan5.IN18
VgaCol[4] => LessThan7.IN18
VgaCol[4] => Add7.IN18
VgaCol[4] => LessThan10.IN18
VgaCol[4] => LessThan11.IN18
VgaCol[4] => LessThan14.IN18
VgaCol[4] => LessThan15.IN18
VgaCol[4] => LessThan18.IN18
VgaCol[4] => LessThan19.IN18
VgaCol[4] => LessThan22.IN18
VgaCol[4] => LessThan23.IN18
VgaCol[4] => text_renderer:SCORE_TEXT_RENDER.VgaCol[4]
VgaCol[4] => bcd_renderer:SCORE_RENDER.VgaCol[4]
VgaCol[4] => text_renderer:LIVES_TEXT_RENDER.VgaCol[4]
VgaCol[4] => lives_renderer:LIVES_RENDER.VgaCol[4]
VgaCol[4] => sprite_rom:BGKGRD_ROM.SpriteCol[3]
VgaCol[5] => LessThan1.IN17
VgaCol[5] => LessThan3.IN17
VgaCol[5] => Add3.IN17
VgaCol[5] => LessThan5.IN17
VgaCol[5] => LessThan7.IN17
VgaCol[5] => Add7.IN17
VgaCol[5] => LessThan10.IN17
VgaCol[5] => LessThan11.IN17
VgaCol[5] => LessThan14.IN17
VgaCol[5] => LessThan15.IN17
VgaCol[5] => LessThan18.IN17
VgaCol[5] => LessThan19.IN17
VgaCol[5] => LessThan22.IN17
VgaCol[5] => LessThan23.IN17
VgaCol[5] => text_renderer:SCORE_TEXT_RENDER.VgaCol[5]
VgaCol[5] => bcd_renderer:SCORE_RENDER.VgaCol[5]
VgaCol[5] => text_renderer:LIVES_TEXT_RENDER.VgaCol[5]
VgaCol[5] => lives_renderer:LIVES_RENDER.VgaCol[5]
VgaCol[5] => sprite_rom:BGKGRD_ROM.SpriteCol[4]
VgaCol[6] => LessThan1.IN16
VgaCol[6] => LessThan3.IN16
VgaCol[6] => Add3.IN16
VgaCol[6] => LessThan5.IN16
VgaCol[6] => LessThan7.IN16
VgaCol[6] => Add7.IN16
VgaCol[6] => LessThan10.IN16
VgaCol[6] => LessThan11.IN16
VgaCol[6] => LessThan14.IN16
VgaCol[6] => LessThan15.IN16
VgaCol[6] => LessThan18.IN16
VgaCol[6] => LessThan19.IN16
VgaCol[6] => LessThan22.IN16
VgaCol[6] => LessThan23.IN16
VgaCol[6] => text_renderer:SCORE_TEXT_RENDER.VgaCol[6]
VgaCol[6] => bcd_renderer:SCORE_RENDER.VgaCol[6]
VgaCol[6] => text_renderer:LIVES_TEXT_RENDER.VgaCol[6]
VgaCol[6] => lives_renderer:LIVES_RENDER.VgaCol[6]
VgaCol[7] => LessThan1.IN15
VgaCol[7] => LessThan3.IN15
VgaCol[7] => Add3.IN15
VgaCol[7] => LessThan5.IN15
VgaCol[7] => LessThan7.IN15
VgaCol[7] => Add7.IN15
VgaCol[7] => LessThan10.IN15
VgaCol[7] => LessThan11.IN15
VgaCol[7] => LessThan14.IN15
VgaCol[7] => LessThan15.IN15
VgaCol[7] => LessThan18.IN15
VgaCol[7] => LessThan19.IN15
VgaCol[7] => LessThan22.IN15
VgaCol[7] => LessThan23.IN15
VgaCol[7] => text_renderer:SCORE_TEXT_RENDER.VgaCol[7]
VgaCol[7] => bcd_renderer:SCORE_RENDER.VgaCol[7]
VgaCol[7] => text_renderer:LIVES_TEXT_RENDER.VgaCol[7]
VgaCol[7] => lives_renderer:LIVES_RENDER.VgaCol[7]
VgaCol[8] => LessThan1.IN14
VgaCol[8] => LessThan3.IN14
VgaCol[8] => Add3.IN14
VgaCol[8] => LessThan5.IN14
VgaCol[8] => LessThan7.IN14
VgaCol[8] => Add7.IN14
VgaCol[8] => LessThan10.IN14
VgaCol[8] => LessThan11.IN14
VgaCol[8] => LessThan14.IN14
VgaCol[8] => LessThan15.IN14
VgaCol[8] => LessThan18.IN14
VgaCol[8] => LessThan19.IN14
VgaCol[8] => LessThan22.IN14
VgaCol[8] => LessThan23.IN14
VgaCol[8] => text_renderer:SCORE_TEXT_RENDER.VgaCol[8]
VgaCol[8] => bcd_renderer:SCORE_RENDER.VgaCol[8]
VgaCol[8] => text_renderer:LIVES_TEXT_RENDER.VgaCol[8]
VgaCol[8] => lives_renderer:LIVES_RENDER.VgaCol[8]
VgaCol[9] => LessThan1.IN13
VgaCol[9] => LessThan3.IN13
VgaCol[9] => Add3.IN13
VgaCol[9] => LessThan5.IN13
VgaCol[9] => LessThan7.IN13
VgaCol[9] => Add7.IN13
VgaCol[9] => LessThan10.IN13
VgaCol[9] => LessThan11.IN13
VgaCol[9] => LessThan14.IN13
VgaCol[9] => LessThan15.IN13
VgaCol[9] => LessThan18.IN13
VgaCol[9] => LessThan19.IN13
VgaCol[9] => LessThan22.IN13
VgaCol[9] => LessThan23.IN13
VgaCol[9] => text_renderer:SCORE_TEXT_RENDER.VgaCol[9]
VgaCol[9] => bcd_renderer:SCORE_RENDER.VgaCol[9]
VgaCol[9] => text_renderer:LIVES_TEXT_RENDER.VgaCol[9]
VgaCol[9] => lives_renderer:LIVES_RENDER.VgaCol[9]
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
ScoreOnes[0] => bcd_renderer:SCORE_RENDER.ScoreOnes[0]
ScoreOnes[1] => bcd_renderer:SCORE_RENDER.ScoreOnes[1]
ScoreOnes[2] => bcd_renderer:SCORE_RENDER.ScoreOnes[2]
ScoreOnes[3] => bcd_renderer:SCORE_RENDER.ScoreOnes[3]
ScoreTens[0] => bcd_renderer:SCORE_RENDER.ScoreTens[0]
ScoreTens[1] => bcd_renderer:SCORE_RENDER.ScoreTens[1]
ScoreTens[2] => bcd_renderer:SCORE_RENDER.ScoreTens[2]
ScoreTens[3] => bcd_renderer:SCORE_RENDER.ScoreTens[3]
Lives[0] => lives_renderer:LIVES_RENDER.Lives[0]
Lives[1] => lives_renderer:LIVES_RENDER.Lives[1]
Lives[2] => lives_renderer:LIVES_RENDER.Lives[2]


|main|renderer:C1|sprite_rom:BIRD_ROM
SpriteRow[0] => altsyncram:altsyncram_component.address_a[5]
SpriteRow[1] => altsyncram:altsyncram_component.address_a[6]
SpriteRow[2] => altsyncram:altsyncram_component.address_a[7]
SpriteRow[3] => altsyncram:altsyncram_component.address_a[8]
SpriteRow[4] => altsyncram:altsyncram_component.address_a[9]
SpriteCol[0] => altsyncram:altsyncram_component.address_a[0]
SpriteCol[1] => altsyncram:altsyncram_component.address_a[1]
SpriteCol[2] => altsyncram:altsyncram_component.address_a[2]
SpriteCol[3] => altsyncram:altsyncram_component.address_a[3]
SpriteCol[4] => altsyncram:altsyncram_component.address_a[4]
Clk => altsyncram:altsyncram_component.clock0
Clk => Visible~reg0.CLK
Clk => Blue[0]~reg0.CLK
Clk => Blue[1]~reg0.CLK
Clk => Blue[2]~reg0.CLK
Clk => Blue[3]~reg0.CLK
Clk => Green[0]~reg0.CLK
Clk => Green[1]~reg0.CLK
Clk => Green[2]~reg0.CLK
Clk => Green[3]~reg0.CLK
Clk => Red[0]~reg0.CLK
Clk => Red[1]~reg0.CLK
Clk => Red[2]~reg0.CLK
Clk => Red[3]~reg0.CLK
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ppg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ppg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ppg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ppg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ppg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ppg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ppg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ppg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ppg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ppg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ppg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ppg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ppg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ppg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ppg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ppg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ppg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ppg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ppg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ppg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ppg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ppg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ppg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ppg1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|sprite_rom:BIRD_ROM|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|main|renderer:C1|sprite_rom:BGKGRD_ROM
SpriteRow[0] => altsyncram:altsyncram_component.address_a[5]
SpriteRow[1] => altsyncram:altsyncram_component.address_a[6]
SpriteRow[2] => altsyncram:altsyncram_component.address_a[7]
SpriteRow[3] => altsyncram:altsyncram_component.address_a[8]
SpriteRow[4] => altsyncram:altsyncram_component.address_a[9]
SpriteCol[0] => altsyncram:altsyncram_component.address_a[0]
SpriteCol[1] => altsyncram:altsyncram_component.address_a[1]
SpriteCol[2] => altsyncram:altsyncram_component.address_a[2]
SpriteCol[3] => altsyncram:altsyncram_component.address_a[3]
SpriteCol[4] => altsyncram:altsyncram_component.address_a[4]
Clk => altsyncram:altsyncram_component.clock0
Clk => Visible~reg0.CLK
Clk => Blue[0]~reg0.CLK
Clk => Blue[1]~reg0.CLK
Clk => Blue[2]~reg0.CLK
Clk => Blue[3]~reg0.CLK
Clk => Green[0]~reg0.CLK
Clk => Green[1]~reg0.CLK
Clk => Green[2]~reg0.CLK
Clk => Green[3]~reg0.CLK
Clk => Red[0]~reg0.CLK
Clk => Red[1]~reg0.CLK
Clk => Red[2]~reg0.CLK
Clk => Red[3]~reg0.CLK
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ltg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ltg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ltg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ltg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ltg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ltg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ltg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ltg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ltg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ltg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ltg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ltg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ltg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ltg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ltg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ltg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ltg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ltg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ltg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ltg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ltg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ltg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ltg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ltg1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component|altsyncram_ltg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|main|renderer:C1|sprite_rom:HEART_PICKUP
SpriteRow[0] => altsyncram:altsyncram_component.address_a[5]
SpriteRow[1] => altsyncram:altsyncram_component.address_a[6]
SpriteRow[2] => altsyncram:altsyncram_component.address_a[7]
SpriteRow[3] => altsyncram:altsyncram_component.address_a[8]
SpriteRow[4] => altsyncram:altsyncram_component.address_a[9]
SpriteCol[0] => altsyncram:altsyncram_component.address_a[0]
SpriteCol[1] => altsyncram:altsyncram_component.address_a[1]
SpriteCol[2] => altsyncram:altsyncram_component.address_a[2]
SpriteCol[3] => altsyncram:altsyncram_component.address_a[3]
SpriteCol[4] => altsyncram:altsyncram_component.address_a[4]
Clk => altsyncram:altsyncram_component.clock0
Clk => Visible~reg0.CLK
Clk => Blue[0]~reg0.CLK
Clk => Blue[1]~reg0.CLK
Clk => Blue[2]~reg0.CLK
Clk => Blue[3]~reg0.CLK
Clk => Green[0]~reg0.CLK
Clk => Green[1]~reg0.CLK
Clk => Green[2]~reg0.CLK
Clk => Green[3]~reg0.CLK
Clk => Red[0]~reg0.CLK
Clk => Red[1]~reg0.CLK
Clk => Red[2]~reg0.CLK
Clk => Red[3]~reg0.CLK
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|sprite_rom:HEART_PICKUP|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ch1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ch1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ch1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ch1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ch1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ch1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ch1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ch1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ch1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ch1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ch1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ch1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|sprite_rom:HEART_PICKUP|altsyncram:altsyncram_component|altsyncram_2ch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|main|renderer:C1|text_renderer:SCORE_TEXT_RENDER
Clk => char_rom:TEXT_ROM.clock
Clk => Visible~reg0.CLK
Clk => FontRow[0].CLK
Clk => FontRow[1].CLK
Clk => FontRow[2].CLK
Clk => FontCol[0].CLK
Clk => FontCol[1].CLK
Clk => FontCol[2].CLK
Clk => CharAddress[0].CLK
Clk => CharAddress[1].CLK
Clk => CharAddress[2].CLK
Clk => CharAddress[3].CLK
Clk => CharAddress[4].CLK
Clk => CharAddress[5].CLK
X[0] => LessThan0.IN12
X[0] => LessThan1.IN12
X[0] => Add2.IN12
X[1] => LessThan0.IN11
X[1] => LessThan1.IN11
X[1] => Add2.IN11
X[2] => LessThan0.IN10
X[2] => LessThan1.IN10
X[2] => Add2.IN10
X[3] => LessThan0.IN9
X[3] => LessThan1.IN9
X[3] => Add2.IN9
X[4] => LessThan0.IN8
X[4] => Add0.IN14
X[4] => Add2.IN8
X[5] => LessThan0.IN7
X[5] => Add0.IN13
X[5] => Add2.IN7
X[6] => LessThan0.IN6
X[6] => Add0.IN12
X[6] => Add2.IN6
X[7] => LessThan0.IN5
X[7] => Add0.IN11
X[7] => Add2.IN5
X[8] => LessThan0.IN4
X[8] => Add0.IN10
X[8] => Add2.IN4
X[9] => LessThan0.IN3
X[9] => Add0.IN9
X[9] => Add2.IN3
X[10] => LessThan0.IN2
X[10] => Add0.IN8
X[10] => Add2.IN2
Y[0] => LessThan2.IN10
Y[0] => LessThan3.IN10
Y[0] => Add3.IN10
Y[1] => LessThan2.IN9
Y[1] => LessThan3.IN9
Y[1] => Add3.IN9
Y[2] => LessThan2.IN8
Y[2] => LessThan3.IN8
Y[2] => Add3.IN8
Y[3] => LessThan2.IN7
Y[3] => LessThan3.IN7
Y[3] => Add3.IN7
Y[4] => LessThan2.IN6
Y[4] => Add1.IN12
Y[4] => Add3.IN6
Y[5] => LessThan2.IN5
Y[5] => Add1.IN11
Y[5] => Add3.IN5
Y[6] => LessThan2.IN4
Y[6] => Add1.IN10
Y[6] => Add3.IN4
Y[7] => LessThan2.IN3
Y[7] => Add1.IN9
Y[7] => Add3.IN3
Y[8] => LessThan2.IN2
Y[8] => Add1.IN8
Y[8] => Add3.IN2
Y[9] => LessThan2.IN1
Y[9] => Add1.IN7
Y[9] => Add3.IN1
VgaCol[0] => LessThan0.IN22
VgaCol[0] => LessThan1.IN22
VgaCol[0] => Add2.IN22
VgaCol[1] => LessThan0.IN21
VgaCol[1] => LessThan1.IN21
VgaCol[1] => Add2.IN21
VgaCol[2] => LessThan0.IN20
VgaCol[2] => LessThan1.IN20
VgaCol[2] => Add2.IN20
VgaCol[3] => LessThan0.IN19
VgaCol[3] => LessThan1.IN19
VgaCol[3] => Add2.IN19
VgaCol[4] => LessThan0.IN18
VgaCol[4] => LessThan1.IN18
VgaCol[4] => Add2.IN18
VgaCol[5] => LessThan0.IN17
VgaCol[5] => LessThan1.IN17
VgaCol[5] => Add2.IN17
VgaCol[6] => LessThan0.IN16
VgaCol[6] => LessThan1.IN16
VgaCol[6] => Add2.IN16
VgaCol[7] => LessThan0.IN15
VgaCol[7] => LessThan1.IN15
VgaCol[7] => Add2.IN15
VgaCol[8] => LessThan0.IN14
VgaCol[8] => LessThan1.IN14
VgaCol[8] => Add2.IN14
VgaCol[9] => LessThan0.IN13
VgaCol[9] => LessThan1.IN13
VgaCol[9] => Add2.IN13
VgaRow[0] => LessThan2.IN20
VgaRow[0] => LessThan3.IN20
VgaRow[0] => Add3.IN20
VgaRow[1] => LessThan2.IN19
VgaRow[1] => LessThan3.IN19
VgaRow[1] => Add3.IN19
VgaRow[2] => LessThan2.IN18
VgaRow[2] => LessThan3.IN18
VgaRow[2] => Add3.IN18
VgaRow[3] => LessThan2.IN17
VgaRow[3] => LessThan3.IN17
VgaRow[3] => Add3.IN17
VgaRow[4] => LessThan2.IN16
VgaRow[4] => LessThan3.IN16
VgaRow[4] => Add3.IN16
VgaRow[5] => LessThan2.IN15
VgaRow[5] => LessThan3.IN15
VgaRow[5] => Add3.IN15
VgaRow[6] => LessThan2.IN14
VgaRow[6] => LessThan3.IN14
VgaRow[6] => Add3.IN14
VgaRow[7] => LessThan2.IN13
VgaRow[7] => LessThan3.IN13
VgaRow[7] => Add3.IN13
VgaRow[8] => LessThan2.IN12
VgaRow[8] => LessThan3.IN12
VgaRow[8] => Add3.IN12
VgaRow[9] => LessThan2.IN11
VgaRow[9] => LessThan3.IN11
VgaRow[9] => Add3.IN11
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|text_renderer:SCORE_TEXT_RENDER|char_rom:TEXT_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|text_renderer:SCORE_TEXT_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ahg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ahg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ahg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ahg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ahg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ahg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ahg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ahg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ahg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ahg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ahg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ahg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ahg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ahg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ahg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ahg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ahg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ahg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|text_renderer:SCORE_TEXT_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|main|renderer:C1|bcd_renderer:SCORE_RENDER
Clk => char_rom:TEXT_ROM.clock
Clk => Visible~reg0.CLK
Clk => FontRow[0].CLK
Clk => FontRow[1].CLK
Clk => FontRow[2].CLK
Clk => FontCol[0].CLK
Clk => FontCol[1].CLK
Clk => FontCol[2].CLK
Clk => CharAddress[0].CLK
Clk => CharAddress[1].CLK
Clk => CharAddress[2].CLK
Clk => CharAddress[3].CLK
Clk => CharAddress[4].CLK
Clk => CharAddress[5].CLK
X[0] => LessThan0.IN12
X[0] => LessThan1.IN12
X[0] => LessThan4.IN12
X[0] => LessThan5.IN12
X[0] => Add2.IN12
X[1] => LessThan0.IN11
X[1] => LessThan1.IN11
X[1] => LessThan4.IN11
X[1] => LessThan5.IN11
X[1] => Add2.IN11
X[2] => LessThan0.IN10
X[2] => LessThan1.IN10
X[2] => LessThan4.IN10
X[2] => LessThan5.IN10
X[2] => Add2.IN10
X[3] => LessThan0.IN9
X[3] => LessThan1.IN9
X[3] => LessThan4.IN9
X[3] => LessThan5.IN9
X[3] => Add2.IN9
X[4] => LessThan0.IN8
X[4] => Add0.IN14
X[4] => LessThan5.IN8
X[4] => Add2.IN8
X[5] => LessThan0.IN7
X[5] => Add0.IN13
X[5] => Add4.IN12
X[5] => Add2.IN7
X[6] => LessThan0.IN6
X[6] => Add0.IN12
X[6] => Add4.IN11
X[6] => Add2.IN6
X[7] => LessThan0.IN5
X[7] => Add0.IN11
X[7] => Add4.IN10
X[7] => Add2.IN5
X[8] => LessThan0.IN4
X[8] => Add0.IN10
X[8] => Add4.IN9
X[8] => Add2.IN4
X[9] => LessThan0.IN3
X[9] => Add0.IN9
X[9] => Add4.IN8
X[9] => Add2.IN3
X[10] => LessThan0.IN2
X[10] => Add0.IN8
X[10] => Add4.IN7
X[10] => Add2.IN2
Y[0] => LessThan2.IN10
Y[0] => LessThan3.IN10
Y[0] => Add3.IN10
Y[1] => LessThan2.IN9
Y[1] => LessThan3.IN9
Y[1] => Add3.IN9
Y[2] => LessThan2.IN8
Y[2] => LessThan3.IN8
Y[2] => Add3.IN8
Y[3] => LessThan2.IN7
Y[3] => LessThan3.IN7
Y[3] => Add3.IN7
Y[4] => LessThan2.IN6
Y[4] => Add1.IN12
Y[4] => Add3.IN6
Y[5] => LessThan2.IN5
Y[5] => Add1.IN11
Y[5] => Add3.IN5
Y[6] => LessThan2.IN4
Y[6] => Add1.IN10
Y[6] => Add3.IN4
Y[7] => LessThan2.IN3
Y[7] => Add1.IN9
Y[7] => Add3.IN3
Y[8] => LessThan2.IN2
Y[8] => Add1.IN8
Y[8] => Add3.IN2
Y[9] => LessThan2.IN1
Y[9] => Add1.IN7
Y[9] => Add3.IN1
VgaCol[0] => LessThan0.IN22
VgaCol[0] => LessThan1.IN22
VgaCol[0] => Add2.IN22
VgaCol[0] => LessThan4.IN22
VgaCol[0] => LessThan5.IN22
VgaCol[1] => LessThan0.IN21
VgaCol[1] => LessThan1.IN21
VgaCol[1] => Add2.IN21
VgaCol[1] => LessThan4.IN21
VgaCol[1] => LessThan5.IN21
VgaCol[2] => LessThan0.IN20
VgaCol[2] => LessThan1.IN20
VgaCol[2] => Add2.IN20
VgaCol[2] => LessThan4.IN20
VgaCol[2] => LessThan5.IN20
VgaCol[3] => LessThan0.IN19
VgaCol[3] => LessThan1.IN19
VgaCol[3] => Add2.IN19
VgaCol[3] => LessThan4.IN19
VgaCol[3] => LessThan5.IN19
VgaCol[4] => LessThan0.IN18
VgaCol[4] => LessThan1.IN18
VgaCol[4] => Add2.IN18
VgaCol[4] => LessThan4.IN18
VgaCol[4] => LessThan5.IN18
VgaCol[5] => LessThan0.IN17
VgaCol[5] => LessThan1.IN17
VgaCol[5] => Add2.IN17
VgaCol[5] => LessThan4.IN17
VgaCol[5] => LessThan5.IN17
VgaCol[6] => LessThan0.IN16
VgaCol[6] => LessThan1.IN16
VgaCol[6] => Add2.IN16
VgaCol[6] => LessThan4.IN16
VgaCol[6] => LessThan5.IN16
VgaCol[7] => LessThan0.IN15
VgaCol[7] => LessThan1.IN15
VgaCol[7] => Add2.IN15
VgaCol[7] => LessThan4.IN15
VgaCol[7] => LessThan5.IN15
VgaCol[8] => LessThan0.IN14
VgaCol[8] => LessThan1.IN14
VgaCol[8] => Add2.IN14
VgaCol[8] => LessThan4.IN14
VgaCol[8] => LessThan5.IN14
VgaCol[9] => LessThan0.IN13
VgaCol[9] => LessThan1.IN13
VgaCol[9] => Add2.IN13
VgaCol[9] => LessThan4.IN13
VgaCol[9] => LessThan5.IN13
VgaRow[0] => LessThan2.IN20
VgaRow[0] => LessThan3.IN20
VgaRow[0] => Add3.IN20
VgaRow[1] => LessThan2.IN19
VgaRow[1] => LessThan3.IN19
VgaRow[1] => Add3.IN19
VgaRow[2] => LessThan2.IN18
VgaRow[2] => LessThan3.IN18
VgaRow[2] => Add3.IN18
VgaRow[3] => LessThan2.IN17
VgaRow[3] => LessThan3.IN17
VgaRow[3] => Add3.IN17
VgaRow[4] => LessThan2.IN16
VgaRow[4] => LessThan3.IN16
VgaRow[4] => Add3.IN16
VgaRow[5] => LessThan2.IN15
VgaRow[5] => LessThan3.IN15
VgaRow[5] => Add3.IN15
VgaRow[6] => LessThan2.IN14
VgaRow[6] => LessThan3.IN14
VgaRow[6] => Add3.IN14
VgaRow[7] => LessThan2.IN13
VgaRow[7] => LessThan3.IN13
VgaRow[7] => Add3.IN13
VgaRow[8] => LessThan2.IN12
VgaRow[8] => LessThan3.IN12
VgaRow[8] => Add3.IN12
VgaRow[9] => LessThan2.IN11
VgaRow[9] => LessThan3.IN11
VgaRow[9] => Add3.IN11
ScoreOnes[0] => CharAddress.DATAB
ScoreOnes[1] => CharAddress.DATAB
ScoreOnes[2] => CharAddress.DATAB
ScoreOnes[3] => CharAddress.DATAB
ScoreTens[0] => CharAddress.DATAB
ScoreTens[1] => CharAddress.DATAB
ScoreTens[2] => CharAddress.DATAB
ScoreTens[3] => CharAddress.DATAB
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|bcd_renderer:SCORE_RENDER|char_rom:TEXT_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|bcd_renderer:SCORE_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ahg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ahg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ahg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ahg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ahg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ahg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ahg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ahg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ahg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ahg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ahg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ahg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ahg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ahg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ahg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ahg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ahg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ahg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|bcd_renderer:SCORE_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|main|renderer:C1|text_renderer:LIVES_TEXT_RENDER
Clk => char_rom:TEXT_ROM.clock
Clk => Visible~reg0.CLK
Clk => FontRow[0].CLK
Clk => FontRow[1].CLK
Clk => FontRow[2].CLK
Clk => FontCol[0].CLK
Clk => FontCol[1].CLK
Clk => FontCol[2].CLK
Clk => CharAddress[0].CLK
Clk => CharAddress[1].CLK
Clk => CharAddress[2].CLK
Clk => CharAddress[3].CLK
Clk => CharAddress[4].CLK
Clk => CharAddress[5].CLK
X[0] => LessThan0.IN12
X[0] => LessThan1.IN12
X[0] => Add2.IN12
X[1] => LessThan0.IN11
X[1] => LessThan1.IN11
X[1] => Add2.IN11
X[2] => LessThan0.IN10
X[2] => LessThan1.IN10
X[2] => Add2.IN10
X[3] => LessThan0.IN9
X[3] => LessThan1.IN9
X[3] => Add2.IN9
X[4] => LessThan0.IN8
X[4] => Add0.IN14
X[4] => Add2.IN8
X[5] => LessThan0.IN7
X[5] => Add0.IN13
X[5] => Add2.IN7
X[6] => LessThan0.IN6
X[6] => Add0.IN12
X[6] => Add2.IN6
X[7] => LessThan0.IN5
X[7] => Add0.IN11
X[7] => Add2.IN5
X[8] => LessThan0.IN4
X[8] => Add0.IN10
X[8] => Add2.IN4
X[9] => LessThan0.IN3
X[9] => Add0.IN9
X[9] => Add2.IN3
X[10] => LessThan0.IN2
X[10] => Add0.IN8
X[10] => Add2.IN2
Y[0] => LessThan2.IN10
Y[0] => LessThan3.IN10
Y[0] => Add3.IN10
Y[1] => LessThan2.IN9
Y[1] => LessThan3.IN9
Y[1] => Add3.IN9
Y[2] => LessThan2.IN8
Y[2] => LessThan3.IN8
Y[2] => Add3.IN8
Y[3] => LessThan2.IN7
Y[3] => LessThan3.IN7
Y[3] => Add3.IN7
Y[4] => LessThan2.IN6
Y[4] => Add1.IN12
Y[4] => Add3.IN6
Y[5] => LessThan2.IN5
Y[5] => Add1.IN11
Y[5] => Add3.IN5
Y[6] => LessThan2.IN4
Y[6] => Add1.IN10
Y[6] => Add3.IN4
Y[7] => LessThan2.IN3
Y[7] => Add1.IN9
Y[7] => Add3.IN3
Y[8] => LessThan2.IN2
Y[8] => Add1.IN8
Y[8] => Add3.IN2
Y[9] => LessThan2.IN1
Y[9] => Add1.IN7
Y[9] => Add3.IN1
VgaCol[0] => LessThan0.IN22
VgaCol[0] => LessThan1.IN22
VgaCol[0] => Add2.IN22
VgaCol[1] => LessThan0.IN21
VgaCol[1] => LessThan1.IN21
VgaCol[1] => Add2.IN21
VgaCol[2] => LessThan0.IN20
VgaCol[2] => LessThan1.IN20
VgaCol[2] => Add2.IN20
VgaCol[3] => LessThan0.IN19
VgaCol[3] => LessThan1.IN19
VgaCol[3] => Add2.IN19
VgaCol[4] => LessThan0.IN18
VgaCol[4] => LessThan1.IN18
VgaCol[4] => Add2.IN18
VgaCol[5] => LessThan0.IN17
VgaCol[5] => LessThan1.IN17
VgaCol[5] => Add2.IN17
VgaCol[6] => LessThan0.IN16
VgaCol[6] => LessThan1.IN16
VgaCol[6] => Add2.IN16
VgaCol[7] => LessThan0.IN15
VgaCol[7] => LessThan1.IN15
VgaCol[7] => Add2.IN15
VgaCol[8] => LessThan0.IN14
VgaCol[8] => LessThan1.IN14
VgaCol[8] => Add2.IN14
VgaCol[9] => LessThan0.IN13
VgaCol[9] => LessThan1.IN13
VgaCol[9] => Add2.IN13
VgaRow[0] => LessThan2.IN20
VgaRow[0] => LessThan3.IN20
VgaRow[0] => Add3.IN20
VgaRow[1] => LessThan2.IN19
VgaRow[1] => LessThan3.IN19
VgaRow[1] => Add3.IN19
VgaRow[2] => LessThan2.IN18
VgaRow[2] => LessThan3.IN18
VgaRow[2] => Add3.IN18
VgaRow[3] => LessThan2.IN17
VgaRow[3] => LessThan3.IN17
VgaRow[3] => Add3.IN17
VgaRow[4] => LessThan2.IN16
VgaRow[4] => LessThan3.IN16
VgaRow[4] => Add3.IN16
VgaRow[5] => LessThan2.IN15
VgaRow[5] => LessThan3.IN15
VgaRow[5] => Add3.IN15
VgaRow[6] => LessThan2.IN14
VgaRow[6] => LessThan3.IN14
VgaRow[6] => Add3.IN14
VgaRow[7] => LessThan2.IN13
VgaRow[7] => LessThan3.IN13
VgaRow[7] => Add3.IN13
VgaRow[8] => LessThan2.IN12
VgaRow[8] => LessThan3.IN12
VgaRow[8] => Add3.IN12
VgaRow[9] => LessThan2.IN11
VgaRow[9] => LessThan3.IN11
VgaRow[9] => Add3.IN11
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|text_renderer:LIVES_TEXT_RENDER|char_rom:TEXT_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|text_renderer:LIVES_TEXT_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ahg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ahg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ahg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ahg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ahg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ahg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ahg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ahg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ahg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ahg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ahg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ahg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ahg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ahg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ahg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ahg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ahg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ahg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|text_renderer:LIVES_TEXT_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|main|renderer:C1|lives_renderer:LIVES_RENDER
Clk => char_rom:TEXT_ROM.clock
Clk => Visible~reg0.CLK
Clk => FontRow[0].CLK
Clk => FontRow[1].CLK
Clk => FontRow[2].CLK
Clk => FontCol[0].CLK
Clk => FontCol[1].CLK
Clk => FontCol[2].CLK
X[0] => LessThan0.IN12
X[0] => LessThan1.IN12
X[0] => LessThan3.IN12
X[0] => LessThan4.IN12
X[0] => LessThan6.IN12
X[0] => LessThan7.IN12
X[0] => LessThan9.IN12
X[0] => LessThan10.IN12
X[0] => LessThan12.IN12
X[0] => LessThan13.IN12
X[0] => LessThan15.IN12
X[0] => LessThan16.IN12
X[0] => LessThan18.IN12
X[0] => LessThan19.IN12
X[0] => LessThan21.IN12
X[0] => LessThan22.IN12
X[0] => Add0.IN12
X[0] => Add3.IN5
X[0] => Add5.IN6
X[0] => Add7.IN5
X[0] => Add9.IN7
X[0] => Add11.IN5
X[0] => Add13.IN6
X[0] => Add17.IN5
X[1] => LessThan0.IN11
X[1] => LessThan1.IN11
X[1] => LessThan3.IN11
X[1] => LessThan4.IN11
X[1] => LessThan6.IN11
X[1] => LessThan7.IN11
X[1] => LessThan9.IN11
X[1] => LessThan10.IN11
X[1] => LessThan12.IN11
X[1] => LessThan13.IN11
X[1] => LessThan15.IN11
X[1] => LessThan16.IN11
X[1] => LessThan18.IN11
X[1] => LessThan19.IN11
X[1] => LessThan21.IN11
X[1] => LessThan22.IN11
X[1] => Add0.IN11
X[1] => Add3.IN4
X[1] => Add5.IN5
X[1] => Add7.IN4
X[1] => Add9.IN6
X[1] => Add11.IN4
X[1] => Add13.IN5
X[1] => Add17.IN4
X[2] => LessThan0.IN10
X[2] => LessThan1.IN10
X[2] => LessThan3.IN10
X[2] => LessThan4.IN10
X[2] => LessThan6.IN10
X[2] => LessThan7.IN10
X[2] => LessThan9.IN10
X[2] => LessThan10.IN10
X[2] => LessThan12.IN10
X[2] => LessThan13.IN10
X[2] => LessThan15.IN10
X[2] => LessThan16.IN10
X[2] => LessThan18.IN10
X[2] => LessThan19.IN10
X[2] => LessThan21.IN10
X[2] => LessThan22.IN10
X[2] => Add0.IN10
X[2] => Add3.IN3
X[2] => Add5.IN4
X[2] => Add7.IN3
X[2] => Add9.IN5
X[2] => Add11.IN3
X[2] => Add13.IN4
X[2] => Add17.IN3
X[3] => LessThan0.IN9
X[3] => LessThan1.IN9
X[3] => LessThan3.IN9
X[3] => LessThan4.IN9
X[3] => LessThan6.IN9
X[3] => LessThan7.IN9
X[3] => LessThan9.IN9
X[3] => LessThan10.IN9
X[3] => LessThan12.IN9
X[3] => LessThan13.IN9
X[3] => LessThan15.IN9
X[3] => LessThan16.IN9
X[3] => LessThan18.IN9
X[3] => LessThan19.IN9
X[3] => LessThan21.IN9
X[3] => LessThan22.IN9
X[3] => Add0.IN9
X[3] => Add3.IN2
X[3] => Add5.IN3
X[3] => Add7.IN2
X[3] => Add9.IN4
X[3] => Add11.IN2
X[3] => Add13.IN3
X[3] => Add17.IN2
X[4] => LessThan0.IN8
X[4] => Add2.IN14
X[4] => LessThan4.IN8
X[4] => LessThan6.IN8
X[4] => Add6.IN14
X[4] => LessThan10.IN8
X[4] => LessThan12.IN8
X[4] => Add10.IN14
X[4] => LessThan16.IN8
X[4] => LessThan18.IN8
X[4] => Add14.IN14
X[4] => LessThan22.IN8
X[4] => Add0.IN8
X[4] => Add5.IN2
X[4] => Add9.IN3
X[4] => Add13.IN2
X[5] => LessThan0.IN7
X[5] => Add2.IN13
X[5] => Add4.IN12
X[5] => Add6.IN13
X[5] => LessThan10.IN7
X[5] => LessThan12.IN7
X[5] => Add10.IN13
X[5] => Add12.IN12
X[5] => Add14.IN13
X[5] => LessThan22.IN7
X[5] => Add0.IN7
X[5] => Add9.IN2
X[6] => LessThan0.IN6
X[6] => Add2.IN12
X[6] => Add4.IN11
X[6] => Add6.IN12
X[6] => Add8.IN10
X[6] => Add10.IN12
X[6] => Add12.IN11
X[6] => Add14.IN12
X[6] => LessThan22.IN6
X[6] => Add0.IN6
X[7] => LessThan0.IN5
X[7] => Add2.IN11
X[7] => Add4.IN10
X[7] => Add6.IN11
X[7] => Add8.IN9
X[7] => Add10.IN11
X[7] => Add12.IN10
X[7] => Add14.IN11
X[7] => Add15.IN8
X[7] => Add0.IN5
X[8] => LessThan0.IN4
X[8] => Add2.IN10
X[8] => Add4.IN9
X[8] => Add6.IN10
X[8] => Add8.IN8
X[8] => Add10.IN10
X[8] => Add12.IN9
X[8] => Add14.IN10
X[8] => Add15.IN7
X[8] => Add0.IN4
X[9] => LessThan0.IN3
X[9] => Add2.IN9
X[9] => Add4.IN8
X[9] => Add6.IN9
X[9] => Add8.IN7
X[9] => Add10.IN9
X[9] => Add12.IN8
X[9] => Add14.IN9
X[9] => Add15.IN6
X[9] => Add0.IN3
X[10] => LessThan0.IN2
X[10] => Add2.IN8
X[10] => Add4.IN7
X[10] => Add6.IN8
X[10] => Add8.IN6
X[10] => Add10.IN8
X[10] => Add12.IN7
X[10] => Add14.IN8
X[10] => Add15.IN5
X[10] => Add0.IN2
Y[0] => LessThan23.IN10
Y[0] => LessThan24.IN10
Y[0] => Add1.IN10
Y[1] => LessThan23.IN9
Y[1] => LessThan24.IN9
Y[1] => Add1.IN9
Y[2] => LessThan23.IN8
Y[2] => LessThan24.IN8
Y[2] => Add1.IN8
Y[3] => LessThan23.IN7
Y[3] => LessThan24.IN7
Y[3] => Add1.IN7
Y[4] => LessThan23.IN6
Y[4] => Add16.IN12
Y[4] => Add1.IN6
Y[5] => LessThan23.IN5
Y[5] => Add16.IN11
Y[5] => Add1.IN5
Y[6] => LessThan23.IN4
Y[6] => Add16.IN10
Y[6] => Add1.IN4
Y[7] => LessThan23.IN3
Y[7] => Add16.IN9
Y[7] => Add1.IN3
Y[8] => LessThan23.IN2
Y[8] => Add16.IN8
Y[8] => Add1.IN2
Y[9] => LessThan23.IN1
Y[9] => Add16.IN7
Y[9] => Add1.IN1
VgaCol[0] => LessThan0.IN22
VgaCol[0] => LessThan1.IN22
VgaCol[0] => Add0.IN22
VgaCol[0] => LessThan3.IN22
VgaCol[0] => LessThan4.IN22
VgaCol[0] => Add3.IN22
VgaCol[0] => LessThan6.IN22
VgaCol[0] => LessThan7.IN22
VgaCol[0] => Add5.IN22
VgaCol[0] => LessThan9.IN22
VgaCol[0] => LessThan10.IN22
VgaCol[0] => Add7.IN22
VgaCol[0] => LessThan12.IN22
VgaCol[0] => LessThan13.IN22
VgaCol[0] => Add9.IN22
VgaCol[0] => LessThan15.IN22
VgaCol[0] => LessThan16.IN22
VgaCol[0] => Add11.IN22
VgaCol[0] => LessThan18.IN22
VgaCol[0] => LessThan19.IN22
VgaCol[0] => Add13.IN22
VgaCol[0] => LessThan21.IN22
VgaCol[0] => LessThan22.IN22
VgaCol[0] => Add17.IN22
VgaCol[1] => LessThan0.IN21
VgaCol[1] => LessThan1.IN21
VgaCol[1] => Add0.IN21
VgaCol[1] => LessThan3.IN21
VgaCol[1] => LessThan4.IN21
VgaCol[1] => Add3.IN21
VgaCol[1] => LessThan6.IN21
VgaCol[1] => LessThan7.IN21
VgaCol[1] => Add5.IN21
VgaCol[1] => LessThan9.IN21
VgaCol[1] => LessThan10.IN21
VgaCol[1] => Add7.IN21
VgaCol[1] => LessThan12.IN21
VgaCol[1] => LessThan13.IN21
VgaCol[1] => Add9.IN21
VgaCol[1] => LessThan15.IN21
VgaCol[1] => LessThan16.IN21
VgaCol[1] => Add11.IN21
VgaCol[1] => LessThan18.IN21
VgaCol[1] => LessThan19.IN21
VgaCol[1] => Add13.IN21
VgaCol[1] => LessThan21.IN21
VgaCol[1] => LessThan22.IN21
VgaCol[1] => Add17.IN21
VgaCol[2] => LessThan0.IN20
VgaCol[2] => LessThan1.IN20
VgaCol[2] => Add0.IN20
VgaCol[2] => LessThan3.IN20
VgaCol[2] => LessThan4.IN20
VgaCol[2] => Add3.IN20
VgaCol[2] => LessThan6.IN20
VgaCol[2] => LessThan7.IN20
VgaCol[2] => Add5.IN20
VgaCol[2] => LessThan9.IN20
VgaCol[2] => LessThan10.IN20
VgaCol[2] => Add7.IN20
VgaCol[2] => LessThan12.IN20
VgaCol[2] => LessThan13.IN20
VgaCol[2] => Add9.IN20
VgaCol[2] => LessThan15.IN20
VgaCol[2] => LessThan16.IN20
VgaCol[2] => Add11.IN20
VgaCol[2] => LessThan18.IN20
VgaCol[2] => LessThan19.IN20
VgaCol[2] => Add13.IN20
VgaCol[2] => LessThan21.IN20
VgaCol[2] => LessThan22.IN20
VgaCol[2] => Add17.IN20
VgaCol[3] => LessThan0.IN19
VgaCol[3] => LessThan1.IN19
VgaCol[3] => Add0.IN19
VgaCol[3] => LessThan3.IN19
VgaCol[3] => LessThan4.IN19
VgaCol[3] => Add3.IN19
VgaCol[3] => LessThan6.IN19
VgaCol[3] => LessThan7.IN19
VgaCol[3] => Add5.IN19
VgaCol[3] => LessThan9.IN19
VgaCol[3] => LessThan10.IN19
VgaCol[3] => Add7.IN19
VgaCol[3] => LessThan12.IN19
VgaCol[3] => LessThan13.IN19
VgaCol[3] => Add9.IN19
VgaCol[3] => LessThan15.IN19
VgaCol[3] => LessThan16.IN19
VgaCol[3] => Add11.IN19
VgaCol[3] => LessThan18.IN19
VgaCol[3] => LessThan19.IN19
VgaCol[3] => Add13.IN19
VgaCol[3] => LessThan21.IN19
VgaCol[3] => LessThan22.IN19
VgaCol[3] => Add17.IN19
VgaCol[4] => LessThan0.IN18
VgaCol[4] => LessThan1.IN18
VgaCol[4] => Add0.IN18
VgaCol[4] => LessThan3.IN18
VgaCol[4] => LessThan4.IN18
VgaCol[4] => Add3.IN18
VgaCol[4] => LessThan6.IN18
VgaCol[4] => LessThan7.IN18
VgaCol[4] => Add5.IN18
VgaCol[4] => LessThan9.IN18
VgaCol[4] => LessThan10.IN18
VgaCol[4] => Add7.IN18
VgaCol[4] => LessThan12.IN18
VgaCol[4] => LessThan13.IN18
VgaCol[4] => Add9.IN18
VgaCol[4] => LessThan15.IN18
VgaCol[4] => LessThan16.IN18
VgaCol[4] => Add11.IN18
VgaCol[4] => LessThan18.IN18
VgaCol[4] => LessThan19.IN18
VgaCol[4] => Add13.IN18
VgaCol[4] => LessThan21.IN18
VgaCol[4] => LessThan22.IN18
VgaCol[4] => Add17.IN18
VgaCol[5] => LessThan0.IN17
VgaCol[5] => LessThan1.IN17
VgaCol[5] => Add0.IN17
VgaCol[5] => LessThan3.IN17
VgaCol[5] => LessThan4.IN17
VgaCol[5] => Add3.IN17
VgaCol[5] => LessThan6.IN17
VgaCol[5] => LessThan7.IN17
VgaCol[5] => Add5.IN17
VgaCol[5] => LessThan9.IN17
VgaCol[5] => LessThan10.IN17
VgaCol[5] => Add7.IN17
VgaCol[5] => LessThan12.IN17
VgaCol[5] => LessThan13.IN17
VgaCol[5] => Add9.IN17
VgaCol[5] => LessThan15.IN17
VgaCol[5] => LessThan16.IN17
VgaCol[5] => Add11.IN17
VgaCol[5] => LessThan18.IN17
VgaCol[5] => LessThan19.IN17
VgaCol[5] => Add13.IN17
VgaCol[5] => LessThan21.IN17
VgaCol[5] => LessThan22.IN17
VgaCol[5] => Add17.IN17
VgaCol[6] => LessThan0.IN16
VgaCol[6] => LessThan1.IN16
VgaCol[6] => Add0.IN16
VgaCol[6] => LessThan3.IN16
VgaCol[6] => LessThan4.IN16
VgaCol[6] => Add3.IN16
VgaCol[6] => LessThan6.IN16
VgaCol[6] => LessThan7.IN16
VgaCol[6] => Add5.IN16
VgaCol[6] => LessThan9.IN16
VgaCol[6] => LessThan10.IN16
VgaCol[6] => Add7.IN16
VgaCol[6] => LessThan12.IN16
VgaCol[6] => LessThan13.IN16
VgaCol[6] => Add9.IN16
VgaCol[6] => LessThan15.IN16
VgaCol[6] => LessThan16.IN16
VgaCol[6] => Add11.IN16
VgaCol[6] => LessThan18.IN16
VgaCol[6] => LessThan19.IN16
VgaCol[6] => Add13.IN16
VgaCol[6] => LessThan21.IN16
VgaCol[6] => LessThan22.IN16
VgaCol[6] => Add17.IN16
VgaCol[7] => LessThan0.IN15
VgaCol[7] => LessThan1.IN15
VgaCol[7] => Add0.IN15
VgaCol[7] => LessThan3.IN15
VgaCol[7] => LessThan4.IN15
VgaCol[7] => Add3.IN15
VgaCol[7] => LessThan6.IN15
VgaCol[7] => LessThan7.IN15
VgaCol[7] => Add5.IN15
VgaCol[7] => LessThan9.IN15
VgaCol[7] => LessThan10.IN15
VgaCol[7] => Add7.IN15
VgaCol[7] => LessThan12.IN15
VgaCol[7] => LessThan13.IN15
VgaCol[7] => Add9.IN15
VgaCol[7] => LessThan15.IN15
VgaCol[7] => LessThan16.IN15
VgaCol[7] => Add11.IN15
VgaCol[7] => LessThan18.IN15
VgaCol[7] => LessThan19.IN15
VgaCol[7] => Add13.IN15
VgaCol[7] => LessThan21.IN15
VgaCol[7] => LessThan22.IN15
VgaCol[7] => Add17.IN15
VgaCol[8] => LessThan0.IN14
VgaCol[8] => LessThan1.IN14
VgaCol[8] => Add0.IN14
VgaCol[8] => LessThan3.IN14
VgaCol[8] => LessThan4.IN14
VgaCol[8] => Add3.IN14
VgaCol[8] => LessThan6.IN14
VgaCol[8] => LessThan7.IN14
VgaCol[8] => Add5.IN14
VgaCol[8] => LessThan9.IN14
VgaCol[8] => LessThan10.IN14
VgaCol[8] => Add7.IN14
VgaCol[8] => LessThan12.IN14
VgaCol[8] => LessThan13.IN14
VgaCol[8] => Add9.IN14
VgaCol[8] => LessThan15.IN14
VgaCol[8] => LessThan16.IN14
VgaCol[8] => Add11.IN14
VgaCol[8] => LessThan18.IN14
VgaCol[8] => LessThan19.IN14
VgaCol[8] => Add13.IN14
VgaCol[8] => LessThan21.IN14
VgaCol[8] => LessThan22.IN14
VgaCol[8] => Add17.IN14
VgaCol[9] => LessThan0.IN13
VgaCol[9] => LessThan1.IN13
VgaCol[9] => Add0.IN13
VgaCol[9] => LessThan3.IN13
VgaCol[9] => LessThan4.IN13
VgaCol[9] => Add3.IN13
VgaCol[9] => LessThan6.IN13
VgaCol[9] => LessThan7.IN13
VgaCol[9] => Add5.IN13
VgaCol[9] => LessThan9.IN13
VgaCol[9] => LessThan10.IN13
VgaCol[9] => Add7.IN13
VgaCol[9] => LessThan12.IN13
VgaCol[9] => LessThan13.IN13
VgaCol[9] => Add9.IN13
VgaCol[9] => LessThan15.IN13
VgaCol[9] => LessThan16.IN13
VgaCol[9] => Add11.IN13
VgaCol[9] => LessThan18.IN13
VgaCol[9] => LessThan19.IN13
VgaCol[9] => Add13.IN13
VgaCol[9] => LessThan21.IN13
VgaCol[9] => LessThan22.IN13
VgaCol[9] => Add17.IN13
VgaRow[0] => Add1.IN20
VgaRow[0] => LessThan23.IN20
VgaRow[0] => LessThan24.IN20
VgaRow[1] => Add1.IN19
VgaRow[1] => LessThan23.IN19
VgaRow[1] => LessThan24.IN19
VgaRow[2] => Add1.IN18
VgaRow[2] => LessThan23.IN18
VgaRow[2] => LessThan24.IN18
VgaRow[3] => Add1.IN17
VgaRow[3] => LessThan23.IN17
VgaRow[3] => LessThan24.IN17
VgaRow[4] => Add1.IN16
VgaRow[4] => LessThan23.IN16
VgaRow[4] => LessThan24.IN16
VgaRow[5] => Add1.IN15
VgaRow[5] => LessThan23.IN15
VgaRow[5] => LessThan24.IN15
VgaRow[6] => Add1.IN14
VgaRow[6] => LessThan23.IN14
VgaRow[6] => LessThan24.IN14
VgaRow[7] => Add1.IN13
VgaRow[7] => LessThan23.IN13
VgaRow[7] => LessThan24.IN13
VgaRow[8] => Add1.IN12
VgaRow[8] => LessThan23.IN12
VgaRow[8] => LessThan24.IN12
VgaRow[9] => Add1.IN11
VgaRow[9] => LessThan23.IN11
VgaRow[9] => LessThan24.IN11
Lives[0] => LessThan2.IN6
Lives[0] => LessThan5.IN6
Lives[0] => LessThan8.IN6
Lives[0] => LessThan11.IN6
Lives[0] => LessThan14.IN6
Lives[0] => LessThan17.IN6
Lives[0] => LessThan20.IN6
Lives[0] => LessThan25.IN6
Lives[1] => LessThan2.IN5
Lives[1] => LessThan5.IN5
Lives[1] => LessThan8.IN5
Lives[1] => LessThan11.IN5
Lives[1] => LessThan14.IN5
Lives[1] => LessThan17.IN5
Lives[1] => LessThan20.IN5
Lives[1] => LessThan25.IN5
Lives[2] => LessThan2.IN4
Lives[2] => LessThan5.IN4
Lives[2] => LessThan8.IN4
Lives[2] => LessThan11.IN4
Lives[2] => LessThan14.IN4
Lives[2] => LessThan17.IN4
Lives[2] => LessThan20.IN4
Lives[2] => LessThan25.IN4
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|lives_renderer:LIVES_RENDER|char_rom:TEXT_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|renderer:C1|lives_renderer:LIVES_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ahg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ahg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ahg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ahg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ahg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ahg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ahg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ahg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ahg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ahg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ahg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ahg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ahg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ahg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ahg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ahg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ahg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ahg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|renderer:C1|lives_renderer:LIVES_RENDER|char_rom:TEXT_ROM|altsyncram:altsyncram_component|altsyncram_ahg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|main|menus:MENU_RENDER
Clk => sprite_rom:CURSOR_ROM.Clk
Clk => Train~reg0.CLK
Clk => StartB[0].CLK
Clk => StartB[1].CLK
Clk => StartB[2].CLK
Clk => StartB[3].CLK
Clk => StartG[0].CLK
Clk => StartG[1].CLK
Clk => StartG[2].CLK
Clk => StartG[3].CLK
Clk => StartR[0].CLK
Clk => StartR[1].CLK
Clk => StartR[2].CLK
Clk => StartR[3].CLK
Clk => StartEnable.CLK
Clk => \RENDER_START:v_Start.CLK
GameRunning => R.OUTPUTSELECT
GameRunning => R.OUTPUTSELECT
GameRunning => R.OUTPUTSELECT
GameRunning => R.OUTPUTSELECT
GameRunning => G.OUTPUTSELECT
GameRunning => G.OUTPUTSELECT
GameRunning => G.OUTPUTSELECT
GameRunning => G.OUTPUTSELECT
GameRunning => B.OUTPUTSELECT
GameRunning => B.OUTPUTSELECT
GameRunning => B.OUTPUTSELECT
GameRunning => B.OUTPUTSELECT
GameRunning => v_Enable.IN1
GameRunning => Train~reg0.ENA
GameRunning => StartB[0].ENA
GameRunning => StartB[1].ENA
GameRunning => StartB[2].ENA
GameRunning => StartB[3].ENA
GameRunning => StartG[0].ENA
GameRunning => StartG[1].ENA
GameRunning => StartG[2].ENA
GameRunning => StartG[3].ENA
GameRunning => StartR[0].ENA
GameRunning => StartR[1].ENA
GameRunning => StartR[2].ENA
GameRunning => StartR[3].ENA
GameRunning => StartEnable.ENA
GameRunning => \RENDER_START:v_Start.ENA
GameOver => ~NO_FANOUT~
TrainSwitch => ~NO_FANOUT~
LeftMouseButton => v_Start.OUTPUTSELECT
LeftMouseButton => Train.OUTPUTSELECT
LeftMouseButton => Train.OUTPUTSELECT
VGARow[0] => LessThan0.IN10
VGARow[0] => LessThan2.IN16
VGARow[0] => Add2.IN20
VGARow[0] => LessThan6.IN20
VGARow[0] => LessThan7.IN20
VGARow[0] => LessThan10.IN20
VGARow[0] => LessThan11.IN20
VGARow[0] => LessThan16.IN20
VGARow[0] => LessThan17.IN20
VGARow[1] => LessThan0.IN9
VGARow[1] => LessThan2.IN15
VGARow[1] => Add2.IN19
VGARow[1] => LessThan6.IN19
VGARow[1] => LessThan7.IN19
VGARow[1] => LessThan10.IN19
VGARow[1] => LessThan11.IN19
VGARow[1] => LessThan16.IN19
VGARow[1] => LessThan17.IN19
VGARow[2] => LessThan0.IN8
VGARow[2] => LessThan2.IN14
VGARow[2] => Add2.IN18
VGARow[2] => LessThan6.IN18
VGARow[2] => LessThan7.IN18
VGARow[2] => LessThan10.IN18
VGARow[2] => LessThan11.IN18
VGARow[2] => LessThan16.IN18
VGARow[2] => LessThan17.IN18
VGARow[3] => LessThan0.IN7
VGARow[3] => LessThan2.IN13
VGARow[3] => Add2.IN17
VGARow[3] => LessThan6.IN17
VGARow[3] => LessThan7.IN17
VGARow[3] => LessThan10.IN17
VGARow[3] => LessThan11.IN17
VGARow[3] => LessThan16.IN17
VGARow[3] => LessThan17.IN17
VGARow[4] => LessThan0.IN6
VGARow[4] => LessThan2.IN12
VGARow[4] => Add2.IN16
VGARow[4] => LessThan6.IN16
VGARow[4] => LessThan7.IN16
VGARow[4] => LessThan10.IN16
VGARow[4] => LessThan11.IN16
VGARow[4] => LessThan16.IN16
VGARow[4] => LessThan17.IN16
VGARow[5] => LessThan0.IN5
VGARow[5] => LessThan2.IN11
VGARow[5] => Add2.IN15
VGARow[5] => LessThan6.IN15
VGARow[5] => LessThan7.IN15
VGARow[5] => LessThan10.IN15
VGARow[5] => LessThan11.IN15
VGARow[5] => LessThan16.IN15
VGARow[5] => LessThan17.IN15
VGARow[6] => LessThan0.IN4
VGARow[6] => LessThan2.IN10
VGARow[6] => Add2.IN14
VGARow[6] => LessThan6.IN14
VGARow[6] => LessThan7.IN14
VGARow[6] => LessThan10.IN14
VGARow[6] => LessThan11.IN14
VGARow[6] => LessThan16.IN14
VGARow[6] => LessThan17.IN14
VGARow[7] => LessThan0.IN3
VGARow[7] => LessThan2.IN9
VGARow[7] => Add2.IN13
VGARow[7] => LessThan6.IN13
VGARow[7] => LessThan7.IN13
VGARow[7] => LessThan10.IN13
VGARow[7] => LessThan11.IN13
VGARow[7] => LessThan16.IN13
VGARow[7] => LessThan17.IN13
VGARow[8] => LessThan0.IN2
VGARow[8] => LessThan2.IN8
VGARow[8] => Add2.IN12
VGARow[8] => LessThan6.IN12
VGARow[8] => LessThan7.IN12
VGARow[8] => LessThan10.IN12
VGARow[8] => LessThan11.IN12
VGARow[8] => LessThan16.IN12
VGARow[8] => LessThan17.IN12
VGARow[9] => LessThan0.IN1
VGARow[9] => LessThan2.IN7
VGARow[9] => Add2.IN11
VGARow[9] => LessThan6.IN11
VGARow[9] => LessThan7.IN11
VGARow[9] => LessThan10.IN11
VGARow[9] => LessThan11.IN11
VGARow[9] => LessThan16.IN11
VGARow[9] => LessThan17.IN11
VGACol[0] => LessThan1.IN10
VGACol[0] => LessThan3.IN16
VGACol[0] => Add3.IN20
VGACol[0] => LessThan4.IN20
VGACol[0] => LessThan5.IN20
VGACol[0] => LessThan8.IN20
VGACol[0] => LessThan9.IN20
VGACol[1] => LessThan1.IN9
VGACol[1] => LessThan3.IN15
VGACol[1] => Add3.IN19
VGACol[1] => LessThan4.IN19
VGACol[1] => LessThan5.IN19
VGACol[1] => LessThan8.IN19
VGACol[1] => LessThan9.IN19
VGACol[2] => LessThan1.IN8
VGACol[2] => LessThan3.IN14
VGACol[2] => Add3.IN18
VGACol[2] => LessThan4.IN18
VGACol[2] => LessThan5.IN18
VGACol[2] => LessThan8.IN18
VGACol[2] => LessThan9.IN18
VGACol[3] => LessThan1.IN7
VGACol[3] => LessThan3.IN13
VGACol[3] => Add3.IN17
VGACol[3] => LessThan4.IN17
VGACol[3] => LessThan5.IN17
VGACol[3] => LessThan8.IN17
VGACol[3] => LessThan9.IN17
VGACol[4] => LessThan1.IN6
VGACol[4] => LessThan3.IN12
VGACol[4] => Add3.IN16
VGACol[4] => LessThan4.IN16
VGACol[4] => LessThan5.IN16
VGACol[4] => LessThan8.IN16
VGACol[4] => LessThan9.IN16
VGACol[5] => LessThan1.IN5
VGACol[5] => LessThan3.IN11
VGACol[5] => Add3.IN15
VGACol[5] => LessThan4.IN15
VGACol[5] => LessThan5.IN15
VGACol[5] => LessThan8.IN15
VGACol[5] => LessThan9.IN15
VGACol[6] => LessThan1.IN4
VGACol[6] => LessThan3.IN10
VGACol[6] => Add3.IN14
VGACol[6] => LessThan4.IN14
VGACol[6] => LessThan5.IN14
VGACol[6] => LessThan8.IN14
VGACol[6] => LessThan9.IN14
VGACol[7] => LessThan1.IN3
VGACol[7] => LessThan3.IN9
VGACol[7] => Add3.IN13
VGACol[7] => LessThan4.IN13
VGACol[7] => LessThan5.IN13
VGACol[7] => LessThan8.IN13
VGACol[7] => LessThan9.IN13
VGACol[8] => LessThan1.IN2
VGACol[8] => LessThan3.IN8
VGACol[8] => Add3.IN12
VGACol[8] => LessThan4.IN12
VGACol[8] => LessThan5.IN12
VGACol[8] => LessThan8.IN12
VGACol[8] => LessThan9.IN12
VGACol[9] => LessThan1.IN1
VGACol[9] => LessThan3.IN7
VGACol[9] => Add3.IN11
VGACol[9] => LessThan4.IN11
VGACol[9] => LessThan5.IN11
VGACol[9] => LessThan8.IN11
VGACol[9] => LessThan9.IN11
Score[0] => ~NO_FANOUT~
Score[1] => ~NO_FANOUT~
Score[2] => ~NO_FANOUT~
Score[3] => ~NO_FANOUT~
Score[4] => ~NO_FANOUT~
Score[5] => ~NO_FANOUT~
Score[6] => ~NO_FANOUT~
Score[7] => ~NO_FANOUT~
Score[8] => ~NO_FANOUT~
Score[9] => ~NO_FANOUT~
MouseRow[0] => LessThan0.IN20
MouseRow[0] => LessThan2.IN20
MouseRow[0] => LessThan14.IN20
MouseRow[0] => LessThan15.IN20
MouseRow[0] => LessThan18.IN20
MouseRow[0] => LessThan19.IN20
MouseRow[0] => Add2.IN10
MouseRow[1] => LessThan0.IN19
MouseRow[1] => LessThan2.IN19
MouseRow[1] => LessThan14.IN19
MouseRow[1] => LessThan15.IN19
MouseRow[1] => LessThan18.IN19
MouseRow[1] => LessThan19.IN19
MouseRow[1] => Add2.IN9
MouseRow[2] => LessThan0.IN18
MouseRow[2] => LessThan2.IN18
MouseRow[2] => LessThan14.IN18
MouseRow[2] => LessThan15.IN18
MouseRow[2] => LessThan18.IN18
MouseRow[2] => LessThan19.IN18
MouseRow[2] => Add2.IN8
MouseRow[3] => LessThan0.IN17
MouseRow[3] => LessThan2.IN17
MouseRow[3] => LessThan14.IN17
MouseRow[3] => LessThan15.IN17
MouseRow[3] => LessThan18.IN17
MouseRow[3] => LessThan19.IN17
MouseRow[3] => Add2.IN7
MouseRow[4] => LessThan0.IN16
MouseRow[4] => Add0.IN12
MouseRow[4] => LessThan14.IN16
MouseRow[4] => LessThan15.IN16
MouseRow[4] => LessThan18.IN16
MouseRow[4] => LessThan19.IN16
MouseRow[4] => Add2.IN6
MouseRow[5] => LessThan0.IN15
MouseRow[5] => Add0.IN11
MouseRow[5] => LessThan14.IN15
MouseRow[5] => LessThan15.IN15
MouseRow[5] => LessThan18.IN15
MouseRow[5] => LessThan19.IN15
MouseRow[5] => Add2.IN5
MouseRow[6] => LessThan0.IN14
MouseRow[6] => Add0.IN10
MouseRow[6] => LessThan14.IN14
MouseRow[6] => LessThan15.IN14
MouseRow[6] => LessThan18.IN14
MouseRow[6] => LessThan19.IN14
MouseRow[6] => Add2.IN4
MouseRow[7] => LessThan0.IN13
MouseRow[7] => Add0.IN9
MouseRow[7] => LessThan14.IN13
MouseRow[7] => LessThan15.IN13
MouseRow[7] => LessThan18.IN13
MouseRow[7] => LessThan19.IN13
MouseRow[7] => Add2.IN3
MouseRow[8] => LessThan0.IN12
MouseRow[8] => Add0.IN8
MouseRow[8] => LessThan14.IN12
MouseRow[8] => LessThan15.IN12
MouseRow[8] => LessThan18.IN12
MouseRow[8] => LessThan19.IN12
MouseRow[8] => Add2.IN2
MouseRow[9] => LessThan0.IN11
MouseRow[9] => Add0.IN7
MouseRow[9] => LessThan14.IN11
MouseRow[9] => LessThan15.IN11
MouseRow[9] => LessThan18.IN11
MouseRow[9] => LessThan19.IN11
MouseRow[9] => Add2.IN1
MouseCol[0] => LessThan1.IN20
MouseCol[0] => LessThan3.IN20
MouseCol[0] => LessThan12.IN20
MouseCol[0] => LessThan13.IN20
MouseCol[0] => Add3.IN10
MouseCol[1] => LessThan1.IN19
MouseCol[1] => LessThan3.IN19
MouseCol[1] => LessThan12.IN19
MouseCol[1] => LessThan13.IN19
MouseCol[1] => Add3.IN9
MouseCol[2] => LessThan1.IN18
MouseCol[2] => LessThan3.IN18
MouseCol[2] => LessThan12.IN18
MouseCol[2] => LessThan13.IN18
MouseCol[2] => Add3.IN8
MouseCol[3] => LessThan1.IN17
MouseCol[3] => LessThan3.IN17
MouseCol[3] => LessThan12.IN17
MouseCol[3] => LessThan13.IN17
MouseCol[3] => Add3.IN7
MouseCol[4] => LessThan1.IN16
MouseCol[4] => Add1.IN12
MouseCol[4] => LessThan12.IN16
MouseCol[4] => LessThan13.IN16
MouseCol[4] => Add3.IN6
MouseCol[5] => LessThan1.IN15
MouseCol[5] => Add1.IN11
MouseCol[5] => LessThan12.IN15
MouseCol[5] => LessThan13.IN15
MouseCol[5] => Add3.IN5
MouseCol[6] => LessThan1.IN14
MouseCol[6] => Add1.IN10
MouseCol[6] => LessThan12.IN14
MouseCol[6] => LessThan13.IN14
MouseCol[6] => Add3.IN4
MouseCol[7] => LessThan1.IN13
MouseCol[7] => Add1.IN9
MouseCol[7] => LessThan12.IN13
MouseCol[7] => LessThan13.IN13
MouseCol[7] => Add3.IN3
MouseCol[8] => LessThan1.IN12
MouseCol[8] => Add1.IN8
MouseCol[8] => LessThan12.IN12
MouseCol[8] => LessThan13.IN12
MouseCol[8] => Add3.IN2
MouseCol[9] => LessThan1.IN11
MouseCol[9] => Add1.IN7
MouseCol[9] => LessThan12.IN11
MouseCol[9] => LessThan13.IN11
MouseCol[9] => Add3.IN1
BackgroundR[0] => R.DATAA
BackgroundR[1] => R.DATAA
BackgroundR[2] => R.DATAA
BackgroundR[3] => R.DATAA
BackgroundG[0] => G.DATAA
BackgroundG[1] => G.DATAA
BackgroundG[2] => G.DATAA
BackgroundG[3] => G.DATAA
BackgroundB[0] => B.DATAA
BackgroundB[1] => B.DATAA
BackgroundB[2] => B.DATAA
BackgroundB[3] => B.DATAA
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
Start <= \RENDER_START:v_Start.DB_MAX_OUTPUT_PORT_TYPE
Train <= Train~reg0.DB_MAX_OUTPUT_PORT_TYPE
TryAgain <= comb.DB_MAX_OUTPUT_PORT_TYPE
DebugLight <= \RENDER_START:v_Start.DB_MAX_OUTPUT_PORT_TYPE


|main|menus:MENU_RENDER|sprite_rom:CURSOR_ROM
SpriteRow[0] => altsyncram:altsyncram_component.address_a[4]
SpriteRow[1] => altsyncram:altsyncram_component.address_a[5]
SpriteRow[2] => altsyncram:altsyncram_component.address_a[6]
SpriteRow[3] => altsyncram:altsyncram_component.address_a[7]
SpriteCol[0] => altsyncram:altsyncram_component.address_a[0]
SpriteCol[1] => altsyncram:altsyncram_component.address_a[1]
SpriteCol[2] => altsyncram:altsyncram_component.address_a[2]
SpriteCol[3] => altsyncram:altsyncram_component.address_a[3]
Clk => altsyncram:altsyncram_component.clock0
Clk => Visible~reg0.CLK
Clk => Blue[0]~reg0.CLK
Clk => Blue[1]~reg0.CLK
Clk => Blue[2]~reg0.CLK
Clk => Blue[3]~reg0.CLK
Clk => Green[0]~reg0.CLK
Clk => Green[1]~reg0.CLK
Clk => Green[2]~reg0.CLK
Clk => Green[3]~reg0.CLK
Clk => Red[0]~reg0.CLK
Clk => Red[1]~reg0.CLK
Clk => Red[2]~reg0.CLK
Clk => Red[3]~reg0.CLK
Red[0] <= Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Visible <= Visible~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|menus:MENU_RENDER|sprite_rom:CURSOR_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p0h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p0h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p0h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p0h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p0h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p0h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p0h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p0h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p0h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p0h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p0h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p0h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p0h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p0h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p0h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p0h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p0h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p0h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p0h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p0h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p0h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p0h1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|menus:MENU_RENDER|sprite_rom:CURSOR_ROM|altsyncram:altsyncram_component|altsyncram_p0h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|main|VGA_SYNC:C2
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.DATAB
red[1] => red_out.DATAB
red[2] => red_out.DATAB
red[3] => red_out.DATAB
green[0] => green_out.DATAB
green[1] => green_out.DATAB
green[2] => green_out.DATAB
green[3] => green_out.DATAB
blue[0] => blue_out.DATAB
blue[1] => blue_out.DATAB
blue[2] => blue_out.DATAB
blue[3] => blue_out.DATAB
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|player_update:C3
Clk => NewY[0]~reg0.CLK
Clk => NewY[1]~reg0.CLK
Clk => NewY[2]~reg0.CLK
Clk => NewY[3]~reg0.CLK
Clk => NewY[4]~reg0.CLK
Clk => NewY[5]~reg0.CLK
Clk => NewY[6]~reg0.CLK
Clk => NewY[7]~reg0.CLK
Clk => NewY[8]~reg0.CLK
Clk => NewY[9]~reg0.CLK
Clk => HitTopOrBottom~reg0.CLK
Clk => \MOVEMENT:v_HitBottom.CLK
Clk => \MOVEMENT:v_HitTop.CLK
Clk => \MOVEMENT:v_CurrentY[0].CLK
Clk => \MOVEMENT:v_CurrentY[1].CLK
Clk => \MOVEMENT:v_CurrentY[2].CLK
Clk => \MOVEMENT:v_CurrentY[3].CLK
Clk => \MOVEMENT:v_CurrentY[4].CLK
Clk => \MOVEMENT:v_CurrentY[5].CLK
Clk => \MOVEMENT:v_CurrentY[6].CLK
Clk => \MOVEMENT:v_CurrentY[7].CLK
Clk => \MOVEMENT:v_CurrentY[8].CLK
Clk => \MOVEMENT:v_CurrentY[9].CLK
Clk => \MOVEMENT:v_PrevLeftMB.CLK
Clk => \MOVEMENT:v_YVel[0].CLK
Clk => \MOVEMENT:v_YVel[1].CLK
Clk => \MOVEMENT:v_YVel[2].CLK
Clk => \MOVEMENT:v_YVel[3].CLK
Clk => \MOVEMENT:v_YVel[4].CLK
Clk => \MOVEMENT:v_YVel[5].CLK
Clk => \MOVEMENT:v_YVel[6].CLK
Clk => \MOVEMENT:v_YVel[7].CLK
Clk => \MOVEMENT:v_YVel[8].CLK
Clk => \MOVEMENT:v_YVel[9].CLK
Clk => s_Done.CLK
Reset => ~NO_FANOUT~
Enable => MOVEMENT.IN1
LeftMouseButton => MOVEMENT.IN1
LeftMouseButton => \MOVEMENT:v_PrevLeftMB.DATAIN
NewX[0] <= <GND>
NewX[1] <= <GND>
NewX[2] <= <VCC>
NewX[3] <= <GND>
NewX[4] <= <GND>
NewX[5] <= <VCC>
NewX[6] <= <GND>
NewX[7] <= <VCC>
NewX[8] <= <VCC>
NewX[9] <= <GND>
NewX[10] <= <GND>
NewY[0] <= NewY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[1] <= NewY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[2] <= NewY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[3] <= NewY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[4] <= NewY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[5] <= NewY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[6] <= NewY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[7] <= NewY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[8] <= NewY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewY[9] <= NewY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HitTopOrBottom <= HitTopOrBottom~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger => MOVEMENT.IN1
Trigger => s_Done.OUTPUTSELECT
Done <= s_Done.DB_MAX_OUTPUT_PORT_TYPE
Collided => ~NO_FANOUT~


|main|MOUSE:C4
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|main|pipes:C5
PipeClk => BottomPipeHeights[0][0]~reg0.CLK
PipeClk => BottomPipeHeights[0][1]~reg0.CLK
PipeClk => BottomPipeHeights[0][2]~reg0.CLK
PipeClk => BottomPipeHeights[0][3]~reg0.CLK
PipeClk => BottomPipeHeights[0][4]~reg0.CLK
PipeClk => BottomPipeHeights[0][5]~reg0.CLK
PipeClk => BottomPipeHeights[0][6]~reg0.CLK
PipeClk => BottomPipeHeights[0][7]~reg0.CLK
PipeClk => BottomPipeHeights[0][8]~reg0.CLK
PipeClk => BottomPipeHeights[0][9]~reg0.CLK
PipeClk => BottomPipeHeights[0][10]~reg0.CLK
PipeClk => BottomPipeHeights[1][0]~reg0.CLK
PipeClk => BottomPipeHeights[1][1]~reg0.CLK
PipeClk => BottomPipeHeights[1][2]~reg0.CLK
PipeClk => BottomPipeHeights[1][3]~reg0.CLK
PipeClk => BottomPipeHeights[1][4]~reg0.CLK
PipeClk => BottomPipeHeights[1][5]~reg0.CLK
PipeClk => BottomPipeHeights[1][6]~reg0.CLK
PipeClk => BottomPipeHeights[1][7]~reg0.CLK
PipeClk => BottomPipeHeights[1][8]~reg0.CLK
PipeClk => BottomPipeHeights[1][9]~reg0.CLK
PipeClk => BottomPipeHeights[1][10]~reg0.CLK
PipeClk => BottomPipeHeights[2][0]~reg0.CLK
PipeClk => BottomPipeHeights[2][1]~reg0.CLK
PipeClk => BottomPipeHeights[2][2]~reg0.CLK
PipeClk => BottomPipeHeights[2][3]~reg0.CLK
PipeClk => BottomPipeHeights[2][4]~reg0.CLK
PipeClk => BottomPipeHeights[2][5]~reg0.CLK
PipeClk => BottomPipeHeights[2][6]~reg0.CLK
PipeClk => BottomPipeHeights[2][7]~reg0.CLK
PipeClk => BottomPipeHeights[2][8]~reg0.CLK
PipeClk => BottomPipeHeights[2][9]~reg0.CLK
PipeClk => BottomPipeHeights[2][10]~reg0.CLK
PipeClk => BottomPipeHeights[3][0]~reg0.CLK
PipeClk => BottomPipeHeights[3][1]~reg0.CLK
PipeClk => BottomPipeHeights[3][2]~reg0.CLK
PipeClk => BottomPipeHeights[3][3]~reg0.CLK
PipeClk => BottomPipeHeights[3][4]~reg0.CLK
PipeClk => BottomPipeHeights[3][5]~reg0.CLK
PipeClk => BottomPipeHeights[3][6]~reg0.CLK
PipeClk => BottomPipeHeights[3][7]~reg0.CLK
PipeClk => BottomPipeHeights[3][8]~reg0.CLK
PipeClk => BottomPipeHeights[3][9]~reg0.CLK
PipeClk => BottomPipeHeights[3][10]~reg0.CLK
PipeClk => TopPipeHeights[0][0]~reg0.CLK
PipeClk => TopPipeHeights[0][1]~reg0.CLK
PipeClk => TopPipeHeights[0][2]~reg0.CLK
PipeClk => TopPipeHeights[0][3]~reg0.CLK
PipeClk => TopPipeHeights[0][4]~reg0.CLK
PipeClk => TopPipeHeights[0][5]~reg0.CLK
PipeClk => TopPipeHeights[0][6]~reg0.CLK
PipeClk => TopPipeHeights[0][7]~reg0.CLK
PipeClk => TopPipeHeights[0][8]~reg0.CLK
PipeClk => TopPipeHeights[0][9]~reg0.CLK
PipeClk => TopPipeHeights[0][10]~reg0.CLK
PipeClk => TopPipeHeights[1][0]~reg0.CLK
PipeClk => TopPipeHeights[1][1]~reg0.CLK
PipeClk => TopPipeHeights[1][2]~reg0.CLK
PipeClk => TopPipeHeights[1][3]~reg0.CLK
PipeClk => TopPipeHeights[1][4]~reg0.CLK
PipeClk => TopPipeHeights[1][5]~reg0.CLK
PipeClk => TopPipeHeights[1][6]~reg0.CLK
PipeClk => TopPipeHeights[1][7]~reg0.CLK
PipeClk => TopPipeHeights[1][8]~reg0.CLK
PipeClk => TopPipeHeights[1][9]~reg0.CLK
PipeClk => TopPipeHeights[1][10]~reg0.CLK
PipeClk => TopPipeHeights[2][0]~reg0.CLK
PipeClk => TopPipeHeights[2][1]~reg0.CLK
PipeClk => TopPipeHeights[2][2]~reg0.CLK
PipeClk => TopPipeHeights[2][3]~reg0.CLK
PipeClk => TopPipeHeights[2][4]~reg0.CLK
PipeClk => TopPipeHeights[2][5]~reg0.CLK
PipeClk => TopPipeHeights[2][6]~reg0.CLK
PipeClk => TopPipeHeights[2][7]~reg0.CLK
PipeClk => TopPipeHeights[2][8]~reg0.CLK
PipeClk => TopPipeHeights[2][9]~reg0.CLK
PipeClk => TopPipeHeights[2][10]~reg0.CLK
PipeClk => TopPipeHeights[3][0]~reg0.CLK
PipeClk => TopPipeHeights[3][1]~reg0.CLK
PipeClk => TopPipeHeights[3][2]~reg0.CLK
PipeClk => TopPipeHeights[3][3]~reg0.CLK
PipeClk => TopPipeHeights[3][4]~reg0.CLK
PipeClk => TopPipeHeights[3][5]~reg0.CLK
PipeClk => TopPipeHeights[3][6]~reg0.CLK
PipeClk => TopPipeHeights[3][7]~reg0.CLK
PipeClk => TopPipeHeights[3][8]~reg0.CLK
PipeClk => TopPipeHeights[3][9]~reg0.CLK
PipeClk => TopPipeHeights[3][10]~reg0.CLK
PipeClk => s_Done.CLK
PipeClk => \UPDATE:v_prevTensScore[0].CLK
PipeClk => \UPDATE:v_prevTensScore[1].CLK
PipeClk => \UPDATE:v_prevTensScore[2].CLK
PipeClk => \UPDATE:v_prevTensScore[3].CLK
PipeClk => \UPDATE:v_NormalSpeed[0].CLK
PipeClk => \UPDATE:v_NormalSpeed[1].CLK
PipeClk => \UPDATE:v_NormalSpeed[2].CLK
PipeClk => \UPDATE:v_NormalSpeed[3].CLK
PipeClk => \UPDATE:v_NormalSpeed[4].CLK
PipeClk => \UPDATE:v_NormalSpeed[5].CLK
PipeClk => \UPDATE:v_NormalSpeed[6].CLK
PipeClk => \UPDATE:v_NormalSpeed[7].CLK
PipeClk => \UPDATE:v_NormalSpeed[8].CLK
PipeClk => \UPDATE:v_NormalSpeed[9].CLK
PipeClk => \UPDATE:v_PipesXValues[0][0].CLK
PipeClk => \UPDATE:v_PipesXValues[0][1].CLK
PipeClk => \UPDATE:v_PipesXValues[0][2].CLK
PipeClk => \UPDATE:v_PipesXValues[0][3].CLK
PipeClk => \UPDATE:v_PipesXValues[0][4].CLK
PipeClk => \UPDATE:v_PipesXValues[0][5].CLK
PipeClk => \UPDATE:v_PipesXValues[0][6].CLK
PipeClk => \UPDATE:v_PipesXValues[0][7].CLK
PipeClk => \UPDATE:v_PipesXValues[0][8].CLK
PipeClk => \UPDATE:v_PipesXValues[0][9].CLK
PipeClk => \UPDATE:v_PipesXValues[0][10].CLK
PipeClk => \UPDATE:v_PipesXValues[1][0].CLK
PipeClk => \UPDATE:v_PipesXValues[1][1].CLK
PipeClk => \UPDATE:v_PipesXValues[1][2].CLK
PipeClk => \UPDATE:v_PipesXValues[1][3].CLK
PipeClk => \UPDATE:v_PipesXValues[1][4].CLK
PipeClk => \UPDATE:v_PipesXValues[1][5].CLK
PipeClk => \UPDATE:v_PipesXValues[1][6].CLK
PipeClk => \UPDATE:v_PipesXValues[1][7].CLK
PipeClk => \UPDATE:v_PipesXValues[1][8].CLK
PipeClk => \UPDATE:v_PipesXValues[1][9].CLK
PipeClk => \UPDATE:v_PipesXValues[1][10].CLK
PipeClk => \UPDATE:v_PipesXValues[2][0].CLK
PipeClk => \UPDATE:v_PipesXValues[2][1].CLK
PipeClk => \UPDATE:v_PipesXValues[2][2].CLK
PipeClk => \UPDATE:v_PipesXValues[2][3].CLK
PipeClk => \UPDATE:v_PipesXValues[2][4].CLK
PipeClk => \UPDATE:v_PipesXValues[2][5].CLK
PipeClk => \UPDATE:v_PipesXValues[2][6].CLK
PipeClk => \UPDATE:v_PipesXValues[2][7].CLK
PipeClk => \UPDATE:v_PipesXValues[2][8].CLK
PipeClk => \UPDATE:v_PipesXValues[2][9].CLK
PipeClk => \UPDATE:v_PipesXValues[2][10].CLK
PipeClk => \UPDATE:v_PipesXValues[3][0].CLK
PipeClk => \UPDATE:v_PipesXValues[3][1].CLK
PipeClk => \UPDATE:v_PipesXValues[3][2].CLK
PipeClk => \UPDATE:v_PipesXValues[3][3].CLK
PipeClk => \UPDATE:v_PipesXValues[3][4].CLK
PipeClk => \UPDATE:v_PipesXValues[3][5].CLK
PipeClk => \UPDATE:v_PipesXValues[3][6].CLK
PipeClk => \UPDATE:v_PipesXValues[3][7].CLK
PipeClk => \UPDATE:v_PipesXValues[3][8].CLK
PipeClk => \UPDATE:v_PipesXValues[3][9].CLK
PipeClk => \UPDATE:v_PipesXValues[3][10].CLK
PipeClk => \UPDATE:v_Index[0].CLK
PipeClk => \UPDATE:v_Index[1].CLK
PipeClk => \UPDATE:v_Index[2].CLK
Enable => UPDATE.IN1
PipeWidth[0] <= <GND>
PipeWidth[1] <= <GND>
PipeWidth[2] <= <GND>
PipeWidth[3] <= <GND>
PipeWidth[4] <= <VCC>
PipeWidth[5] <= <GND>
PipeWidth[6] <= <VCC>
PipeWidth[7] <= <GND>
PipeWidth[8] <= <GND>
PipeWidth[9] <= <GND>
PipeWidth[10] <= <GND>
Rand[0] => TopPipeHeights.DATAB
Rand[0] => TopPipeHeights.DATAB
Rand[0] => TopPipeHeights.DATAB
Rand[0] => TopPipeHeights.DATAB
Rand[0] => BottomPipeHeights.DATAB
Rand[0] => BottomPipeHeights.DATAB
Rand[0] => BottomPipeHeights.DATAB
Rand[0] => BottomPipeHeights.DATAB
Rand[1] => TopPipeHeights.DATAB
Rand[1] => TopPipeHeights.DATAB
Rand[1] => TopPipeHeights.DATAB
Rand[1] => TopPipeHeights.DATAB
Rand[1] => BottomPipeHeights.DATAB
Rand[1] => BottomPipeHeights.DATAB
Rand[1] => BottomPipeHeights.DATAB
Rand[1] => BottomPipeHeights.DATAB
Rand[2] => TopPipeHeights.DATAB
Rand[2] => TopPipeHeights.DATAB
Rand[2] => TopPipeHeights.DATAB
Rand[2] => TopPipeHeights.DATAB
Rand[2] => BottomPipeHeights.DATAB
Rand[2] => BottomPipeHeights.DATAB
Rand[2] => BottomPipeHeights.DATAB
Rand[2] => BottomPipeHeights.DATAB
Rand[3] => TopPipeHeights.DATAB
Rand[3] => TopPipeHeights.DATAB
Rand[3] => TopPipeHeights.DATAB
Rand[3] => TopPipeHeights.DATAB
Rand[3] => Add1.IN10
Rand[4] => TopPipeHeights.DATAB
Rand[4] => TopPipeHeights.DATAB
Rand[4] => TopPipeHeights.DATAB
Rand[4] => TopPipeHeights.DATAB
Rand[4] => Add1.IN9
Rand[5] => TopPipeHeights.DATAB
Rand[5] => TopPipeHeights.DATAB
Rand[5] => TopPipeHeights.DATAB
Rand[5] => TopPipeHeights.DATAB
Rand[5] => Add1.IN8
Rand[6] => TopPipeHeights.DATAB
Rand[6] => TopPipeHeights.DATAB
Rand[6] => TopPipeHeights.DATAB
Rand[6] => TopPipeHeights.DATAB
Rand[6] => Add1.IN7
Rand[7] => TopPipeHeights.DATAB
Rand[7] => TopPipeHeights.DATAB
Rand[7] => TopPipeHeights.DATAB
Rand[7] => TopPipeHeights.DATAB
Rand[7] => Add1.IN6
PipesXValues[0][0] <= \UPDATE:v_PipesXValues[0][0].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][1] <= \UPDATE:v_PipesXValues[0][1].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][2] <= \UPDATE:v_PipesXValues[0][2].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][3] <= \UPDATE:v_PipesXValues[0][3].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][4] <= \UPDATE:v_PipesXValues[0][4].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][5] <= \UPDATE:v_PipesXValues[0][5].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][6] <= \UPDATE:v_PipesXValues[0][6].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][7] <= \UPDATE:v_PipesXValues[0][7].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][8] <= \UPDATE:v_PipesXValues[0][8].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][9] <= \UPDATE:v_PipesXValues[0][9].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[0][10] <= \UPDATE:v_PipesXValues[0][10].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][0] <= \UPDATE:v_PipesXValues[1][0].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][1] <= \UPDATE:v_PipesXValues[1][1].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][2] <= \UPDATE:v_PipesXValues[1][2].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][3] <= \UPDATE:v_PipesXValues[1][3].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][4] <= \UPDATE:v_PipesXValues[1][4].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][5] <= \UPDATE:v_PipesXValues[1][5].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][6] <= \UPDATE:v_PipesXValues[1][6].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][7] <= \UPDATE:v_PipesXValues[1][7].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][8] <= \UPDATE:v_PipesXValues[1][8].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][9] <= \UPDATE:v_PipesXValues[1][9].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[1][10] <= \UPDATE:v_PipesXValues[1][10].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][0] <= \UPDATE:v_PipesXValues[2][0].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][1] <= \UPDATE:v_PipesXValues[2][1].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][2] <= \UPDATE:v_PipesXValues[2][2].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][3] <= \UPDATE:v_PipesXValues[2][3].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][4] <= \UPDATE:v_PipesXValues[2][4].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][5] <= \UPDATE:v_PipesXValues[2][5].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][6] <= \UPDATE:v_PipesXValues[2][6].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][7] <= \UPDATE:v_PipesXValues[2][7].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][8] <= \UPDATE:v_PipesXValues[2][8].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][9] <= \UPDATE:v_PipesXValues[2][9].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[2][10] <= \UPDATE:v_PipesXValues[2][10].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][0] <= \UPDATE:v_PipesXValues[3][0].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][1] <= \UPDATE:v_PipesXValues[3][1].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][2] <= \UPDATE:v_PipesXValues[3][2].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][3] <= \UPDATE:v_PipesXValues[3][3].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][4] <= \UPDATE:v_PipesXValues[3][4].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][5] <= \UPDATE:v_PipesXValues[3][5].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][6] <= \UPDATE:v_PipesXValues[3][6].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][7] <= \UPDATE:v_PipesXValues[3][7].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][8] <= \UPDATE:v_PipesXValues[3][8].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][9] <= \UPDATE:v_PipesXValues[3][9].DB_MAX_OUTPUT_PORT_TYPE
PipesXValues[3][10] <= \UPDATE:v_PipesXValues[3][10].DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][0] <= TopPipeHeights[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][1] <= TopPipeHeights[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][2] <= TopPipeHeights[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][3] <= TopPipeHeights[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][4] <= TopPipeHeights[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][5] <= TopPipeHeights[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][6] <= TopPipeHeights[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][7] <= TopPipeHeights[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][8] <= TopPipeHeights[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][9] <= TopPipeHeights[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[0][10] <= TopPipeHeights[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][0] <= TopPipeHeights[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][1] <= TopPipeHeights[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][2] <= TopPipeHeights[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][3] <= TopPipeHeights[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][4] <= TopPipeHeights[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][5] <= TopPipeHeights[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][6] <= TopPipeHeights[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][7] <= TopPipeHeights[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][8] <= TopPipeHeights[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][9] <= TopPipeHeights[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[1][10] <= TopPipeHeights[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][0] <= TopPipeHeights[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][1] <= TopPipeHeights[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][2] <= TopPipeHeights[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][3] <= TopPipeHeights[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][4] <= TopPipeHeights[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][5] <= TopPipeHeights[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][6] <= TopPipeHeights[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][7] <= TopPipeHeights[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][8] <= TopPipeHeights[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][9] <= TopPipeHeights[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[2][10] <= TopPipeHeights[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][0] <= TopPipeHeights[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][1] <= TopPipeHeights[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][2] <= TopPipeHeights[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][3] <= TopPipeHeights[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][4] <= TopPipeHeights[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][5] <= TopPipeHeights[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][6] <= TopPipeHeights[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][7] <= TopPipeHeights[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][8] <= TopPipeHeights[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][9] <= TopPipeHeights[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TopPipeHeights[3][10] <= TopPipeHeights[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][0] <= BottomPipeHeights[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][1] <= BottomPipeHeights[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][2] <= BottomPipeHeights[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][3] <= BottomPipeHeights[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][4] <= BottomPipeHeights[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][5] <= BottomPipeHeights[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][6] <= BottomPipeHeights[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][7] <= BottomPipeHeights[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][8] <= BottomPipeHeights[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][9] <= BottomPipeHeights[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[0][10] <= BottomPipeHeights[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][0] <= BottomPipeHeights[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][1] <= BottomPipeHeights[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][2] <= BottomPipeHeights[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][3] <= BottomPipeHeights[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][4] <= BottomPipeHeights[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][5] <= BottomPipeHeights[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][6] <= BottomPipeHeights[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][7] <= BottomPipeHeights[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][8] <= BottomPipeHeights[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][9] <= BottomPipeHeights[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[1][10] <= BottomPipeHeights[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][0] <= BottomPipeHeights[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][1] <= BottomPipeHeights[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][2] <= BottomPipeHeights[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][3] <= BottomPipeHeights[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][4] <= BottomPipeHeights[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][5] <= BottomPipeHeights[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][6] <= BottomPipeHeights[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][7] <= BottomPipeHeights[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][8] <= BottomPipeHeights[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][9] <= BottomPipeHeights[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[2][10] <= BottomPipeHeights[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][0] <= BottomPipeHeights[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][1] <= BottomPipeHeights[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][2] <= BottomPipeHeights[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][3] <= BottomPipeHeights[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][4] <= BottomPipeHeights[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][5] <= BottomPipeHeights[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][6] <= BottomPipeHeights[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][7] <= BottomPipeHeights[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][8] <= BottomPipeHeights[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][9] <= BottomPipeHeights[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BottomPipeHeights[3][10] <= BottomPipeHeights[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger => UPDATE.IN1
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => s_Done.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_PipesXValues.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_NormalSpeed.OUTPUTSELECT
IsTraining => v_prevTensScore.OUTPUTSELECT
IsTraining => v_prevTensScore.OUTPUTSELECT
IsTraining => v_prevTensScore.OUTPUTSELECT
IsTraining => v_prevTensScore.OUTPUTSELECT
ScoreTens[0] => Equal0.IN3
ScoreTens[0] => v_prevTensScore.DATAB
ScoreTens[1] => Equal0.IN2
ScoreTens[1] => v_prevTensScore.DATAB
ScoreTens[2] => Equal0.IN1
ScoreTens[2] => v_prevTensScore.DATAB
ScoreTens[3] => Equal0.IN0
ScoreTens[3] => v_prevTensScore.DATAB
Done <= s_Done.DB_MAX_OUTPUT_PORT_TYPE


|main|collision:C6
Clk => s_CollisionDone.CLK
Clk => \PIPE_COLLISIONS:v_Collided.CLK
Clk => \PIPE_COLLISIONS:v_Index[0].CLK
Clk => \PIPE_COLLISIONS:v_Index[1].CLK
Clk => \PIPE_COLLISIONS:v_Index[2].CLK
PlayerX[0] => LessThan0.IN11
PlayerX[0] => LessThan1.IN17
PlayerX[0] => LessThan6.IN22
PlayerX[0] => LessThan7.IN22
PlayerX[1] => LessThan0.IN10
PlayerX[1] => LessThan1.IN16
PlayerX[1] => LessThan6.IN21
PlayerX[1] => LessThan7.IN21
PlayerX[2] => LessThan0.IN9
PlayerX[2] => LessThan1.IN15
PlayerX[2] => LessThan6.IN20
PlayerX[2] => LessThan7.IN20
PlayerX[3] => LessThan0.IN8
PlayerX[3] => LessThan1.IN14
PlayerX[3] => LessThan6.IN19
PlayerX[3] => LessThan7.IN19
PlayerX[4] => LessThan0.IN7
PlayerX[4] => LessThan1.IN13
PlayerX[4] => LessThan6.IN18
PlayerX[4] => LessThan7.IN18
PlayerX[5] => LessThan1.IN12
PlayerX[5] => Add4.IN12
PlayerX[5] => LessThan7.IN17
PlayerX[6] => LessThan1.IN11
PlayerX[6] => Add4.IN11
PlayerX[6] => LessThan7.IN16
PlayerX[7] => LessThan1.IN10
PlayerX[7] => Add4.IN10
PlayerX[7] => LessThan7.IN15
PlayerX[8] => LessThan1.IN9
PlayerX[8] => Add4.IN9
PlayerX[8] => LessThan7.IN14
PlayerX[9] => LessThan1.IN8
PlayerX[9] => Add4.IN8
PlayerX[9] => LessThan7.IN13
PlayerX[10] => LessThan1.IN7
PlayerX[10] => Add4.IN7
PlayerX[10] => LessThan7.IN12
PickupX[0] => LessThan0.IN22
PickupX[0] => LessThan1.IN22
PickupX[1] => LessThan0.IN21
PickupX[1] => LessThan1.IN21
PickupX[2] => LessThan0.IN20
PickupX[2] => LessThan1.IN20
PickupX[3] => LessThan0.IN19
PickupX[3] => LessThan1.IN19
PickupX[4] => LessThan0.IN18
PickupX[4] => LessThan1.IN18
PickupX[5] => LessThan0.IN17
PickupX[5] => Add0.IN12
PickupX[6] => LessThan0.IN16
PickupX[6] => Add0.IN11
PickupX[7] => LessThan0.IN15
PickupX[7] => Add0.IN10
PickupX[8] => LessThan0.IN14
PickupX[8] => Add0.IN9
PickupX[9] => LessThan0.IN13
PickupX[9] => Add0.IN8
PickupX[10] => LessThan0.IN12
PickupX[10] => Add0.IN7
PlayerY[0] => LessThan2.IN10
PlayerY[0] => LessThan3.IN15
PlayerY[0] => LessThan4.IN22
PlayerY[0] => LessThan5.IN22
PlayerY[1] => LessThan2.IN9
PlayerY[1] => LessThan3.IN14
PlayerY[1] => LessThan4.IN21
PlayerY[1] => LessThan5.IN21
PlayerY[2] => LessThan2.IN8
PlayerY[2] => LessThan3.IN13
PlayerY[2] => LessThan4.IN20
PlayerY[2] => LessThan5.IN20
PlayerY[3] => LessThan2.IN7
PlayerY[3] => LessThan3.IN12
PlayerY[3] => LessThan4.IN19
PlayerY[3] => LessThan5.IN19
PlayerY[4] => LessThan2.IN6
PlayerY[4] => LessThan3.IN11
PlayerY[4] => LessThan4.IN18
PlayerY[4] => LessThan5.IN18
PlayerY[5] => LessThan3.IN10
PlayerY[5] => LessThan4.IN17
PlayerY[5] => Add2.IN10
PlayerY[6] => LessThan3.IN9
PlayerY[6] => LessThan4.IN16
PlayerY[6] => Add2.IN9
PlayerY[7] => LessThan3.IN8
PlayerY[7] => LessThan4.IN15
PlayerY[7] => Add2.IN8
PlayerY[8] => LessThan3.IN7
PlayerY[8] => LessThan4.IN14
PlayerY[8] => Add2.IN7
PlayerY[9] => LessThan3.IN6
PlayerY[9] => LessThan4.IN12
PlayerY[9] => LessThan4.IN13
PlayerY[9] => Add2.IN6
PickupY[0] => LessThan2.IN20
PickupY[0] => LessThan3.IN20
PickupY[1] => LessThan2.IN19
PickupY[1] => LessThan3.IN19
PickupY[2] => LessThan2.IN18
PickupY[2] => LessThan3.IN18
PickupY[3] => LessThan2.IN17
PickupY[3] => LessThan3.IN17
PickupY[4] => LessThan2.IN16
PickupY[4] => LessThan3.IN16
PickupY[5] => LessThan2.IN15
PickupY[5] => Add1.IN10
PickupY[6] => LessThan2.IN14
PickupY[6] => Add1.IN9
PickupY[7] => LessThan2.IN13
PickupY[7] => Add1.IN8
PickupY[8] => LessThan2.IN12
PickupY[8] => Add1.IN7
PickupY[9] => LessThan2.IN11
PickupY[9] => Add1.IN6
PipesX[0][0] => Mux10.IN5
PipesX[0][1] => Mux9.IN5
PipesX[0][2] => Mux8.IN5
PipesX[0][3] => Mux7.IN5
PipesX[0][4] => Mux6.IN5
PipesX[0][5] => Mux5.IN5
PipesX[0][6] => Mux4.IN5
PipesX[0][7] => Mux3.IN5
PipesX[0][8] => Mux2.IN5
PipesX[0][9] => Mux1.IN5
PipesX[0][10] => Mux0.IN5
PipesX[1][0] => Mux10.IN4
PipesX[1][1] => Mux9.IN4
PipesX[1][2] => Mux8.IN4
PipesX[1][3] => Mux7.IN4
PipesX[1][4] => Mux6.IN4
PipesX[1][5] => Mux5.IN4
PipesX[1][6] => Mux4.IN4
PipesX[1][7] => Mux3.IN4
PipesX[1][8] => Mux2.IN4
PipesX[1][9] => Mux1.IN4
PipesX[1][10] => Mux0.IN4
PipesX[2][0] => Mux10.IN3
PipesX[2][1] => Mux9.IN3
PipesX[2][2] => Mux8.IN3
PipesX[2][3] => Mux7.IN3
PipesX[2][4] => Mux6.IN3
PipesX[2][5] => Mux5.IN3
PipesX[2][6] => Mux4.IN3
PipesX[2][7] => Mux3.IN3
PipesX[2][8] => Mux2.IN3
PipesX[2][9] => Mux1.IN3
PipesX[2][10] => Mux0.IN3
PipesX[3][0] => Mux10.IN2
PipesX[3][1] => Mux9.IN2
PipesX[3][2] => Mux8.IN2
PipesX[3][3] => Mux7.IN2
PipesX[3][4] => Mux6.IN2
PipesX[3][5] => Mux5.IN2
PipesX[3][6] => Mux4.IN2
PipesX[3][7] => Mux3.IN2
PipesX[3][8] => Mux2.IN2
PipesX[3][9] => Mux1.IN2
PipesX[3][10] => Mux0.IN2
TopPipeHeight[0][0] => Mux21.IN5
TopPipeHeight[0][1] => Mux20.IN5
TopPipeHeight[0][2] => Mux19.IN5
TopPipeHeight[0][3] => Mux18.IN5
TopPipeHeight[0][4] => Mux17.IN5
TopPipeHeight[0][5] => Mux16.IN5
TopPipeHeight[0][6] => Mux15.IN5
TopPipeHeight[0][7] => Mux14.IN5
TopPipeHeight[0][8] => Mux13.IN5
TopPipeHeight[0][9] => Mux12.IN5
TopPipeHeight[0][10] => Mux11.IN5
TopPipeHeight[1][0] => Mux21.IN4
TopPipeHeight[1][1] => Mux20.IN4
TopPipeHeight[1][2] => Mux19.IN4
TopPipeHeight[1][3] => Mux18.IN4
TopPipeHeight[1][4] => Mux17.IN4
TopPipeHeight[1][5] => Mux16.IN4
TopPipeHeight[1][6] => Mux15.IN4
TopPipeHeight[1][7] => Mux14.IN4
TopPipeHeight[1][8] => Mux13.IN4
TopPipeHeight[1][9] => Mux12.IN4
TopPipeHeight[1][10] => Mux11.IN4
TopPipeHeight[2][0] => Mux21.IN3
TopPipeHeight[2][1] => Mux20.IN3
TopPipeHeight[2][2] => Mux19.IN3
TopPipeHeight[2][3] => Mux18.IN3
TopPipeHeight[2][4] => Mux17.IN3
TopPipeHeight[2][5] => Mux16.IN3
TopPipeHeight[2][6] => Mux15.IN3
TopPipeHeight[2][7] => Mux14.IN3
TopPipeHeight[2][8] => Mux13.IN3
TopPipeHeight[2][9] => Mux12.IN3
TopPipeHeight[2][10] => Mux11.IN3
TopPipeHeight[3][0] => Mux21.IN2
TopPipeHeight[3][1] => Mux20.IN2
TopPipeHeight[3][2] => Mux19.IN2
TopPipeHeight[3][3] => Mux18.IN2
TopPipeHeight[3][4] => Mux17.IN2
TopPipeHeight[3][5] => Mux16.IN2
TopPipeHeight[3][6] => Mux15.IN2
TopPipeHeight[3][7] => Mux14.IN2
TopPipeHeight[3][8] => Mux13.IN2
TopPipeHeight[3][9] => Mux12.IN2
TopPipeHeight[3][10] => Mux11.IN2
BottomPipeHeight[0][0] => Mux32.IN5
BottomPipeHeight[0][1] => Mux31.IN5
BottomPipeHeight[0][2] => Mux30.IN5
BottomPipeHeight[0][3] => Mux29.IN5
BottomPipeHeight[0][4] => Mux28.IN5
BottomPipeHeight[0][5] => Mux27.IN5
BottomPipeHeight[0][6] => Mux26.IN5
BottomPipeHeight[0][7] => Mux25.IN5
BottomPipeHeight[0][8] => Mux24.IN5
BottomPipeHeight[0][9] => Mux23.IN5
BottomPipeHeight[0][10] => Mux22.IN5
BottomPipeHeight[1][0] => Mux32.IN4
BottomPipeHeight[1][1] => Mux31.IN4
BottomPipeHeight[1][2] => Mux30.IN4
BottomPipeHeight[1][3] => Mux29.IN4
BottomPipeHeight[1][4] => Mux28.IN4
BottomPipeHeight[1][5] => Mux27.IN4
BottomPipeHeight[1][6] => Mux26.IN4
BottomPipeHeight[1][7] => Mux25.IN4
BottomPipeHeight[1][8] => Mux24.IN4
BottomPipeHeight[1][9] => Mux23.IN4
BottomPipeHeight[1][10] => Mux22.IN4
BottomPipeHeight[2][0] => Mux32.IN3
BottomPipeHeight[2][1] => Mux31.IN3
BottomPipeHeight[2][2] => Mux30.IN3
BottomPipeHeight[2][3] => Mux29.IN3
BottomPipeHeight[2][4] => Mux28.IN3
BottomPipeHeight[2][5] => Mux27.IN3
BottomPipeHeight[2][6] => Mux26.IN3
BottomPipeHeight[2][7] => Mux25.IN3
BottomPipeHeight[2][8] => Mux24.IN3
BottomPipeHeight[2][9] => Mux23.IN3
BottomPipeHeight[2][10] => Mux22.IN3
BottomPipeHeight[3][0] => Mux32.IN2
BottomPipeHeight[3][1] => Mux31.IN2
BottomPipeHeight[3][2] => Mux30.IN2
BottomPipeHeight[3][3] => Mux29.IN2
BottomPipeHeight[3][4] => Mux28.IN2
BottomPipeHeight[3][5] => Mux27.IN2
BottomPipeHeight[3][6] => Mux26.IN2
BottomPipeHeight[3][7] => Mux25.IN2
BottomPipeHeight[3][8] => Mux24.IN2
BottomPipeHeight[3][9] => Mux23.IN2
BottomPipeHeight[3][10] => Mux22.IN2
Trigger => PIPE_COLLISIONS.IN1
Trigger => s_CollisionDone.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Collided.OUTPUTSELECT
Done <= s_CollisionDone.DB_MAX_OUTPUT_PORT_TYPE
Collided <= \PIPE_COLLISIONS:v_Collided.DB_MAX_OUTPUT_PORT_TYPE
PickupCollided <= PICKUP_COLLISION.DB_MAX_OUTPUT_PORT_TYPE


|main|LFSR:C7
Clk => Q[0].CLK
Clk => Q[1].CLK
Clk => Q[2].CLK
Clk => Q[3].CLK
Clk => Q[4].CLK
Clk => Q[5].CLK
Clk => Q[6].CLK
Clk => Q[7].CLK
reset => ~NO_FANOUT~
Rand[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Rand[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Rand[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Rand[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Rand[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Rand[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Rand[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Rand[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE


|main|score_tracker:C8
Clk => \SCORE_TRACKER:v_PrevPipesX[0][0].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][1].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][2].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][3].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][4].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][5].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][6].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][7].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][8].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][9].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[0][10].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][0].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][1].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][2].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][3].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][4].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][5].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][6].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][7].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][8].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][9].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[1][10].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][0].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][1].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][2].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][3].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][4].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][5].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][6].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][7].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][8].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][9].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[2][10].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][0].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][1].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][2].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][3].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][4].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][5].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][6].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][7].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][8].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][9].CLK
Clk => \SCORE_TRACKER:v_PrevPipesX[3][10].CLK
Clk => ScoreTens[0]~reg0.CLK
Clk => ScoreTens[1]~reg0.CLK
Clk => ScoreTens[2]~reg0.CLK
Clk => ScoreTens[3]~reg0.CLK
Clk => ScoreOnes[0]~reg0.CLK
Clk => ScoreOnes[1]~reg0.CLK
Clk => ScoreOnes[2]~reg0.CLK
Clk => ScoreOnes[3]~reg0.CLK
Clk => \SCORE_TRACKER:v_Tens[0].CLK
Clk => \SCORE_TRACKER:v_Tens[1].CLK
Clk => \SCORE_TRACKER:v_Tens[2].CLK
Clk => \SCORE_TRACKER:v_Tens[3].CLK
Clk => \SCORE_TRACKER:v_Ones[0].CLK
Clk => \SCORE_TRACKER:v_Ones[1].CLK
Clk => \SCORE_TRACKER:v_Ones[2].CLK
Clk => \SCORE_TRACKER:v_Ones[3].CLK
Clk => s_Done.CLK
Clk => \SCORE_TRACKER:v_Index[0].CLK
Clk => \SCORE_TRACKER:v_Index[1].CLK
Clk => \SCORE_TRACKER:v_Index[2].CLK
Reset => v_Ones.OUTPUTSELECT
Reset => v_Ones.OUTPUTSELECT
Reset => v_Ones.OUTPUTSELECT
Reset => v_Ones.OUTPUTSELECT
Reset => v_Tens.OUTPUTSELECT
Reset => v_Tens.OUTPUTSELECT
Reset => v_Tens.OUTPUTSELECT
Reset => v_Tens.OUTPUTSELECT
Enable => SCORE_TRACKER.IN1
PlayerY[0] => ~NO_FANOUT~
PlayerY[1] => ~NO_FANOUT~
PlayerY[2] => ~NO_FANOUT~
PlayerY[3] => ~NO_FANOUT~
PlayerY[4] => ~NO_FANOUT~
PlayerY[5] => ~NO_FANOUT~
PlayerY[6] => ~NO_FANOUT~
PlayerY[7] => ~NO_FANOUT~
PlayerY[8] => ~NO_FANOUT~
PlayerY[9] => ~NO_FANOUT~
PlayerX[0] => LessThan0.IN22
PlayerX[0] => LessThan1.IN22
PlayerX[1] => LessThan0.IN21
PlayerX[1] => LessThan1.IN21
PlayerX[2] => LessThan0.IN20
PlayerX[2] => LessThan1.IN20
PlayerX[3] => LessThan0.IN19
PlayerX[3] => LessThan1.IN19
PlayerX[4] => LessThan0.IN18
PlayerX[4] => LessThan1.IN18
PlayerX[5] => LessThan0.IN17
PlayerX[5] => LessThan1.IN17
PlayerX[6] => LessThan0.IN16
PlayerX[6] => LessThan1.IN16
PlayerX[7] => LessThan0.IN15
PlayerX[7] => LessThan1.IN15
PlayerX[8] => LessThan0.IN14
PlayerX[8] => LessThan1.IN14
PlayerX[9] => LessThan0.IN13
PlayerX[9] => LessThan1.IN13
PlayerX[10] => LessThan0.IN12
PlayerX[10] => LessThan1.IN12
TopPipeHeight[0][0] => ~NO_FANOUT~
TopPipeHeight[0][1] => ~NO_FANOUT~
TopPipeHeight[0][2] => ~NO_FANOUT~
TopPipeHeight[0][3] => ~NO_FANOUT~
TopPipeHeight[0][4] => ~NO_FANOUT~
TopPipeHeight[0][5] => ~NO_FANOUT~
TopPipeHeight[0][6] => ~NO_FANOUT~
TopPipeHeight[0][7] => ~NO_FANOUT~
TopPipeHeight[0][8] => ~NO_FANOUT~
TopPipeHeight[0][9] => ~NO_FANOUT~
TopPipeHeight[0][10] => ~NO_FANOUT~
TopPipeHeight[1][0] => ~NO_FANOUT~
TopPipeHeight[1][1] => ~NO_FANOUT~
TopPipeHeight[1][2] => ~NO_FANOUT~
TopPipeHeight[1][3] => ~NO_FANOUT~
TopPipeHeight[1][4] => ~NO_FANOUT~
TopPipeHeight[1][5] => ~NO_FANOUT~
TopPipeHeight[1][6] => ~NO_FANOUT~
TopPipeHeight[1][7] => ~NO_FANOUT~
TopPipeHeight[1][8] => ~NO_FANOUT~
TopPipeHeight[1][9] => ~NO_FANOUT~
TopPipeHeight[1][10] => ~NO_FANOUT~
TopPipeHeight[2][0] => ~NO_FANOUT~
TopPipeHeight[2][1] => ~NO_FANOUT~
TopPipeHeight[2][2] => ~NO_FANOUT~
TopPipeHeight[2][3] => ~NO_FANOUT~
TopPipeHeight[2][4] => ~NO_FANOUT~
TopPipeHeight[2][5] => ~NO_FANOUT~
TopPipeHeight[2][6] => ~NO_FANOUT~
TopPipeHeight[2][7] => ~NO_FANOUT~
TopPipeHeight[2][8] => ~NO_FANOUT~
TopPipeHeight[2][9] => ~NO_FANOUT~
TopPipeHeight[2][10] => ~NO_FANOUT~
TopPipeHeight[3][0] => ~NO_FANOUT~
TopPipeHeight[3][1] => ~NO_FANOUT~
TopPipeHeight[3][2] => ~NO_FANOUT~
TopPipeHeight[3][3] => ~NO_FANOUT~
TopPipeHeight[3][4] => ~NO_FANOUT~
TopPipeHeight[3][5] => ~NO_FANOUT~
TopPipeHeight[3][6] => ~NO_FANOUT~
TopPipeHeight[3][7] => ~NO_FANOUT~
TopPipeHeight[3][8] => ~NO_FANOUT~
TopPipeHeight[3][9] => ~NO_FANOUT~
TopPipeHeight[3][10] => ~NO_FANOUT~
BottomPipeHeight[0][0] => ~NO_FANOUT~
BottomPipeHeight[0][1] => ~NO_FANOUT~
BottomPipeHeight[0][2] => ~NO_FANOUT~
BottomPipeHeight[0][3] => ~NO_FANOUT~
BottomPipeHeight[0][4] => ~NO_FANOUT~
BottomPipeHeight[0][5] => ~NO_FANOUT~
BottomPipeHeight[0][6] => ~NO_FANOUT~
BottomPipeHeight[0][7] => ~NO_FANOUT~
BottomPipeHeight[0][8] => ~NO_FANOUT~
BottomPipeHeight[0][9] => ~NO_FANOUT~
BottomPipeHeight[0][10] => ~NO_FANOUT~
BottomPipeHeight[1][0] => ~NO_FANOUT~
BottomPipeHeight[1][1] => ~NO_FANOUT~
BottomPipeHeight[1][2] => ~NO_FANOUT~
BottomPipeHeight[1][3] => ~NO_FANOUT~
BottomPipeHeight[1][4] => ~NO_FANOUT~
BottomPipeHeight[1][5] => ~NO_FANOUT~
BottomPipeHeight[1][6] => ~NO_FANOUT~
BottomPipeHeight[1][7] => ~NO_FANOUT~
BottomPipeHeight[1][8] => ~NO_FANOUT~
BottomPipeHeight[1][9] => ~NO_FANOUT~
BottomPipeHeight[1][10] => ~NO_FANOUT~
BottomPipeHeight[2][0] => ~NO_FANOUT~
BottomPipeHeight[2][1] => ~NO_FANOUT~
BottomPipeHeight[2][2] => ~NO_FANOUT~
BottomPipeHeight[2][3] => ~NO_FANOUT~
BottomPipeHeight[2][4] => ~NO_FANOUT~
BottomPipeHeight[2][5] => ~NO_FANOUT~
BottomPipeHeight[2][6] => ~NO_FANOUT~
BottomPipeHeight[2][7] => ~NO_FANOUT~
BottomPipeHeight[2][8] => ~NO_FANOUT~
BottomPipeHeight[2][9] => ~NO_FANOUT~
BottomPipeHeight[2][10] => ~NO_FANOUT~
BottomPipeHeight[3][0] => ~NO_FANOUT~
BottomPipeHeight[3][1] => ~NO_FANOUT~
BottomPipeHeight[3][2] => ~NO_FANOUT~
BottomPipeHeight[3][3] => ~NO_FANOUT~
BottomPipeHeight[3][4] => ~NO_FANOUT~
BottomPipeHeight[3][5] => ~NO_FANOUT~
BottomPipeHeight[3][6] => ~NO_FANOUT~
BottomPipeHeight[3][7] => ~NO_FANOUT~
BottomPipeHeight[3][8] => ~NO_FANOUT~
BottomPipeHeight[3][9] => ~NO_FANOUT~
BottomPipeHeight[3][10] => ~NO_FANOUT~
PipesXValues[0][0] => Mux21.IN5
PipesXValues[0][0] => \SCORE_TRACKER:v_PrevPipesX[0][0].DATAIN
PipesXValues[0][1] => Mux20.IN5
PipesXValues[0][1] => \SCORE_TRACKER:v_PrevPipesX[0][1].DATAIN
PipesXValues[0][2] => Mux19.IN5
PipesXValues[0][2] => \SCORE_TRACKER:v_PrevPipesX[0][2].DATAIN
PipesXValues[0][3] => Mux18.IN5
PipesXValues[0][3] => \SCORE_TRACKER:v_PrevPipesX[0][3].DATAIN
PipesXValues[0][4] => Mux17.IN5
PipesXValues[0][4] => \SCORE_TRACKER:v_PrevPipesX[0][4].DATAIN
PipesXValues[0][5] => Mux16.IN5
PipesXValues[0][5] => \SCORE_TRACKER:v_PrevPipesX[0][5].DATAIN
PipesXValues[0][6] => Mux15.IN5
PipesXValues[0][6] => \SCORE_TRACKER:v_PrevPipesX[0][6].DATAIN
PipesXValues[0][7] => Mux14.IN5
PipesXValues[0][7] => \SCORE_TRACKER:v_PrevPipesX[0][7].DATAIN
PipesXValues[0][8] => Mux13.IN5
PipesXValues[0][8] => \SCORE_TRACKER:v_PrevPipesX[0][8].DATAIN
PipesXValues[0][9] => Mux12.IN5
PipesXValues[0][9] => \SCORE_TRACKER:v_PrevPipesX[0][9].DATAIN
PipesXValues[0][10] => Mux11.IN5
PipesXValues[0][10] => \SCORE_TRACKER:v_PrevPipesX[0][10].DATAIN
PipesXValues[1][0] => Mux21.IN4
PipesXValues[1][0] => \SCORE_TRACKER:v_PrevPipesX[1][0].DATAIN
PipesXValues[1][1] => Mux20.IN4
PipesXValues[1][1] => \SCORE_TRACKER:v_PrevPipesX[1][1].DATAIN
PipesXValues[1][2] => Mux19.IN4
PipesXValues[1][2] => \SCORE_TRACKER:v_PrevPipesX[1][2].DATAIN
PipesXValues[1][3] => Mux18.IN4
PipesXValues[1][3] => \SCORE_TRACKER:v_PrevPipesX[1][3].DATAIN
PipesXValues[1][4] => Mux17.IN4
PipesXValues[1][4] => \SCORE_TRACKER:v_PrevPipesX[1][4].DATAIN
PipesXValues[1][5] => Mux16.IN4
PipesXValues[1][5] => \SCORE_TRACKER:v_PrevPipesX[1][5].DATAIN
PipesXValues[1][6] => Mux15.IN4
PipesXValues[1][6] => \SCORE_TRACKER:v_PrevPipesX[1][6].DATAIN
PipesXValues[1][7] => Mux14.IN4
PipesXValues[1][7] => \SCORE_TRACKER:v_PrevPipesX[1][7].DATAIN
PipesXValues[1][8] => Mux13.IN4
PipesXValues[1][8] => \SCORE_TRACKER:v_PrevPipesX[1][8].DATAIN
PipesXValues[1][9] => Mux12.IN4
PipesXValues[1][9] => \SCORE_TRACKER:v_PrevPipesX[1][9].DATAIN
PipesXValues[1][10] => Mux11.IN4
PipesXValues[1][10] => \SCORE_TRACKER:v_PrevPipesX[1][10].DATAIN
PipesXValues[2][0] => Mux21.IN3
PipesXValues[2][0] => \SCORE_TRACKER:v_PrevPipesX[2][0].DATAIN
PipesXValues[2][1] => Mux20.IN3
PipesXValues[2][1] => \SCORE_TRACKER:v_PrevPipesX[2][1].DATAIN
PipesXValues[2][2] => Mux19.IN3
PipesXValues[2][2] => \SCORE_TRACKER:v_PrevPipesX[2][2].DATAIN
PipesXValues[2][3] => Mux18.IN3
PipesXValues[2][3] => \SCORE_TRACKER:v_PrevPipesX[2][3].DATAIN
PipesXValues[2][4] => Mux17.IN3
PipesXValues[2][4] => \SCORE_TRACKER:v_PrevPipesX[2][4].DATAIN
PipesXValues[2][5] => Mux16.IN3
PipesXValues[2][5] => \SCORE_TRACKER:v_PrevPipesX[2][5].DATAIN
PipesXValues[2][6] => Mux15.IN3
PipesXValues[2][6] => \SCORE_TRACKER:v_PrevPipesX[2][6].DATAIN
PipesXValues[2][7] => Mux14.IN3
PipesXValues[2][7] => \SCORE_TRACKER:v_PrevPipesX[2][7].DATAIN
PipesXValues[2][8] => Mux13.IN3
PipesXValues[2][8] => \SCORE_TRACKER:v_PrevPipesX[2][8].DATAIN
PipesXValues[2][9] => Mux12.IN3
PipesXValues[2][9] => \SCORE_TRACKER:v_PrevPipesX[2][9].DATAIN
PipesXValues[2][10] => Mux11.IN3
PipesXValues[2][10] => \SCORE_TRACKER:v_PrevPipesX[2][10].DATAIN
PipesXValues[3][0] => Mux21.IN2
PipesXValues[3][0] => \SCORE_TRACKER:v_PrevPipesX[3][0].DATAIN
PipesXValues[3][1] => Mux20.IN2
PipesXValues[3][1] => \SCORE_TRACKER:v_PrevPipesX[3][1].DATAIN
PipesXValues[3][2] => Mux19.IN2
PipesXValues[3][2] => \SCORE_TRACKER:v_PrevPipesX[3][2].DATAIN
PipesXValues[3][3] => Mux18.IN2
PipesXValues[3][3] => \SCORE_TRACKER:v_PrevPipesX[3][3].DATAIN
PipesXValues[3][4] => Mux17.IN2
PipesXValues[3][4] => \SCORE_TRACKER:v_PrevPipesX[3][4].DATAIN
PipesXValues[3][5] => Mux16.IN2
PipesXValues[3][5] => \SCORE_TRACKER:v_PrevPipesX[3][5].DATAIN
PipesXValues[3][6] => Mux15.IN2
PipesXValues[3][6] => \SCORE_TRACKER:v_PrevPipesX[3][6].DATAIN
PipesXValues[3][7] => Mux14.IN2
PipesXValues[3][7] => \SCORE_TRACKER:v_PrevPipesX[3][7].DATAIN
PipesXValues[3][8] => Mux13.IN2
PipesXValues[3][8] => \SCORE_TRACKER:v_PrevPipesX[3][8].DATAIN
PipesXValues[3][9] => Mux12.IN2
PipesXValues[3][9] => \SCORE_TRACKER:v_PrevPipesX[3][9].DATAIN
PipesXValues[3][10] => Mux11.IN2
PipesXValues[3][10] => \SCORE_TRACKER:v_PrevPipesX[3][10].DATAIN
Trigger => SCORE_TRACKER.IN1
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => v_Index.OUTPUTSELECT
Trigger => s_Done.OUTPUTSELECT
Done <= s_Done.DB_MAX_OUTPUT_PORT_TYPE
ScoreOnes[0] <= ScoreOnes[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreOnes[1] <= ScoreOnes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreOnes[2] <= ScoreOnes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreOnes[3] <= ScoreOnes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTens[0] <= ScoreTens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTens[1] <= ScoreTens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTens[2] <= ScoreTens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ScoreTens[3] <= ScoreTens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|BCD_to_SevenSeg:C9
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|main|BCD_to_SevenSeg:C10
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|main|lives_system:C11
Clk => v_PrevCollideValue.CLK
Clk => Lives[0].CLK
Clk => Lives[1].CLK
Clk => Lives[2].CLK
Clk => Done~reg0.CLK
Enable => Done.OUTPUTSELECT
Enable => v_PrevCollideValue.ENA
Enable => Lives[0].ENA
Enable => Lives[1].ENA
Enable => Lives[2].ENA
Reset => Lives.OUTPUTSELECT
Reset => Lives.OUTPUTSELECT
Reset => Lives.OUTPUTSELECT
HasCollided => process_0.IN1
HasCollided => process_0.IN1
HasCollided => v_PrevCollideValue.DATAB
Trigger => process_0.IN1
Trigger => Done.OUTPUTSELECT
Done <> Done~reg0
LifeCount[0] <= Lives[0].DB_MAX_OUTPUT_PORT_TYPE
LifeCount[1] <= Lives[1].DB_MAX_OUTPUT_PORT_TYPE
LifeCount[2] <= Lives[2].DB_MAX_OUTPUT_PORT_TYPE
Dead <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|main|state_machine:C12
Clk => State~5.DATAIN
Reset => ~NO_FANOUT~
Dead => ~NO_FANOUT~
Start => State.OUTPUTSELECT
Start => State.OUTPUTSELECT
Start => State.OUTPUTSELECT
Start => State.OUTPUTSELECT
Train => State.DATAB
Train => State.DATAB
TryAgain => ~NO_FANOUT~
GameRunning <= GameRunning.DB_MAX_OUTPUT_PORT_TYPE
TrainingStatus <= TrainingStatus.DB_MAX_OUTPUT_PORT_TYPE
GameOver <= GameOver.DB_MAX_OUTPUT_PORT_TYPE
DebugLight <= comb.DB_MAX_OUTPUT_PORT_TYPE


|main|pickup:C13
Clk => PickupY[0]~reg0.CLK
Clk => PickupY[1]~reg0.CLK
Clk => PickupY[2]~reg0.CLK
Clk => PickupY[3]~reg0.CLK
Clk => PickupY[4]~reg0.CLK
Clk => PickupY[5]~reg0.CLK
Clk => PickupY[6]~reg0.CLK
Clk => PickupY[7]~reg0.CLK
Clk => PickupY[8]~reg0.CLK
Clk => PickupY[9]~reg0.CLK
Clk => PickupX[0]~reg0.CLK
Clk => PickupX[1]~reg0.CLK
Clk => PickupX[2]~reg0.CLK
Clk => PickupX[3]~reg0.CLK
Clk => PickupX[4]~reg0.CLK
Clk => PickupX[5]~reg0.CLK
Clk => PickupX[6]~reg0.CLK
Clk => PickupX[7]~reg0.CLK
Clk => PickupX[8]~reg0.CLK
Clk => PickupX[9]~reg0.CLK
Clk => PickupX[10]~reg0.CLK
Clk => s_Done.CLK
Clk => \MOVEMENT:Y[0].CLK
Clk => \MOVEMENT:Y[1].CLK
Clk => \MOVEMENT:Y[2].CLK
Clk => \MOVEMENT:Y[3].CLK
Clk => \MOVEMENT:Y[4].CLK
Clk => \MOVEMENT:Y[5].CLK
Clk => \MOVEMENT:Y[6].CLK
Clk => \MOVEMENT:Y[7].CLK
Clk => \MOVEMENT:Y[8].CLK
Clk => \MOVEMENT:Y[9].CLK
Clk => \MOVEMENT:X[0].CLK
Clk => \MOVEMENT:X[1].CLK
Clk => \MOVEMENT:X[2].CLK
Clk => \MOVEMENT:X[3].CLK
Clk => \MOVEMENT:X[4].CLK
Clk => \MOVEMENT:X[5].CLK
Clk => \MOVEMENT:X[6].CLK
Clk => \MOVEMENT:X[7].CLK
Clk => \MOVEMENT:X[8].CLK
Clk => \MOVEMENT:X[9].CLK
Clk => \MOVEMENT:X[10].CLK
Clk => \MOVEMENT:v_ShouldFall.CLK
Reset => v_ShouldFall.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => X.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Reset => Y.OUTPUTSELECT
Enable => MOVEMENT.IN1
Rand[0] => Equal0.IN7
Rand[1] => Equal0.IN6
Rand[2] => Equal0.IN5
Rand[3] => Equal0.IN1
Rand[4] => Equal0.IN4
Rand[5] => Equal0.IN3
Rand[6] => Equal0.IN0
Rand[7] => Equal0.IN2
PlayerX[0] => X.DATAB
PlayerX[0] => X.DATAB
PlayerX[0] => X.DATAB
PlayerX[1] => X.DATAB
PlayerX[1] => X.DATAB
PlayerX[1] => X.DATAB
PlayerX[2] => X.DATAB
PlayerX[2] => X.DATAB
PlayerX[2] => X.DATAB
PlayerX[3] => X.DATAB
PlayerX[3] => X.DATAB
PlayerX[3] => X.DATAB
PlayerX[4] => X.DATAB
PlayerX[4] => X.DATAB
PlayerX[4] => X.DATAB
PlayerX[5] => X.DATAB
PlayerX[5] => X.DATAB
PlayerX[5] => X.DATAB
PlayerX[6] => X.DATAB
PlayerX[6] => X.DATAB
PlayerX[6] => X.DATAB
PlayerX[7] => X.DATAB
PlayerX[7] => X.DATAB
PlayerX[7] => X.DATAB
PlayerX[8] => X.DATAB
PlayerX[8] => X.DATAB
PlayerX[8] => X.DATAB
PlayerX[9] => X.DATAB
PlayerX[9] => X.DATAB
PlayerX[9] => X.DATAB
PlayerX[10] => X.DATAB
PlayerX[10] => X.DATAB
PlayerX[10] => X.DATAB
PickupX[0] <= PickupX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[1] <= PickupX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[2] <= PickupX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[3] <= PickupX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[4] <= PickupX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[5] <= PickupX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[6] <= PickupX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[7] <= PickupX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[8] <= PickupX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[9] <= PickupX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupX[10] <= PickupX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[0] <= PickupY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[1] <= PickupY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[2] <= PickupY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[3] <= PickupY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[4] <= PickupY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[5] <= PickupY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[6] <= PickupY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[7] <= PickupY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[8] <= PickupY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupY[9] <= PickupY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PickupType <= <GND>
HasCollided => ~NO_FANOUT~
Trigger => MOVEMENT.IN1
Trigger => v_ShouldFall.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => X.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => Y.OUTPUTSELECT
Trigger => s_Done.OUTPUTSELECT
Done <= s_Done.DB_MAX_OUTPUT_PORT_TYPE


