Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 11 16:14:24 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_complessivo_control_sets_placed.rpt
| Design       : sistema_complessivo
| Device       : xc7a50ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            8 |
| Yes          | No                    | No                     |              25 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sisA/uartA/tfIncr               | sisA/uartA/tClkRST              |                1 |              4 |
|  clk_IBUF_BUFG | sisB/uartB/dataIncr             | sisB/uartB/dataRST              |                1 |              4 |
|  clk_IBUF_BUFG | sisB/uartB/eqOp0_in             | sisB/uartB/ctRst                |                1 |              4 |
|  clk_IBUF_BUFG |                                 |                                 |                4 |              5 |
|  clk_IBUF_BUFG | sisB/uartB/p_2_out[7]           |                                 |                3 |              8 |
|  clk_IBUF_BUFG | sisA/uartA/p_1_out[0]           |                                 |                2 |              9 |
|  clk_IBUF_BUFG | sisB/uartB/dataIncr             |                                 |                5 |              9 |
|  clk_IBUF_BUFG |                                 | sisB/uartB/clkDiv0              |                2 |             10 |
|  clk_IBUF_BUFG |                                 | debouncer1/SR[0]                |                2 |             11 |
|  clk_IBUF_BUFG |                                 | sisA/uartA/tDelayCtr0           |                4 |             13 |
|  clk_IBUF_BUFG | debouncer1/count[0]_i_1_n_0     | debouncer1/count2[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | debouncer2/count2[0]_i_2__0_n_0 | debouncer2/count2[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | debouncer2/count[0]_i_1__0_n_0  | debouncer2/count2[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | debouncer1/count2[0]_i_2_n_0    | debouncer1/count2[0]_i_1_n_0    |                8 |             32 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+


