$date
	Fri May 09 17:09:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ ud $end
$scope module updown_counter $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ ud $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
1#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
#15
1"
#20
0"
0#
#25
b1 !
b1 %
1"
#30
0"
#35
b10 !
b10 %
1"
#40
0"
#45
b11 !
b11 %
1"
#50
0"
#55
b100 !
b100 %
1"
#60
0"
#65
b101 !
b101 %
1"
#70
0"
#75
b110 !
b110 %
1"
#80
0"
#85
b111 !
b111 %
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
0$
#145
b110 !
b110 %
1"
#150
0"
#155
b101 !
b101 %
1"
#160
0"
#165
b100 !
b100 %
1"
#170
0"
#175
b11 !
b11 %
1"
#180
0"
#185
b10 !
b10 %
1"
#190
0"
#195
b1 !
b1 %
1"
#200
0"
#205
b0 !
b0 %
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
