
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wall_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401948 <.init>:
  401948:	stp	x29, x30, [sp, #-16]!
  40194c:	mov	x29, sp
  401950:	bl	4028b8 <ferror@plt+0xa48>
  401954:	ldp	x29, x30, [sp], #16
  401958:	ret

Disassembly of section .plt:

0000000000401960 <memcpy@plt-0x20>:
  401960:	stp	x16, x30, [sp, #-16]!
  401964:	adrp	x16, 416000 <ferror@plt+0x14190>
  401968:	ldr	x17, [x16, #4088]
  40196c:	add	x16, x16, #0xff8
  401970:	br	x17
  401974:	nop
  401978:	nop
  40197c:	nop

0000000000401980 <memcpy@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15190>
  401984:	ldr	x17, [x16]
  401988:	add	x16, x16, #0x0
  40198c:	br	x17

0000000000401990 <memmove@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15190>
  401994:	ldr	x17, [x16, #8]
  401998:	add	x16, x16, #0x8
  40199c:	br	x17

00000000004019a0 <_exit@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019a4:	ldr	x17, [x16, #16]
  4019a8:	add	x16, x16, #0x10
  4019ac:	br	x17

00000000004019b0 <strtoul@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019b4:	ldr	x17, [x16, #24]
  4019b8:	add	x16, x16, #0x18
  4019bc:	br	x17

00000000004019c0 <strlen@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019c4:	ldr	x17, [x16, #32]
  4019c8:	add	x16, x16, #0x20
  4019cc:	br	x17

00000000004019d0 <fputs@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019d4:	ldr	x17, [x16, #40]
  4019d8:	add	x16, x16, #0x28
  4019dc:	br	x17

00000000004019e0 <exit@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019e4:	ldr	x17, [x16, #48]
  4019e8:	add	x16, x16, #0x30
  4019ec:	br	x17

00000000004019f0 <dup@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15190>
  4019f4:	ldr	x17, [x16, #56]
  4019f8:	add	x16, x16, #0x38
  4019fc:	br	x17

0000000000401a00 <getegid@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a04:	ldr	x17, [x16, #64]
  401a08:	add	x16, x16, #0x40
  401a0c:	br	x17

0000000000401a10 <sigprocmask@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a14:	ldr	x17, [x16, #72]
  401a18:	add	x16, x16, #0x48
  401a1c:	br	x17

0000000000401a20 <strtod@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a24:	ldr	x17, [x16, #80]
  401a28:	add	x16, x16, #0x50
  401a2c:	br	x17

0000000000401a30 <geteuid@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a34:	ldr	x17, [x16, #88]
  401a38:	add	x16, x16, #0x58
  401a3c:	br	x17

0000000000401a40 <ttyname@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a44:	ldr	x17, [x16, #96]
  401a48:	add	x16, x16, #0x60
  401a4c:	br	x17

0000000000401a50 <getgrnam@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a54:	ldr	x17, [x16, #104]
  401a58:	add	x16, x16, #0x68
  401a5c:	br	x17

0000000000401a60 <getuid@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a64:	ldr	x17, [x16, #112]
  401a68:	add	x16, x16, #0x70
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a74:	ldr	x17, [x16, #120]
  401a78:	add	x16, x16, #0x78
  401a7c:	br	x17

0000000000401a80 <fputc@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a84:	ldr	x17, [x16, #128]
  401a88:	add	x16, x16, #0x80
  401a8c:	br	x17

0000000000401a90 <ctime@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15190>
  401a94:	ldr	x17, [x16, #136]
  401a98:	add	x16, x16, #0x88
  401a9c:	br	x17

0000000000401aa0 <fork@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401aa4:	ldr	x17, [x16, #144]
  401aa8:	add	x16, x16, #0x90
  401aac:	br	x17

0000000000401ab0 <snprintf@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ab4:	ldr	x17, [x16, #152]
  401ab8:	add	x16, x16, #0x98
  401abc:	br	x17

0000000000401ac0 <localeconv@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ac4:	ldr	x17, [x16, #160]
  401ac8:	add	x16, x16, #0xa0
  401acc:	br	x17

0000000000401ad0 <fileno@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ad4:	ldr	x17, [x16, #168]
  401ad8:	add	x16, x16, #0xa8
  401adc:	br	x17

0000000000401ae0 <signal@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ae4:	ldr	x17, [x16, #176]
  401ae8:	add	x16, x16, #0xb0
  401aec:	br	x17

0000000000401af0 <fsync@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401af4:	ldr	x17, [x16, #184]
  401af8:	add	x16, x16, #0xb8
  401afc:	br	x17

0000000000401b00 <time@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b04:	ldr	x17, [x16, #192]
  401b08:	add	x16, x16, #0xc0
  401b0c:	br	x17

0000000000401b10 <malloc@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b14:	ldr	x17, [x16, #200]
  401b18:	add	x16, x16, #0xc8
  401b1c:	br	x17

0000000000401b20 <open@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b24:	ldr	x17, [x16, #208]
  401b28:	add	x16, x16, #0xd0
  401b2c:	br	x17

0000000000401b30 <__strtol_internal@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b34:	ldr	x17, [x16, #216]
  401b38:	add	x16, x16, #0xd8
  401b3c:	br	x17

0000000000401b40 <sigemptyset@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b44:	ldr	x17, [x16, #224]
  401b48:	add	x16, x16, #0xe0
  401b4c:	br	x17

0000000000401b50 <strncmp@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b54:	ldr	x17, [x16, #232]
  401b58:	add	x16, x16, #0xe8
  401b5c:	br	x17

0000000000401b60 <bindtextdomain@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b64:	ldr	x17, [x16, #240]
  401b68:	add	x16, x16, #0xf0
  401b6c:	br	x17

0000000000401b70 <__libc_start_main@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b74:	ldr	x17, [x16, #248]
  401b78:	add	x16, x16, #0xf8
  401b7c:	br	x17

0000000000401b80 <fgetc@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b84:	ldr	x17, [x16, #256]
  401b88:	add	x16, x16, #0x100
  401b8c:	br	x17

0000000000401b90 <getpwnam@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15190>
  401b94:	ldr	x17, [x16, #264]
  401b98:	add	x16, x16, #0x108
  401b9c:	br	x17

0000000000401ba0 <__strtoul_internal@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ba4:	ldr	x17, [x16, #272]
  401ba8:	add	x16, x16, #0x110
  401bac:	br	x17

0000000000401bb0 <calloc@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401bb4:	ldr	x17, [x16, #280]
  401bb8:	add	x16, x16, #0x118
  401bbc:	br	x17

0000000000401bc0 <realloc@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401bc4:	ldr	x17, [x16, #288]
  401bc8:	add	x16, x16, #0x120
  401bcc:	br	x17

0000000000401bd0 <strdup@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401bd4:	ldr	x17, [x16, #296]
  401bd8:	add	x16, x16, #0x128
  401bdc:	br	x17

0000000000401be0 <close@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401be4:	ldr	x17, [x16, #304]
  401be8:	add	x16, x16, #0x130
  401bec:	br	x17

0000000000401bf0 <__gmon_start__@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401bf4:	ldr	x17, [x16, #312]
  401bf8:	add	x16, x16, #0x138
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c04:	ldr	x17, [x16, #320]
  401c08:	add	x16, x16, #0x140
  401c0c:	br	x17

0000000000401c10 <access@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c14:	ldr	x17, [x16, #328]
  401c18:	add	x16, x16, #0x148
  401c1c:	br	x17

0000000000401c20 <textdomain@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c24:	ldr	x17, [x16, #336]
  401c28:	add	x16, x16, #0x150
  401c2c:	br	x17

0000000000401c30 <getopt_long@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c34:	ldr	x17, [x16, #344]
  401c38:	add	x16, x16, #0x158
  401c3c:	br	x17

0000000000401c40 <strcmp@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c44:	ldr	x17, [x16, #352]
  401c48:	add	x16, x16, #0x160
  401c4c:	br	x17

0000000000401c50 <getpwuid@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c54:	ldr	x17, [x16, #360]
  401c58:	add	x16, x16, #0x168
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c64:	ldr	x17, [x16, #368]
  401c68:	add	x16, x16, #0x170
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c74:	ldr	x17, [x16, #376]
  401c78:	add	x16, x16, #0x178
  401c7c:	br	x17

0000000000401c80 <strtol@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c84:	ldr	x17, [x16, #384]
  401c88:	add	x16, x16, #0x180
  401c8c:	br	x17

0000000000401c90 <free@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15190>
  401c94:	ldr	x17, [x16, #392]
  401c98:	add	x16, x16, #0x188
  401c9c:	br	x17

0000000000401ca0 <getgid@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ca4:	ldr	x17, [x16, #400]
  401ca8:	add	x16, x16, #0x190
  401cac:	br	x17

0000000000401cb0 <endutxent@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401cb4:	ldr	x17, [x16, #408]
  401cb8:	add	x16, x16, #0x198
  401cbc:	br	x17

0000000000401cc0 <getgrouplist@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401cc4:	ldr	x17, [x16, #416]
  401cc8:	add	x16, x16, #0x1a0
  401ccc:	br	x17

0000000000401cd0 <vasprintf@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401cd4:	ldr	x17, [x16, #424]
  401cd8:	add	x16, x16, #0x1a8
  401cdc:	br	x17

0000000000401ce0 <freopen@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401ce4:	ldr	x17, [x16, #432]
  401ce8:	add	x16, x16, #0x1b0
  401cec:	br	x17

0000000000401cf0 <strndup@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401cf4:	ldr	x17, [x16, #440]
  401cf8:	add	x16, x16, #0x1b8
  401cfc:	br	x17

0000000000401d00 <strspn@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d04:	ldr	x17, [x16, #448]
  401d08:	add	x16, x16, #0x1c0
  401d0c:	br	x17

0000000000401d10 <strchr@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d14:	ldr	x17, [x16, #456]
  401d18:	add	x16, x16, #0x1c8
  401d1c:	br	x17

0000000000401d20 <fcntl@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d24:	ldr	x17, [x16, #464]
  401d28:	add	x16, x16, #0x1d0
  401d2c:	br	x17

0000000000401d30 <fflush@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d34:	ldr	x17, [x16, #472]
  401d38:	add	x16, x16, #0x1d8
  401d3c:	br	x17

0000000000401d40 <warnx@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d44:	ldr	x17, [x16, #480]
  401d48:	add	x16, x16, #0x1e0
  401d4c:	br	x17

0000000000401d50 <sysconf@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d54:	ldr	x17, [x16, #488]
  401d58:	add	x16, x16, #0x1e8
  401d5c:	br	x17

0000000000401d60 <gethostname@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d64:	ldr	x17, [x16, #496]
  401d68:	add	x16, x16, #0x1f0
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d74:	ldr	x17, [x16, #504]
  401d78:	add	x16, x16, #0x1f8
  401d7c:	br	x17

0000000000401d80 <vsnprintf@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d84:	ldr	x17, [x16, #512]
  401d88:	add	x16, x16, #0x200
  401d8c:	br	x17

0000000000401d90 <writev@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15190>
  401d94:	ldr	x17, [x16, #520]
  401d98:	add	x16, x16, #0x208
  401d9c:	br	x17

0000000000401da0 <errx@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401da4:	ldr	x17, [x16, #528]
  401da8:	add	x16, x16, #0x210
  401dac:	br	x17

0000000000401db0 <strcspn@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401db4:	ldr	x17, [x16, #536]
  401db8:	add	x16, x16, #0x218
  401dbc:	br	x17

0000000000401dc0 <printf@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401dc4:	ldr	x17, [x16, #544]
  401dc8:	add	x16, x16, #0x220
  401dcc:	br	x17

0000000000401dd0 <__assert_fail@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401dd4:	ldr	x17, [x16, #552]
  401dd8:	add	x16, x16, #0x228
  401ddc:	br	x17

0000000000401de0 <__errno_location@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401de4:	ldr	x17, [x16, #560]
  401de8:	add	x16, x16, #0x230
  401dec:	br	x17

0000000000401df0 <getgrgid@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15190>
  401df4:	ldr	x17, [x16, #568]
  401df8:	add	x16, x16, #0x238
  401dfc:	br	x17

0000000000401e00 <alarm@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e04:	ldr	x17, [x16, #576]
  401e08:	add	x16, x16, #0x240
  401e0c:	br	x17

0000000000401e10 <getutxent@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e14:	ldr	x17, [x16, #584]
  401e18:	add	x16, x16, #0x248
  401e1c:	br	x17

0000000000401e20 <getlogin@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e24:	ldr	x17, [x16, #592]
  401e28:	add	x16, x16, #0x250
  401e2c:	br	x17

0000000000401e30 <fprintf@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e34:	ldr	x17, [x16, #600]
  401e38:	add	x16, x16, #0x258
  401e3c:	br	x17

0000000000401e40 <fgets@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e44:	ldr	x17, [x16, #608]
  401e48:	add	x16, x16, #0x260
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e54:	ldr	x17, [x16, #616]
  401e58:	add	x16, x16, #0x268
  401e5c:	br	x17

0000000000401e60 <setlocale@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e64:	ldr	x17, [x16, #624]
  401e68:	add	x16, x16, #0x270
  401e6c:	br	x17

0000000000401e70 <ferror@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15190>
  401e74:	ldr	x17, [x16, #632]
  401e78:	add	x16, x16, #0x278
  401e7c:	br	x17

Disassembly of section .text:

0000000000401e80 <.text>:
  401e80:	stp	x29, x30, [sp, #-192]!
  401e84:	mov	x29, sp
  401e88:	stp	x19, x20, [sp, #16]
  401e8c:	mov	w19, w0
  401e90:	mov	w0, #0x6                   	// #6
  401e94:	stp	x21, x22, [sp, #32]
  401e98:	adrp	x20, 404000 <ferror@plt+0x2190>
  401e9c:	add	x20, x20, #0xca0
  401ea0:	stp	x23, x24, [sp, #48]
  401ea4:	adrp	x21, 405000 <ferror@plt+0x3190>
  401ea8:	adrp	x24, 404000 <ferror@plt+0x2190>
  401eac:	stp	x25, x26, [sp, #64]
  401eb0:	mov	x25, x1
  401eb4:	adrp	x1, 404000 <ferror@plt+0x2190>
  401eb8:	add	x1, x1, #0xd70
  401ebc:	stp	x27, x28, [sp, #80]
  401ec0:	bl	401e60 <setlocale@plt>
  401ec4:	adrp	x1, 404000 <ferror@plt+0x2190>
  401ec8:	add	x1, x1, #0xc88
  401ecc:	mov	x0, x20
  401ed0:	adrp	x27, 404000 <ferror@plt+0x2190>
  401ed4:	bl	401b60 <bindtextdomain@plt>
  401ed8:	adrp	x26, 404000 <ferror@plt+0x2190>
  401edc:	add	x21, x21, #0x90
  401ee0:	add	x24, x24, #0xf38
  401ee4:	add	x27, x27, #0xcb0
  401ee8:	add	x26, x26, #0xcd8
  401eec:	mov	x0, x20
  401ef0:	mov	w22, #0x12c                 	// #300
  401ef4:	mov	x20, #0x0                   	// #0
  401ef8:	mov	w23, #0x1                   	// #1
  401efc:	bl	401c20 <textdomain@plt>
  401f00:	adrp	x0, 402000 <ferror@plt+0x190>
  401f04:	add	x0, x0, #0xbc8
  401f08:	bl	404c00 <ferror@plt+0x2d90>
  401f0c:	mov	x3, x21
  401f10:	mov	x2, x24
  401f14:	mov	x1, x25
  401f18:	mov	w0, w19
  401f1c:	mov	x4, #0x0                   	// #0
  401f20:	bl	401c30 <getopt_long@plt>
  401f24:	cmn	w0, #0x1
  401f28:	b.eq	402278 <ferror@plt+0x408>  // b.none
  401f2c:	cmp	w0, #0x68
  401f30:	b.eq	402080 <ferror@plt+0x210>  // b.none
  401f34:	b.gt	401fb4 <ferror@plt+0x144>
  401f38:	cmp	w0, #0x56
  401f3c:	b.eq	402018 <ferror@plt+0x1a8>  // b.none
  401f40:	cmp	w0, #0x67
  401f44:	b.ne	402048 <ferror@plt+0x1d8>  // b.any
  401f48:	adrp	x1, 417000 <ferror@plt+0x15190>
  401f4c:	mov	x0, #0x10                  	// #16
  401f50:	ldr	x28, [x1, #672]
  401f54:	bl	401b10 <malloc@plt>
  401f58:	mov	x20, x0
  401f5c:	cbz	x0, 402264 <ferror@plt+0x3f4>
  401f60:	mov	x0, x28
  401f64:	bl	401a50 <getgrnam@plt>
  401f68:	cbz	x0, 402210 <ferror@plt+0x3a0>
  401f6c:	ldr	w1, [x0, #16]
  401f70:	str	w1, [x20]
  401f74:	mov	w0, #0x3                   	// #3
  401f78:	bl	401d50 <sysconf@plt>
  401f7c:	add	w28, w0, #0x1
  401f80:	str	w28, [x20, #4]
  401f84:	mov	x0, #0x4                   	// #4
  401f88:	sxtw	x28, w28
  401f8c:	mov	x1, x28
  401f90:	bl	401bb0 <calloc@plt>
  401f94:	cmp	x0, #0x0
  401f98:	ccmp	x28, #0x0, #0x4, eq  // eq = none
  401f9c:	b.eq	40225c <ferror@plt+0x3ec>  // b.none
  401fa0:	adrp	x1, 404000 <ferror@plt+0x2190>
  401fa4:	mov	x2, x28
  401fa8:	add	x1, x1, #0xc38
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	bl	401e50 <err@plt>
  401fb4:	cmp	w0, #0x6e
  401fb8:	b.eq	4021e8 <ferror@plt+0x378>  // b.none
  401fbc:	cmp	w0, #0x74
  401fc0:	b.ne	402048 <ferror@plt+0x1d8>  // b.any
  401fc4:	adrp	x0, 417000 <ferror@plt+0x15190>
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	mov	x1, x26
  401fd0:	add	x28, x0, #0x2a0
  401fd4:	ldr	x22, [x0, #672]
  401fd8:	mov	x0, #0x0                   	// #0
  401fdc:	bl	401d70 <dcgettext@plt>
  401fe0:	mov	x1, x0
  401fe4:	mov	x0, x22
  401fe8:	bl	403a28 <ferror@plt+0x1bb8>
  401fec:	mov	w22, w0
  401ff0:	cbnz	w0, 401f0c <ferror@plt+0x9c>
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	adrp	x1, 404000 <ferror@plt+0x2190>
  401ffc:	mov	x0, #0x0                   	// #0
  402000:	add	x1, x1, #0xcf8
  402004:	bl	401d70 <dcgettext@plt>
  402008:	mov	x1, x0
  40200c:	ldr	x2, [x28]
  402010:	mov	w0, #0x1                   	// #1
  402014:	bl	401da0 <errx@plt>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402020:	mov	x0, #0x0                   	// #0
  402024:	add	x1, x1, #0xd40
  402028:	bl	401d70 <dcgettext@plt>
  40202c:	adrp	x1, 417000 <ferror@plt+0x15190>
  402030:	adrp	x2, 404000 <ferror@plt+0x2190>
  402034:	add	x2, x2, #0xd50
  402038:	ldr	x1, [x1, #704]
  40203c:	bl	401dc0 <printf@plt>
  402040:	mov	w0, #0x0                   	// #0
  402044:	bl	4019e0 <exit@plt>
  402048:	adrp	x0, 417000 <ferror@plt+0x15190>
  40204c:	mov	w2, #0x5                   	// #5
  402050:	adrp	x1, 404000 <ferror@plt+0x2190>
  402054:	add	x1, x1, #0xf10
  402058:	ldr	x19, [x0, #664]
  40205c:	mov	x0, #0x0                   	// #0
  402060:	bl	401d70 <dcgettext@plt>
  402064:	mov	x1, x0
  402068:	adrp	x2, 417000 <ferror@plt+0x15190>
  40206c:	mov	x0, x19
  402070:	ldr	x2, [x2, #704]
  402074:	bl	401e30 <fprintf@plt>
  402078:	mov	w0, #0x1                   	// #1
  40207c:	bl	4019e0 <exit@plt>
  402080:	adrp	x3, 417000 <ferror@plt+0x15190>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 404000 <ferror@plt+0x2190>
  40208c:	mov	x0, #0x0                   	// #0
  402090:	ldr	x19, [x3, #688]
  402094:	add	x1, x1, #0xd68
  402098:	bl	401d70 <dcgettext@plt>
  40209c:	mov	x1, x19
  4020a0:	bl	4019d0 <fputs@plt>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	add	x1, x1, #0xd78
  4020b4:	bl	401d70 <dcgettext@plt>
  4020b8:	mov	x1, x0
  4020bc:	adrp	x2, 417000 <ferror@plt+0x15190>
  4020c0:	mov	x0, x19
  4020c4:	ldr	x2, [x2, #704]
  4020c8:	bl	401e30 <fprintf@plt>
  4020cc:	mov	x1, x19
  4020d0:	mov	w0, #0xa                   	// #10
  4020d4:	bl	401a80 <fputc@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 404000 <ferror@plt+0x2190>
  4020e0:	mov	x0, #0x0                   	// #0
  4020e4:	add	x1, x1, #0xda0
  4020e8:	bl	401d70 <dcgettext@plt>
  4020ec:	mov	x1, x19
  4020f0:	bl	4019d0 <fputs@plt>
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4020fc:	mov	x0, #0x0                   	// #0
  402100:	add	x1, x1, #0xdc0
  402104:	bl	401d70 <dcgettext@plt>
  402108:	mov	x1, x19
  40210c:	bl	4019d0 <fputs@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 404000 <ferror@plt+0x2190>
  402118:	mov	x0, #0x0                   	// #0
  40211c:	add	x1, x1, #0xdd0
  402120:	bl	401d70 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	4019d0 <fputs@plt>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 404000 <ferror@plt+0x2190>
  402134:	mov	x0, #0x0                   	// #0
  402138:	add	x1, x1, #0xe08
  40213c:	bl	401d70 <dcgettext@plt>
  402140:	mov	x1, x19
  402144:	bl	4019d0 <fputs@plt>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402150:	mov	x0, #0x0                   	// #0
  402154:	add	x1, x1, #0xe50
  402158:	bl	401d70 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	4019d0 <fputs@plt>
  402164:	mov	x1, x19
  402168:	mov	w0, #0xa                   	// #10
  40216c:	bl	401a80 <fputc@plt>
  402170:	mov	w2, #0x5                   	// #5
  402174:	adrp	x1, 404000 <ferror@plt+0x2190>
  402178:	mov	x0, #0x0                   	// #0
  40217c:	add	x1, x1, #0xe88
  402180:	bl	401d70 <dcgettext@plt>
  402184:	mov	x19, x0
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402190:	mov	x0, #0x0                   	// #0
  402194:	add	x1, x1, #0xea0
  402198:	bl	401d70 <dcgettext@plt>
  40219c:	mov	x4, x0
  4021a0:	adrp	x3, 404000 <ferror@plt+0x2190>
  4021a4:	add	x3, x3, #0xeb0
  4021a8:	mov	x2, x19
  4021ac:	adrp	x1, 404000 <ferror@plt+0x2190>
  4021b0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4021b4:	add	x1, x1, #0xec0
  4021b8:	add	x0, x0, #0xed0
  4021bc:	bl	401dc0 <printf@plt>
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4021c8:	mov	x0, #0x0                   	// #0
  4021cc:	add	x1, x1, #0xee8
  4021d0:	bl	401d70 <dcgettext@plt>
  4021d4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4021d8:	add	x1, x1, #0xf08
  4021dc:	bl	401dc0 <printf@plt>
  4021e0:	mov	w0, #0x0                   	// #0
  4021e4:	bl	4019e0 <exit@plt>
  4021e8:	bl	401a30 <geteuid@plt>
  4021ec:	cbnz	w0, 4021f8 <ferror@plt+0x388>
  4021f0:	mov	w23, #0x0                   	// #0
  4021f4:	b	401f0c <ferror@plt+0x9c>
  4021f8:	mov	x1, x27
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, #0x0                   	// #0
  402204:	bl	401d70 <dcgettext@plt>
  402208:	bl	401d40 <warnx@plt>
  40220c:	b	401f0c <ferror@plt+0x9c>
  402210:	adrp	x1, 404000 <ferror@plt+0x2190>
  402214:	add	x1, x1, #0xd18
  402218:	mov	w2, #0x5                   	// #5
  40221c:	bl	401d70 <dcgettext@plt>
  402220:	mov	x1, x0
  402224:	mov	x0, x28
  402228:	bl	403a28 <ferror@plt+0x1bb8>
  40222c:	str	w0, [sp, #104]
  402230:	bl	401df0 <getgrgid@plt>
  402234:	ldr	w1, [sp, #104]
  402238:	cbnz	x0, 401f70 <ferror@plt+0x100>
  40223c:	mov	w2, #0x5                   	// #5
  402240:	adrp	x1, 404000 <ferror@plt+0x2190>
  402244:	add	x1, x1, #0xd30
  402248:	bl	401d70 <dcgettext@plt>
  40224c:	mov	x2, x28
  402250:	mov	x1, x0
  402254:	mov	w0, #0x1                   	// #1
  402258:	bl	401da0 <errx@plt>
  40225c:	str	x0, [x20, #8]
  402260:	b	401f0c <ferror@plt+0x9c>
  402264:	adrp	x1, 404000 <ferror@plt+0x2190>
  402268:	mov	x2, #0x10                  	// #16
  40226c:	add	x1, x1, #0xc38
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	401e50 <err@plt>
  402278:	adrp	x0, 417000 <ferror@plt+0x15190>
  40227c:	ldr	w24, [x0, #680]
  402280:	sub	w19, w19, w24
  402284:	sbfiz	x26, x24, #3, #32
  402288:	cmp	w19, #0x1
  40228c:	add	x24, x25, w24, sxtw #3
  402290:	b.eq	402780 <ferror@plt+0x910>  // b.none
  402294:	cmp	w19, #0x0
  402298:	b.le	40233c <ferror@plt+0x4cc>
  40229c:	mov	x25, #0x0                   	// #0
  4022a0:	mov	w0, #0x2b                  	// #43
  4022a4:	stp	xzr, xzr, [sp, #152]
  4022a8:	str	xzr, [sp, #168]
  4022ac:	bl	401d50 <sysconf@plt>
  4022b0:	cmp	x0, #0x0
  4022b4:	mov	x1, #0x200                 	// #512
  4022b8:	csel	x27, x0, x1, gt
  4022bc:	mov	x0, x27
  4022c0:	bl	402978 <ferror@plt+0xb08>
  4022c4:	mov	x26, x0
  4022c8:	cbnz	w23, 402618 <ferror@plt+0x7a8>
  4022cc:	adrp	x23, 404000 <ferror@plt+0x2190>
  4022d0:	add	x21, sp, #0x98
  4022d4:	add	x23, x23, #0xf98
  4022d8:	adrp	x28, 404000 <ferror@plt+0x2190>
  4022dc:	add	x0, x28, #0xfe0
  4022e0:	mov	x1, x0
  4022e4:	mov	x3, x23
  4022e8:	mov	w2, #0x4f                  	// #79
  4022ec:	str	x0, [sp, #112]
  4022f0:	mov	x0, x21
  4022f4:	bl	402a98 <ferror@plt+0xc28>
  4022f8:	cbz	x24, 402488 <ferror@plt+0x618>
  4022fc:	sub	w27, w19, #0x1
  402300:	mov	x25, #0x0                   	// #0
  402304:	cmp	w19, w25
  402308:	b.le	40234c <ferror@plt+0x4dc>
  40230c:	ldr	x1, [x24, x25, lsl #3]
  402310:	mov	x0, x21
  402314:	bl	402a30 <ferror@plt+0xbc0>
  402318:	cmp	w27, w25
  40231c:	b.gt	402328 <ferror@plt+0x4b8>
  402320:	add	x25, x25, #0x1
  402324:	b	402304 <ferror@plt+0x494>
  402328:	mov	x1, x23
  40232c:	mov	x0, x21
  402330:	add	x25, x25, #0x1
  402334:	bl	402a30 <ferror@plt+0xbc0>
  402338:	b	402304 <ferror@plt+0x494>
  40233c:	mov	w19, #0x0                   	// #0
  402340:	mov	x24, #0x0                   	// #0
  402344:	mov	x25, #0x0                   	// #0
  402348:	b	4022a0 <ferror@plt+0x430>
  40234c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402350:	mov	x0, x21
  402354:	add	x1, x1, #0xfd8
  402358:	bl	402a30 <ferror@plt+0xbc0>
  40235c:	ldr	x1, [sp, #112]
  402360:	mov	x3, x23
  402364:	mov	w2, #0x4f                  	// #79
  402368:	mov	x0, x21
  40236c:	adrp	x23, 405000 <ferror@plt+0x3190>
  402370:	add	x23, x23, #0x60
  402374:	bl	402a98 <ferror@plt+0xc28>
  402378:	mov	x0, x26
  40237c:	bl	401c90 <free@plt>
  402380:	ldp	x0, x1, [sp, #160]
  402384:	strb	wzr, [x1, x0]
  402388:	ldp	x0, x24, [sp, #160]
  40238c:	stp	x24, x0, [sp, #136]
  402390:	bl	401e10 <getutxent@plt>
  402394:	mov	x19, x0
  402398:	cbz	x0, 402460 <ferror@plt+0x5f0>
  40239c:	ldrsb	w0, [x19, #44]
  4023a0:	cbz	w0, 402390 <ferror@plt+0x520>
  4023a4:	ldrsh	w0, [x19]
  4023a8:	cmp	w0, #0x7
  4023ac:	b.ne	402390 <ferror@plt+0x520>  // b.any
  4023b0:	ldrsb	w0, [x19, #8]
  4023b4:	cmp	w0, #0x3a
  4023b8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4023bc:	b.eq	402390 <ferror@plt+0x520>  // b.none
  4023c0:	cbz	x20, 402424 <ferror@plt+0x5b4>
  4023c4:	ldr	w1, [x20, #4]
  4023c8:	add	x27, x19, #0x2c
  4023cc:	mov	x0, x27
  4023d0:	str	w1, [sp, #132]
  4023d4:	bl	401b90 <getpwnam@plt>
  4023d8:	cbz	x0, 402390 <ferror@plt+0x520>
  4023dc:	ldr	w1, [x0, #20]
  4023e0:	ldr	w25, [x20]
  4023e4:	cmp	w25, w1
  4023e8:	b.eq	402424 <ferror@plt+0x5b4>  // b.none
  4023ec:	ldr	x26, [x20, #8]
  4023f0:	mov	x0, x27
  4023f4:	add	x3, sp, #0x84
  4023f8:	mov	x2, x26
  4023fc:	bl	401cc0 <getgrouplist@plt>
  402400:	tbz	w0, #31, 402410 <ferror@plt+0x5a0>
  402404:	b	40281c <ferror@plt+0x9ac>
  402408:	sub	w0, w0, #0x1
  40240c:	str	w0, [sp, #132]
  402410:	ldr	w0, [sp, #132]
  402414:	tbnz	w0, #31, 402390 <ferror@plt+0x520>
  402418:	ldr	w1, [x26, w0, sxtw #2]
  40241c:	cmp	w25, w1
  402420:	b.ne	402408 <ferror@plt+0x598>  // b.any
  402424:	ldp	x0, x1, [x19, #8]
  402428:	stp	x0, x1, [x21]
  40242c:	mov	w3, w22
  402430:	ldp	x0, x1, [x19, #24]
  402434:	stp	x0, x1, [x21, #16]
  402438:	mov	x2, x21
  40243c:	add	x0, sp, #0x88
  402440:	strb	wzr, [sp, #184]
  402444:	mov	x1, #0x1                   	// #1
  402448:	bl	402cd0 <ferror@plt+0xe60>
  40244c:	mov	x1, x0
  402450:	cbz	x0, 402390 <ferror@plt+0x520>
  402454:	mov	x0, x23
  402458:	bl	401d40 <warnx@plt>
  40245c:	b	402390 <ferror@plt+0x520>
  402460:	bl	401cb0 <endutxent@plt>
  402464:	mov	x0, x24
  402468:	bl	401c90 <free@plt>
  40246c:	cbz	x20, 402480 <ferror@plt+0x610>
  402470:	ldr	x0, [x20, #8]
  402474:	bl	401c90 <free@plt>
  402478:	mov	x0, x20
  40247c:	bl	401c90 <free@plt>
  402480:	mov	w0, #0x0                   	// #0
  402484:	bl	4019e0 <exit@plt>
  402488:	cbz	x25, 4024d4 <ferror@plt+0x664>
  40248c:	bl	401a60 <getuid@plt>
  402490:	mov	w19, w0
  402494:	cbz	w0, 4024b8 <ferror@plt+0x648>
  402498:	bl	401a30 <geteuid@plt>
  40249c:	cmp	w19, w0
  4024a0:	b.ne	4027d8 <ferror@plt+0x968>  // b.any
  4024a4:	bl	401ca0 <getgid@plt>
  4024a8:	mov	w19, w0
  4024ac:	bl	401a00 <getegid@plt>
  4024b0:	cmp	w19, w0
  4024b4:	b.ne	4027d8 <ferror@plt+0x968>  // b.any
  4024b8:	adrp	x2, 417000 <ferror@plt+0x15190>
  4024bc:	adrp	x1, 405000 <ferror@plt+0x3190>
  4024c0:	mov	x0, x25
  4024c4:	add	x1, x1, #0x8
  4024c8:	ldr	x2, [x2, #696]
  4024cc:	bl	401ce0 <freopen@plt>
  4024d0:	cbz	x0, 4027fc <ferror@plt+0x98c>
  4024d4:	adrp	x1, 417000 <ferror@plt+0x15190>
  4024d8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4024dc:	add	x1, x1, #0x2b8
  4024e0:	add	x0, x0, #0x20
  4024e4:	str	x1, [sp, #104]
  4024e8:	str	x0, [sp, #120]
  4024ec:	ldr	x0, [sp, #104]
  4024f0:	mov	w1, w27
  4024f4:	ldr	x2, [x0]
  4024f8:	mov	x0, x26
  4024fc:	bl	401e40 <fgets@plt>
  402500:	cbz	x0, 40235c <ferror@plt+0x4ec>
  402504:	ldrsb	w19, [x26]
  402508:	cbz	w19, 4024ec <ferror@plt+0x67c>
  40250c:	adrp	x25, 404000 <ferror@plt+0x2190>
  402510:	mov	x24, x26
  402514:	add	x25, x25, #0xfd8
  402518:	mov	w28, #0x0                   	// #0
  40251c:	b	402594 <ferror@plt+0x724>
  402520:	cmp	w19, #0x9
  402524:	b.ne	402534 <ferror@plt+0x6c4>  // b.any
  402528:	mvn	w0, w28
  40252c:	and	w0, w0, #0x7
  402530:	add	w28, w28, w0
  402534:	bl	401c70 <__ctype_b_loc@plt>
  402538:	ldr	x0, [x0]
  40253c:	ldrh	w0, [x0, w19, sxtw #1]
  402540:	tbnz	w0, #14, 4025e4 <ferror@plt+0x774>
  402544:	and	w0, w19, #0xfffffffb
  402548:	cmp	w0, #0x9
  40254c:	ccmp	w19, #0x7, #0x4, ne  // ne = any
  402550:	b.eq	4025e4 <ferror@plt+0x774>  // b.none
  402554:	cmp	w19, #0xa
  402558:	b.eq	4025e4 <ferror@plt+0x774>  // b.none
  40255c:	cmp	w19, #0x7f
  402560:	b.hi	402604 <ferror@plt+0x794>  // b.pmore
  402564:	mov	w2, #0x5e                  	// #94
  402568:	eor	w19, w19, #0x40
  40256c:	add	x1, sp, #0x88
  402570:	mov	x0, x21
  402574:	strb	w2, [sp, #136]
  402578:	strb	w19, [sp, #137]
  40257c:	strb	wzr, [sp, #138]
  402580:	bl	402a30 <ferror@plt+0xbc0>
  402584:	nop
  402588:	ldrsb	w19, [x24, #1]!
  40258c:	add	w28, w28, #0x1
  402590:	cbz	w19, 4024ec <ferror@plt+0x67c>
  402594:	cmp	w28, #0x4f
  402598:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  40259c:	b.ne	402520 <ferror@plt+0x6b0>  // b.any
  4025a0:	cmp	w28, #0x4e
  4025a4:	b.gt	4025c0 <ferror@plt+0x750>
  4025a8:	add	w28, w28, #0x1
  4025ac:	mov	x1, x23
  4025b0:	mov	x0, x21
  4025b4:	bl	402a30 <ferror@plt+0xbc0>
  4025b8:	cmp	w28, #0x4f
  4025bc:	b.ne	4025a8 <ferror@plt+0x738>  // b.any
  4025c0:	mov	x1, x25
  4025c4:	mov	x0, x21
  4025c8:	bl	402a30 <ferror@plt+0xbc0>
  4025cc:	cmp	w19, #0x9
  4025d0:	b.eq	4027d0 <ferror@plt+0x960>  // b.none
  4025d4:	cmp	w19, #0xa
  4025d8:	mov	w28, #0x0                   	// #0
  4025dc:	b.eq	402588 <ferror@plt+0x718>  // b.none
  4025e0:	b	402534 <ferror@plt+0x6c4>
  4025e4:	mov	x0, x21
  4025e8:	mov	x1, #0x1                   	// #1
  4025ec:	bl	4029b8 <ferror@plt+0xb48>
  4025f0:	ldp	x0, x1, [sp, #160]
  4025f4:	add	x2, x0, #0x1
  4025f8:	str	x2, [sp, #160]
  4025fc:	strb	w19, [x1, x0]
  402600:	b	402588 <ferror@plt+0x718>
  402604:	ldr	x1, [sp, #120]
  402608:	and	w2, w19, #0xff
  40260c:	mov	x0, x21
  402610:	bl	402a98 <ferror@plt+0xc28>
  402614:	b	402588 <ferror@plt+0x718>
  402618:	mov	w0, #0xb4                  	// #180
  40261c:	bl	401d50 <sysconf@plt>
  402620:	cmp	x0, #0x0
  402624:	mov	x1, #0x40                  	// #64
  402628:	csel	x23, x0, x1, gt
  40262c:	add	x28, x23, #0x1
  402630:	mov	x0, x28
  402634:	bl	402978 <ferror@plt+0xb08>
  402638:	mov	x1, x28
  40263c:	mov	x28, x0
  402640:	bl	401d60 <gethostname@plt>
  402644:	cbnz	w0, 4027c0 <ferror@plt+0x950>
  402648:	strb	wzr, [x28, x23]
  40264c:	bl	401e20 <getlogin@plt>
  402650:	str	x0, [sp, #104]
  402654:	cbz	x0, 402660 <ferror@plt+0x7f0>
  402658:	ldrsb	w0, [x0]
  40265c:	cbnz	w0, 402698 <ferror@plt+0x828>
  402660:	bl	401a60 <getuid@plt>
  402664:	bl	401c50 <getpwuid@plt>
  402668:	cbz	x0, 4027b0 <ferror@plt+0x940>
  40266c:	ldr	x0, [x0]
  402670:	str	x0, [sp, #104]
  402674:	cbnz	x0, 402698 <ferror@plt+0x828>
  402678:	adrp	x1, 404000 <ferror@plt+0x2190>
  40267c:	add	x1, x1, #0xf40
  402680:	mov	w2, #0x5                   	// #5
  402684:	bl	401d70 <dcgettext@plt>
  402688:	bl	401c60 <warn@plt>
  40268c:	adrp	x0, 404000 <ferror@plt+0x2190>
  402690:	add	x0, x0, #0xc68
  402694:	str	x0, [sp, #104]
  402698:	mov	w0, #0x1                   	// #1
  40269c:	bl	401a40 <ttyname@plt>
  4026a0:	str	x0, [sp, #112]
  4026a4:	mov	x23, x0
  4026a8:	cbz	x0, 4027a0 <ferror@plt+0x930>
  4026ac:	adrp	x1, 404000 <ferror@plt+0x2190>
  4026b0:	mov	x2, #0x5                   	// #5
  4026b4:	add	x1, x1, #0xf58
  4026b8:	bl	401b50 <strncmp@plt>
  4026bc:	cbnz	w0, 4026c8 <ferror@plt+0x858>
  4026c0:	add	x0, x23, #0x5
  4026c4:	str	x0, [sp, #112]
  4026c8:	add	x0, sp, #0x88
  4026cc:	bl	401b00 <time@plt>
  4026d0:	add	x0, sp, #0x88
  4026d4:	bl	401a90 <ctime@plt>
  4026d8:	cbz	x0, 40284c <ferror@plt+0x9dc>
  4026dc:	bl	401bd0 <strdup@plt>
  4026e0:	cbz	x0, 40283c <ferror@plt+0x9cc>
  4026e4:	str	x0, [sp, #120]
  4026e8:	bl	4019c0 <strlen@plt>
  4026ec:	ldr	x6, [sp, #120]
  4026f0:	adrp	x23, 404000 <ferror@plt+0x2190>
  4026f4:	add	x23, x23, #0xf98
  4026f8:	add	x21, sp, #0x98
  4026fc:	add	x4, x6, x0
  402700:	mov	x3, x23
  402704:	mov	x0, x21
  402708:	mov	w2, #0x4f                  	// #79
  40270c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402710:	add	x1, x1, #0xfa0
  402714:	sturb	wzr, [x4, #-1]
  402718:	bl	402a98 <ferror@plt+0xc28>
  40271c:	mov	w2, #0x5                   	// #5
  402720:	adrp	x1, 404000 <ferror@plt+0x2190>
  402724:	mov	x0, #0x0                   	// #0
  402728:	add	x1, x1, #0xfa8
  40272c:	bl	401d70 <dcgettext@plt>
  402730:	mov	x2, x0
  402734:	ldp	x3, x5, [sp, #104]
  402738:	mov	x4, x28
  40273c:	ldr	x6, [sp, #120]
  402740:	mov	x1, x27
  402744:	mov	x0, x26
  402748:	bl	401ab0 <snprintf@plt>
  40274c:	mov	w3, #0x4f                  	// #79
  402750:	mov	x4, x26
  402754:	mov	w2, w3
  402758:	adrp	x1, 404000 <ferror@plt+0x2190>
  40275c:	add	x1, x1, #0xfd0
  402760:	mov	x0, x21
  402764:	bl	402a98 <ferror@plt+0xc28>
  402768:	mov	x0, x28
  40276c:	bl	401c90 <free@plt>
  402770:	ldr	x6, [sp, #120]
  402774:	mov	x0, x6
  402778:	bl	401c90 <free@plt>
  40277c:	b	4022d8 <ferror@plt+0x468>
  402780:	ldr	x0, [x25, x26]
  402784:	mov	w1, #0x0                   	// #0
  402788:	bl	401c10 <access@plt>
  40278c:	cbnz	w0, 40229c <ferror@plt+0x42c>
  402790:	mov	w19, #0x0                   	// #0
  402794:	mov	x24, #0x0                   	// #0
  402798:	ldr	x25, [x25, x26]
  40279c:	b	4022a0 <ferror@plt+0x430>
  4027a0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4027a4:	add	x0, x0, #0xc78
  4027a8:	str	x0, [sp, #112]
  4027ac:	b	4026c8 <ferror@plt+0x858>
  4027b0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4027b4:	add	x0, x0, #0xc70
  4027b8:	str	x0, [sp, #104]
  4027bc:	b	402698 <ferror@plt+0x828>
  4027c0:	mov	x0, x28
  4027c4:	mov	x28, #0x0                   	// #0
  4027c8:	bl	401c90 <free@plt>
  4027cc:	b	40264c <ferror@plt+0x7dc>
  4027d0:	mov	w28, #0x0                   	// #0
  4027d4:	b	402528 <ferror@plt+0x6b8>
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	adrp	x1, 404000 <ferror@plt+0x2190>
  4027e0:	mov	x0, #0x0                   	// #0
  4027e4:	add	x1, x1, #0xfe8
  4027e8:	bl	401d70 <dcgettext@plt>
  4027ec:	mov	x1, x0
  4027f0:	mov	x2, x25
  4027f4:	mov	w0, #0x1                   	// #1
  4027f8:	bl	401da0 <errx@plt>
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	adrp	x1, 405000 <ferror@plt+0x3190>
  402804:	add	x1, x1, #0x10
  402808:	bl	401d70 <dcgettext@plt>
  40280c:	mov	x2, x25
  402810:	mov	x1, x0
  402814:	mov	w0, #0x1                   	// #1
  402818:	bl	401e50 <err@plt>
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 405000 <ferror@plt+0x3190>
  402824:	mov	x0, #0x0                   	// #0
  402828:	add	x1, x1, #0x28
  40282c:	bl	401d70 <dcgettext@plt>
  402830:	mov	x1, x0
  402834:	mov	w0, #0x1                   	// #1
  402838:	bl	401da0 <errx@plt>
  40283c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402840:	mov	w0, #0x1                   	// #1
  402844:	add	x1, x1, #0xf80
  402848:	bl	401e50 <err@plt>
  40284c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402850:	adrp	x0, 404000 <ferror@plt+0x2190>
  402854:	add	x3, x21, #0xc0
  402858:	add	x1, x1, #0xf60
  40285c:	add	x0, x0, #0xf78
  402860:	mov	w2, #0x4a                  	// #74
  402864:	bl	401dd0 <__assert_fail@plt>
  402868:	mov	x29, #0x0                   	// #0
  40286c:	mov	x30, #0x0                   	// #0
  402870:	mov	x5, x0
  402874:	ldr	x1, [sp]
  402878:	add	x2, sp, #0x8
  40287c:	mov	x6, sp
  402880:	movz	x0, #0x0, lsl #48
  402884:	movk	x0, #0x0, lsl #32
  402888:	movk	x0, #0x40, lsl #16
  40288c:	movk	x0, #0x1e80
  402890:	movz	x3, #0x0, lsl #48
  402894:	movk	x3, #0x0, lsl #32
  402898:	movk	x3, #0x40, lsl #16
  40289c:	movk	x3, #0x4b78
  4028a0:	movz	x4, #0x0, lsl #48
  4028a4:	movk	x4, #0x0, lsl #32
  4028a8:	movk	x4, #0x40, lsl #16
  4028ac:	movk	x4, #0x4bf8
  4028b0:	bl	401b70 <__libc_start_main@plt>
  4028b4:	bl	401c00 <abort@plt>
  4028b8:	adrp	x0, 416000 <ferror@plt+0x14190>
  4028bc:	ldr	x0, [x0, #4064]
  4028c0:	cbz	x0, 4028c8 <ferror@plt+0xa58>
  4028c4:	b	401bf0 <__gmon_start__@plt>
  4028c8:	ret
  4028cc:	nop
  4028d0:	adrp	x0, 417000 <ferror@plt+0x15190>
  4028d4:	add	x0, x0, #0x298
  4028d8:	adrp	x1, 417000 <ferror@plt+0x15190>
  4028dc:	add	x1, x1, #0x298
  4028e0:	cmp	x1, x0
  4028e4:	b.eq	4028fc <ferror@plt+0xa8c>  // b.none
  4028e8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4028ec:	ldr	x1, [x1, #3112]
  4028f0:	cbz	x1, 4028fc <ferror@plt+0xa8c>
  4028f4:	mov	x16, x1
  4028f8:	br	x16
  4028fc:	ret
  402900:	adrp	x0, 417000 <ferror@plt+0x15190>
  402904:	add	x0, x0, #0x298
  402908:	adrp	x1, 417000 <ferror@plt+0x15190>
  40290c:	add	x1, x1, #0x298
  402910:	sub	x1, x1, x0
  402914:	lsr	x2, x1, #63
  402918:	add	x1, x2, x1, asr #3
  40291c:	cmp	xzr, x1, asr #1
  402920:	asr	x1, x1, #1
  402924:	b.eq	40293c <ferror@plt+0xacc>  // b.none
  402928:	adrp	x2, 404000 <ferror@plt+0x2190>
  40292c:	ldr	x2, [x2, #3120]
  402930:	cbz	x2, 40293c <ferror@plt+0xacc>
  402934:	mov	x16, x2
  402938:	br	x16
  40293c:	ret
  402940:	stp	x29, x30, [sp, #-32]!
  402944:	mov	x29, sp
  402948:	str	x19, [sp, #16]
  40294c:	adrp	x19, 417000 <ferror@plt+0x15190>
  402950:	ldrb	w0, [x19, #712]
  402954:	cbnz	w0, 402964 <ferror@plt+0xaf4>
  402958:	bl	4028d0 <ferror@plt+0xa60>
  40295c:	mov	w0, #0x1                   	// #1
  402960:	strb	w0, [x19, #712]
  402964:	ldr	x19, [sp, #16]
  402968:	ldp	x29, x30, [sp], #32
  40296c:	ret
  402970:	b	402900 <ferror@plt+0xa90>
  402974:	nop
  402978:	stp	x29, x30, [sp, #-32]!
  40297c:	mov	x29, sp
  402980:	str	x19, [sp, #16]
  402984:	mov	x19, x0
  402988:	bl	401b10 <malloc@plt>
  40298c:	cmp	x0, #0x0
  402990:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402994:	b.ne	4029a4 <ferror@plt+0xb34>  // b.any
  402998:	ldr	x19, [sp, #16]
  40299c:	ldp	x29, x30, [sp], #32
  4029a0:	ret
  4029a4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4029a8:	mov	x2, x19
  4029ac:	add	x1, x1, #0xc38
  4029b0:	mov	w0, #0x1                   	// #1
  4029b4:	bl	401e50 <err@plt>
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	mov	x20, x0
  4029c8:	ldr	x19, [x0]
  4029cc:	cbz	x19, 4029e0 <ferror@plt+0xb70>
  4029d0:	ldr	x0, [x0, #8]
  4029d4:	sub	x0, x19, x0
  4029d8:	cmp	x0, x1
  4029dc:	b.cs	402a10 <ferror@plt+0xba0>  // b.hs, b.nlast
  4029e0:	cmp	x1, #0x80
  4029e4:	mov	x2, #0x80                  	// #128
  4029e8:	ldr	x0, [x20, #16]
  4029ec:	csel	x1, x1, x2, cs  // cs = hs, nlast
  4029f0:	add	x19, x1, x19
  4029f4:	str	x19, [x20]
  4029f8:	mov	x1, x19
  4029fc:	bl	401bc0 <realloc@plt>
  402a00:	cmp	x0, #0x0
  402a04:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402a08:	b.ne	402a1c <ferror@plt+0xbac>  // b.any
  402a0c:	str	x0, [x20, #16]
  402a10:	ldp	x19, x20, [sp, #16]
  402a14:	ldp	x29, x30, [sp], #32
  402a18:	ret
  402a1c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402a20:	mov	x2, x19
  402a24:	add	x1, x1, #0xc38
  402a28:	mov	w0, #0x1                   	// #1
  402a2c:	bl	401e50 <err@plt>
  402a30:	stp	x29, x30, [sp, #-48]!
  402a34:	mov	x29, sp
  402a38:	stp	x19, x20, [sp, #16]
  402a3c:	mov	x19, x0
  402a40:	mov	x0, x1
  402a44:	stp	x21, x22, [sp, #32]
  402a48:	mov	x21, x1
  402a4c:	bl	4019c0 <strlen@plt>
  402a50:	mov	x20, x0
  402a54:	mov	x0, x19
  402a58:	add	x22, x20, #0x1
  402a5c:	mov	x1, x22
  402a60:	bl	4029b8 <ferror@plt+0xb48>
  402a64:	ldp	x0, x3, [x19, #8]
  402a68:	mov	x2, x22
  402a6c:	mov	x1, x21
  402a70:	add	x0, x3, x0
  402a74:	bl	401980 <memcpy@plt>
  402a78:	ldr	x0, [x19, #8]
  402a7c:	ldp	x21, x22, [sp, #32]
  402a80:	add	x20, x0, x20
  402a84:	str	x20, [x19, #8]
  402a88:	ldp	x19, x20, [sp, #16]
  402a8c:	ldp	x29, x30, [sp], #48
  402a90:	ret
  402a94:	nop
  402a98:	stp	x29, x30, [sp, #-304]!
  402a9c:	mov	x29, sp
  402aa0:	stp	x19, x20, [sp, #16]
  402aa4:	mov	x19, x0
  402aa8:	mov	x20, x1
  402aac:	mov	x1, #0x0                   	// #0
  402ab0:	stp	x21, x22, [sp, #32]
  402ab4:	mov	w22, #0xffffffd0            	// #-48
  402ab8:	stp	x23, x24, [sp, #48]
  402abc:	mov	w21, #0xffffff80            	// #-128
  402ac0:	add	x23, sp, #0x100
  402ac4:	str	q0, [sp, #128]
  402ac8:	str	q1, [sp, #144]
  402acc:	str	q2, [sp, #160]
  402ad0:	str	q3, [sp, #176]
  402ad4:	str	q4, [sp, #192]
  402ad8:	str	q5, [sp, #208]
  402adc:	str	q6, [sp, #224]
  402ae0:	str	q7, [sp, #240]
  402ae4:	stp	x2, x3, [sp, #256]
  402ae8:	stp	x4, x5, [sp, #272]
  402aec:	stp	x6, x7, [sp, #288]
  402af0:	bl	4029b8 <ferror@plt+0xb48>
  402af4:	add	x0, sp, #0x130
  402af8:	add	x1, sp, #0x130
  402afc:	stp	x0, x1, [sp, #96]
  402b00:	mov	x2, x20
  402b04:	ldr	x24, [x19]
  402b08:	str	x23, [sp, #112]
  402b0c:	ldr	x0, [x19, #8]
  402b10:	stp	w22, w21, [sp, #120]
  402b14:	ldr	x4, [x19, #16]
  402b18:	sub	x24, x24, x0
  402b1c:	ldp	x6, x7, [sp, #96]
  402b20:	add	x0, x4, x0
  402b24:	ldp	x4, x5, [sp, #112]
  402b28:	add	x3, sp, #0x40
  402b2c:	mov	x1, x24
  402b30:	stp	x6, x7, [sp, #64]
  402b34:	stp	x4, x5, [sp, #80]
  402b38:	bl	401d80 <vsnprintf@plt>
  402b3c:	tbnz	w0, #31, 402b60 <ferror@plt+0xcf0>
  402b40:	cmp	x24, w0, sxtw
  402b44:	sxtw	x1, w0
  402b48:	b.ls	402b74 <ferror@plt+0xd04>  // b.plast
  402b4c:	cmp	w0, #0x0
  402b50:	b.le	402b60 <ferror@plt+0xcf0>
  402b54:	ldr	x1, [x19, #8]
  402b58:	add	x1, x1, w0, sxtw
  402b5c:	str	x1, [x19, #8]
  402b60:	ldp	x19, x20, [sp, #16]
  402b64:	ldp	x21, x22, [sp, #32]
  402b68:	ldp	x23, x24, [sp, #48]
  402b6c:	ldp	x29, x30, [sp], #304
  402b70:	ret
  402b74:	mov	x0, x19
  402b78:	add	x1, x1, #0x1
  402b7c:	bl	4029b8 <ferror@plt+0xb48>
  402b80:	str	x23, [sp, #112]
  402b84:	add	x0, sp, #0x130
  402b88:	stp	x0, x0, [sp, #96]
  402b8c:	mov	x2, x20
  402b90:	ldr	x1, [x19]
  402b94:	stp	w22, w21, [sp, #120]
  402b98:	ldr	x0, [x19, #8]
  402b9c:	add	x3, sp, #0x40
  402ba0:	ldr	x4, [x19, #16]
  402ba4:	sub	x1, x1, x0
  402ba8:	ldp	x6, x7, [sp, #96]
  402bac:	add	x0, x4, x0
  402bb0:	ldp	x4, x5, [sp, #112]
  402bb4:	stp	x6, x7, [sp, #64]
  402bb8:	stp	x4, x5, [sp, #80]
  402bbc:	bl	401d80 <vsnprintf@plt>
  402bc0:	b	402b4c <ferror@plt+0xcdc>
  402bc4:	nop
  402bc8:	stp	x29, x30, [sp, #-32]!
  402bcc:	adrp	x0, 417000 <ferror@plt+0x15190>
  402bd0:	mov	x29, sp
  402bd4:	stp	x19, x20, [sp, #16]
  402bd8:	ldr	x20, [x0, #688]
  402bdc:	bl	401de0 <__errno_location@plt>
  402be0:	mov	x19, x0
  402be4:	mov	x0, x20
  402be8:	str	wzr, [x19]
  402bec:	bl	401e70 <ferror@plt>
  402bf0:	cbz	w0, 402c90 <ferror@plt+0xe20>
  402bf4:	ldr	w0, [x19]
  402bf8:	cmp	w0, #0x9
  402bfc:	b.ne	402c40 <ferror@plt+0xdd0>  // b.any
  402c00:	adrp	x0, 417000 <ferror@plt+0x15190>
  402c04:	ldr	x20, [x0, #664]
  402c08:	str	wzr, [x19]
  402c0c:	mov	x0, x20
  402c10:	bl	401e70 <ferror@plt>
  402c14:	cbnz	w0, 402c28 <ferror@plt+0xdb8>
  402c18:	mov	x0, x20
  402c1c:	bl	401d30 <fflush@plt>
  402c20:	cbz	w0, 402c70 <ferror@plt+0xe00>
  402c24:	nop
  402c28:	ldr	w0, [x19]
  402c2c:	cmp	w0, #0x9
  402c30:	b.ne	402c68 <ferror@plt+0xdf8>  // b.any
  402c34:	ldp	x19, x20, [sp, #16]
  402c38:	ldp	x29, x30, [sp], #32
  402c3c:	ret
  402c40:	cmp	w0, #0x20
  402c44:	b.eq	402c00 <ferror@plt+0xd90>  // b.none
  402c48:	adrp	x1, 404000 <ferror@plt+0x2190>
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	add	x1, x1, #0xc58
  402c54:	cbz	w0, 402cbc <ferror@plt+0xe4c>
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	bl	401d70 <dcgettext@plt>
  402c60:	bl	401c60 <warn@plt>
  402c64:	nop
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	bl	4019a0 <_exit@plt>
  402c70:	mov	x0, x20
  402c74:	bl	401ad0 <fileno@plt>
  402c78:	tbnz	w0, #31, 402c28 <ferror@plt+0xdb8>
  402c7c:	bl	4019f0 <dup@plt>
  402c80:	tbnz	w0, #31, 402c28 <ferror@plt+0xdb8>
  402c84:	bl	401be0 <close@plt>
  402c88:	cbz	w0, 402c34 <ferror@plt+0xdc4>
  402c8c:	b	402c28 <ferror@plt+0xdb8>
  402c90:	mov	x0, x20
  402c94:	bl	401d30 <fflush@plt>
  402c98:	cbnz	w0, 402bf4 <ferror@plt+0xd84>
  402c9c:	mov	x0, x20
  402ca0:	bl	401ad0 <fileno@plt>
  402ca4:	tbnz	w0, #31, 402bf4 <ferror@plt+0xd84>
  402ca8:	bl	4019f0 <dup@plt>
  402cac:	tbnz	w0, #31, 402bf4 <ferror@plt+0xd84>
  402cb0:	bl	401be0 <close@plt>
  402cb4:	cbz	w0, 402c00 <ferror@plt+0xd90>
  402cb8:	b	402bf4 <ferror@plt+0xd84>
  402cbc:	mov	x0, #0x0                   	// #0
  402cc0:	bl	401d70 <dcgettext@plt>
  402cc4:	bl	401d40 <warnx@plt>
  402cc8:	b	402c68 <ferror@plt+0xdf8>
  402ccc:	nop
  402cd0:	stp	x29, x30, [sp, #-320]!
  402cd4:	cmp	x1, #0x6
  402cd8:	mov	x29, sp
  402cdc:	stp	x21, x22, [sp, #32]
  402ce0:	b.hi	402e2c <ferror@plt+0xfbc>  // b.pmore
  402ce4:	stp	x19, x20, [sp, #16]
  402ce8:	mov	x19, x0
  402cec:	adrp	x0, 417000 <ferror@plt+0x15190>
  402cf0:	add	x21, x0, #0x2d0
  402cf4:	mov	x4, x2
  402cf8:	add	x22, x21, #0x500
  402cfc:	mov	x20, x1
  402d00:	mov	x0, x22
  402d04:	adrp	x2, 405000 <ferror@plt+0x3190>
  402d08:	mov	x1, #0xff                  	// #255
  402d0c:	add	x2, x2, #0x178
  402d10:	stp	x23, x24, [sp, #48]
  402d14:	mov	w24, w3
  402d18:	adrp	x3, 404000 <ferror@plt+0x2190>
  402d1c:	add	x3, x3, #0xf58
  402d20:	bl	401ab0 <snprintf@plt>
  402d24:	sxtw	x0, w0
  402d28:	cmp	x0, #0xfe
  402d2c:	b.hi	402df0 <ferror@plt+0xf80>  // b.pmore
  402d30:	mov	x0, x22
  402d34:	mov	w2, #0x0                   	// #0
  402d38:	mov	w1, #0x801                 	// #2049
  402d3c:	stp	x25, x26, [sp, #64]
  402d40:	bl	401b20 <open@plt>
  402d44:	mov	w25, w0
  402d48:	tbnz	w0, #31, 402ec4 <ferror@plt+0x1054>
  402d4c:	str	x27, [sp, #80]
  402d50:	mov	x23, #0x0                   	// #0
  402d54:	cbz	x20, 402d7c <ferror@plt+0xf0c>
  402d58:	mov	x1, x19
  402d5c:	add	x2, x19, x20, lsl #4
  402d60:	mov	x23, #0x0                   	// #0
  402d64:	nop
  402d68:	ldr	x0, [x1, #8]
  402d6c:	add	x1, x1, #0x10
  402d70:	cmp	x1, x2
  402d74:	add	x23, x23, x0
  402d78:	b.ne	402d68 <ferror@plt+0xef8>  // b.any
  402d7c:	add	x27, sp, #0x60
  402d80:	mov	w26, #0x0                   	// #0
  402d84:	mov	w2, w20
  402d88:	mov	x1, x19
  402d8c:	mov	w0, w25
  402d90:	bl	401d90 <writev@plt>
  402d94:	mov	x22, x0
  402d98:	cmp	x23, x0
  402d9c:	b.le	402fb4 <ferror@plt+0x1144>
  402da0:	tbz	x0, #63, 402f10 <ferror@plt+0x10a0>
  402da4:	bl	401de0 <__errno_location@plt>
  402da8:	ldr	w0, [x0]
  402dac:	cmp	w0, #0xb
  402db0:	b.ne	402fc0 <ferror@plt+0x1150>  // b.any
  402db4:	cbnz	w26, 4030e0 <ferror@plt+0x1270>
  402db8:	bl	401aa0 <fork@plt>
  402dbc:	cmp	w0, #0x0
  402dc0:	b.lt	40301c <ferror@plt+0x11ac>  // b.tstop
  402dc4:	b.eq	402e68 <ferror@plt+0xff8>  // b.none
  402dc8:	mov	w0, w25
  402dcc:	bl	401be0 <close@plt>
  402dd0:	mov	x0, #0x0                   	// #0
  402dd4:	ldp	x19, x20, [sp, #16]
  402dd8:	ldp	x21, x22, [sp, #32]
  402ddc:	ldp	x23, x24, [sp, #48]
  402de0:	ldp	x25, x26, [sp, #64]
  402de4:	ldr	x27, [sp, #80]
  402de8:	ldp	x29, x30, [sp], #320
  402dec:	ret
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	adrp	x1, 405000 <ferror@plt+0x3190>
  402df8:	mov	x0, #0x0                   	// #0
  402dfc:	add	x1, x1, #0x180
  402e00:	bl	401d70 <dcgettext@plt>
  402e04:	mov	x2, x0
  402e08:	mov	x1, #0x4ff                 	// #1279
  402e0c:	mov	x0, x21
  402e10:	bl	401ab0 <snprintf@plt>
  402e14:	ldp	x19, x20, [sp, #16]
  402e18:	mov	x0, x21
  402e1c:	ldp	x23, x24, [sp, #48]
  402e20:	ldp	x21, x22, [sp, #32]
  402e24:	ldp	x29, x30, [sp], #320
  402e28:	ret
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	adrp	x1, 405000 <ferror@plt+0x3190>
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	add	x1, x1, #0x158
  402e3c:	adrp	x21, 417000 <ferror@plt+0x15190>
  402e40:	bl	401d70 <dcgettext@plt>
  402e44:	add	x21, x21, #0x2d0
  402e48:	mov	x2, x0
  402e4c:	mov	x1, #0x4ff                 	// #1279
  402e50:	mov	x0, x21
  402e54:	bl	401ab0 <snprintf@plt>
  402e58:	mov	x0, x21
  402e5c:	ldp	x21, x22, [sp, #32]
  402e60:	ldp	x29, x30, [sp], #320
  402e64:	ret
  402e68:	mov	x1, #0x0                   	// #0
  402e6c:	mov	w0, #0xe                   	// #14
  402e70:	bl	401ae0 <signal@plt>
  402e74:	mov	w26, #0x1                   	// #1
  402e78:	mov	x1, #0x0                   	// #0
  402e7c:	mov	w0, #0xf                   	// #15
  402e80:	bl	401ae0 <signal@plt>
  402e84:	add	x0, sp, #0xc0
  402e88:	bl	401b40 <sigemptyset@plt>
  402e8c:	add	x1, sp, #0xc0
  402e90:	mov	x2, #0x0                   	// #0
  402e94:	mov	w0, #0x2                   	// #2
  402e98:	bl	401a10 <sigprocmask@plt>
  402e9c:	mov	w0, w24
  402ea0:	bl	401e00 <alarm@plt>
  402ea4:	mov	w0, w25
  402ea8:	mov	w1, #0x3                   	// #3
  402eac:	bl	401d20 <fcntl@plt>
  402eb0:	and	w2, w0, #0xfffff7ff
  402eb4:	mov	w1, #0x4                   	// #4
  402eb8:	sxtw	x2, w2
  402ebc:	bl	401d20 <fcntl@plt>
  402ec0:	b	402d84 <ferror@plt+0xf14>
  402ec4:	bl	401de0 <__errno_location@plt>
  402ec8:	ldr	w0, [x0]
  402ecc:	cmp	w0, #0x10
  402ed0:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  402ed4:	b.eq	402f78 <ferror@plt+0x1108>  // b.none
  402ed8:	mov	x3, x22
  402edc:	mov	x0, x21
  402ee0:	adrp	x2, 405000 <ferror@plt+0x3190>
  402ee4:	mov	x1, #0x4ff                 	// #1279
  402ee8:	add	x2, x2, #0x1a0
  402eec:	bl	401ab0 <snprintf@plt>
  402ef0:	sxtw	x0, w0
  402ef4:	cmp	x0, #0x4fe
  402ef8:	b.hi	402f8c <ferror@plt+0x111c>  // b.pmore
  402efc:	mov	x0, x21
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldp	x23, x24, [sp, #48]
  402f08:	ldp	x25, x26, [sp, #64]
  402f0c:	b	402e20 <ferror@plt+0xfb0>
  402f10:	sub	x23, x23, x0
  402f14:	cmp	x19, x27
  402f18:	b.eq	402f2c <ferror@plt+0x10bc>  // b.none
  402f1c:	mov	x1, x19
  402f20:	lsl	x2, x20, #4
  402f24:	mov	x0, x27
  402f28:	bl	401990 <memmove@plt>
  402f2c:	ldr	x0, [sp, #104]
  402f30:	mov	x19, x27
  402f34:	cmp	x0, x22
  402f38:	b.gt	402f58 <ferror@plt+0x10e8>
  402f3c:	nop
  402f40:	add	x19, x19, #0x10
  402f44:	sub	x22, x22, x0
  402f48:	sub	x20, x20, #0x1
  402f4c:	ldr	x0, [x19, #8]
  402f50:	cmp	x0, x22
  402f54:	b.le	402f40 <ferror@plt+0x10d0>
  402f58:	cbz	x22, 402d84 <ferror@plt+0xf14>
  402f5c:	ldr	x1, [x19]
  402f60:	sub	x0, x0, x22
  402f64:	add	x22, x1, x22
  402f68:	stp	x22, x0, [x19]
  402f6c:	b	402d84 <ferror@plt+0xf14>
  402f70:	ldr	x27, [sp, #80]
  402f74:	nop
  402f78:	mov	x0, #0x0                   	// #0
  402f7c:	ldp	x19, x20, [sp, #16]
  402f80:	ldp	x23, x24, [sp, #48]
  402f84:	ldp	x25, x26, [sp, #64]
  402f88:	b	402e20 <ferror@plt+0xfb0>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	adrp	x1, 405000 <ferror@plt+0x3190>
  402f94:	mov	x0, #0x0                   	// #0
  402f98:	add	x1, x1, #0x1a8
  402f9c:	bl	401d70 <dcgettext@plt>
  402fa0:	mov	x2, x0
  402fa4:	mov	x1, #0x4ff                 	// #1279
  402fa8:	mov	x0, x21
  402fac:	bl	401ab0 <snprintf@plt>
  402fb0:	b	402efc <ferror@plt+0x108c>
  402fb4:	cbz	w26, 402f70 <ferror@plt+0x1100>
  402fb8:	mov	w0, #0x0                   	// #0
  402fbc:	bl	4019a0 <_exit@plt>
  402fc0:	cmp	w0, #0x13
  402fc4:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  402fc8:	b.eq	402fb4 <ferror@plt+0x1144>  // b.none
  402fcc:	mov	w0, w25
  402fd0:	bl	401af0 <fsync@plt>
  402fd4:	mov	w19, w0
  402fd8:	mov	w0, w25
  402fdc:	bl	401be0 <close@plt>
  402fe0:	orr	w19, w19, w0
  402fe4:	cbnz	w19, 403094 <ferror@plt+0x1224>
  402fe8:	cbnz	w26, 4030f0 <ferror@plt+0x1280>
  402fec:	add	x19, x21, #0x500
  402ff0:	mov	x0, x21
  402ff4:	mov	x3, x19
  402ff8:	adrp	x2, 405000 <ferror@plt+0x3190>
  402ffc:	mov	x1, #0x4ff                 	// #1279
  403000:	add	x2, x2, #0x1a0
  403004:	bl	401ab0 <snprintf@plt>
  403008:	sxtw	x0, w0
  40300c:	cmp	x0, #0x4fe
  403010:	b.hi	4030b4 <ferror@plt+0x1244>  // b.pmore
  403014:	ldr	x27, [sp, #80]
  403018:	b	402efc <ferror@plt+0x108c>
  40301c:	mov	w2, #0x5                   	// #5
  403020:	adrp	x1, 405000 <ferror@plt+0x3190>
  403024:	mov	x0, #0x0                   	// #0
  403028:	add	x1, x1, #0x1b8
  40302c:	bl	401d70 <dcgettext@plt>
  403030:	mov	x2, x0
  403034:	mov	x1, #0x4ff                 	// #1279
  403038:	mov	x0, x21
  40303c:	bl	401ab0 <snprintf@plt>
  403040:	sxtw	x0, w0
  403044:	cmp	x0, #0x4fe
  403048:	b.hi	40306c <ferror@plt+0x11fc>  // b.pmore
  40304c:	mov	w0, w25
  403050:	bl	401be0 <close@plt>
  403054:	mov	x0, x21
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x23, x24, [sp, #48]
  403060:	ldp	x25, x26, [sp, #64]
  403064:	ldr	x27, [sp, #80]
  403068:	b	402e20 <ferror@plt+0xfb0>
  40306c:	mov	w2, #0x5                   	// #5
  403070:	adrp	x1, 405000 <ferror@plt+0x3190>
  403074:	mov	x0, #0x0                   	// #0
  403078:	add	x1, x1, #0x1c8
  40307c:	bl	401d70 <dcgettext@plt>
  403080:	mov	x2, x0
  403084:	mov	x1, #0x4ff                 	// #1279
  403088:	mov	x0, x21
  40308c:	bl	401ab0 <snprintf@plt>
  403090:	b	40304c <ferror@plt+0x11dc>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 405000 <ferror@plt+0x3190>
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	add	x1, x1, #0x1d8
  4030a4:	bl	401d70 <dcgettext@plt>
  4030a8:	add	x1, x21, #0x500
  4030ac:	bl	401c60 <warn@plt>
  4030b0:	b	402fe8 <ferror@plt+0x1178>
  4030b4:	mov	w2, #0x5                   	// #5
  4030b8:	adrp	x1, 405000 <ferror@plt+0x3190>
  4030bc:	mov	x0, #0x0                   	// #0
  4030c0:	add	x1, x1, #0x1f0
  4030c4:	bl	401d70 <dcgettext@plt>
  4030c8:	mov	x2, x0
  4030cc:	mov	x3, x19
  4030d0:	mov	x0, x21
  4030d4:	mov	x1, #0x4ff                 	// #1279
  4030d8:	bl	401ab0 <snprintf@plt>
  4030dc:	b	403054 <ferror@plt+0x11e4>
  4030e0:	mov	w0, w25
  4030e4:	bl	401be0 <close@plt>
  4030e8:	mov	w0, #0x1                   	// #1
  4030ec:	bl	4019a0 <_exit@plt>
  4030f0:	mov	w0, #0x1                   	// #1
  4030f4:	bl	4019a0 <_exit@plt>
  4030f8:	str	xzr, [x1]
  4030fc:	mov	x2, x0
  403100:	cbz	x0, 403178 <ferror@plt+0x1308>
  403104:	ldrsb	w3, [x0]
  403108:	cmp	w3, #0x2f
  40310c:	b.ne	403164 <ferror@plt+0x12f4>  // b.any
  403110:	ldrsb	w3, [x2, #1]
  403114:	mov	x0, x2
  403118:	add	x2, x2, #0x1
  40311c:	cmp	w3, #0x2f
  403120:	b.eq	403110 <ferror@plt+0x12a0>  // b.none
  403124:	mov	x3, #0x1                   	// #1
  403128:	str	x3, [x1]
  40312c:	ldrsb	w3, [x0, #1]
  403130:	cmp	w3, #0x2f
  403134:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403138:	b.eq	403160 <ferror@plt+0x12f0>  // b.none
  40313c:	sub	x2, x2, #0x1
  403140:	mov	x3, #0x2                   	// #2
  403144:	nop
  403148:	str	x3, [x1]
  40314c:	ldrsb	w4, [x2, x3]
  403150:	add	x3, x3, #0x1
  403154:	cmp	w4, #0x2f
  403158:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40315c:	b.ne	403148 <ferror@plt+0x12d8>  // b.any
  403160:	ret
  403164:	mov	x0, #0x0                   	// #0
  403168:	cbz	w3, 403160 <ferror@plt+0x12f0>
  40316c:	mov	x0, x2
  403170:	add	x2, x2, #0x1
  403174:	b	403124 <ferror@plt+0x12b4>
  403178:	mov	x0, #0x0                   	// #0
  40317c:	ret
  403180:	stp	x29, x30, [sp, #-48]!
  403184:	mov	x29, sp
  403188:	stp	x19, x20, [sp, #16]
  40318c:	mov	x20, x0
  403190:	mov	w19, #0x0                   	// #0
  403194:	str	x21, [sp, #32]
  403198:	mov	x21, x1
  40319c:	ldrsb	w1, [x0]
  4031a0:	mov	x0, #0x0                   	// #0
  4031a4:	cbz	w1, 4031cc <ferror@plt+0x135c>
  4031a8:	cmp	w1, #0x5c
  4031ac:	b.eq	4031dc <ferror@plt+0x136c>  // b.none
  4031b0:	mov	x0, x21
  4031b4:	bl	401d10 <strchr@plt>
  4031b8:	cbnz	x0, 403208 <ferror@plt+0x1398>
  4031bc:	add	w19, w19, #0x1
  4031c0:	sxtw	x0, w19
  4031c4:	ldrsb	w1, [x20, w19, sxtw]
  4031c8:	cbnz	w1, 4031a8 <ferror@plt+0x1338>
  4031cc:	ldp	x19, x20, [sp, #16]
  4031d0:	ldr	x21, [sp, #32]
  4031d4:	ldp	x29, x30, [sp], #48
  4031d8:	ret
  4031dc:	add	w0, w19, #0x1
  4031e0:	ldrsb	w0, [x20, w0, sxtw]
  4031e4:	cbz	w0, 403208 <ferror@plt+0x1398>
  4031e8:	add	w19, w19, #0x2
  4031ec:	sxtw	x0, w19
  4031f0:	ldrsb	w1, [x20, w19, sxtw]
  4031f4:	cbnz	w1, 4031a8 <ferror@plt+0x1338>
  4031f8:	ldp	x19, x20, [sp, #16]
  4031fc:	ldr	x21, [sp, #32]
  403200:	ldp	x29, x30, [sp], #48
  403204:	ret
  403208:	sxtw	x0, w19
  40320c:	ldp	x19, x20, [sp, #16]
  403210:	ldr	x21, [sp, #32]
  403214:	ldp	x29, x30, [sp], #48
  403218:	ret
  40321c:	nop
  403220:	stp	x29, x30, [sp, #-80]!
  403224:	mov	x29, sp
  403228:	stp	x19, x20, [sp, #16]
  40322c:	mov	x19, x0
  403230:	stp	x21, x22, [sp, #32]
  403234:	mov	x22, x1
  403238:	mov	w21, w2
  40323c:	str	x23, [sp, #48]
  403240:	adrp	x23, 417000 <ferror@plt+0x15190>
  403244:	str	xzr, [sp, #72]
  403248:	bl	401de0 <__errno_location@plt>
  40324c:	str	wzr, [x0]
  403250:	cbz	x19, 403264 <ferror@plt+0x13f4>
  403254:	mov	x20, x0
  403258:	ldrsb	w0, [x19]
  40325c:	adrp	x23, 417000 <ferror@plt+0x15190>
  403260:	cbnz	w0, 40327c <ferror@plt+0x140c>
  403264:	ldr	w0, [x23, #656]
  403268:	adrp	x1, 405000 <ferror@plt+0x3190>
  40326c:	mov	x3, x19
  403270:	mov	x2, x22
  403274:	add	x1, x1, #0x218
  403278:	bl	401da0 <errx@plt>
  40327c:	add	x1, sp, #0x48
  403280:	mov	w2, w21
  403284:	mov	x0, x19
  403288:	mov	w3, #0x0                   	// #0
  40328c:	bl	401ba0 <__strtoul_internal@plt>
  403290:	ldr	w1, [x20]
  403294:	cbnz	w1, 4032c4 <ferror@plt+0x1454>
  403298:	ldr	x1, [sp, #72]
  40329c:	cmp	x1, x19
  4032a0:	b.eq	403264 <ferror@plt+0x13f4>  // b.none
  4032a4:	cbz	x1, 4032b0 <ferror@plt+0x1440>
  4032a8:	ldrsb	w1, [x1]
  4032ac:	cbnz	w1, 403264 <ferror@plt+0x13f4>
  4032b0:	ldp	x19, x20, [sp, #16]
  4032b4:	ldp	x21, x22, [sp, #32]
  4032b8:	ldr	x23, [sp, #48]
  4032bc:	ldp	x29, x30, [sp], #80
  4032c0:	ret
  4032c4:	ldr	w0, [x23, #656]
  4032c8:	cmp	w1, #0x22
  4032cc:	b.ne	403264 <ferror@plt+0x13f4>  // b.any
  4032d0:	adrp	x1, 405000 <ferror@plt+0x3190>
  4032d4:	mov	x3, x19
  4032d8:	mov	x2, x22
  4032dc:	add	x1, x1, #0x218
  4032e0:	bl	401e50 <err@plt>
  4032e4:	nop
  4032e8:	stp	x29, x30, [sp, #-32]!
  4032ec:	mov	x29, sp
  4032f0:	stp	x19, x20, [sp, #16]
  4032f4:	mov	x19, x1
  4032f8:	mov	x20, x0
  4032fc:	bl	401de0 <__errno_location@plt>
  403300:	mov	x4, x0
  403304:	adrp	x0, 417000 <ferror@plt+0x15190>
  403308:	mov	w5, #0x22                  	// #34
  40330c:	adrp	x1, 405000 <ferror@plt+0x3190>
  403310:	mov	x3, x20
  403314:	ldr	w0, [x0, #656]
  403318:	mov	x2, x19
  40331c:	str	w5, [x4]
  403320:	add	x1, x1, #0x218
  403324:	bl	401e50 <err@plt>
  403328:	stp	x29, x30, [sp, #-32]!
  40332c:	mov	x29, sp
  403330:	stp	x19, x20, [sp, #16]
  403334:	mov	x20, x1
  403338:	mov	x19, x0
  40333c:	bl	403220 <ferror@plt+0x13b0>
  403340:	mov	x1, #0xffffffff            	// #4294967295
  403344:	cmp	x0, x1
  403348:	b.hi	403358 <ferror@plt+0x14e8>  // b.pmore
  40334c:	ldp	x19, x20, [sp, #16]
  403350:	ldp	x29, x30, [sp], #32
  403354:	ret
  403358:	mov	x1, x20
  40335c:	mov	x0, x19
  403360:	bl	4032e8 <ferror@plt+0x1478>
  403364:	nop
  403368:	adrp	x1, 417000 <ferror@plt+0x15190>
  40336c:	str	w0, [x1, #656]
  403370:	ret
  403374:	nop
  403378:	stp	x29, x30, [sp, #-128]!
  40337c:	mov	x29, sp
  403380:	stp	x19, x20, [sp, #16]
  403384:	mov	x20, x0
  403388:	stp	x21, x22, [sp, #32]
  40338c:	mov	x22, x1
  403390:	stp	x23, x24, [sp, #48]
  403394:	mov	x23, x2
  403398:	str	xzr, [x1]
  40339c:	bl	401de0 <__errno_location@plt>
  4033a0:	mov	x21, x0
  4033a4:	cbz	x20, 403638 <ferror@plt+0x17c8>
  4033a8:	ldrsb	w19, [x20]
  4033ac:	cbz	w19, 403638 <ferror@plt+0x17c8>
  4033b0:	bl	401c70 <__ctype_b_loc@plt>
  4033b4:	mov	x24, x0
  4033b8:	mov	x2, x20
  4033bc:	ldr	x0, [x0]
  4033c0:	b	4033c8 <ferror@plt+0x1558>
  4033c4:	ldrsb	w19, [x2, #1]!
  4033c8:	ubfiz	x1, x19, #1, #8
  4033cc:	ldrh	w1, [x0, x1]
  4033d0:	tbnz	w1, #13, 4033c4 <ferror@plt+0x1554>
  4033d4:	cmp	w19, #0x2d
  4033d8:	b.eq	403638 <ferror@plt+0x17c8>  // b.none
  4033dc:	stp	x25, x26, [sp, #64]
  4033e0:	mov	x0, x20
  4033e4:	mov	w3, #0x0                   	// #0
  4033e8:	stp	x27, x28, [sp, #80]
  4033ec:	add	x27, sp, #0x78
  4033f0:	mov	x1, x27
  4033f4:	str	wzr, [x21]
  4033f8:	mov	w2, #0x0                   	// #0
  4033fc:	str	xzr, [sp, #120]
  403400:	bl	401ba0 <__strtoul_internal@plt>
  403404:	mov	x25, x0
  403408:	ldr	x28, [sp, #120]
  40340c:	ldr	w0, [x21]
  403410:	cmp	x28, x20
  403414:	b.eq	403628 <ferror@plt+0x17b8>  // b.none
  403418:	cbnz	w0, 403658 <ferror@plt+0x17e8>
  40341c:	cbz	x28, 4036cc <ferror@plt+0x185c>
  403420:	ldrsb	w0, [x28]
  403424:	mov	w20, #0x0                   	// #0
  403428:	mov	x26, #0x0                   	// #0
  40342c:	cbz	w0, 4036cc <ferror@plt+0x185c>
  403430:	ldrsb	w0, [x28, #1]
  403434:	cmp	w0, #0x69
  403438:	b.eq	4034e4 <ferror@plt+0x1674>  // b.none
  40343c:	and	w1, w0, #0xffffffdf
  403440:	cmp	w1, #0x42
  403444:	b.ne	4036bc <ferror@plt+0x184c>  // b.any
  403448:	ldrsb	w0, [x28, #2]
  40344c:	cbz	w0, 403704 <ferror@plt+0x1894>
  403450:	bl	401ac0 <localeconv@plt>
  403454:	cbz	x0, 403630 <ferror@plt+0x17c0>
  403458:	ldr	x1, [x0]
  40345c:	cbz	x1, 403630 <ferror@plt+0x17c0>
  403460:	mov	x0, x1
  403464:	str	x1, [sp, #104]
  403468:	bl	4019c0 <strlen@plt>
  40346c:	mov	x19, x0
  403470:	cbnz	x26, 403630 <ferror@plt+0x17c0>
  403474:	ldrsb	w0, [x28]
  403478:	cbz	w0, 403630 <ferror@plt+0x17c0>
  40347c:	ldr	x1, [sp, #104]
  403480:	mov	x2, x19
  403484:	mov	x0, x1
  403488:	mov	x1, x28
  40348c:	bl	401b50 <strncmp@plt>
  403490:	cbnz	w0, 403630 <ferror@plt+0x17c0>
  403494:	ldrsb	w4, [x28, x19]
  403498:	add	x1, x28, x19
  40349c:	cmp	w4, #0x30
  4034a0:	b.ne	4036e0 <ferror@plt+0x1870>  // b.any
  4034a4:	add	w0, w20, #0x1
  4034a8:	mov	x19, x1
  4034ac:	nop
  4034b0:	sub	w3, w19, w1
  4034b4:	ldrsb	w4, [x19, #1]!
  4034b8:	add	w20, w3, w0
  4034bc:	cmp	w4, #0x30
  4034c0:	b.eq	4034b0 <ferror@plt+0x1640>  // b.none
  4034c4:	ldr	x0, [x24]
  4034c8:	ldrh	w0, [x0, w4, sxtw #1]
  4034cc:	tbnz	w0, #11, 40366c <ferror@plt+0x17fc>
  4034d0:	mov	x28, x19
  4034d4:	str	x19, [sp, #120]
  4034d8:	ldrsb	w0, [x28, #1]
  4034dc:	cmp	w0, #0x69
  4034e0:	b.ne	40343c <ferror@plt+0x15cc>  // b.any
  4034e4:	ldrsb	w0, [x28, #2]
  4034e8:	and	w0, w0, #0xffffffdf
  4034ec:	cmp	w0, #0x42
  4034f0:	b.ne	403450 <ferror@plt+0x15e0>  // b.any
  4034f4:	ldrsb	w0, [x28, #3]
  4034f8:	cbnz	w0, 403450 <ferror@plt+0x15e0>
  4034fc:	mov	x19, #0x400                 	// #1024
  403500:	ldrsb	w27, [x28]
  403504:	adrp	x24, 405000 <ferror@plt+0x3190>
  403508:	add	x24, x24, #0x228
  40350c:	mov	x0, x24
  403510:	mov	w1, w27
  403514:	bl	401d10 <strchr@plt>
  403518:	cbz	x0, 40370c <ferror@plt+0x189c>
  40351c:	sub	x1, x0, x24
  403520:	add	w1, w1, #0x1
  403524:	cbz	w1, 403728 <ferror@plt+0x18b8>
  403528:	sxtw	x2, w19
  40352c:	umulh	x0, x25, x2
  403530:	cbnz	x0, 4036f8 <ferror@plt+0x1888>
  403534:	sub	w0, w1, #0x2
  403538:	b	403548 <ferror@plt+0x16d8>
  40353c:	umulh	x3, x25, x2
  403540:	sub	w0, w0, #0x1
  403544:	cbnz	x3, 4036f8 <ferror@plt+0x1888>
  403548:	mul	x25, x25, x2
  40354c:	cmn	w0, #0x1
  403550:	b.ne	40353c <ferror@plt+0x16cc>  // b.any
  403554:	mov	w0, #0x0                   	// #0
  403558:	cbz	x23, 403560 <ferror@plt+0x16f0>
  40355c:	str	w1, [x23]
  403560:	cmp	x26, #0x0
  403564:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403568:	b.eq	403614 <ferror@plt+0x17a4>  // b.none
  40356c:	sub	w1, w1, #0x2
  403570:	mov	x5, #0x1                   	// #1
  403574:	b	403584 <ferror@plt+0x1714>
  403578:	umulh	x2, x5, x19
  40357c:	sub	w1, w1, #0x1
  403580:	cbnz	x2, 403590 <ferror@plt+0x1720>
  403584:	mul	x5, x5, x19
  403588:	cmn	w1, #0x1
  40358c:	b.ne	403578 <ferror@plt+0x1708>  // b.any
  403590:	cmp	x26, #0xa
  403594:	mov	x1, #0xa                   	// #10
  403598:	b.ls	4035b0 <ferror@plt+0x1740>  // b.plast
  40359c:	nop
  4035a0:	add	x1, x1, x1, lsl #2
  4035a4:	cmp	x26, x1, lsl #1
  4035a8:	lsl	x1, x1, #1
  4035ac:	b.hi	4035a0 <ferror@plt+0x1730>  // b.pmore
  4035b0:	cbz	w20, 4035cc <ferror@plt+0x175c>
  4035b4:	mov	w2, #0x0                   	// #0
  4035b8:	add	x1, x1, x1, lsl #2
  4035bc:	add	w2, w2, #0x1
  4035c0:	cmp	w20, w2
  4035c4:	lsl	x1, x1, #1
  4035c8:	b.ne	4035b8 <ferror@plt+0x1748>  // b.any
  4035cc:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4035d0:	mov	x4, #0x1                   	// #1
  4035d4:	movk	x8, #0xcccd
  4035d8:	umulh	x6, x26, x8
  4035dc:	add	x7, x4, x4, lsl #2
  4035e0:	mov	x3, x4
  4035e4:	cmp	x26, #0x9
  4035e8:	lsl	x4, x7, #1
  4035ec:	lsr	x2, x6, #3
  4035f0:	add	x2, x2, x2, lsl #2
  4035f4:	sub	x2, x26, x2, lsl #1
  4035f8:	lsr	x26, x6, #3
  4035fc:	cbz	x2, 403610 <ferror@plt+0x17a0>
  403600:	udiv	x3, x1, x3
  403604:	udiv	x2, x3, x2
  403608:	udiv	x2, x5, x2
  40360c:	add	x25, x25, x2
  403610:	b.hi	4035d8 <ferror@plt+0x1768>  // b.pmore
  403614:	str	x25, [x22]
  403618:	tbnz	w0, #31, 4036e8 <ferror@plt+0x1878>
  40361c:	ldp	x25, x26, [sp, #64]
  403620:	ldp	x27, x28, [sp, #80]
  403624:	b	403644 <ferror@plt+0x17d4>
  403628:	cbnz	w0, 403664 <ferror@plt+0x17f4>
  40362c:	nop
  403630:	ldp	x25, x26, [sp, #64]
  403634:	ldp	x27, x28, [sp, #80]
  403638:	mov	w1, #0x16                  	// #22
  40363c:	mov	w0, #0xffffffea            	// #-22
  403640:	str	w1, [x21]
  403644:	ldp	x19, x20, [sp, #16]
  403648:	ldp	x21, x22, [sp, #32]
  40364c:	ldp	x23, x24, [sp, #48]
  403650:	ldp	x29, x30, [sp], #128
  403654:	ret
  403658:	sub	x1, x25, #0x1
  40365c:	cmn	x1, #0x3
  403660:	b.ls	40341c <ferror@plt+0x15ac>  // b.plast
  403664:	neg	w0, w0
  403668:	b	403618 <ferror@plt+0x17a8>
  40366c:	str	wzr, [x21]
  403670:	mov	x1, x27
  403674:	mov	x0, x19
  403678:	mov	w3, #0x0                   	// #0
  40367c:	mov	w2, #0x0                   	// #0
  403680:	str	xzr, [sp, #120]
  403684:	bl	401ba0 <__strtoul_internal@plt>
  403688:	mov	x26, x0
  40368c:	ldr	x28, [sp, #120]
  403690:	ldr	w0, [x21]
  403694:	cmp	x28, x19
  403698:	b.eq	403628 <ferror@plt+0x17b8>  // b.none
  40369c:	cbz	w0, 4036c4 <ferror@plt+0x1854>
  4036a0:	sub	x1, x26, #0x1
  4036a4:	cmn	x1, #0x3
  4036a8:	b.hi	403664 <ferror@plt+0x17f4>  // b.pmore
  4036ac:	cbz	x28, 403630 <ferror@plt+0x17c0>
  4036b0:	ldrsb	w0, [x28]
  4036b4:	cbnz	w0, 403430 <ferror@plt+0x15c0>
  4036b8:	b	403630 <ferror@plt+0x17c0>
  4036bc:	cbnz	w0, 403450 <ferror@plt+0x15e0>
  4036c0:	b	4034fc <ferror@plt+0x168c>
  4036c4:	cbnz	x26, 4036ac <ferror@plt+0x183c>
  4036c8:	b	403430 <ferror@plt+0x15c0>
  4036cc:	mov	w0, #0x0                   	// #0
  4036d0:	ldp	x27, x28, [sp, #80]
  4036d4:	str	x25, [x22]
  4036d8:	ldp	x25, x26, [sp, #64]
  4036dc:	b	403644 <ferror@plt+0x17d4>
  4036e0:	mov	x19, x1
  4036e4:	b	4034c4 <ferror@plt+0x1654>
  4036e8:	neg	w1, w0
  4036ec:	ldp	x25, x26, [sp, #64]
  4036f0:	ldp	x27, x28, [sp, #80]
  4036f4:	b	403640 <ferror@plt+0x17d0>
  4036f8:	mov	w0, #0xffffffde            	// #-34
  4036fc:	cbnz	x23, 40355c <ferror@plt+0x16ec>
  403700:	b	403560 <ferror@plt+0x16f0>
  403704:	mov	x19, #0x3e8                 	// #1000
  403708:	b	403500 <ferror@plt+0x1690>
  40370c:	adrp	x1, 405000 <ferror@plt+0x3190>
  403710:	add	x24, x1, #0x238
  403714:	mov	x0, x24
  403718:	mov	w1, w27
  40371c:	bl	401d10 <strchr@plt>
  403720:	cbnz	x0, 40351c <ferror@plt+0x16ac>
  403724:	b	403630 <ferror@plt+0x17c0>
  403728:	mov	w0, #0x0                   	// #0
  40372c:	cbnz	x23, 40355c <ferror@plt+0x16ec>
  403730:	ldp	x27, x28, [sp, #80]
  403734:	str	x25, [x22]
  403738:	ldp	x25, x26, [sp, #64]
  40373c:	b	403644 <ferror@plt+0x17d4>
  403740:	mov	x2, #0x0                   	// #0
  403744:	b	403378 <ferror@plt+0x1508>
  403748:	stp	x29, x30, [sp, #-48]!
  40374c:	mov	x29, sp
  403750:	stp	x21, x22, [sp, #32]
  403754:	mov	x22, x1
  403758:	cbz	x0, 4037b8 <ferror@plt+0x1948>
  40375c:	mov	x21, x0
  403760:	stp	x19, x20, [sp, #16]
  403764:	mov	x20, x0
  403768:	b	403784 <ferror@plt+0x1914>
  40376c:	bl	401c70 <__ctype_b_loc@plt>
  403770:	ubfiz	x19, x19, #1, #8
  403774:	ldr	x2, [x0]
  403778:	ldrh	w2, [x2, x19]
  40377c:	tbz	w2, #11, 40378c <ferror@plt+0x191c>
  403780:	add	x20, x20, #0x1
  403784:	ldrsb	w19, [x20]
  403788:	cbnz	w19, 40376c <ferror@plt+0x18fc>
  40378c:	cbz	x22, 403794 <ferror@plt+0x1924>
  403790:	str	x20, [x22]
  403794:	cmp	x20, x21
  403798:	b.ls	4037d0 <ferror@plt+0x1960>  // b.plast
  40379c:	ldrsb	w1, [x20]
  4037a0:	mov	w0, #0x1                   	// #1
  4037a4:	ldp	x19, x20, [sp, #16]
  4037a8:	cbnz	w1, 4037c0 <ferror@plt+0x1950>
  4037ac:	ldp	x21, x22, [sp, #32]
  4037b0:	ldp	x29, x30, [sp], #48
  4037b4:	ret
  4037b8:	cbz	x1, 4037c0 <ferror@plt+0x1950>
  4037bc:	str	xzr, [x1]
  4037c0:	mov	w0, #0x0                   	// #0
  4037c4:	ldp	x21, x22, [sp, #32]
  4037c8:	ldp	x29, x30, [sp], #48
  4037cc:	ret
  4037d0:	mov	w0, #0x0                   	// #0
  4037d4:	ldp	x19, x20, [sp, #16]
  4037d8:	b	4037c4 <ferror@plt+0x1954>
  4037dc:	nop
  4037e0:	stp	x29, x30, [sp, #-48]!
  4037e4:	mov	x29, sp
  4037e8:	stp	x21, x22, [sp, #32]
  4037ec:	mov	x22, x1
  4037f0:	cbz	x0, 403850 <ferror@plt+0x19e0>
  4037f4:	mov	x21, x0
  4037f8:	stp	x19, x20, [sp, #16]
  4037fc:	mov	x20, x0
  403800:	b	40381c <ferror@plt+0x19ac>
  403804:	bl	401c70 <__ctype_b_loc@plt>
  403808:	ubfiz	x19, x19, #1, #8
  40380c:	ldr	x2, [x0]
  403810:	ldrh	w2, [x2, x19]
  403814:	tbz	w2, #12, 403824 <ferror@plt+0x19b4>
  403818:	add	x20, x20, #0x1
  40381c:	ldrsb	w19, [x20]
  403820:	cbnz	w19, 403804 <ferror@plt+0x1994>
  403824:	cbz	x22, 40382c <ferror@plt+0x19bc>
  403828:	str	x20, [x22]
  40382c:	cmp	x20, x21
  403830:	b.ls	403868 <ferror@plt+0x19f8>  // b.plast
  403834:	ldrsb	w1, [x20]
  403838:	mov	w0, #0x1                   	// #1
  40383c:	ldp	x19, x20, [sp, #16]
  403840:	cbnz	w1, 403858 <ferror@plt+0x19e8>
  403844:	ldp	x21, x22, [sp, #32]
  403848:	ldp	x29, x30, [sp], #48
  40384c:	ret
  403850:	cbz	x1, 403858 <ferror@plt+0x19e8>
  403854:	str	xzr, [x1]
  403858:	mov	w0, #0x0                   	// #0
  40385c:	ldp	x21, x22, [sp, #32]
  403860:	ldp	x29, x30, [sp], #48
  403864:	ret
  403868:	mov	w0, #0x0                   	// #0
  40386c:	ldp	x19, x20, [sp, #16]
  403870:	b	40385c <ferror@plt+0x19ec>
  403874:	nop
  403878:	stp	x29, x30, [sp, #-128]!
  40387c:	mov	x29, sp
  403880:	stp	x19, x20, [sp, #16]
  403884:	mov	x20, x0
  403888:	mov	w0, #0xffffffd0            	// #-48
  40388c:	stp	x21, x22, [sp, #32]
  403890:	mov	x21, x1
  403894:	add	x22, sp, #0x80
  403898:	add	x1, sp, #0x50
  40389c:	stp	x22, x22, [sp, #48]
  4038a0:	str	x1, [sp, #64]
  4038a4:	stp	w0, wzr, [sp, #72]
  4038a8:	stp	x2, x3, [sp, #80]
  4038ac:	stp	x4, x5, [sp, #96]
  4038b0:	stp	x6, x7, [sp, #112]
  4038b4:	b	403900 <ferror@plt+0x1a90>
  4038b8:	ldr	x1, [x2]
  4038bc:	add	x0, x2, #0xf
  4038c0:	and	x0, x0, #0xfffffffffffffff8
  4038c4:	str	x0, [sp, #48]
  4038c8:	cbz	x1, 403940 <ferror@plt+0x1ad0>
  4038cc:	ldr	x2, [sp, #48]
  4038d0:	add	x0, x2, #0xf
  4038d4:	and	x0, x0, #0xfffffffffffffff8
  4038d8:	str	x0, [sp, #48]
  4038dc:	ldr	x19, [x2]
  4038e0:	cbz	x19, 403940 <ferror@plt+0x1ad0>
  4038e4:	mov	x0, x20
  4038e8:	bl	401c40 <strcmp@plt>
  4038ec:	cbz	w0, 40395c <ferror@plt+0x1aec>
  4038f0:	mov	x1, x19
  4038f4:	mov	x0, x20
  4038f8:	bl	401c40 <strcmp@plt>
  4038fc:	cbz	w0, 403960 <ferror@plt+0x1af0>
  403900:	ldr	w3, [sp, #72]
  403904:	ldr	x2, [sp, #48]
  403908:	tbz	w3, #31, 4038b8 <ferror@plt+0x1a48>
  40390c:	add	w0, w3, #0x8
  403910:	str	w0, [sp, #72]
  403914:	cmp	w0, #0x0
  403918:	b.gt	4038b8 <ferror@plt+0x1a48>
  40391c:	ldr	x1, [x22, w3, sxtw]
  403920:	cbz	x1, 403940 <ferror@plt+0x1ad0>
  403924:	cbz	w0, 4038d0 <ferror@plt+0x1a60>
  403928:	add	w3, w3, #0x10
  40392c:	str	w3, [sp, #72]
  403930:	cmp	w3, #0x0
  403934:	b.gt	4038d0 <ferror@plt+0x1a60>
  403938:	add	x2, x22, w0, sxtw
  40393c:	b	4038dc <ferror@plt+0x1a6c>
  403940:	adrp	x0, 417000 <ferror@plt+0x15190>
  403944:	adrp	x1, 405000 <ferror@plt+0x3190>
  403948:	mov	x3, x20
  40394c:	mov	x2, x21
  403950:	ldr	w0, [x0, #656]
  403954:	add	x1, x1, #0x218
  403958:	bl	401da0 <errx@plt>
  40395c:	mov	w0, #0x1                   	// #1
  403960:	ldp	x19, x20, [sp, #16]
  403964:	ldp	x21, x22, [sp, #32]
  403968:	ldp	x29, x30, [sp], #128
  40396c:	ret
  403970:	cbz	x1, 40399c <ferror@plt+0x1b2c>
  403974:	add	x3, x0, x1
  403978:	sxtb	w2, w2
  40397c:	b	403990 <ferror@plt+0x1b20>
  403980:	b.eq	4039a0 <ferror@plt+0x1b30>  // b.none
  403984:	add	x0, x0, #0x1
  403988:	cmp	x3, x0
  40398c:	b.eq	40399c <ferror@plt+0x1b2c>  // b.none
  403990:	ldrsb	w1, [x0]
  403994:	cmp	w2, w1
  403998:	cbnz	w1, 403980 <ferror@plt+0x1b10>
  40399c:	mov	x0, #0x0                   	// #0
  4039a0:	ret
  4039a4:	nop
  4039a8:	stp	x29, x30, [sp, #-32]!
  4039ac:	mov	w2, #0xa                   	// #10
  4039b0:	mov	x29, sp
  4039b4:	stp	x19, x20, [sp, #16]
  4039b8:	mov	x20, x1
  4039bc:	mov	x19, x0
  4039c0:	bl	403328 <ferror@plt+0x14b8>
  4039c4:	mov	w1, #0xffff                	// #65535
  4039c8:	cmp	w0, w1
  4039cc:	b.hi	4039dc <ferror@plt+0x1b6c>  // b.pmore
  4039d0:	ldp	x19, x20, [sp, #16]
  4039d4:	ldp	x29, x30, [sp], #32
  4039d8:	ret
  4039dc:	mov	x1, x20
  4039e0:	mov	x0, x19
  4039e4:	bl	4032e8 <ferror@plt+0x1478>
  4039e8:	stp	x29, x30, [sp, #-32]!
  4039ec:	mov	w2, #0x10                  	// #16
  4039f0:	mov	x29, sp
  4039f4:	stp	x19, x20, [sp, #16]
  4039f8:	mov	x20, x1
  4039fc:	mov	x19, x0
  403a00:	bl	403328 <ferror@plt+0x14b8>
  403a04:	mov	w1, #0xffff                	// #65535
  403a08:	cmp	w0, w1
  403a0c:	b.hi	403a1c <ferror@plt+0x1bac>  // b.pmore
  403a10:	ldp	x19, x20, [sp, #16]
  403a14:	ldp	x29, x30, [sp], #32
  403a18:	ret
  403a1c:	mov	x1, x20
  403a20:	mov	x0, x19
  403a24:	bl	4032e8 <ferror@plt+0x1478>
  403a28:	mov	w2, #0xa                   	// #10
  403a2c:	b	403328 <ferror@plt+0x14b8>
  403a30:	mov	w2, #0x10                  	// #16
  403a34:	b	403328 <ferror@plt+0x14b8>
  403a38:	stp	x29, x30, [sp, #-64]!
  403a3c:	mov	x29, sp
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	mov	x19, x0
  403a48:	stp	x21, x22, [sp, #32]
  403a4c:	mov	x21, x1
  403a50:	adrp	x22, 417000 <ferror@plt+0x15190>
  403a54:	str	xzr, [sp, #56]
  403a58:	bl	401de0 <__errno_location@plt>
  403a5c:	str	wzr, [x0]
  403a60:	cbz	x19, 403a74 <ferror@plt+0x1c04>
  403a64:	mov	x20, x0
  403a68:	ldrsb	w0, [x19]
  403a6c:	adrp	x22, 417000 <ferror@plt+0x15190>
  403a70:	cbnz	w0, 403a8c <ferror@plt+0x1c1c>
  403a74:	ldr	w0, [x22, #656]
  403a78:	adrp	x1, 405000 <ferror@plt+0x3190>
  403a7c:	mov	x3, x19
  403a80:	mov	x2, x21
  403a84:	add	x1, x1, #0x218
  403a88:	bl	401da0 <errx@plt>
  403a8c:	add	x1, sp, #0x38
  403a90:	mov	x0, x19
  403a94:	mov	w3, #0x0                   	// #0
  403a98:	mov	w2, #0xa                   	// #10
  403a9c:	bl	401b30 <__strtol_internal@plt>
  403aa0:	ldr	w1, [x20]
  403aa4:	cbnz	w1, 403ad0 <ferror@plt+0x1c60>
  403aa8:	ldr	x1, [sp, #56]
  403aac:	cmp	x1, x19
  403ab0:	b.eq	403a74 <ferror@plt+0x1c04>  // b.none
  403ab4:	cbz	x1, 403ac0 <ferror@plt+0x1c50>
  403ab8:	ldrsb	w1, [x1]
  403abc:	cbnz	w1, 403a74 <ferror@plt+0x1c04>
  403ac0:	ldp	x19, x20, [sp, #16]
  403ac4:	ldp	x21, x22, [sp, #32]
  403ac8:	ldp	x29, x30, [sp], #64
  403acc:	ret
  403ad0:	ldr	w0, [x22, #656]
  403ad4:	cmp	w1, #0x22
  403ad8:	b.ne	403a74 <ferror@plt+0x1c04>  // b.any
  403adc:	adrp	x1, 405000 <ferror@plt+0x3190>
  403ae0:	mov	x3, x19
  403ae4:	mov	x2, x21
  403ae8:	add	x1, x1, #0x218
  403aec:	bl	401e50 <err@plt>
  403af0:	stp	x29, x30, [sp, #-32]!
  403af4:	mov	x29, sp
  403af8:	stp	x19, x20, [sp, #16]
  403afc:	mov	x19, x1
  403b00:	mov	x20, x0
  403b04:	bl	403a38 <ferror@plt+0x1bc8>
  403b08:	mov	x2, #0x80000000            	// #2147483648
  403b0c:	add	x2, x0, x2
  403b10:	mov	x1, #0xffffffff            	// #4294967295
  403b14:	cmp	x2, x1
  403b18:	b.hi	403b28 <ferror@plt+0x1cb8>  // b.pmore
  403b1c:	ldp	x19, x20, [sp, #16]
  403b20:	ldp	x29, x30, [sp], #32
  403b24:	ret
  403b28:	bl	401de0 <__errno_location@plt>
  403b2c:	mov	x4, x0
  403b30:	adrp	x0, 417000 <ferror@plt+0x15190>
  403b34:	mov	w5, #0x22                  	// #34
  403b38:	adrp	x1, 405000 <ferror@plt+0x3190>
  403b3c:	mov	x3, x20
  403b40:	ldr	w0, [x0, #656]
  403b44:	mov	x2, x19
  403b48:	str	w5, [x4]
  403b4c:	add	x1, x1, #0x218
  403b50:	bl	401e50 <err@plt>
  403b54:	nop
  403b58:	stp	x29, x30, [sp, #-32]!
  403b5c:	mov	x29, sp
  403b60:	stp	x19, x20, [sp, #16]
  403b64:	mov	x19, x1
  403b68:	mov	x20, x0
  403b6c:	bl	403af0 <ferror@plt+0x1c80>
  403b70:	add	w2, w0, #0x8, lsl #12
  403b74:	mov	w1, #0xffff                	// #65535
  403b78:	cmp	w2, w1
  403b7c:	b.hi	403b8c <ferror@plt+0x1d1c>  // b.pmore
  403b80:	ldp	x19, x20, [sp, #16]
  403b84:	ldp	x29, x30, [sp], #32
  403b88:	ret
  403b8c:	bl	401de0 <__errno_location@plt>
  403b90:	mov	x4, x0
  403b94:	adrp	x0, 417000 <ferror@plt+0x15190>
  403b98:	mov	w5, #0x22                  	// #34
  403b9c:	adrp	x1, 405000 <ferror@plt+0x3190>
  403ba0:	mov	x3, x20
  403ba4:	ldr	w0, [x0, #656]
  403ba8:	mov	x2, x19
  403bac:	str	w5, [x4]
  403bb0:	add	x1, x1, #0x218
  403bb4:	bl	401e50 <err@plt>
  403bb8:	mov	w2, #0xa                   	// #10
  403bbc:	b	403220 <ferror@plt+0x13b0>
  403bc0:	mov	w2, #0x10                  	// #16
  403bc4:	b	403220 <ferror@plt+0x13b0>
  403bc8:	stp	x29, x30, [sp, #-64]!
  403bcc:	mov	x29, sp
  403bd0:	stp	x19, x20, [sp, #16]
  403bd4:	mov	x19, x0
  403bd8:	stp	x21, x22, [sp, #32]
  403bdc:	mov	x21, x1
  403be0:	adrp	x22, 417000 <ferror@plt+0x15190>
  403be4:	str	xzr, [sp, #56]
  403be8:	bl	401de0 <__errno_location@plt>
  403bec:	str	wzr, [x0]
  403bf0:	cbz	x19, 403c04 <ferror@plt+0x1d94>
  403bf4:	mov	x20, x0
  403bf8:	ldrsb	w0, [x19]
  403bfc:	adrp	x22, 417000 <ferror@plt+0x15190>
  403c00:	cbnz	w0, 403c1c <ferror@plt+0x1dac>
  403c04:	ldr	w0, [x22, #656]
  403c08:	adrp	x1, 405000 <ferror@plt+0x3190>
  403c0c:	mov	x3, x19
  403c10:	mov	x2, x21
  403c14:	add	x1, x1, #0x218
  403c18:	bl	401da0 <errx@plt>
  403c1c:	mov	x0, x19
  403c20:	add	x1, sp, #0x38
  403c24:	bl	401a20 <strtod@plt>
  403c28:	ldr	w0, [x20]
  403c2c:	cbnz	w0, 403c58 <ferror@plt+0x1de8>
  403c30:	ldr	x0, [sp, #56]
  403c34:	cmp	x0, x19
  403c38:	b.eq	403c04 <ferror@plt+0x1d94>  // b.none
  403c3c:	cbz	x0, 403c48 <ferror@plt+0x1dd8>
  403c40:	ldrsb	w0, [x0]
  403c44:	cbnz	w0, 403c04 <ferror@plt+0x1d94>
  403c48:	ldp	x19, x20, [sp, #16]
  403c4c:	ldp	x21, x22, [sp, #32]
  403c50:	ldp	x29, x30, [sp], #64
  403c54:	ret
  403c58:	cmp	w0, #0x22
  403c5c:	ldr	w0, [x22, #656]
  403c60:	b.ne	403c04 <ferror@plt+0x1d94>  // b.any
  403c64:	adrp	x1, 405000 <ferror@plt+0x3190>
  403c68:	mov	x3, x19
  403c6c:	mov	x2, x21
  403c70:	add	x1, x1, #0x218
  403c74:	bl	401e50 <err@plt>
  403c78:	stp	x29, x30, [sp, #-64]!
  403c7c:	mov	x29, sp
  403c80:	stp	x19, x20, [sp, #16]
  403c84:	mov	x19, x0
  403c88:	stp	x21, x22, [sp, #32]
  403c8c:	mov	x21, x1
  403c90:	adrp	x22, 417000 <ferror@plt+0x15190>
  403c94:	str	xzr, [sp, #56]
  403c98:	bl	401de0 <__errno_location@plt>
  403c9c:	str	wzr, [x0]
  403ca0:	cbz	x19, 403cb4 <ferror@plt+0x1e44>
  403ca4:	mov	x20, x0
  403ca8:	ldrsb	w0, [x19]
  403cac:	adrp	x22, 417000 <ferror@plt+0x15190>
  403cb0:	cbnz	w0, 403ccc <ferror@plt+0x1e5c>
  403cb4:	ldr	w0, [x22, #656]
  403cb8:	adrp	x1, 405000 <ferror@plt+0x3190>
  403cbc:	mov	x3, x19
  403cc0:	mov	x2, x21
  403cc4:	add	x1, x1, #0x218
  403cc8:	bl	401da0 <errx@plt>
  403ccc:	add	x1, sp, #0x38
  403cd0:	mov	x0, x19
  403cd4:	mov	w2, #0xa                   	// #10
  403cd8:	bl	401c80 <strtol@plt>
  403cdc:	ldr	w1, [x20]
  403ce0:	cbnz	w1, 403d0c <ferror@plt+0x1e9c>
  403ce4:	ldr	x1, [sp, #56]
  403ce8:	cmp	x1, x19
  403cec:	b.eq	403cb4 <ferror@plt+0x1e44>  // b.none
  403cf0:	cbz	x1, 403cfc <ferror@plt+0x1e8c>
  403cf4:	ldrsb	w1, [x1]
  403cf8:	cbnz	w1, 403cb4 <ferror@plt+0x1e44>
  403cfc:	ldp	x19, x20, [sp, #16]
  403d00:	ldp	x21, x22, [sp, #32]
  403d04:	ldp	x29, x30, [sp], #64
  403d08:	ret
  403d0c:	ldr	w0, [x22, #656]
  403d10:	cmp	w1, #0x22
  403d14:	b.ne	403cb4 <ferror@plt+0x1e44>  // b.any
  403d18:	adrp	x1, 405000 <ferror@plt+0x3190>
  403d1c:	mov	x3, x19
  403d20:	mov	x2, x21
  403d24:	add	x1, x1, #0x218
  403d28:	bl	401e50 <err@plt>
  403d2c:	nop
  403d30:	stp	x29, x30, [sp, #-64]!
  403d34:	mov	x29, sp
  403d38:	stp	x19, x20, [sp, #16]
  403d3c:	mov	x19, x0
  403d40:	stp	x21, x22, [sp, #32]
  403d44:	mov	x21, x1
  403d48:	adrp	x22, 417000 <ferror@plt+0x15190>
  403d4c:	str	xzr, [sp, #56]
  403d50:	bl	401de0 <__errno_location@plt>
  403d54:	str	wzr, [x0]
  403d58:	cbz	x19, 403d6c <ferror@plt+0x1efc>
  403d5c:	mov	x20, x0
  403d60:	ldrsb	w0, [x19]
  403d64:	adrp	x22, 417000 <ferror@plt+0x15190>
  403d68:	cbnz	w0, 403d84 <ferror@plt+0x1f14>
  403d6c:	ldr	w0, [x22, #656]
  403d70:	adrp	x1, 405000 <ferror@plt+0x3190>
  403d74:	mov	x3, x19
  403d78:	mov	x2, x21
  403d7c:	add	x1, x1, #0x218
  403d80:	bl	401da0 <errx@plt>
  403d84:	add	x1, sp, #0x38
  403d88:	mov	x0, x19
  403d8c:	mov	w2, #0xa                   	// #10
  403d90:	bl	4019b0 <strtoul@plt>
  403d94:	ldr	w1, [x20]
  403d98:	cbnz	w1, 403dc4 <ferror@plt+0x1f54>
  403d9c:	ldr	x1, [sp, #56]
  403da0:	cmp	x1, x19
  403da4:	b.eq	403d6c <ferror@plt+0x1efc>  // b.none
  403da8:	cbz	x1, 403db4 <ferror@plt+0x1f44>
  403dac:	ldrsb	w1, [x1]
  403db0:	cbnz	w1, 403d6c <ferror@plt+0x1efc>
  403db4:	ldp	x19, x20, [sp, #16]
  403db8:	ldp	x21, x22, [sp, #32]
  403dbc:	ldp	x29, x30, [sp], #64
  403dc0:	ret
  403dc4:	ldr	w0, [x22, #656]
  403dc8:	cmp	w1, #0x22
  403dcc:	b.ne	403d6c <ferror@plt+0x1efc>  // b.any
  403dd0:	adrp	x1, 405000 <ferror@plt+0x3190>
  403dd4:	mov	x3, x19
  403dd8:	mov	x2, x21
  403ddc:	add	x1, x1, #0x218
  403de0:	bl	401e50 <err@plt>
  403de4:	nop
  403de8:	stp	x29, x30, [sp, #-48]!
  403dec:	mov	x29, sp
  403df0:	stp	x19, x20, [sp, #16]
  403df4:	mov	x19, x1
  403df8:	mov	x20, x0
  403dfc:	add	x1, sp, #0x28
  403e00:	bl	403740 <ferror@plt+0x18d0>
  403e04:	cbz	w0, 403e3c <ferror@plt+0x1fcc>
  403e08:	bl	401de0 <__errno_location@plt>
  403e0c:	ldr	w1, [x0]
  403e10:	adrp	x2, 417000 <ferror@plt+0x15190>
  403e14:	mov	x3, x20
  403e18:	ldr	w0, [x2, #656]
  403e1c:	mov	x2, x19
  403e20:	cbz	w1, 403e30 <ferror@plt+0x1fc0>
  403e24:	adrp	x1, 405000 <ferror@plt+0x3190>
  403e28:	add	x1, x1, #0x218
  403e2c:	bl	401e50 <err@plt>
  403e30:	adrp	x1, 405000 <ferror@plt+0x3190>
  403e34:	add	x1, x1, #0x218
  403e38:	bl	401da0 <errx@plt>
  403e3c:	ldp	x19, x20, [sp, #16]
  403e40:	ldr	x0, [sp, #40]
  403e44:	ldp	x29, x30, [sp], #48
  403e48:	ret
  403e4c:	nop
  403e50:	stp	x29, x30, [sp, #-32]!
  403e54:	mov	x29, sp
  403e58:	str	x19, [sp, #16]
  403e5c:	mov	x19, x1
  403e60:	mov	x1, x2
  403e64:	bl	403bc8 <ferror@plt+0x1d58>
  403e68:	fcvtzs	d2, d0
  403e6c:	mov	x0, #0x848000000000        	// #145685290680320
  403e70:	movk	x0, #0x412e, lsl #48
  403e74:	fmov	d1, x0
  403e78:	scvtf	d3, d2
  403e7c:	fsub	d0, d0, d3
  403e80:	fmul	d0, d0, d1
  403e84:	fcvtzs	d0, d0
  403e88:	stp	d2, d0, [x19]
  403e8c:	ldr	x19, [sp, #16]
  403e90:	ldp	x29, x30, [sp], #32
  403e94:	ret
  403e98:	mov	w2, w0
  403e9c:	mov	x0, x1
  403ea0:	and	w1, w2, #0xf000
  403ea4:	add	x14, x0, #0x1
  403ea8:	cmp	w1, #0x4, lsl #12
  403eac:	add	x13, x0, #0x2
  403eb0:	add	x12, x0, #0x3
  403eb4:	add	x11, x0, #0x4
  403eb8:	add	x10, x0, #0x5
  403ebc:	add	x9, x0, #0x6
  403ec0:	add	x8, x0, #0x7
  403ec4:	add	x7, x0, #0x8
  403ec8:	add	x6, x0, #0x9
  403ecc:	b.eq	404038 <ferror@plt+0x21c8>  // b.none
  403ed0:	cmp	w1, #0xa, lsl #12
  403ed4:	b.eq	403f2c <ferror@plt+0x20bc>  // b.none
  403ed8:	cmp	w1, #0x2, lsl #12
  403edc:	b.eq	404058 <ferror@plt+0x21e8>  // b.none
  403ee0:	cmp	w1, #0x6, lsl #12
  403ee4:	b.eq	404048 <ferror@plt+0x21d8>  // b.none
  403ee8:	cmp	w1, #0xc, lsl #12
  403eec:	b.eq	404068 <ferror@plt+0x21f8>  // b.none
  403ef0:	cmp	w1, #0x1, lsl #12
  403ef4:	b.eq	404078 <ferror@plt+0x2208>  // b.none
  403ef8:	cmp	w1, #0x8, lsl #12
  403efc:	b.eq	404088 <ferror@plt+0x2218>  // b.none
  403f00:	mov	x4, x6
  403f04:	mov	x6, x7
  403f08:	mov	x7, x8
  403f0c:	mov	x8, x9
  403f10:	mov	x9, x10
  403f14:	mov	x10, x11
  403f18:	mov	x11, x12
  403f1c:	mov	x12, x13
  403f20:	mov	x13, x14
  403f24:	mov	x14, x0
  403f28:	b	403f38 <ferror@plt+0x20c8>
  403f2c:	mov	x4, x0
  403f30:	mov	w1, #0x6c                  	// #108
  403f34:	strb	w1, [x4], #10
  403f38:	tst	x2, #0x100
  403f3c:	mov	w5, #0x2d                  	// #45
  403f40:	mov	w3, #0x72                  	// #114
  403f44:	csel	w3, w3, w5, ne  // ne = any
  403f48:	tst	x2, #0x80
  403f4c:	strb	w3, [x14]
  403f50:	mov	w3, #0x77                  	// #119
  403f54:	csel	w3, w3, w5, ne  // ne = any
  403f58:	strb	w3, [x13]
  403f5c:	and	w1, w2, #0x40
  403f60:	tbz	w2, #11, 404000 <ferror@plt+0x2190>
  403f64:	cmp	w1, #0x0
  403f68:	mov	w3, #0x53                  	// #83
  403f6c:	mov	w1, #0x73                  	// #115
  403f70:	csel	w1, w1, w3, ne  // ne = any
  403f74:	tst	x2, #0x20
  403f78:	strb	w1, [x12]
  403f7c:	mov	w5, #0x2d                  	// #45
  403f80:	mov	w3, #0x72                  	// #114
  403f84:	csel	w3, w3, w5, ne  // ne = any
  403f88:	tst	x2, #0x10
  403f8c:	strb	w3, [x11]
  403f90:	mov	w3, #0x77                  	// #119
  403f94:	csel	w3, w3, w5, ne  // ne = any
  403f98:	strb	w3, [x10]
  403f9c:	and	w1, w2, #0x8
  403fa0:	tbz	w2, #10, 404028 <ferror@plt+0x21b8>
  403fa4:	cmp	w1, #0x0
  403fa8:	mov	w3, #0x53                  	// #83
  403fac:	mov	w1, #0x73                  	// #115
  403fb0:	csel	w1, w1, w3, ne  // ne = any
  403fb4:	tst	x2, #0x4
  403fb8:	strb	w1, [x9]
  403fbc:	mov	w5, #0x2d                  	// #45
  403fc0:	mov	w3, #0x72                  	// #114
  403fc4:	csel	w3, w3, w5, ne  // ne = any
  403fc8:	tst	x2, #0x2
  403fcc:	strb	w3, [x8]
  403fd0:	mov	w3, #0x77                  	// #119
  403fd4:	csel	w3, w3, w5, ne  // ne = any
  403fd8:	strb	w3, [x7]
  403fdc:	and	w1, w2, #0x1
  403fe0:	tbz	w2, #9, 404010 <ferror@plt+0x21a0>
  403fe4:	cmp	w1, #0x0
  403fe8:	mov	w2, #0x54                  	// #84
  403fec:	mov	w1, #0x74                  	// #116
  403ff0:	csel	w1, w1, w2, ne  // ne = any
  403ff4:	strb	w1, [x6]
  403ff8:	strb	wzr, [x4]
  403ffc:	ret
  404000:	cmp	w1, #0x0
  404004:	mov	w1, #0x78                  	// #120
  404008:	csel	w1, w1, w5, ne  // ne = any
  40400c:	b	403f74 <ferror@plt+0x2104>
  404010:	cmp	w1, #0x0
  404014:	mov	w1, #0x78                  	// #120
  404018:	csel	w1, w1, w5, ne  // ne = any
  40401c:	strb	w1, [x6]
  404020:	strb	wzr, [x4]
  404024:	ret
  404028:	cmp	w1, #0x0
  40402c:	mov	w1, #0x78                  	// #120
  404030:	csel	w1, w1, w5, ne  // ne = any
  404034:	b	403fb4 <ferror@plt+0x2144>
  404038:	mov	x4, x0
  40403c:	mov	w1, #0x64                  	// #100
  404040:	strb	w1, [x4], #10
  404044:	b	403f38 <ferror@plt+0x20c8>
  404048:	mov	x4, x0
  40404c:	mov	w1, #0x62                  	// #98
  404050:	strb	w1, [x4], #10
  404054:	b	403f38 <ferror@plt+0x20c8>
  404058:	mov	x4, x0
  40405c:	mov	w1, #0x63                  	// #99
  404060:	strb	w1, [x4], #10
  404064:	b	403f38 <ferror@plt+0x20c8>
  404068:	mov	x4, x0
  40406c:	mov	w1, #0x73                  	// #115
  404070:	strb	w1, [x4], #10
  404074:	b	403f38 <ferror@plt+0x20c8>
  404078:	mov	x4, x0
  40407c:	mov	w1, #0x70                  	// #112
  404080:	strb	w1, [x4], #10
  404084:	b	403f38 <ferror@plt+0x20c8>
  404088:	mov	x4, x0
  40408c:	mov	w1, #0x2d                  	// #45
  404090:	strb	w1, [x4], #10
  404094:	b	403f38 <ferror@plt+0x20c8>
  404098:	stp	x29, x30, [sp, #-96]!
  40409c:	mov	x29, sp
  4040a0:	stp	x19, x20, [sp, #16]
  4040a4:	stp	x21, x22, [sp, #32]
  4040a8:	add	x21, sp, #0x38
  4040ac:	mov	x4, x21
  4040b0:	tbz	w0, #1, 4040c0 <ferror@plt+0x2250>
  4040b4:	add	x4, x21, #0x1
  4040b8:	mov	w2, #0x20                  	// #32
  4040bc:	strb	w2, [sp, #56]
  4040c0:	mov	w2, #0xa                   	// #10
  4040c4:	mov	x5, #0x1                   	// #1
  4040c8:	lsl	x3, x5, x2
  4040cc:	cmp	x1, x3
  4040d0:	b.cc	4041e4 <ferror@plt+0x2374>  // b.lo, b.ul, b.last
  4040d4:	add	w2, w2, #0xa
  4040d8:	cmp	w2, #0x46
  4040dc:	b.ne	4040c8 <ferror@plt+0x2258>  // b.any
  4040e0:	mov	w19, #0x3c                  	// #60
  4040e4:	mov	w8, #0xcccd                	// #52429
  4040e8:	adrp	x6, 405000 <ferror@plt+0x3190>
  4040ec:	movk	w8, #0xcccc, lsl #16
  4040f0:	add	x6, x6, #0x250
  4040f4:	mov	x5, #0xffffffffffffffff    	// #-1
  4040f8:	and	w7, w0, #0x1
  4040fc:	umull	x8, w19, w8
  404100:	lsl	x5, x5, x19
  404104:	lsr	x19, x1, x19
  404108:	bic	x5, x1, x5
  40410c:	mov	w3, w19
  404110:	lsr	x8, x8, #35
  404114:	ldrsb	w1, [x6, w8, sxtw]
  404118:	strb	w1, [x4]
  40411c:	cmp	w1, #0x42
  404120:	add	x1, x4, #0x1
  404124:	csel	w7, w7, wzr, ne  // ne = any
  404128:	cbz	w7, 404138 <ferror@plt+0x22c8>
  40412c:	add	x1, x4, #0x3
  404130:	mov	w6, #0x4269                	// #17001
  404134:	sturh	w6, [x4, #1]
  404138:	strb	wzr, [x1]
  40413c:	cbz	x5, 4041f8 <ferror@plt+0x2388>
  404140:	sub	w2, w2, #0x14
  404144:	lsr	x2, x5, x2
  404148:	tbz	w0, #2, 40422c <ferror@plt+0x23bc>
  40414c:	add	x2, x2, #0x5
  404150:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404154:	movk	x0, #0xcccd
  404158:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40415c:	movk	x4, #0x1999, lsl #48
  404160:	umulh	x20, x2, x0
  404164:	lsr	x20, x20, #3
  404168:	mul	x1, x20, x0
  40416c:	umulh	x0, x20, x0
  404170:	ror	x1, x1, #1
  404174:	lsr	x0, x0, #3
  404178:	cmp	x1, x4
  40417c:	csel	x20, x20, x0, hi  // hi = pmore
  404180:	cbz	x20, 4041f8 <ferror@plt+0x2388>
  404184:	bl	401ac0 <localeconv@plt>
  404188:	cbz	x0, 40425c <ferror@plt+0x23ec>
  40418c:	ldr	x4, [x0]
  404190:	cbz	x4, 40425c <ferror@plt+0x23ec>
  404194:	ldrsb	w1, [x4]
  404198:	adrp	x0, 405000 <ferror@plt+0x3190>
  40419c:	add	x0, x0, #0x248
  4041a0:	cmp	w1, #0x0
  4041a4:	csel	x4, x0, x4, eq  // eq = none
  4041a8:	mov	x6, x21
  4041ac:	mov	x5, x20
  4041b0:	mov	w3, w19
  4041b4:	adrp	x2, 405000 <ferror@plt+0x3190>
  4041b8:	add	x2, x2, #0x258
  4041bc:	add	x22, sp, #0x40
  4041c0:	mov	x1, #0x20                  	// #32
  4041c4:	mov	x0, x22
  4041c8:	bl	401ab0 <snprintf@plt>
  4041cc:	mov	x0, x22
  4041d0:	bl	401bd0 <strdup@plt>
  4041d4:	ldp	x19, x20, [sp, #16]
  4041d8:	ldp	x21, x22, [sp, #32]
  4041dc:	ldp	x29, x30, [sp], #96
  4041e0:	ret
  4041e4:	subs	w19, w2, #0xa
  4041e8:	b.ne	4040e4 <ferror@plt+0x2274>  // b.any
  4041ec:	mov	w3, w1
  4041f0:	mov	w0, #0x42                  	// #66
  4041f4:	strh	w0, [x4]
  4041f8:	mov	x4, x21
  4041fc:	adrp	x2, 405000 <ferror@plt+0x3190>
  404200:	add	x2, x2, #0x268
  404204:	add	x22, sp, #0x40
  404208:	mov	x1, #0x20                  	// #32
  40420c:	mov	x0, x22
  404210:	bl	401ab0 <snprintf@plt>
  404214:	mov	x0, x22
  404218:	bl	401bd0 <strdup@plt>
  40421c:	ldp	x19, x20, [sp, #16]
  404220:	ldp	x21, x22, [sp, #32]
  404224:	ldp	x29, x30, [sp], #96
  404228:	ret
  40422c:	add	x2, x2, #0x32
  404230:	mov	x5, #0xf5c3                	// #62915
  404234:	movk	x5, #0x5c28, lsl #16
  404238:	lsr	x20, x2, #2
  40423c:	movk	x5, #0xc28f, lsl #32
  404240:	movk	x5, #0x28f5, lsl #48
  404244:	umulh	x20, x20, x5
  404248:	lsr	x20, x20, #2
  40424c:	cmp	x20, #0xa
  404250:	b.ne	404180 <ferror@plt+0x2310>  // b.any
  404254:	add	w3, w19, #0x1
  404258:	b	4041f8 <ferror@plt+0x2388>
  40425c:	adrp	x4, 405000 <ferror@plt+0x3190>
  404260:	add	x4, x4, #0x248
  404264:	b	4041a8 <ferror@plt+0x2338>
  404268:	cbz	x0, 404364 <ferror@plt+0x24f4>
  40426c:	stp	x29, x30, [sp, #-64]!
  404270:	mov	x29, sp
  404274:	stp	x19, x20, [sp, #16]
  404278:	mov	x20, x0
  40427c:	ldrsb	w4, [x0]
  404280:	cbz	w4, 404354 <ferror@plt+0x24e4>
  404284:	cmp	x1, #0x0
  404288:	stp	x21, x22, [sp, #32]
  40428c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404290:	stp	x23, x24, [sp, #48]
  404294:	mov	x21, x2
  404298:	mov	x23, x1
  40429c:	mov	x22, x3
  4042a0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4042a4:	b.eq	40434c <ferror@plt+0x24dc>  // b.none
  4042a8:	mov	x19, #0x0                   	// #0
  4042ac:	nop
  4042b0:	cmp	w4, #0x2c
  4042b4:	ldrsb	w4, [x20, #1]
  4042b8:	b.eq	4042e4 <ferror@plt+0x2474>  // b.none
  4042bc:	cbz	w4, 4042ec <ferror@plt+0x247c>
  4042c0:	add	x20, x20, #0x1
  4042c4:	cmp	x21, x19
  4042c8:	b.hi	4042b0 <ferror@plt+0x2440>  // b.pmore
  4042cc:	mov	w0, #0xfffffffe            	// #-2
  4042d0:	ldp	x19, x20, [sp, #16]
  4042d4:	ldp	x21, x22, [sp, #32]
  4042d8:	ldp	x23, x24, [sp, #48]
  4042dc:	ldp	x29, x30, [sp], #64
  4042e0:	ret
  4042e4:	mov	x24, x20
  4042e8:	cbnz	w4, 4042f0 <ferror@plt+0x2480>
  4042ec:	add	x24, x20, #0x1
  4042f0:	cmp	x0, x24
  4042f4:	b.cs	40434c <ferror@plt+0x24dc>  // b.hs, b.nlast
  4042f8:	sub	x1, x24, x0
  4042fc:	blr	x22
  404300:	cmn	w0, #0x1
  404304:	b.eq	40434c <ferror@plt+0x24dc>  // b.none
  404308:	str	w0, [x23, x19, lsl #2]
  40430c:	add	x19, x19, #0x1
  404310:	ldrsb	w0, [x24]
  404314:	cbz	w0, 404334 <ferror@plt+0x24c4>
  404318:	mov	x0, x20
  40431c:	ldrsb	w4, [x0, #1]!
  404320:	cbz	w4, 404334 <ferror@plt+0x24c4>
  404324:	cmp	x21, x19
  404328:	b.ls	4042cc <ferror@plt+0x245c>  // b.plast
  40432c:	mov	x20, x0
  404330:	b	4042b0 <ferror@plt+0x2440>
  404334:	mov	w0, w19
  404338:	ldp	x19, x20, [sp, #16]
  40433c:	ldp	x21, x22, [sp, #32]
  404340:	ldp	x23, x24, [sp, #48]
  404344:	ldp	x29, x30, [sp], #64
  404348:	ret
  40434c:	ldp	x21, x22, [sp, #32]
  404350:	ldp	x23, x24, [sp, #48]
  404354:	mov	w0, #0xffffffff            	// #-1
  404358:	ldp	x19, x20, [sp, #16]
  40435c:	ldp	x29, x30, [sp], #64
  404360:	ret
  404364:	mov	w0, #0xffffffff            	// #-1
  404368:	ret
  40436c:	nop
  404370:	cbz	x0, 4043ec <ferror@plt+0x257c>
  404374:	stp	x29, x30, [sp, #-32]!
  404378:	mov	x29, sp
  40437c:	str	x19, [sp, #16]
  404380:	mov	x19, x3
  404384:	mov	x3, x4
  404388:	cmp	x19, #0x0
  40438c:	ldrsb	w4, [x0]
  404390:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404394:	b.eq	4043e4 <ferror@plt+0x2574>  // b.none
  404398:	ldr	x5, [x19]
  40439c:	cmp	x5, x2
  4043a0:	b.hi	4043e4 <ferror@plt+0x2574>  // b.pmore
  4043a4:	cmp	w4, #0x2b
  4043a8:	b.eq	4043d4 <ferror@plt+0x2564>  // b.none
  4043ac:	str	xzr, [x19]
  4043b0:	bl	404268 <ferror@plt+0x23f8>
  4043b4:	cmp	w0, #0x0
  4043b8:	b.le	4043c8 <ferror@plt+0x2558>
  4043bc:	ldr	x1, [x19]
  4043c0:	add	x1, x1, w0, sxtw
  4043c4:	str	x1, [x19]
  4043c8:	ldr	x19, [sp, #16]
  4043cc:	ldp	x29, x30, [sp], #32
  4043d0:	ret
  4043d4:	add	x0, x0, #0x1
  4043d8:	add	x1, x1, x5, lsl #2
  4043dc:	sub	x2, x2, x5
  4043e0:	b	4043b0 <ferror@plt+0x2540>
  4043e4:	mov	w0, #0xffffffff            	// #-1
  4043e8:	b	4043c8 <ferror@plt+0x2558>
  4043ec:	mov	w0, #0xffffffff            	// #-1
  4043f0:	ret
  4043f4:	nop
  4043f8:	cmp	x2, #0x0
  4043fc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404400:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404404:	b.eq	4044e0 <ferror@plt+0x2670>  // b.none
  404408:	stp	x29, x30, [sp, #-64]!
  40440c:	mov	x29, sp
  404410:	stp	x19, x20, [sp, #16]
  404414:	mov	x20, x2
  404418:	mov	x19, x0
  40441c:	stp	x21, x22, [sp, #32]
  404420:	mov	w21, #0x1                   	// #1
  404424:	str	x23, [sp, #48]
  404428:	mov	x23, x1
  40442c:	ldrsb	w3, [x0]
  404430:	cbz	w3, 4044c8 <ferror@plt+0x2658>
  404434:	nop
  404438:	cmp	w3, #0x2c
  40443c:	ldrsb	w3, [x19, #1]
  404440:	b.eq	404458 <ferror@plt+0x25e8>  // b.none
  404444:	cbz	w3, 4044a4 <ferror@plt+0x2634>
  404448:	add	x19, x19, #0x1
  40444c:	cmp	w3, #0x2c
  404450:	ldrsb	w3, [x19, #1]
  404454:	b.ne	404444 <ferror@plt+0x25d4>  // b.any
  404458:	mov	x22, x19
  40445c:	cbz	w3, 4044a4 <ferror@plt+0x2634>
  404460:	cmp	x0, x22
  404464:	b.cs	4044b0 <ferror@plt+0x2640>  // b.hs, b.nlast
  404468:	sub	x1, x22, x0
  40446c:	blr	x20
  404470:	tbnz	w0, #31, 4044b4 <ferror@plt+0x2644>
  404474:	asr	w2, w0, #3
  404478:	and	w0, w0, #0x7
  40447c:	lsl	w0, w21, w0
  404480:	ldrb	w1, [x23, w2, sxtw]
  404484:	orr	w0, w0, w1
  404488:	strb	w0, [x23, w2, sxtw]
  40448c:	ldrsb	w0, [x22]
  404490:	cbz	w0, 4044c8 <ferror@plt+0x2658>
  404494:	ldrsb	w3, [x19, #1]!
  404498:	cbz	w3, 4044c8 <ferror@plt+0x2658>
  40449c:	mov	x0, x19
  4044a0:	b	404438 <ferror@plt+0x25c8>
  4044a4:	add	x22, x19, #0x1
  4044a8:	cmp	x0, x22
  4044ac:	b.cc	404468 <ferror@plt+0x25f8>  // b.lo, b.ul, b.last
  4044b0:	mov	w0, #0xffffffff            	// #-1
  4044b4:	ldp	x19, x20, [sp, #16]
  4044b8:	ldp	x21, x22, [sp, #32]
  4044bc:	ldr	x23, [sp, #48]
  4044c0:	ldp	x29, x30, [sp], #64
  4044c4:	ret
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	ldp	x19, x20, [sp, #16]
  4044d0:	ldp	x21, x22, [sp, #32]
  4044d4:	ldr	x23, [sp, #48]
  4044d8:	ldp	x29, x30, [sp], #64
  4044dc:	ret
  4044e0:	mov	w0, #0xffffffea            	// #-22
  4044e4:	ret
  4044e8:	cmp	x2, #0x0
  4044ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4044f0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4044f4:	b.eq	4045b4 <ferror@plt+0x2744>  // b.none
  4044f8:	stp	x29, x30, [sp, #-48]!
  4044fc:	mov	x29, sp
  404500:	stp	x19, x20, [sp, #16]
  404504:	mov	x19, x0
  404508:	stp	x21, x22, [sp, #32]
  40450c:	mov	x21, x2
  404510:	mov	x22, x1
  404514:	ldrsb	w3, [x0]
  404518:	cbz	w3, 4045a0 <ferror@plt+0x2730>
  40451c:	nop
  404520:	cmp	w3, #0x2c
  404524:	ldrsb	w3, [x19, #1]
  404528:	b.eq	404540 <ferror@plt+0x26d0>  // b.none
  40452c:	cbz	w3, 404580 <ferror@plt+0x2710>
  404530:	add	x19, x19, #0x1
  404534:	cmp	w3, #0x2c
  404538:	ldrsb	w3, [x19, #1]
  40453c:	b.ne	40452c <ferror@plt+0x26bc>  // b.any
  404540:	mov	x20, x19
  404544:	cbz	w3, 404580 <ferror@plt+0x2710>
  404548:	cmp	x0, x20
  40454c:	b.cs	40458c <ferror@plt+0x271c>  // b.hs, b.nlast
  404550:	sub	x1, x20, x0
  404554:	blr	x21
  404558:	tbnz	x0, #63, 404590 <ferror@plt+0x2720>
  40455c:	ldr	x2, [x22]
  404560:	orr	x0, x2, x0
  404564:	str	x0, [x22]
  404568:	ldrsb	w0, [x20]
  40456c:	cbz	w0, 4045a0 <ferror@plt+0x2730>
  404570:	ldrsb	w3, [x19, #1]!
  404574:	cbz	w3, 4045a0 <ferror@plt+0x2730>
  404578:	mov	x0, x19
  40457c:	b	404520 <ferror@plt+0x26b0>
  404580:	add	x20, x19, #0x1
  404584:	cmp	x0, x20
  404588:	b.cc	404550 <ferror@plt+0x26e0>  // b.lo, b.ul, b.last
  40458c:	mov	w0, #0xffffffff            	// #-1
  404590:	ldp	x19, x20, [sp, #16]
  404594:	ldp	x21, x22, [sp, #32]
  404598:	ldp	x29, x30, [sp], #48
  40459c:	ret
  4045a0:	mov	w0, #0x0                   	// #0
  4045a4:	ldp	x19, x20, [sp, #16]
  4045a8:	ldp	x21, x22, [sp, #32]
  4045ac:	ldp	x29, x30, [sp], #48
  4045b0:	ret
  4045b4:	mov	w0, #0xffffffea            	// #-22
  4045b8:	ret
  4045bc:	nop
  4045c0:	stp	x29, x30, [sp, #-80]!
  4045c4:	mov	x29, sp
  4045c8:	str	xzr, [sp, #72]
  4045cc:	cbz	x0, 404660 <ferror@plt+0x27f0>
  4045d0:	stp	x19, x20, [sp, #16]
  4045d4:	mov	x19, x0
  4045d8:	mov	x20, x2
  4045dc:	stp	x21, x22, [sp, #32]
  4045e0:	mov	w21, w3
  4045e4:	stp	x23, x24, [sp, #48]
  4045e8:	mov	x23, x1
  4045ec:	str	w3, [x1]
  4045f0:	str	w3, [x2]
  4045f4:	bl	401de0 <__errno_location@plt>
  4045f8:	str	wzr, [x0]
  4045fc:	mov	x22, x0
  404600:	ldrsb	w0, [x19]
  404604:	cmp	w0, #0x3a
  404608:	b.eq	40466c <ferror@plt+0x27fc>  // b.none
  40460c:	add	x24, sp, #0x48
  404610:	mov	x0, x19
  404614:	mov	x1, x24
  404618:	mov	w2, #0xa                   	// #10
  40461c:	bl	401c80 <strtol@plt>
  404620:	str	w0, [x23]
  404624:	str	w0, [x20]
  404628:	ldr	w0, [x22]
  40462c:	cbnz	w0, 4046a4 <ferror@plt+0x2834>
  404630:	ldr	x2, [sp, #72]
  404634:	cmp	x2, #0x0
  404638:	ccmp	x2, x19, #0x4, ne  // ne = any
  40463c:	b.eq	4046a4 <ferror@plt+0x2834>  // b.none
  404640:	ldrsb	w3, [x2]
  404644:	cmp	w3, #0x3a
  404648:	b.eq	4046b8 <ferror@plt+0x2848>  // b.none
  40464c:	cmp	w3, #0x2d
  404650:	b.eq	4046d4 <ferror@plt+0x2864>  // b.none
  404654:	ldp	x19, x20, [sp, #16]
  404658:	ldp	x21, x22, [sp, #32]
  40465c:	ldp	x23, x24, [sp, #48]
  404660:	mov	w0, #0x0                   	// #0
  404664:	ldp	x29, x30, [sp], #80
  404668:	ret
  40466c:	add	x19, x19, #0x1
  404670:	add	x1, sp, #0x48
  404674:	mov	x0, x19
  404678:	mov	w2, #0xa                   	// #10
  40467c:	bl	401c80 <strtol@plt>
  404680:	str	w0, [x20]
  404684:	ldr	w0, [x22]
  404688:	cbnz	w0, 4046a4 <ferror@plt+0x2834>
  40468c:	ldr	x0, [sp, #72]
  404690:	cbz	x0, 4046a4 <ferror@plt+0x2834>
  404694:	ldrsb	w1, [x0]
  404698:	cmp	w1, #0x0
  40469c:	ccmp	x0, x19, #0x4, eq  // eq = none
  4046a0:	b.ne	404654 <ferror@plt+0x27e4>  // b.any
  4046a4:	mov	w0, #0xffffffff            	// #-1
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldp	x23, x24, [sp, #48]
  4046b4:	b	404664 <ferror@plt+0x27f4>
  4046b8:	ldrsb	w1, [x2, #1]
  4046bc:	cbnz	w1, 4046d4 <ferror@plt+0x2864>
  4046c0:	ldp	x23, x24, [sp, #48]
  4046c4:	str	w21, [x20]
  4046c8:	ldp	x19, x20, [sp, #16]
  4046cc:	ldp	x21, x22, [sp, #32]
  4046d0:	b	404664 <ferror@plt+0x27f4>
  4046d4:	str	wzr, [x22]
  4046d8:	add	x19, x2, #0x1
  4046dc:	mov	x1, x24
  4046e0:	mov	x0, x19
  4046e4:	mov	w2, #0xa                   	// #10
  4046e8:	str	xzr, [sp, #72]
  4046ec:	bl	401c80 <strtol@plt>
  4046f0:	str	w0, [x20]
  4046f4:	ldr	w0, [x22]
  4046f8:	cbz	w0, 40468c <ferror@plt+0x281c>
  4046fc:	b	4046a4 <ferror@plt+0x2834>
  404700:	cmp	x1, #0x0
  404704:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404708:	b.eq	4047dc <ferror@plt+0x296c>  // b.none
  40470c:	stp	x29, x30, [sp, #-80]!
  404710:	mov	x29, sp
  404714:	stp	x19, x20, [sp, #16]
  404718:	mov	x19, x1
  40471c:	stp	x21, x22, [sp, #32]
  404720:	add	x22, sp, #0x48
  404724:	str	x23, [sp, #48]
  404728:	add	x23, sp, #0x40
  40472c:	b	404750 <ferror@plt+0x28e0>
  404730:	cmp	x20, #0x0
  404734:	add	x19, x3, x4
  404738:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40473c:	ccmp	x21, x4, #0x0, ne  // ne = any
  404740:	b.ne	4047c4 <ferror@plt+0x2954>  // b.any
  404744:	bl	401b50 <strncmp@plt>
  404748:	cbnz	w0, 4047c4 <ferror@plt+0x2954>
  40474c:	add	x0, x20, x21
  404750:	mov	x1, x23
  404754:	bl	4030f8 <ferror@plt+0x1288>
  404758:	mov	x1, x22
  40475c:	mov	x20, x0
  404760:	mov	x0, x19
  404764:	bl	4030f8 <ferror@plt+0x1288>
  404768:	ldp	x21, x4, [sp, #64]
  40476c:	mov	x3, x0
  404770:	mov	x1, x3
  404774:	mov	x0, x20
  404778:	mov	x2, x21
  40477c:	adds	x5, x21, x4
  404780:	b.eq	4047ac <ferror@plt+0x293c>  // b.none
  404784:	cmp	x5, #0x1
  404788:	b.ne	404730 <ferror@plt+0x28c0>  // b.any
  40478c:	cbz	x20, 40479c <ferror@plt+0x292c>
  404790:	ldrsb	w5, [x20]
  404794:	cmp	w5, #0x2f
  404798:	b.eq	4047ac <ferror@plt+0x293c>  // b.none
  40479c:	cbz	x3, 4047c4 <ferror@plt+0x2954>
  4047a0:	ldrsb	w5, [x3]
  4047a4:	cmp	w5, #0x2f
  4047a8:	b.ne	404730 <ferror@plt+0x28c0>  // b.any
  4047ac:	mov	w0, #0x1                   	// #1
  4047b0:	ldp	x19, x20, [sp, #16]
  4047b4:	ldp	x21, x22, [sp, #32]
  4047b8:	ldr	x23, [sp, #48]
  4047bc:	ldp	x29, x30, [sp], #80
  4047c0:	ret
  4047c4:	mov	w0, #0x0                   	// #0
  4047c8:	ldp	x19, x20, [sp, #16]
  4047cc:	ldp	x21, x22, [sp, #32]
  4047d0:	ldr	x23, [sp, #48]
  4047d4:	ldp	x29, x30, [sp], #80
  4047d8:	ret
  4047dc:	mov	w0, #0x0                   	// #0
  4047e0:	ret
  4047e4:	nop
  4047e8:	stp	x29, x30, [sp, #-64]!
  4047ec:	mov	x29, sp
  4047f0:	stp	x19, x20, [sp, #16]
  4047f4:	mov	x19, x1
  4047f8:	orr	x1, x0, x1
  4047fc:	cbz	x1, 40487c <ferror@plt+0x2a0c>
  404800:	stp	x21, x22, [sp, #32]
  404804:	mov	x20, x0
  404808:	mov	x21, x2
  40480c:	cbz	x0, 404890 <ferror@plt+0x2a20>
  404810:	cbz	x19, 4048a8 <ferror@plt+0x2a38>
  404814:	stp	x23, x24, [sp, #48]
  404818:	bl	4019c0 <strlen@plt>
  40481c:	mov	x23, x0
  404820:	mvn	x0, x0
  404824:	mov	x22, #0x0                   	// #0
  404828:	cmp	x21, x0
  40482c:	b.hi	404864 <ferror@plt+0x29f4>  // b.pmore
  404830:	add	x24, x21, x23
  404834:	add	x0, x24, #0x1
  404838:	bl	401b10 <malloc@plt>
  40483c:	mov	x22, x0
  404840:	cbz	x0, 404864 <ferror@plt+0x29f4>
  404844:	mov	x1, x20
  404848:	mov	x2, x23
  40484c:	bl	401980 <memcpy@plt>
  404850:	mov	x2, x21
  404854:	mov	x1, x19
  404858:	add	x0, x22, x23
  40485c:	bl	401980 <memcpy@plt>
  404860:	strb	wzr, [x22, x24]
  404864:	mov	x0, x22
  404868:	ldp	x19, x20, [sp, #16]
  40486c:	ldp	x21, x22, [sp, #32]
  404870:	ldp	x23, x24, [sp, #48]
  404874:	ldp	x29, x30, [sp], #64
  404878:	ret
  40487c:	ldp	x19, x20, [sp, #16]
  404880:	adrp	x0, 404000 <ferror@plt+0x2190>
  404884:	ldp	x29, x30, [sp], #64
  404888:	add	x0, x0, #0xd70
  40488c:	b	401bd0 <strdup@plt>
  404890:	mov	x0, x19
  404894:	mov	x1, x2
  404898:	ldp	x19, x20, [sp, #16]
  40489c:	ldp	x21, x22, [sp, #32]
  4048a0:	ldp	x29, x30, [sp], #64
  4048a4:	b	401cf0 <strndup@plt>
  4048a8:	ldp	x19, x20, [sp, #16]
  4048ac:	ldp	x21, x22, [sp, #32]
  4048b0:	ldp	x29, x30, [sp], #64
  4048b4:	b	401bd0 <strdup@plt>
  4048b8:	stp	x29, x30, [sp, #-32]!
  4048bc:	mov	x2, #0x0                   	// #0
  4048c0:	mov	x29, sp
  4048c4:	stp	x19, x20, [sp, #16]
  4048c8:	mov	x20, x0
  4048cc:	mov	x19, x1
  4048d0:	cbz	x1, 4048e0 <ferror@plt+0x2a70>
  4048d4:	mov	x0, x1
  4048d8:	bl	4019c0 <strlen@plt>
  4048dc:	mov	x2, x0
  4048e0:	mov	x1, x19
  4048e4:	mov	x0, x20
  4048e8:	ldp	x19, x20, [sp, #16]
  4048ec:	ldp	x29, x30, [sp], #32
  4048f0:	b	4047e8 <ferror@plt+0x2978>
  4048f4:	nop
  4048f8:	stp	x29, x30, [sp, #-288]!
  4048fc:	mov	w9, #0xffffffd0            	// #-48
  404900:	mov	w8, #0xffffff80            	// #-128
  404904:	mov	x29, sp
  404908:	add	x10, sp, #0xf0
  40490c:	add	x11, sp, #0x120
  404910:	stp	x11, x11, [sp, #80]
  404914:	str	x10, [sp, #96]
  404918:	stp	w9, w8, [sp, #104]
  40491c:	ldp	x10, x11, [sp, #80]
  404920:	str	x19, [sp, #16]
  404924:	ldp	x8, x9, [sp, #96]
  404928:	mov	x19, x0
  40492c:	add	x0, sp, #0x48
  404930:	stp	x10, x11, [sp, #32]
  404934:	stp	x8, x9, [sp, #48]
  404938:	str	q0, [sp, #112]
  40493c:	str	q1, [sp, #128]
  404940:	str	q2, [sp, #144]
  404944:	str	q3, [sp, #160]
  404948:	str	q4, [sp, #176]
  40494c:	str	q5, [sp, #192]
  404950:	str	q6, [sp, #208]
  404954:	str	q7, [sp, #224]
  404958:	stp	x2, x3, [sp, #240]
  40495c:	add	x2, sp, #0x20
  404960:	stp	x4, x5, [sp, #256]
  404964:	stp	x6, x7, [sp, #272]
  404968:	bl	401cd0 <vasprintf@plt>
  40496c:	tbnz	w0, #31, 40499c <ferror@plt+0x2b2c>
  404970:	ldr	x1, [sp, #72]
  404974:	sxtw	x2, w0
  404978:	mov	x0, x19
  40497c:	bl	4047e8 <ferror@plt+0x2978>
  404980:	mov	x19, x0
  404984:	ldr	x0, [sp, #72]
  404988:	bl	401c90 <free@plt>
  40498c:	mov	x0, x19
  404990:	ldr	x19, [sp, #16]
  404994:	ldp	x29, x30, [sp], #288
  404998:	ret
  40499c:	mov	x19, #0x0                   	// #0
  4049a0:	mov	x0, x19
  4049a4:	ldr	x19, [sp, #16]
  4049a8:	ldp	x29, x30, [sp], #288
  4049ac:	ret
  4049b0:	stp	x29, x30, [sp, #-80]!
  4049b4:	mov	x29, sp
  4049b8:	stp	x21, x22, [sp, #32]
  4049bc:	ldr	x21, [x0]
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	mov	x19, x0
  4049c8:	ldrsb	w0, [x21]
  4049cc:	cbz	w0, 404b10 <ferror@plt+0x2ca0>
  4049d0:	mov	x0, x21
  4049d4:	mov	x22, x2
  4049d8:	stp	x23, x24, [sp, #48]
  4049dc:	mov	x24, x1
  4049e0:	mov	w23, w3
  4049e4:	mov	x1, x2
  4049e8:	bl	401d00 <strspn@plt>
  4049ec:	add	x20, x21, x0
  4049f0:	ldrsb	w21, [x21, x0]
  4049f4:	cbz	w21, 404ad4 <ferror@plt+0x2c64>
  4049f8:	cbz	w23, 404a7c <ferror@plt+0x2c0c>
  4049fc:	adrp	x0, 405000 <ferror@plt+0x3190>
  404a00:	mov	w1, w21
  404a04:	add	x0, x0, #0x270
  404a08:	bl	401d10 <strchr@plt>
  404a0c:	cbz	x0, 404aac <ferror@plt+0x2c3c>
  404a10:	add	x1, sp, #0x48
  404a14:	add	x23, x20, #0x1
  404a18:	mov	x0, x23
  404a1c:	strb	w21, [sp, #72]
  404a20:	strb	wzr, [sp, #73]
  404a24:	bl	403180 <ferror@plt+0x1310>
  404a28:	add	x1, x20, x0
  404a2c:	str	x0, [x24]
  404a30:	ldrsb	w1, [x1, #1]
  404a34:	cmp	w1, #0x0
  404a38:	ccmp	w21, w1, #0x0, ne  // ne = any
  404a3c:	b.ne	404ad4 <ferror@plt+0x2c64>  // b.any
  404a40:	add	x0, x0, #0x2
  404a44:	add	x21, x20, x0
  404a48:	ldrsb	w1, [x20, x0]
  404a4c:	cbz	w1, 404a5c <ferror@plt+0x2bec>
  404a50:	mov	x0, x22
  404a54:	bl	401d10 <strchr@plt>
  404a58:	cbz	x0, 404ad4 <ferror@plt+0x2c64>
  404a5c:	mov	x20, x23
  404a60:	ldp	x23, x24, [sp, #48]
  404a64:	str	x21, [x19]
  404a68:	mov	x0, x20
  404a6c:	ldp	x19, x20, [sp, #16]
  404a70:	ldp	x21, x22, [sp, #32]
  404a74:	ldp	x29, x30, [sp], #80
  404a78:	ret
  404a7c:	mov	x1, x22
  404a80:	mov	x0, x20
  404a84:	bl	401db0 <strcspn@plt>
  404a88:	str	x0, [x24]
  404a8c:	add	x0, x20, x0
  404a90:	ldp	x23, x24, [sp, #48]
  404a94:	str	x0, [x19]
  404a98:	mov	x0, x20
  404a9c:	ldp	x19, x20, [sp, #16]
  404aa0:	ldp	x21, x22, [sp, #32]
  404aa4:	ldp	x29, x30, [sp], #80
  404aa8:	ret
  404aac:	mov	x1, x22
  404ab0:	mov	x0, x20
  404ab4:	bl	403180 <ferror@plt+0x1310>
  404ab8:	str	x0, [x24]
  404abc:	add	x21, x20, x0
  404ac0:	ldrsb	w1, [x20, x0]
  404ac4:	cbz	w1, 404af4 <ferror@plt+0x2c84>
  404ac8:	mov	x0, x22
  404acc:	bl	401d10 <strchr@plt>
  404ad0:	cbnz	x0, 404af4 <ferror@plt+0x2c84>
  404ad4:	ldp	x23, x24, [sp, #48]
  404ad8:	str	x20, [x19]
  404adc:	mov	x20, #0x0                   	// #0
  404ae0:	mov	x0, x20
  404ae4:	ldp	x19, x20, [sp, #16]
  404ae8:	ldp	x21, x22, [sp, #32]
  404aec:	ldp	x29, x30, [sp], #80
  404af0:	ret
  404af4:	ldp	x23, x24, [sp, #48]
  404af8:	str	x21, [x19]
  404afc:	mov	x0, x20
  404b00:	ldp	x19, x20, [sp, #16]
  404b04:	ldp	x21, x22, [sp, #32]
  404b08:	ldp	x29, x30, [sp], #80
  404b0c:	ret
  404b10:	mov	x20, #0x0                   	// #0
  404b14:	mov	x0, x20
  404b18:	ldp	x19, x20, [sp, #16]
  404b1c:	ldp	x21, x22, [sp, #32]
  404b20:	ldp	x29, x30, [sp], #80
  404b24:	ret
  404b28:	stp	x29, x30, [sp, #-32]!
  404b2c:	mov	x29, sp
  404b30:	str	x19, [sp, #16]
  404b34:	mov	x19, x0
  404b38:	b	404b44 <ferror@plt+0x2cd4>
  404b3c:	cmp	w0, #0xa
  404b40:	b.eq	404b64 <ferror@plt+0x2cf4>  // b.none
  404b44:	mov	x0, x19
  404b48:	bl	401b80 <fgetc@plt>
  404b4c:	cmn	w0, #0x1
  404b50:	b.ne	404b3c <ferror@plt+0x2ccc>  // b.any
  404b54:	mov	w0, #0x1                   	// #1
  404b58:	ldr	x19, [sp, #16]
  404b5c:	ldp	x29, x30, [sp], #32
  404b60:	ret
  404b64:	mov	w0, #0x0                   	// #0
  404b68:	ldr	x19, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #32
  404b70:	ret
  404b74:	nop
  404b78:	stp	x29, x30, [sp, #-64]!
  404b7c:	mov	x29, sp
  404b80:	stp	x19, x20, [sp, #16]
  404b84:	adrp	x20, 416000 <ferror@plt+0x14190>
  404b88:	add	x20, x20, #0xdf0
  404b8c:	stp	x21, x22, [sp, #32]
  404b90:	adrp	x21, 416000 <ferror@plt+0x14190>
  404b94:	add	x21, x21, #0xde8
  404b98:	sub	x20, x20, x21
  404b9c:	mov	w22, w0
  404ba0:	stp	x23, x24, [sp, #48]
  404ba4:	mov	x23, x1
  404ba8:	mov	x24, x2
  404bac:	bl	401948 <memcpy@plt-0x38>
  404bb0:	cmp	xzr, x20, asr #3
  404bb4:	b.eq	404be0 <ferror@plt+0x2d70>  // b.none
  404bb8:	asr	x20, x20, #3
  404bbc:	mov	x19, #0x0                   	// #0
  404bc0:	ldr	x3, [x21, x19, lsl #3]
  404bc4:	mov	x2, x24
  404bc8:	add	x19, x19, #0x1
  404bcc:	mov	x1, x23
  404bd0:	mov	w0, w22
  404bd4:	blr	x3
  404bd8:	cmp	x20, x19
  404bdc:	b.ne	404bc0 <ferror@plt+0x2d50>  // b.any
  404be0:	ldp	x19, x20, [sp, #16]
  404be4:	ldp	x21, x22, [sp, #32]
  404be8:	ldp	x23, x24, [sp, #48]
  404bec:	ldp	x29, x30, [sp], #64
  404bf0:	ret
  404bf4:	nop
  404bf8:	ret
  404bfc:	nop
  404c00:	adrp	x2, 417000 <ferror@plt+0x15190>
  404c04:	mov	x1, #0x0                   	// #0
  404c08:	ldr	x2, [x2, #648]
  404c0c:	b	401a70 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404c10 <.fini>:
  404c10:	stp	x29, x30, [sp, #-16]!
  404c14:	mov	x29, sp
  404c18:	ldp	x29, x30, [sp], #16
  404c1c:	ret
