// Seed: 1510140172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  input wire id_46;
  output wire id_45;
  input wire id_44;
  inout wire id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  input wire id_39;
  input wire id_38;
  inout wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : -1] id_47;
  wire id_48;
endmodule
module module_1 #(
    parameter id_8 = 32'd46
) (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6
);
  assign id_1 = 1;
  wire _id_8 = id_0;
  assign id_1 = id_2 <-> 1;
  id_9 :
  assert property (@(posedge ~id_4 or posedge id_3) id_6)
  else;
  parameter id_10 = (1);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire ["" &&  -1 'b0 &&  id_8 : -1] id_11;
  parameter id_12 = id_10[1 : ""==(1)] - -1'b0;
endmodule
