Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2_isim_beh.exe -prj E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2_beh.prj work.reloj2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/Reloj.vhd" into library work
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 291: Formal port <clk_m_u> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 292: Formal port <clk_m_d> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 293: Formal port <clk_h_u> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 294: Formal port <clk_h_d> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 295: Formal port <clk_am_pm> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 296: Formal port <areset> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 297: Formal port <aload> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 298: Formal port <data> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 299: Formal port <upd_m_d> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 300: Formal port <upd_h_u> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 301: Formal port <upd_h_d> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 302: Formal port <upd_am_pm> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 303: Formal port <M_U_0> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 304: Formal port <M_U_1> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 305: Formal port <M_U_2> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 306: Formal port <M_U_3> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 307: Formal port <M_D_0> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 308: Formal port <M_D_1> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2/reloj2.vhf" Line 309: Formal port <M_D_2> does not exist in entity <Reloj_MUSER_reloj2>.  Please compare the definition of block <Reloj_MUSER_reloj2> to its component declaration and its instantion to detect the mismatch.
Sorry, too many errors..
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit reloj2 in library work failed
