<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GITS_CTLR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GITS_CTLR, ITS Control Register</h1><p>The GITS_CTLR characteristics are:</p><h2>Purpose</h2><p>Controls the operation of an ITS.</p><h2>Configuration</h2><p></p><p>The ITS_Number (bits [7:4]) and bit [1] fields apply only in GICv4 implementations, and are <span class="arm-defined-word">RES0</span> in GICv3 implementations.</p><h2>Attributes</h2><p>GITS_CTLR is a 32-bit register.</p><h2>Field descriptions</h2><p>The GITS_CTLR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#Quiescent_31">Quiescent</a></td><td class="lr" colspan="23"><a href="#0_30">RES0</a></td><td class="lr" colspan="4"><a href="#ITS_Number_7">ITS_Number</a></td><td class="lr" colspan="2"><a href="#0_3">RES0</a></td><td class="lr" colspan="1"><a href="#ImDe_1">ImDe</a></td><td class="lr" colspan="1"><a href="#Enabled_0">Enabled</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Quiescent_31">Quiescent, bit [31]
              </h4><p>Read-only. Indicates completion of all ITS operations when GITS_CTLR.Enabled == 0.</p><table class="valuetable"><tr><th>Quiescent</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The ITS is not quiescent and cannot be powered down.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The ITS is quiescent and can be powered down.</p></td></tr></table><p>For the ITS to be <ins>considered inactive</ins><del>quiescent</del>, there must be no transactions in progress. In addition, all operations required to ensure that mapping data is consistent with external memory must be complete.</p><div class="note"><span class="note-header">Note</span><p>In distributed GIC implementations, this bit is set to 1 only after the ITS forwards any operations that have not yet been completed to the Redistributors and receives confirmation that all such operations have reached the appropriate Redistributor.</p></div><p><ins>In GICv4.0 and GICv3.x, when</ins><del>When</del> GITS_CTLR.Enabled==1 the value of GITS_CTLR.Quiescent is <span class="arm-defined-word">UNKNOWN</span>.</p><p><ins>In GICv4.1, when GITS_CTLR.Enabled==1 the value of GITS_CTLR.Quiescent reads as 1 until the write to Enabled has taken effect and then reads as 0.</ins></p><p>This field resets to <span class="binarynumber">1</span>.
</p><h4 id="0_30">
                Bits [30:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="ITS_Number_7">ITS_Number, bits [7:4]
                  </h4><p>In GICv3 implementations this field is <span class="arm-defined-word">RES0</span>.</p><p>In GICv4 implementations with more than one ITS instance, this field indicates the ITS number for use with <span class="xref">VMOVP</span>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is programmable or RO.</p><p>If this field is programmable, changing this field when GITS_CTLR.Quiescent == 0 or GITS_CTLR.Enabled == 1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_3">
                Bits [3:2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="ImDe_1">ImDe, bit [1]
              </h4><p>In GICv3 implementations this bit is <span class="arm-defined-word">RES0</span>.</p><p>In GICv4 implementations this bit is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="Enabled_0">Enabled, bit [0]
              </h4><p>Controls whether the ITS is enabled:</p><table class="valuetable"><tr><th>Enabled</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The ITS is not enabled. Writes to <a href="ext-gits_translater.html">GITS_TRANSLATER</a> are ignored and no further command queue entries are processed.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The ITS is enabled. Writes to <a href="ext-gits_translater.html">GITS_TRANSLATER</a> result in interrupt translations and the command queue is processed.</p></td></tr></table><p>If a write to this register changes this field from 1 to 0, the ITS must ensure that both:</p><ul><li>Any caches containing mapping data are made consistent with external memory.
</li><li>GITS_CTLR.Quiescent == 0 until all caches are consistent with external memory.
</li></ul><p>Changing GITS_CTLR.Enabled from 0 to 1 when GITS_CTLR.Quiescent is 0 results in <span class="arm-defined-word">UNPREDICTABLE</span> behavior.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><h2>Accessing the GITS_CTLR</h2><h4>GITS_CTLR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0000</span></td><td>GITS_CTLR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>