

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8'
================================================================
* Date:           Sun Nov 13 23:03:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8019|     8019|  64.152 us|  64.152 us|  8019|  8019|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_7_VITIS_LOOP_113_8  |     8017|     8017|        19|          1|          1|  8000|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    596|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     620|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     620|    841|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln112_fu_234_p2        |         +|   0|  0|  14|          13|           1|
    |add_ln114_1_fu_336_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln114_2_fu_347_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln114_3_fu_357_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln114_fu_320_p2        |         +|   0|  0|  32|          32|           4|
    |counter_13_fu_271_p2       |         +|   0|  0|  39|          32|           1|
    |dst_counter_13_fu_385_p2   |         +|   0|  0|  39|          32|           4|
    |j_fu_285_p2                |         +|   0|  0|  13|           4|           1|
    |src_counter_18_fu_368_p2   |         +|   0|  0|  39|          32|          32|
    |src_counter_20_fu_380_p2   |         +|   0|  0|  39|          32|          32|
    |sub_ln114_fu_326_p2        |         -|   0|  0|  32|          32|          32|
    |icmp_ln112_fu_228_p2       |      icmp|   0|  0|  12|          13|           9|
    |icmp_ln113_fu_246_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln115_fu_260_p2       |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |counter_fu_277_p3          |    select|   0|  0|  32|           1|          32|
    |dst_counter_fu_391_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln112_fu_252_p3     |    select|   0|  0|   4|           1|           1|
    |src_counter_19_fu_373_p3   |    select|   0|  0|  32|           1|          32|
    |src_counter_fu_398_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 596|         398|         417|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |counter_10_fu_110         |   9|          2|   32|         64|
    |dst_counter_8_fu_102      |   9|          2|   32|         64|
    |gmem_blk_n_AR             |   9|          2|    1|          2|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |indvar_flatten105_fu_114  |   9|          2|   13|         26|
    |j_2_fu_98                 |   9|          2|    4|          8|
    |src_counter_17_fu_106     |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 117|         26|  121|        242|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |counter_10_fu_110                  |  32|   0|   32|          0|
    |dst_counter_8_fu_102               |  32|   0|   32|          0|
    |gmem_addr_6_reg_511                |  64|   0|   64|          0|
    |gmem_addr_read_reg_517             |   8|   0|    8|          0|
    |gmem_addr_reg_505                  |  64|   0|   64|          0|
    |icmp_ln112_reg_475                 |   1|   0|    1|          0|
    |icmp_ln115_reg_484                 |   1|   0|    1|          0|
    |indvar_flatten105_fu_114           |  13|   0|   13|          0|
    |j_2_fu_98                          |   4|   0|    4|          0|
    |mul_ln117_reg_500                  |  32|   0|   32|          0|
    |select_ln112_reg_479               |   4|   0|    4|          0|
    |select_ln63_cast_reg_470           |   7|   0|   32|         25|
    |skip_row_arr_load_reg_495          |  32|   0|   32|          0|
    |src_counter_17_fu_106              |  32|   0|   32|          0|
    |gmem_addr_6_reg_511                |  64|  32|   64|          0|
    |icmp_ln112_reg_475                 |  64|  32|    1|          0|
    |icmp_ln115_reg_484                 |  64|  32|    1|          0|
    |select_ln112_reg_479               |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 620| 128|  459|         25|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|grp_fu_1424_p_din0        |  out|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|grp_fu_1424_p_din1        |  out|    5|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|grp_fu_1424_p_dout0       |   in|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|grp_fu_1424_p_ce          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8|  return value|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WDATA          |  out|    8|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RDATA          |   in|    8|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|   11|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                                            gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                                            gmem|       pointer|
|dst_counter_4_reload      |   in|   32|     ap_none|                            dst_counter_4_reload|        scalar|
|src_buff                  |   in|   64|     ap_none|                                        src_buff|        scalar|
|dst_buff                  |   in|   64|     ap_none|                                        dst_buff|        scalar|
|skip_row_arr_address0     |  out|   10|   ap_memory|                                    skip_row_arr|         array|
|skip_row_arr_ce0          |  out|    1|   ap_memory|                                    skip_row_arr|         array|
|skip_row_arr_q0           |   in|   32|   ap_memory|                                    skip_row_arr|         array|
|icmp_ln31                 |   in|    1|     ap_none|                                       icmp_ln31|        scalar|
|select_ln63               |   in|    7|     ap_none|                                     select_ln63|        scalar|
|dst_counter_8_out         |  out|   32|      ap_vld|                               dst_counter_8_out|       pointer|
|dst_counter_8_out_ap_vld  |  out|    1|      ap_vld|                               dst_counter_8_out|       pointer|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 22 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dst_counter_8 = alloca i32 1"   --->   Operation 23 'alloca' 'dst_counter_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_counter_17 = alloca i32 1"   --->   Operation 24 'alloca' 'src_counter_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%counter_10 = alloca i32 1"   --->   Operation 25 'alloca' 'counter_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten105 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%select_ln63_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln63"   --->   Operation 27 'read' 'select_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%icmp_ln31_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln31"   --->   Operation 28 'read' 'icmp_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 29 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 30 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dst_counter_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dst_counter_4_reload"   --->   Operation 31 'read' 'dst_counter_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln63_cast = zext i7 %select_ln63_read"   --->   Operation 32 'zext' 'select_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten105"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter_10"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 22, i32 %src_counter_17"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dst_counter_4_reload_read, i32 %dst_counter_8"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j_2"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body145"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten105_load = load i13 %indvar_flatten105" [top.cpp:112]   --->   Operation 40 'load' 'indvar_flatten105_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.09ns)   --->   "%icmp_ln112 = icmp_eq  i13 %indvar_flatten105_load, i13 8000" [top.cpp:112]   --->   Operation 43 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.67ns)   --->   "%add_ln112 = add i13 %indvar_flatten105_load, i13 1" [top.cpp:112]   --->   Operation 44 'add' 'add_ln112' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc174, void %for.body186.preheader.exitStub" [top.cpp:112]   --->   Operation 45 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_2_load = load i4 %j_2" [top.cpp:113]   --->   Operation 46 'load' 'j_2_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%counter_10_load = load i32 %counter_10" [top.cpp:125]   --->   Operation 47 'load' 'counter_10_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln113 = icmp_eq  i4 %j_2_load, i4 8" [top.cpp:113]   --->   Operation 48 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i4 0, i4 %j_2_load" [top.cpp:112]   --->   Operation 49 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln115 = icmp_eq  i4 %select_ln112, i4 7" [top.cpp:115]   --->   Operation 50 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i32 %counter_10_load" [top.cpp:117]   --->   Operation 51 'zext' 'zext_ln117' <Predicate = (!icmp_ln112 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln117" [top.cpp:117]   --->   Operation 52 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln112 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:117]   --->   Operation 53 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln112 & icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%counter_13 = add i32 %counter_10_load, i32 1" [top.cpp:125]   --->   Operation 54 'add' 'counter_13' <Predicate = (!icmp_ln112)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.69ns)   --->   "%counter = select i1 %icmp_ln115, i32 %counter_13, i32 %counter_10_load" [top.cpp:115]   --->   Operation 55 'select' 'counter' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%j = add i4 %select_ln112, i4 1" [top.cpp:113]   --->   Operation 56 'add' 'j' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln113 = store i13 %add_ln112, i13 %indvar_flatten105" [top.cpp:113]   --->   Operation 57 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %counter, i32 %counter_10" [top.cpp:113]   --->   Operation 58 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln113 = store i4 %j, i4 %j_2" [top.cpp:113]   --->   Operation 59 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:117]   --->   Operation 60 'load' 'skip_row_arr_load' <Predicate = (icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln117 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:117]   --->   Operation 61 'mul' 'mul_ln117' <Predicate = (icmp_ln115 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln117 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:117]   --->   Operation 62 'mul' 'mul_ln117' <Predicate = (icmp_ln115 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%dst_counter_8_load = load i32 %dst_counter_8" [top.cpp:114]   --->   Operation 63 'load' 'dst_counter_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%src_counter_17_load = load i32 %src_counter_17" [top.cpp:114]   --->   Operation 64 'load' 'src_counter_17_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%j_2_cast = zext i4 %select_ln112" [top.cpp:112]   --->   Operation 65 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114 = add i32 %src_counter_17_load, i32 10" [top.cpp:114]   --->   Operation 66 'add' 'add_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln114 = sub i32 %add_ln114, i32 %j_2_cast" [top.cpp:114]   --->   Operation 67 'sub' 'sub_ln114' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %sub_ln114" [top.cpp:114]   --->   Operation 68 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln114_1 = add i64 %zext_ln114, i64 %src_buff_read" [top.cpp:114]   --->   Operation 69 'add' 'add_ln114_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln114_1" [top.cpp:114]   --->   Operation 70 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln114_2 = add i32 %j_2_cast, i32 %dst_counter_8_load" [top.cpp:114]   --->   Operation 71 'add' 'add_ln114_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i32 %add_ln114_2" [top.cpp:114]   --->   Operation 72 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln114_3 = add i64 %zext_ln114_1, i64 %dst_buff_read" [top.cpp:114]   --->   Operation 73 'add' 'add_ln114_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln114_3" [top.cpp:114]   --->   Operation 74 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.55ns)   --->   "%src_counter_18 = add i32 %mul_ln117, i32 %src_counter_17_load" [top.cpp:117]   --->   Operation 75 'add' 'src_counter_18' <Predicate = (icmp_ln115 & icmp_ln31_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node src_counter_20)   --->   "%src_counter_19 = select i1 %icmp_ln31_read, i32 %src_counter_18, i32 %src_counter_17_load" [top.cpp:31]   --->   Operation 76 'select' 'src_counter_19' <Predicate = (icmp_ln115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (2.55ns) (out node of the LUT)   --->   "%src_counter_20 = add i32 %src_counter_19, i32 %select_ln63_cast" [top.cpp:119]   --->   Operation 77 'add' 'src_counter_20' <Predicate = (icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%dst_counter_13 = add i32 %dst_counter_8_load, i32 8" [top.cpp:124]   --->   Operation 78 'add' 'dst_counter_13' <Predicate = (icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.69ns)   --->   "%dst_counter = select i1 %icmp_ln115, i32 %dst_counter_13, i32 %dst_counter_8_load" [top.cpp:115]   --->   Operation 79 'select' 'dst_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.69ns)   --->   "%src_counter = select i1 %icmp_ln115, i32 %src_counter_20, i32 %src_counter_17_load" [top.cpp:115]   --->   Operation 80 'select' 'src_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %src_counter, i32 %src_counter_17" [top.cpp:113]   --->   Operation 81 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %dst_counter, i32 %dst_counter_8" [top.cpp:113]   --->   Operation 82 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 83 [7/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 83 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 84 [6/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 84 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 85 [5/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 85 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 86 [4/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 86 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 87 [3/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 87 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 88 [2/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 88 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 89 [1/7] (8.00ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:114]   --->   Operation 89 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 90 [1/1] (8.00ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:114]   --->   Operation 90 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 91 [1/1] (8.00ns)   --->   "%gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_6, i32 1" [top.cpp:114]   --->   Operation 91 'writereq' 'gmem_addr_7_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 92 [1/1] (8.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_6, i8 %gmem_addr_read, i1 1" [top.cpp:114]   --->   Operation 92 'write' 'write_ln114' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 93 [5/5] (8.00ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_6" [top.cpp:114]   --->   Operation 93 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 94 [4/5] (8.00ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_6" [top.cpp:114]   --->   Operation 94 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.00>
ST_18 : Operation 95 [3/5] (8.00ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_6" [top.cpp:114]   --->   Operation 95 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 96 [2/5] (8.00ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_6" [top.cpp:114]   --->   Operation 96 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%dst_counter_8_load_1 = load i32 %dst_counter_8"   --->   Operation 103 'load' 'dst_counter_8_load_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_8_out, i32 %dst_counter_8_load_1"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_7_VITIS_LOOP_113_8_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [top.cpp:113]   --->   Operation 100 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/5] (8.00ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_6" [top.cpp:114]   --->   Operation 101 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body145" [top.cpp:113]   --->   Operation 102 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_counter_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip_row_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ icmp_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_counter_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                       (alloca           ) [ 011000000000000000000]
dst_counter_8             (alloca           ) [ 011111111111111111110]
src_counter_17            (alloca           ) [ 011111100000000000000]
counter_10                (alloca           ) [ 011000000000000000000]
indvar_flatten105         (alloca           ) [ 011000000000000000000]
select_ln63_read          (read             ) [ 000000000000000000000]
icmp_ln31_read            (read             ) [ 011111100000000000000]
dst_buff_read             (read             ) [ 011111100000000000000]
src_buff_read             (read             ) [ 011111100000000000000]
dst_counter_4_reload_read (read             ) [ 000000000000000000000]
select_ln63_cast          (zext             ) [ 011111100000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000]
indvar_flatten105_load    (load             ) [ 000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
icmp_ln112                (icmp             ) [ 011111111111111111110]
add_ln112                 (add              ) [ 000000000000000000000]
br_ln112                  (br               ) [ 000000000000000000000]
j_2_load                  (load             ) [ 000000000000000000000]
counter_10_load           (load             ) [ 000000000000000000000]
icmp_ln113                (icmp             ) [ 000000000000000000000]
select_ln112              (select           ) [ 010111100000000000000]
icmp_ln115                (icmp             ) [ 010111100000000000000]
zext_ln117                (zext             ) [ 000000000000000000000]
skip_row_arr_addr         (getelementptr    ) [ 010100000000000000000]
counter_13                (add              ) [ 000000000000000000000]
counter                   (select           ) [ 000000000000000000000]
j                         (add              ) [ 000000000000000000000]
store_ln113               (store            ) [ 000000000000000000000]
store_ln113               (store            ) [ 000000000000000000000]
store_ln113               (store            ) [ 000000000000000000000]
skip_row_arr_load         (load             ) [ 010011000000000000000]
mul_ln117                 (mul              ) [ 010000100000000000000]
dst_counter_8_load        (load             ) [ 000000000000000000000]
src_counter_17_load       (load             ) [ 000000000000000000000]
j_2_cast                  (zext             ) [ 000000000000000000000]
add_ln114                 (add              ) [ 000000000000000000000]
sub_ln114                 (sub              ) [ 000000000000000000000]
zext_ln114                (zext             ) [ 000000000000000000000]
add_ln114_1               (add              ) [ 000000000000000000000]
gmem_addr                 (getelementptr    ) [ 010000011111111000000]
add_ln114_2               (add              ) [ 000000000000000000000]
zext_ln114_1              (zext             ) [ 000000000000000000000]
add_ln114_3               (add              ) [ 000000000000000000000]
gmem_addr_6               (getelementptr    ) [ 010000011111111111111]
src_counter_18            (add              ) [ 000000000000000000000]
src_counter_19            (select           ) [ 000000000000000000000]
src_counter_20            (add              ) [ 000000000000000000000]
dst_counter_13            (add              ) [ 000000000000000000000]
dst_counter               (select           ) [ 000000000000000000000]
src_counter               (select           ) [ 000000000000000000000]
store_ln113               (store            ) [ 000000000000000000000]
store_ln113               (store            ) [ 000000000000000000000]
gmem_load_4_req           (readreq          ) [ 000000000000000000000]
gmem_addr_read            (read             ) [ 010000000000000100000]
gmem_addr_7_req           (writereq         ) [ 000000000000000000000]
write_ln114               (write            ) [ 000000000000000000000]
specloopname_ln0          (specloopname     ) [ 000000000000000000000]
empty                     (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000000000]
specloopname_ln113        (specloopname     ) [ 000000000000000000000]
gmem_addr_7_resp          (writeresp        ) [ 000000000000000000000]
br_ln113                  (br               ) [ 000000000000000000000]
dst_counter_8_load_1      (load             ) [ 000000000000000000000]
write_ln0                 (write            ) [ 000000000000000000000]
ret_ln0                   (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_counter_4_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_4_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_buff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="skip_row_arr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_row_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_ln31">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="select_ln63">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln63"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_counter_8_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_8_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_7_VITIS_LOOP_113_8_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dst_counter_8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_counter_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_counter_17_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_counter_17/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="counter_10_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten105_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten105/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln63_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln63_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln31_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln31_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dst_buff_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_buff_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dst_counter_4_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_counter_4_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="gmem_addr_read_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="8"/>
<pin id="158" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="8"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_7_req/14 gmem_addr_7_resp/16 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln114_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="9"/>
<pin id="170" dir="0" index="2" bw="8" slack="1"/>
<pin id="171" dir="0" index="3" bw="1" slack="0"/>
<pin id="172" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/19 "/>
</bind>
</comp>

<comp id="183" class="1004" name="skip_row_arr_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skip_row_arr_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_row_arr_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln63_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln63_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten105_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="1"/>
<pin id="227" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten105_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln112_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="13" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln112_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_2_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="counter_10_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_10_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln113_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln112_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln115_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln117_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="counter_13_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_13/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="counter_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln113_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="1"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln113_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln113_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln117/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="dst_counter_8_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="5"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_8_load/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="src_counter_17_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="5"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_17_load/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_2_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="4"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln114_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln114_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln114_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln114_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="5"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="gmem_addr_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln114_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln114_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln114_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="5"/>
<pin id="360" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="gmem_addr_6_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="src_counter_18_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_18/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="src_counter_19_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="5"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter_19/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="src_counter_20_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="5"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_20/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="dst_counter_13_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_counter_13/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="dst_counter_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="4"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_counter/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="src_counter_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="4"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln113_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="5"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln113_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="5"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="dst_counter_8_load_1_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="18"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_8_load_1/19 "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="dst_counter_8_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_counter_8 "/>
</bind>
</comp>

<comp id="434" class="1005" name="src_counter_17_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_counter_17 "/>
</bind>
</comp>

<comp id="441" class="1005" name="counter_10_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_10 "/>
</bind>
</comp>

<comp id="448" class="1005" name="indvar_flatten105_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="13" slack="0"/>
<pin id="450" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten105 "/>
</bind>
</comp>

<comp id="455" class="1005" name="icmp_ln31_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln31_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="dst_buff_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="5"/>
<pin id="462" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="src_buff_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="5"/>
<pin id="467" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="select_ln63_cast_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="5"/>
<pin id="472" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln63_cast "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln112_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="17"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="479" class="1005" name="select_ln112_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="4"/>
<pin id="481" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln112 "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_ln115_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="2"/>
<pin id="486" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="490" class="1005" name="skip_row_arr_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="1"/>
<pin id="492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="skip_row_arr_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="mul_ln117_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln117 "/>
</bind>
</comp>

<comp id="505" class="1005" name="gmem_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="gmem_addr_6_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="8"/>
<pin id="513" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="517" class="1005" name="gmem_addr_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="118" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="142" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="243" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="275"><net_src comp="243" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="260" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="243" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="252" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="234" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="277" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="285" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="2" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="317" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="311" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="2" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="314" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="314" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="311" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="311" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="380" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="314" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="391" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="422"><net_src comp="98" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="429"><net_src comp="102" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="437"><net_src comp="106" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="444"><net_src comp="110" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="451"><net_src comp="114" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="458"><net_src comp="124" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="463"><net_src comp="130" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="468"><net_src comp="136" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="473"><net_src comp="196" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="478"><net_src comp="228" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="252" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="487"><net_src comp="260" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="493"><net_src comp="183" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="498"><net_src comp="190" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="503"><net_src comp="306" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="508"><net_src comp="341" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="514"><net_src comp="362" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="520"><net_src comp="155" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="167" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 15 16 17 18 19 20 }
	Port: dst_counter_8_out | {19 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : dst_counter_4_reload | {1 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : gmem | {7 8 9 10 11 12 13 14 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : src_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : dst_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : skip_row_arr | {2 3 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : icmp_ln31 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8 : select_ln63 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		icmp_ln113 : 1
		select_ln112 : 2
		icmp_ln115 : 3
		zext_ln117 : 1
		skip_row_arr_addr : 2
		skip_row_arr_load : 3
		counter_13 : 1
		counter : 4
		j : 3
		store_ln113 : 2
		store_ln113 : 5
		store_ln113 : 4
	State 3
	State 4
	State 5
	State 6
		add_ln114 : 1
		sub_ln114 : 2
		zext_ln114 : 3
		add_ln114_1 : 4
		gmem_addr : 5
		add_ln114_2 : 1
		zext_ln114_1 : 2
		add_ln114_3 : 3
		gmem_addr_6 : 4
		src_counter_18 : 1
		src_counter_19 : 2
		src_counter_20 : 3
		dst_counter_13 : 1
		dst_counter : 2
		src_counter : 4
		store_ln113 : 5
		store_ln113 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		write_ln0 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln112_fu_234           |    0    |    0    |    14   |
|          |           counter_13_fu_271           |    0    |    0    |    39   |
|          |                j_fu_285               |    0    |    0    |    13   |
|          |            add_ln114_fu_320           |    0    |    0    |    32   |
|    add   |           add_ln114_1_fu_336          |    0    |    0    |    71   |
|          |           add_ln114_2_fu_347          |    0    |    0    |    39   |
|          |           add_ln114_3_fu_357          |    0    |    0    |    71   |
|          |         src_counter_18_fu_368         |    0    |    0    |    39   |
|          |         src_counter_20_fu_380         |    0    |    0    |    39   |
|          |         dst_counter_13_fu_385         |    0    |    0    |    39   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |               grp_fu_306              |    1    |   165   |    50   |
|----------|---------------------------------------|---------|---------|---------|
|          |          select_ln112_fu_252          |    0    |    0    |    4    |
|          |             counter_fu_277            |    0    |    0    |    32   |
|  select  |         src_counter_19_fu_373         |    0    |    0    |    32   |
|          |           dst_counter_fu_391          |    0    |    0    |    32   |
|          |           src_counter_fu_398          |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |            sub_ln114_fu_326           |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|          |           icmp_ln112_fu_228           |    0    |    0    |    12   |
|   icmp   |           icmp_ln113_fu_246           |    0    |    0    |    9    |
|          |           icmp_ln115_fu_260           |    0    |    0    |    9    |
|----------|---------------------------------------|---------|---------|---------|
|          |      select_ln63_read_read_fu_118     |    0    |    0    |    0    |
|          |       icmp_ln31_read_read_fu_124      |    0    |    0    |    0    |
|   read   |       dst_buff_read_read_fu_130       |    0    |    0    |    0    |
|          |       src_buff_read_read_fu_136       |    0    |    0    |    0    |
|          | dst_counter_4_reload_read_read_fu_142 |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_155      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_148          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_160         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |        write_ln114_write_fu_167       |    0    |    0    |    0    |
|          |         write_ln0_write_fu_176        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        select_ln63_cast_fu_196        |    0    |    0    |    0    |
|          |           zext_ln117_fu_266           |    0    |    0    |    0    |
|   zext   |            j_2_cast_fu_317            |    0    |    0    |    0    |
|          |           zext_ln114_fu_332           |    0    |    0    |    0    |
|          |          zext_ln114_1_fu_353          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    1    |   165   |   640   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    counter_10_reg_441   |   32   |
|  dst_buff_read_reg_460  |   64   |
|  dst_counter_8_reg_426  |   32   |
|   gmem_addr_6_reg_511   |    8   |
|  gmem_addr_read_reg_517 |    8   |
|    gmem_addr_reg_505    |    8   |
|    icmp_ln112_reg_475   |    1   |
|    icmp_ln115_reg_484   |    1   |
|  icmp_ln31_read_reg_455 |    1   |
|indvar_flatten105_reg_448|   13   |
|       j_2_reg_419       |    4   |
|    mul_ln117_reg_500    |   32   |
|   select_ln112_reg_479  |    4   |
| select_ln63_cast_reg_470|   32   |
|skip_row_arr_addr_reg_490|   10   |
|skip_row_arr_load_reg_495|   32   |
|  src_buff_read_reg_465  |   64   |
|  src_counter_17_reg_434 |   32   |
+-------------------------+--------+
|          Total          |   378  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_160 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_190  |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   22   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   640  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   378  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   543  |   649  |
+-----------+--------+--------+--------+--------+
