// Seed: 3078043451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_16 = 1'd0;
  assign module_1.id_3 = 0;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5,
    output tri id_6,
    output tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    input tri0 id_12,
    output wor id_13,
    output wire id_14,
    output supply0 id_15,
    input tri1 id_16,
    input uwire id_17,
    input supply1 id_18,
    input uwire id_19
);
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21,
      id_21,
      id_22,
      id_22,
      id_21,
      id_22,
      id_21,
      id_21,
      id_22,
      id_22,
      id_22
  );
endmodule
