

================================================================
== Vivado HLS Report for 'compute_add'
================================================================
* Date:           Tue Apr 19 22:13:58 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab5_vadd_dma_azaz
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108| 41.080 us | 41.080 us |  4108|  4108|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4106|     4106|        12|          1|          1|  4096|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     68|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        0|      -|     369|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     717|    963|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |krnl_vadd_fadd_32bkb_U27  |krnl_vadd_fadd_32bkb  |        0|      2|  205|  390|    0|
    |krnl_vadd_fmul_32cud_U28  |krnl_vadd_fmul_32cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_189_p2                  |     +    |      0|  0|  38|          31|           1|
    |ap_block_state13_pp0_stage0_iter11  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_184_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  68|          70|          40|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_blk_n                   |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |i_0_i_i_reg_161           |   9|          2|   31|         62|
    |in1_stream_V_blk_n        |   9|          2|    1|          2|
    |in2_stream_V_blk_n        |   9|          2|    1|          2|
    |out_stream_V_blk_n        |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |size_blk_n                |   9|          2|    1|          2|
    |size_out_blk_n            |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 120|         26|   42|         86|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_read_reg_195            |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_i_i_reg_161           |  31|   0|   31|          0|
    |icmp_ln25_reg_205         |   1|   0|    1|          0|
    |size_read_reg_200         |  32|   0|   32|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_1_reg_219             |  32|   0|   32|          0|
    |tmp_2_i_i_reg_224         |  32|   0|   32|          0|
    |tmp_2_reg_229             |  32|   0|   32|          0|
    |tmp_reg_214               |  32|   0|   32|          0|
    |icmp_ln25_reg_205         |  64|  32|    1|          0|
    |tmp_1_reg_219             |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 369|  64|  274|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  compute_add | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  compute_add | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  compute_add | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |  compute_add | return value |
|ap_done               | out |    1| ap_ctrl_hs |  compute_add | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  compute_add | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  compute_add | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  compute_add | return value |
|start_out             | out |    1| ap_ctrl_hs |  compute_add | return value |
|start_write           | out |    1| ap_ctrl_hs |  compute_add | return value |
|a_dout                |  in |   32|   ap_fifo  |       a      |    pointer   |
|a_empty_n             |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read                | out |    1|   ap_fifo  |       a      |    pointer   |
|size_dout             |  in |   32|   ap_fifo  |     size     |    pointer   |
|size_empty_n          |  in |    1|   ap_fifo  |     size     |    pointer   |
|size_read             | out |    1|   ap_fifo  |     size     |    pointer   |
|size_out_din          | out |   32|   ap_fifo  |   size_out   |    pointer   |
|size_out_full_n       |  in |    1|   ap_fifo  |   size_out   |    pointer   |
|size_out_write        | out |    1|   ap_fifo  |   size_out   |    pointer   |
|in1_stream_V_dout     |  in |   32|   ap_fifo  | in1_stream_V |    pointer   |
|in1_stream_V_empty_n  |  in |    1|   ap_fifo  | in1_stream_V |    pointer   |
|in1_stream_V_read     | out |    1|   ap_fifo  | in1_stream_V |    pointer   |
|in2_stream_V_dout     |  in |   32|   ap_fifo  | in2_stream_V |    pointer   |
|in2_stream_V_empty_n  |  in |    1|   ap_fifo  | in2_stream_V |    pointer   |
|in2_stream_V_read     | out |    1|   ap_fifo  | in2_stream_V |    pointer   |
|out_stream_V_din      | out |   32|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_full_n   |  in |    1|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_write    | out |    1|   ap_fifo  | out_stream_V |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

