<stg><name>dateport_O_layer</name>


<trans_list>

<trans id="157" from="1" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="64">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="2">
<condition id="66">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="15">
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="3" to="4">
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="3">
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="4">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="16" to="17">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="17" to="18">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="18" to="19">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="19" to="20">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="20" to="21">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="21" to="22">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="22" to="23">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="23" to="24">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="24" to="25">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="25" to="26">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="26" to="27">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="27" to="28">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="28" to="29">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="29" to="30">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="30" to="31">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="31" to="32">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="32" to="33">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="33" to="34">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="34" to="35">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="35" to="36">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="36" to="37">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="37" to="38">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="38" to="39">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="39" to="40">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="40" to="41">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="41" to="42">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="42" to="43">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="43" to="44">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="44" to="45">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="45" to="46">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="46" to="47">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="47" to="48">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="48" to="49">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="49" to="50">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="50" to="51">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="51" to="15">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_9, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_9 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_v_addr = getelementptr [10 x float]* @output_v, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_v_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %output_v_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %i_1 = phi i4 [ 0, %1 ], [ %i_8, %.preheader4 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i4 %i_1, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:3  %i_8 = add i4 %i_1, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.preheader, label %.preheader4.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_s = zext i4 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %output_v_addr_1 = getelementptr [10 x float]* @output_v, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_v_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %tmp_trn_cast = zext i4 %i_1 to i9

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i5 [ %j_7, %3 ], [ 0, %.preheader4.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond1 = icmp eq i5 %j, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %j_7 = add i5 %j, 1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond1, label %.preheader5, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_41 = zext i5 %j to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C5_y_addr = getelementptr [30 x float]* @C5_y, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="C5_y_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="5">
<![CDATA[
:3  %C5_y_load = load float* %C5_y_addr, align 4

]]></node>
<StgValue><ssdm name="C5_y_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:4  %tmp_88 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j, i3 0)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="8">
<![CDATA[
:5  %p_shl_cast = zext i8 %tmp_88 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:6  %tmp_89 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j, i1 false)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="9" op_0_bw="6">
<![CDATA[
:7  %p_shl3_cast = zext i6 %tmp_89 to i9

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %output_wei_addr1 = add i9 %p_shl3_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="output_wei_addr1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %output_wei_addr2 = add i9 %output_wei_addr1, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="output_wei_addr2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_90 = zext i9 %output_wei_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_wei_addr = getelementptr [300 x float]* @output_wei, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="output_wei_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:12  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="5">
<![CDATA[
:3  %C5_y_load = load float* %C5_y_addr, align 4

]]></node>
<StgValue><ssdm name="C5_y_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:12  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_42 = fmul float %C5_y_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_42 = fmul float %C5_y_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
:0  %output_v_load = load float* %output_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_v_load"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_42 = fmul float %C5_y_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
:0  %output_v_load = load float* %output_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_v_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_42 = fmul float %C5_y_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fadd float %output_v_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fadd float %output_v_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fadd float %output_v_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fadd float %output_v_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fadd float %output_v_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:15  store float %tmp_43, float* %output_v_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i4 [ %i_10, %4 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i_2, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_10 = add i4 %i_2, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_40 = zext i4 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_v_addr_2 = getelementptr [10 x float]* @output_v, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="output_v_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_v_load_1 = load float* %output_v_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_v_load_1"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_bias_addr = getelementptr [10 x float]* @output_bias, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="output_bias_addr"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_bias_load = load float* %output_bias_addr, align 4

]]></node>
<StgValue><ssdm name="output_bias_load"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_v_load_1 = load float* %output_v_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_v_load_1"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_bias_load = load float* %output_bias_addr, align 4

]]></node>
<StgValue><ssdm name="output_bias_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %output_v_load_1, %output_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %output_v_load_1, %output_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %output_v_load_1, %output_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %output_v_load_1, %output_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %output_v_load_1, %output_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
:6  %dtemp_to_int_i = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="dtemp_to_int_i"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %dtemp_neg_i = xor i32 %dtemp_to_int_i, -2147483648

]]></node>
<StgValue><ssdm name="dtemp_neg_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32">
<![CDATA[
:8  %dtemp = bitcast i32 %dtemp_neg_i to float

]]></node>
<StgValue><ssdm name="dtemp"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="126" st_id="24" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="127" st_id="25" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="129" st_id="27" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="130" st_id="28" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="131" st_id="29" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="132" st_id="30" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = call float @llvm.exp.f32(float %dtemp) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="133" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_28 = fadd float %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="134" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_28 = fadd float %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="135" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_28 = fadd float %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="136" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_28 = fadd float %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="137" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_28 = fadd float %tmp_i, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="138" st_id="36" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="139" st_id="37" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="140" st_id="38" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="141" st_id="39" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="142" st_id="40" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="143" st_id="41" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="144" st_id="42" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="145" st_id="43" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="146" st_id="44" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="147" st_id="45" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="148" st_id="46" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="149" st_id="47" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="150" st_id="48" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="151" st_id="49" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="152" st_id="50" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="153" st_id="51" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_225_i = fdiv float 1.000000e+00, %tmp_i_28

]]></node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>

<operation id="154" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %output_y_addr = getelementptr [10 x float]* @output_y, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="output_y_addr"/></StgValue>
</operation>

<operation id="155" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store float %tmp_225_i, float* %output_y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="213" name="output_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="C5_y" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C5_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="output_wei" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_wei"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="output_bias" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="output_y" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="219" from="stg_218" to="i" fromId="218" toId="53">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="stg_52" to="i" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="i_9" to="i" fromId="56" toId="53">
<BackEdge/>
<condition id="177">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="stg_61" to="i" fromId="61" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="223" from="i" to="exitcond3" fromId="53" toId="54">
</dataflow>
<dataflow id="225" from="stg_224" to="exitcond3" fromId="224" toId="54">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="226" toId="55">
</dataflow>
<dataflow id="229" from="stg_228" to="empty" fromId="228" toId="55">
</dataflow>
<dataflow id="230" from="stg_228" to="empty" fromId="228" toId="55">
</dataflow>
<dataflow id="231" from="stg_228" to="empty" fromId="228" toId="55">
</dataflow>
<dataflow id="232" from="i" to="i_9" fromId="53" toId="56">
</dataflow>
<dataflow id="234" from="stg_233" to="i_9" fromId="233" toId="56">
</dataflow>
<dataflow id="235" from="exitcond3" to="stg_57" fromId="54" toId="57">
</dataflow>
<dataflow id="236" from="i" to="tmp" fromId="53" toId="58">
</dataflow>
<dataflow id="237" from="output_v" to="output_v_addr" fromId="213" toId="59">
</dataflow>
<dataflow id="239" from="stg_238" to="output_v_addr" fromId="238" toId="59">
</dataflow>
<dataflow id="240" from="tmp" to="output_v_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="242" from="stg_241" to="stg_60" fromId="241" toId="60">
</dataflow>
<dataflow id="243" from="output_v_addr" to="stg_60" fromId="59" toId="60">
</dataflow>
<dataflow id="244" from="stg_218" to="i_1" fromId="218" toId="62">
<condition id="178">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="stg_57" to="i_1" fromId="57" toId="62">
</dataflow>
<dataflow id="246" from="i_8" to="i_1" fromId="65" toId="62">
<BackEdge/>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="stg_75" to="i_1" fromId="75" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="248" from="i_1" to="exitcond2" fromId="62" toId="63">
</dataflow>
<dataflow id="249" from="stg_224" to="exitcond2" fromId="224" toId="63">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="226" toId="64">
</dataflow>
<dataflow id="251" from="stg_228" to="empty_25" fromId="228" toId="64">
</dataflow>
<dataflow id="252" from="stg_228" to="empty_25" fromId="228" toId="64">
</dataflow>
<dataflow id="253" from="stg_228" to="empty_25" fromId="228" toId="64">
</dataflow>
<dataflow id="254" from="i_1" to="i_8" fromId="62" toId="65">
</dataflow>
<dataflow id="255" from="stg_233" to="i_8" fromId="233" toId="65">
</dataflow>
<dataflow id="256" from="exitcond2" to="stg_66" fromId="63" toId="66">
</dataflow>
<dataflow id="257" from="i_1" to="tmp_s" fromId="62" toId="67">
</dataflow>
<dataflow id="258" from="output_v" to="output_v_addr_1" fromId="213" toId="68">
</dataflow>
<dataflow id="259" from="stg_238" to="output_v_addr_1" fromId="238" toId="68">
</dataflow>
<dataflow id="260" from="tmp_s" to="output_v_addr_1" fromId="67" toId="68">
</dataflow>
<dataflow id="261" from="i_1" to="tmp_trn_cast" fromId="62" toId="69">
</dataflow>
<dataflow id="262" from="j_7" to="j" fromId="74" toId="71">
<BackEdge/>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="stg_102" to="j" fromId="102" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="265" from="stg_264" to="j" fromId="264" toId="71">
<condition id="181">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="stg_70" to="j" fromId="70" toId="71">
</dataflow>
<dataflow id="267" from="j" to="exitcond1" fromId="71" toId="72">
</dataflow>
<dataflow id="269" from="stg_268" to="exitcond1" fromId="268" toId="72">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="226" toId="73">
</dataflow>
<dataflow id="272" from="stg_271" to="empty_26" fromId="271" toId="73">
</dataflow>
<dataflow id="273" from="stg_271" to="empty_26" fromId="271" toId="73">
</dataflow>
<dataflow id="274" from="stg_271" to="empty_26" fromId="271" toId="73">
</dataflow>
<dataflow id="275" from="j" to="j_7" fromId="71" toId="74">
</dataflow>
<dataflow id="277" from="stg_276" to="j_7" fromId="276" toId="74">
</dataflow>
<dataflow id="278" from="exitcond1" to="stg_75" fromId="72" toId="75">
</dataflow>
<dataflow id="279" from="j" to="tmp_41" fromId="71" toId="76">
</dataflow>
<dataflow id="280" from="C5_y" to="C5_y_addr" fromId="214" toId="77">
</dataflow>
<dataflow id="281" from="stg_238" to="C5_y_addr" fromId="238" toId="77">
</dataflow>
<dataflow id="282" from="tmp_41" to="C5_y_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="283" from="C5_y_addr" to="C5_y_load" fromId="77" toId="78">
</dataflow>
<dataflow id="285" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_88" fromId="284" toId="79">
</dataflow>
<dataflow id="286" from="j" to="tmp_88" fromId="71" toId="79">
</dataflow>
<dataflow id="288" from="stg_287" to="tmp_88" fromId="287" toId="79">
</dataflow>
<dataflow id="289" from="tmp_88" to="p_shl_cast" fromId="79" toId="80">
</dataflow>
<dataflow id="291" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_89" fromId="290" toId="81">
</dataflow>
<dataflow id="292" from="j" to="tmp_89" fromId="71" toId="81">
</dataflow>
<dataflow id="294" from="stg_293" to="tmp_89" fromId="293" toId="81">
</dataflow>
<dataflow id="295" from="tmp_89" to="p_shl3_cast" fromId="81" toId="82">
</dataflow>
<dataflow id="296" from="p_shl3_cast" to="output_wei_addr1" fromId="82" toId="83">
</dataflow>
<dataflow id="297" from="p_shl_cast" to="output_wei_addr1" fromId="80" toId="83">
</dataflow>
<dataflow id="298" from="output_wei_addr1" to="output_wei_addr2" fromId="83" toId="84">
</dataflow>
<dataflow id="299" from="tmp_trn_cast" to="output_wei_addr2" fromId="69" toId="84">
</dataflow>
<dataflow id="300" from="output_wei_addr2" to="tmp_90" fromId="84" toId="85">
</dataflow>
<dataflow id="301" from="output_wei" to="output_wei_addr" fromId="215" toId="86">
</dataflow>
<dataflow id="302" from="stg_238" to="output_wei_addr" fromId="238" toId="86">
</dataflow>
<dataflow id="303" from="tmp_90" to="output_wei_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="304" from="output_wei_addr" to="output_wei_load" fromId="86" toId="87">
</dataflow>
<dataflow id="305" from="C5_y_addr" to="C5_y_load" fromId="77" toId="88">
</dataflow>
<dataflow id="306" from="output_wei_addr" to="output_wei_load" fromId="86" toId="89">
</dataflow>
<dataflow id="307" from="C5_y_load" to="tmp_42" fromId="88" toId="90">
</dataflow>
<dataflow id="308" from="output_wei_load" to="tmp_42" fromId="89" toId="90">
</dataflow>
<dataflow id="309" from="C5_y_load" to="tmp_42" fromId="88" toId="91">
</dataflow>
<dataflow id="310" from="output_wei_load" to="tmp_42" fromId="89" toId="91">
</dataflow>
<dataflow id="311" from="output_v_addr_1" to="output_v_load" fromId="68" toId="92">
</dataflow>
<dataflow id="312" from="C5_y_load" to="tmp_42" fromId="88" toId="93">
</dataflow>
<dataflow id="313" from="output_wei_load" to="tmp_42" fromId="89" toId="93">
</dataflow>
<dataflow id="314" from="output_v_addr_1" to="output_v_load" fromId="68" toId="94">
</dataflow>
<dataflow id="315" from="C5_y_load" to="tmp_42" fromId="88" toId="95">
</dataflow>
<dataflow id="316" from="output_wei_load" to="tmp_42" fromId="89" toId="95">
</dataflow>
<dataflow id="317" from="output_v_load" to="tmp_43" fromId="94" toId="96">
</dataflow>
<dataflow id="318" from="tmp_42" to="tmp_43" fromId="95" toId="96">
</dataflow>
<dataflow id="319" from="output_v_load" to="tmp_43" fromId="94" toId="97">
</dataflow>
<dataflow id="320" from="tmp_42" to="tmp_43" fromId="95" toId="97">
</dataflow>
<dataflow id="321" from="output_v_load" to="tmp_43" fromId="94" toId="98">
</dataflow>
<dataflow id="322" from="tmp_42" to="tmp_43" fromId="95" toId="98">
</dataflow>
<dataflow id="323" from="output_v_load" to="tmp_43" fromId="94" toId="99">
</dataflow>
<dataflow id="324" from="tmp_42" to="tmp_43" fromId="95" toId="99">
</dataflow>
<dataflow id="325" from="output_v_load" to="tmp_43" fromId="94" toId="100">
</dataflow>
<dataflow id="326" from="tmp_42" to="tmp_43" fromId="95" toId="100">
</dataflow>
<dataflow id="327" from="tmp_43" to="stg_101" fromId="100" toId="101">
</dataflow>
<dataflow id="328" from="output_v_addr_1" to="stg_101" fromId="68" toId="101">
</dataflow>
<dataflow id="329" from="i_10" to="i_2" fromId="106" toId="103">
<BackEdge/>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="330" from="stg_156" to="i_2" fromId="156" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="331" from="stg_218" to="i_2" fromId="218" toId="103">
<condition id="183">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="stg_66" to="i_2" fromId="66" toId="103">
</dataflow>
<dataflow id="333" from="i_2" to="exitcond" fromId="103" toId="104">
</dataflow>
<dataflow id="334" from="stg_224" to="exitcond" fromId="224" toId="104">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="226" toId="105">
</dataflow>
<dataflow id="336" from="stg_228" to="empty_27" fromId="228" toId="105">
</dataflow>
<dataflow id="337" from="stg_228" to="empty_27" fromId="228" toId="105">
</dataflow>
<dataflow id="338" from="stg_228" to="empty_27" fromId="228" toId="105">
</dataflow>
<dataflow id="339" from="i_2" to="i_10" fromId="103" toId="106">
</dataflow>
<dataflow id="340" from="stg_233" to="i_10" fromId="233" toId="106">
</dataflow>
<dataflow id="341" from="exitcond" to="stg_107" fromId="104" toId="107">
</dataflow>
<dataflow id="342" from="i_2" to="tmp_40" fromId="103" toId="108">
</dataflow>
<dataflow id="343" from="output_v" to="output_v_addr_2" fromId="213" toId="109">
</dataflow>
<dataflow id="344" from="stg_238" to="output_v_addr_2" fromId="238" toId="109">
</dataflow>
<dataflow id="345" from="tmp_40" to="output_v_addr_2" fromId="108" toId="109">
</dataflow>
<dataflow id="346" from="output_v_addr_2" to="output_v_load_1" fromId="109" toId="110">
</dataflow>
<dataflow id="347" from="output_bias" to="output_bias_addr" fromId="216" toId="111">
</dataflow>
<dataflow id="348" from="stg_238" to="output_bias_addr" fromId="238" toId="111">
</dataflow>
<dataflow id="349" from="tmp_40" to="output_bias_addr" fromId="108" toId="111">
</dataflow>
<dataflow id="350" from="output_bias_addr" to="output_bias_load" fromId="111" toId="112">
</dataflow>
<dataflow id="351" from="output_v_addr_2" to="output_v_load_1" fromId="109" toId="114">
</dataflow>
<dataflow id="352" from="output_bias_addr" to="output_bias_load" fromId="111" toId="115">
</dataflow>
<dataflow id="353" from="output_v_load_1" to="temp" fromId="114" toId="116">
</dataflow>
<dataflow id="354" from="output_bias_load" to="temp" fromId="115" toId="116">
</dataflow>
<dataflow id="355" from="output_v_load_1" to="temp" fromId="114" toId="117">
</dataflow>
<dataflow id="356" from="output_bias_load" to="temp" fromId="115" toId="117">
</dataflow>
<dataflow id="357" from="output_v_load_1" to="temp" fromId="114" toId="118">
</dataflow>
<dataflow id="358" from="output_bias_load" to="temp" fromId="115" toId="118">
</dataflow>
<dataflow id="359" from="output_v_load_1" to="temp" fromId="114" toId="119">
</dataflow>
<dataflow id="360" from="output_bias_load" to="temp" fromId="115" toId="119">
</dataflow>
<dataflow id="361" from="output_v_load_1" to="temp" fromId="114" toId="120">
</dataflow>
<dataflow id="362" from="output_bias_load" to="temp" fromId="115" toId="120">
</dataflow>
<dataflow id="363" from="temp" to="dtemp_to_int_i" fromId="120" toId="121">
</dataflow>
<dataflow id="364" from="dtemp_to_int_i" to="dtemp_neg_i" fromId="121" toId="122">
</dataflow>
<dataflow id="366" from="stg_365" to="dtemp_neg_i" fromId="365" toId="122">
</dataflow>
<dataflow id="367" from="dtemp_neg_i" to="dtemp" fromId="122" toId="123">
</dataflow>
<dataflow id="369" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="124">
</dataflow>
<dataflow id="370" from="dtemp" to="tmp_i" fromId="123" toId="124">
</dataflow>
<dataflow id="371" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="125">
</dataflow>
<dataflow id="372" from="dtemp" to="tmp_i" fromId="123" toId="125">
</dataflow>
<dataflow id="373" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="126">
</dataflow>
<dataflow id="374" from="dtemp" to="tmp_i" fromId="123" toId="126">
</dataflow>
<dataflow id="375" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="127">
</dataflow>
<dataflow id="376" from="dtemp" to="tmp_i" fromId="123" toId="127">
</dataflow>
<dataflow id="377" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="128">
</dataflow>
<dataflow id="378" from="dtemp" to="tmp_i" fromId="123" toId="128">
</dataflow>
<dataflow id="379" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="129">
</dataflow>
<dataflow id="380" from="dtemp" to="tmp_i" fromId="123" toId="129">
</dataflow>
<dataflow id="381" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="130">
</dataflow>
<dataflow id="382" from="dtemp" to="tmp_i" fromId="123" toId="130">
</dataflow>
<dataflow id="383" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="131">
</dataflow>
<dataflow id="384" from="dtemp" to="tmp_i" fromId="123" toId="131">
</dataflow>
<dataflow id="385" from="llvm.exp.f32" to="tmp_i" fromId="368" toId="132">
</dataflow>
<dataflow id="386" from="dtemp" to="tmp_i" fromId="123" toId="132">
</dataflow>
<dataflow id="387" from="tmp_i" to="tmp_i_28" fromId="132" toId="133">
</dataflow>
<dataflow id="389" from="stg_388" to="tmp_i_28" fromId="388" toId="133">
</dataflow>
<dataflow id="390" from="tmp_i" to="tmp_i_28" fromId="132" toId="134">
</dataflow>
<dataflow id="391" from="stg_388" to="tmp_i_28" fromId="388" toId="134">
</dataflow>
<dataflow id="392" from="tmp_i" to="tmp_i_28" fromId="132" toId="135">
</dataflow>
<dataflow id="393" from="stg_388" to="tmp_i_28" fromId="388" toId="135">
</dataflow>
<dataflow id="394" from="tmp_i" to="tmp_i_28" fromId="132" toId="136">
</dataflow>
<dataflow id="395" from="stg_388" to="tmp_i_28" fromId="388" toId="136">
</dataflow>
<dataflow id="396" from="tmp_i" to="tmp_i_28" fromId="132" toId="137">
</dataflow>
<dataflow id="397" from="stg_388" to="tmp_i_28" fromId="388" toId="137">
</dataflow>
<dataflow id="398" from="stg_388" to="tmp_225_i" fromId="388" toId="138">
</dataflow>
<dataflow id="399" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="138">
</dataflow>
<dataflow id="400" from="stg_388" to="tmp_225_i" fromId="388" toId="139">
</dataflow>
<dataflow id="401" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="139">
</dataflow>
<dataflow id="402" from="stg_388" to="tmp_225_i" fromId="388" toId="140">
</dataflow>
<dataflow id="403" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="140">
</dataflow>
<dataflow id="404" from="stg_388" to="tmp_225_i" fromId="388" toId="141">
</dataflow>
<dataflow id="405" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="141">
</dataflow>
<dataflow id="406" from="stg_388" to="tmp_225_i" fromId="388" toId="142">
</dataflow>
<dataflow id="407" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="142">
</dataflow>
<dataflow id="408" from="stg_388" to="tmp_225_i" fromId="388" toId="143">
</dataflow>
<dataflow id="409" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="143">
</dataflow>
<dataflow id="410" from="stg_388" to="tmp_225_i" fromId="388" toId="144">
</dataflow>
<dataflow id="411" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="144">
</dataflow>
<dataflow id="412" from="stg_388" to="tmp_225_i" fromId="388" toId="145">
</dataflow>
<dataflow id="413" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="145">
</dataflow>
<dataflow id="414" from="stg_388" to="tmp_225_i" fromId="388" toId="146">
</dataflow>
<dataflow id="415" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="146">
</dataflow>
<dataflow id="416" from="stg_388" to="tmp_225_i" fromId="388" toId="147">
</dataflow>
<dataflow id="417" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="147">
</dataflow>
<dataflow id="418" from="stg_388" to="tmp_225_i" fromId="388" toId="148">
</dataflow>
<dataflow id="419" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="148">
</dataflow>
<dataflow id="420" from="stg_388" to="tmp_225_i" fromId="388" toId="149">
</dataflow>
<dataflow id="421" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="149">
</dataflow>
<dataflow id="422" from="stg_388" to="tmp_225_i" fromId="388" toId="150">
</dataflow>
<dataflow id="423" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="150">
</dataflow>
<dataflow id="424" from="stg_388" to="tmp_225_i" fromId="388" toId="151">
</dataflow>
<dataflow id="425" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="151">
</dataflow>
<dataflow id="426" from="stg_388" to="tmp_225_i" fromId="388" toId="152">
</dataflow>
<dataflow id="427" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="152">
</dataflow>
<dataflow id="428" from="stg_388" to="tmp_225_i" fromId="388" toId="153">
</dataflow>
<dataflow id="429" from="tmp_i_28" to="tmp_225_i" fromId="137" toId="153">
</dataflow>
<dataflow id="430" from="output_y" to="output_y_addr" fromId="217" toId="154">
</dataflow>
<dataflow id="431" from="stg_238" to="output_y_addr" fromId="238" toId="154">
</dataflow>
<dataflow id="432" from="tmp_40" to="output_y_addr" fromId="108" toId="154">
</dataflow>
<dataflow id="433" from="tmp_225_i" to="stg_155" fromId="153" toId="155">
</dataflow>
<dataflow id="434" from="output_y_addr" to="stg_155" fromId="154" toId="155">
</dataflow>
<dataflow id="435" from="exitcond3" to="stg_2" fromId="54" toId="2">
</dataflow>
<dataflow id="436" from="exitcond2" to="stg_3" fromId="63" toId="3">
</dataflow>
<dataflow id="437" from="exitcond1" to="stg_4" fromId="72" toId="4">
</dataflow>
<dataflow id="438" from="exitcond" to="stg_15" fromId="104" toId="15">
</dataflow>
</dataflows>


</stg>
