0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0010: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0027: mov_imm:
	regs[5] = 0xfe589518, opcode= 0x05
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0054: mov_imm:
	regs[5] = 0x2ed10ecf, opcode= 0x05
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x07
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x009f: mov_imm:
	regs[5] = 0x569e5557, opcode= 0x05
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00c0: mov_imm:
	regs[5] = 0xcd852ae9, opcode= 0x05
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x00ff: mov_imm:
	regs[5] = 0xc31de3d5, opcode= 0x05
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0117: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0132: mov_imm:
	regs[5] = 0xffc5940e, opcode= 0x05
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0168: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x016b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0171: mov_imm:
	regs[5] = 0x8651b85f, opcode= 0x05
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x07
0x019e: mov_imm:
	regs[5] = 0x44bc334e, opcode= 0x05
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01c2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01c8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x01cb: mov_imm:
	regs[5] = 0xb384abc6, opcode= 0x05
0x01d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01d4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x01d7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01e9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01ef: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01f2: mov_imm:
	regs[5] = 0x13b9dbc4, opcode= 0x05
0x01f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01fe: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0204: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x020a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0213: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0219: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x021c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x021f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0228: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x022b: mov_imm:
	regs[5] = 0xdad09a9, opcode= 0x05
0x0231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x023d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0240: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0255: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x025b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x025e: mov_imm:
	regs[5] = 0x60f78559, opcode= 0x05
0x0264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x026a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0276: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x027c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0294: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x029a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x029d: mov_imm:
	regs[5] = 0x10ca4d9a, opcode= 0x05
0x02a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02af: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02b2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02cd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02d0: mov_imm:
	regs[5] = 0x1ece64d, opcode= 0x05
0x02d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x02dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x02ee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02f1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0300: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0306: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x030a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x030f: mov_imm:
	regs[5] = 0xa56ecff2, opcode= 0x05
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x07
0x031b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x031e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0321: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0324: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x07
0x032d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0330: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0333: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0345: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0348: mov_imm:
	regs[5] = 0xf23d2e2f, opcode= 0x05
0x034e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0357: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x035a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0360: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0366: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0369: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x036c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0370: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0378: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x037b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x037e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0381: mov_imm:
	regs[5] = 0x2ab7941, opcode= 0x05
0x0387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x038a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x038d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0396: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03b7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03ba: mov_imm:
	regs[5] = 0x15ccaa21, opcode= 0x05
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03cc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x03d2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x03d8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03db: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03ea: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x03f3: mov_imm:
	regs[5] = 0x95228a66, opcode= 0x05
0x03f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03fc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0408: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x07
0x041d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0423: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x07
0x042c: mov_imm:
	regs[5] = 0xcfb2e038, opcode= 0x05
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0438: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x043b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x043e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0444: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x044a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x044d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0453: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0456: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x045c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x045f: mov_imm:
	regs[5] = 0xd1dd0d9b, opcode= 0x05
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x07
0x046b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x046e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0471: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0474: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x047a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x047d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0489: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x048c: mov_imm:
	regs[5] = 0xccd98cbb, opcode= 0x05
0x0492: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0495: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x04a4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x04aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x04c5: mov_imm:
	regs[5] = 0x9b40d164, opcode= 0x05
0x04cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x04d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x04d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x04d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x04ec: mov_imm:
	regs[5] = 0xa8c7edbd, opcode= 0x05
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0504: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x050a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0510: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0513: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0516: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x051c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x051f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0522: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0525: mov_imm:
	regs[5] = 0x9109b43d, opcode= 0x05
0x052b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x052e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0537: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0540: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0549: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x054c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x054f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0552: mov_imm:
	regs[5] = 0xd269ead3, opcode= 0x05
0x0558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0561: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0564: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x056a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0570: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0573: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x057f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0582: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0585: mov_imm:
	regs[5] = 0xa20369ab, opcode= 0x05
0x058b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x058e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0591: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0594: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x059d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x05a6: mov_imm:
	regs[5] = 0x3f0bb38, opcode= 0x05
0x05ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05be: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x05c4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x05ca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05e2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05e5: mov_imm:
	regs[5] = 0x8e32dadf, opcode= 0x05
0x05eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0600: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0609: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x060c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x060f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0612: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0615: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0618: mov_imm:
	regs[5] = 0x31c0535c, opcode= 0x05
0x061e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0621: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0624: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x062a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0630: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x064b: mov_imm:
	regs[5] = 0x1062dba6, opcode= 0x05
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x07
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x066c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x066f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x067e: mov_imm:
	regs[5] = 0x5e8747b5, opcode= 0x05
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0687: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06c9: mov_imm:
	regs[5] = 0xd34f302b, opcode= 0x05
0x06cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06de: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06ed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0702: mov_imm:
	regs[5] = 0x79d7feb, opcode= 0x05
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x07
0x070e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0711: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x07
0x071a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0720: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x07
0x072c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x072f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x07
0x073e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x074a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x074d: mov_imm:
	regs[5] = 0xb363746b, opcode= 0x05
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x075c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x075f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0762: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x07
0x076e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0771: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x07
0x077a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x077d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0780: mov_imm:
	regs[5] = 0x26ff38a2, opcode= 0x05
0x0786: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0789: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x078c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0792: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0798: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x079b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07b0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b9: mov_imm:
	regs[5] = 0x146916d8, opcode= 0x05
0x07bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07c2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07c5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ce: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07d7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07dd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x07e0: mov_imm:
	regs[5] = 0x11f77a7d, opcode= 0x05
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07ef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x07fe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0804: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0807: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x080a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0813: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0816: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x081f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0822: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0825: mov_imm:
	regs[5] = 0x1cee3dbe, opcode= 0x05
0x082b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x082e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0831: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0834: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0837: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0840: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0844: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0849: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0852: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x07
0x085b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x085e: mov_imm:
	regs[5] = 0x4544ae9b, opcode= 0x05
0x0864: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0867: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x086a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0870: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x07
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0885: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0888: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x088b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x088e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0891: mov_imm:
	regs[5] = 0xb5a5fb16, opcode= 0x05
0x0897: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x089a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x089d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x08a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x08a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08a9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08be: mov_imm:
	regs[5] = 0xbc8e64a, opcode= 0x05
0x08c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08c7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x08ca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x08d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08dc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08fd: mov_imm:
	regs[5] = 0xcab3b401, opcode= 0x05
0x0903: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x07
0x090c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x090f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0912: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x07
0x091b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x091e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0921: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0924: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0927: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x092a: mov_imm:
	regs[5] = 0xa5bf8459, opcode= 0x05
0x0930: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0933: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0936: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x093c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0948: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x094b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x094e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0951: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0954: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0963: mov_imm:
	regs[5] = 0xde574a4b, opcode= 0x05
0x0969: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0972: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0975: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x07
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0987: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x098a: mov_imm:
	regs[5] = 0x42de9383, opcode= 0x05
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0996: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x099f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09a2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x09a8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09b1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09c3: mov_imm:
	regs[5] = 0xf1c7e29f, opcode= 0x05
0x09c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09cc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x09cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x09e4: mov_imm:
	regs[5] = 0x11068299, opcode= 0x05
0x09ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09ed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a02: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a08: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a11: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a26: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a2c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a2f: mov_imm:
	regs[5] = 0xa3304049, opcode= 0x05
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a3e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a41: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a44: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a4d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a5c: mov_imm:
	regs[5] = 0x31ed7786, opcode= 0x05
0x0a62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a6b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a74: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0a7a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a80: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a83: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a92: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a98: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a9b: mov_imm:
	regs[5] = 0x4963f6dc, opcode= 0x05
0x0aa1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0aa4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0aa7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0aaa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ab6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ab9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0abc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0abf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ac2: mov_imm:
	regs[5] = 0x2d0acc0, opcode= 0x05
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0acb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ace: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ada: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ae0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ae3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0aef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0af2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0af5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0afe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b01: mov_imm:
	regs[5] = 0xf3129135, opcode= 0x05
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b19: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b1c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b37: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b3a: mov_imm:
	regs[5] = 0x5e40d08b, opcode= 0x05
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b49: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b4c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0b59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b5e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b6a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b70: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b73: mov_imm:
	regs[5] = 0xe17d839b, opcode= 0x05
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b82: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b85: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b88: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b97: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ba3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ba6: mov_imm:
	regs[5] = 0xca970376, opcode= 0x05
0x0bac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0baf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bb8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0bbe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0bc4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0bc7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0bd6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0be2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0be5: mov_imm:
	regs[5] = 0x3ff3b82, opcode= 0x05
0x0beb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0bee: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bf1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bf4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c03: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c09: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c12: mov_imm:
	regs[5] = 0xfcac631f, opcode= 0x05
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c2a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c30: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c54: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c57: mov_imm:
	regs[5] = 0x25a4175f, opcode= 0x05
0x0c5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c60: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c63: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c66: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c7b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c7e: mov_imm:
	regs[5] = 0xcaa60d7e, opcode= 0x05
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c8d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c90: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c96: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c9c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ca8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0cb1: mov_imm:
	regs[5] = 0xffa3fda0, opcode= 0x05
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0cc0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0cc3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0cc6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0cdb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ce1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ce4: mov_imm:
	regs[5] = 0xe72cdc55, opcode= 0x05
0x0cea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0cf6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0cfc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0d02: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d05: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d1a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d23: mov_imm:
	regs[5] = 0xa8e1080a, opcode= 0x05
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d35: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d38: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d47: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d4d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d50: mov_imm:
	regs[5] = 0xf1b83db5, opcode= 0x05
0x0d56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d5f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d68: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0d6e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d8c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d8f: mov_imm:
	regs[5] = 0x68205578, opcode= 0x05
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0dc5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0dd1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0dd4: mov_imm:
	regs[5] = 0xad655047, opcode= 0x05
0x0dda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ddd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0de0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0de6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0dec: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e10: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e13: mov_imm:
	regs[5] = 0x355bcad8, opcode= 0x05
0x0e19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e1c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e1f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e28: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e31: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e37: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e3a: mov_imm:
	regs[5] = 0xd1635410, opcode= 0x05
0x0e40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e43: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e46: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e52: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0e58: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e61: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e7c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e85: mov_imm:
	regs[5] = 0xb858bd29, opcode= 0x05
0x0e8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e8e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e97: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e9a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ea0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ea3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ea6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0eac: mov_imm:
	regs[5] = 0x54f496b6, opcode= 0x05
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ec4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ed0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ed3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0edc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0edf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ee2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ee6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eeb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0eee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ef1: mov_imm:
	regs[5] = 0xa9cdaa43, opcode= 0x05
0x0ef7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0efa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0efd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f00: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f09: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f1b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f1e: mov_imm:
	regs[5] = 0x2ef5be49, opcode= 0x05
0x0f24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f27: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f2a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f30: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f36: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f39: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f42: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f48: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f51: mov_imm:
	regs[5] = 0x16fb2d0c, opcode= 0x05
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f60: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f63: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f66: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f75: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f78: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f81: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f84: mov_imm:
	regs[5] = 0xf5782535, opcode= 0x05
0x0f8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f8d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f90: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f96: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f9c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fc6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0fc9: mov_imm:
	regs[5] = 0xb484cfef, opcode= 0x05
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fd8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0fdb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fe4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fe7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ff0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ff3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ff6: mov_imm:
	regs[5] = 0x623dc3f5, opcode= 0x05
0x0ffc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1002: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1014: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1017: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x101a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x101e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1023: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1026: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1029: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x102c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x102f: mov_imm:
	regs[5] = 0xdc50c619, opcode= 0x05
0x1035: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x07
0x103e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1041: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x07
0x104a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x104d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1050: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1059: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1065: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1068: mov_imm:
	regs[5] = 0x4142539e, opcode= 0x05
0x106e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1071: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1074: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x107a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1080: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1083: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1086: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1089: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x108c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x108f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1092: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x07
0x109b: mov_imm:
	regs[5] = 0x6d6e30b6, opcode= 0x05
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10aa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10c5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10d4: mov_imm:
	regs[5] = 0xa36ad4a0, opcode= 0x05
0x10da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10f5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1101: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1107: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x110d: mov_imm:
	regs[5] = 0x88fecc43, opcode= 0x05
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1119: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x111f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1122: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1125: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1128: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x112b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1134: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x07
0x113d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1146: mov_imm:
	regs[5] = 0x3cf9a808, opcode= 0x05
0x114c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1155: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1158: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x115e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1164: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x07
0x116d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1170: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1179: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x117c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x117f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1182: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x07
0x118b: mov_imm:
	regs[5] = 0x1533c185, opcode= 0x05
0x1191: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1194: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1197: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x119a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x119d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11a9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11af: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x11b2: mov_imm:
	regs[5] = 0xf1a48f0d, opcode= 0x05
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11c1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11c4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11dc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11f4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x11f7: mov_imm:
	regs[5] = 0x5e8fab10, opcode= 0x05
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x120c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x120f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1212: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1215: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1218: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x121e: mov_imm:
	regs[5] = 0x32474516, opcode= 0x05
0x1224: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1227: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1230: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1236: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x123c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1248: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1251: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x125d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1266: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x126f: mov_imm:
	regs[5] = 0xb71d283a, opcode= 0x05
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x07
0x127e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1281: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1284: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1287: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1293: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1296: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1299: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12a2: mov_imm:
	regs[5] = 0x1da5e845, opcode= 0x05
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12ab: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x12ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x12c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12d2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x12d5: mov_imm:
	regs[5] = 0x70393eb2, opcode= 0x05
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x12e1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12ed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12fc: mov_imm:
	regs[5] = 0x2b0c9e81, opcode= 0x05
0x1302: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1305: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1308: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1314: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x131a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x131d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1326: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1329: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x132c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x132f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1332: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1335: mov_imm:
	regs[5] = 0x3931371d, opcode= 0x05
0x133b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x133e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1341: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1344: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1347: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x134d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1350: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x135c: mov_imm:
	regs[5] = 0xf1d46141, opcode= 0x05
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1368: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1380: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1383: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1386: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1392: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1395: mov_imm:
	regs[5] = 0xc29df820, opcode= 0x05
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x13c2: mov_imm:
	regs[5] = 0x62838c1a, opcode= 0x05
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13d4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13e0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x13e6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13e9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1404: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1407: mov_imm:
	regs[5] = 0x4423b1c, opcode= 0x05
0x140d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1410: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1413: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1416: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x141f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1422: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1425: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1428: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x142b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x142e: mov_imm:
	regs[5] = 0x6f87dd5f, opcode= 0x05
0x1434: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x143a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x144c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x144f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1458: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1467: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x146a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x146d: mov_imm:
	regs[5] = 0xee2be718, opcode= 0x05
0x1473: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1476: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1479: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x147c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x147f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1482: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x07
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1494: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1497: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x149a: mov_imm:
	regs[5] = 0x36424ebd, opcode= 0x05
0x14a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14a9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14ac: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14c7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14d6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x14dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x14df: mov_imm:
	regs[5] = 0x4b95dc0, opcode= 0x05
0x14e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ee: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14f1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14f4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1500: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1503: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1506: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1509: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x150c: mov_imm:
	regs[5] = 0x62d0a624, opcode= 0x05
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1518: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x151b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1524: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x152a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1536: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1539: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x153c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x153f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1548: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x154b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1554: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1557: mov_imm:
	regs[5] = 0x911a0a58, opcode= 0x05
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1560: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1563: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1566: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1569: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x156c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1575: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1578: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x157b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1584: mov_imm:
	regs[5] = 0xad39022a, opcode= 0x05
0x158a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1593: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1596: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x159c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x15a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x15c6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15cf: mov_imm:
	regs[5] = 0xa0707e5a, opcode= 0x05
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x07
0x160e: mov_imm:
	regs[5] = 0x195065c9, opcode= 0x05
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x07
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x161d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x162c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1632: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1635: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x163e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1647: mov_imm:
	regs[5] = 0x6ef5698d, opcode= 0x05
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1653: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x07
0x165c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x165f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1662: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1665: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1668: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x166b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x166e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1671: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1674: mov_imm:
	regs[5] = 0x56030bcd, opcode= 0x05
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x167d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1680: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x169e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16a4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x16a7: mov_imm:
	regs[5] = 0x58417bd0, opcode= 0x05
0x16ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x16cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16d7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16e0: mov_imm:
	regs[5] = 0x24731d6e, opcode= 0x05
0x16e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16e9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16f2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x16f8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x16fe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1701: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1704: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1707: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1710: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1713: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x07
0x171c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1725: mov_imm:
	regs[5] = 0xcef903a5, opcode= 0x05
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x07
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x174c: mov_imm:
	regs[5] = 0x21c476ad, opcode= 0x05
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1755: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1758: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1764: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x176a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x176e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1773: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x177f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1782: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x07
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1791: mov_imm:
	regs[5] = 0x2a292fc0, opcode= 0x05
0x1797: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x179d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17b5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17b8: mov_imm:
	regs[5] = 0x8f3fcadb, opcode= 0x05
0x17be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17c7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17ca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x17d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x17d6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17d9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x17dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17e2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17e8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x17eb: mov_imm:
	regs[5] = 0x7533a315, opcode= 0x05
0x17f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17f4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x17f7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1800: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1803: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x07
0x180c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x180f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1812: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1815: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1818: mov_imm:
	regs[5] = 0x28dab0d2, opcode= 0x05
0x181e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1821: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1824: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x182a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1839: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x183c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x183f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1842: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x07
0x184b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x184e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1857: mov_imm:
	regs[5] = 0xe5a605ec, opcode= 0x05
0x185d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1860: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1863: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1866: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x186f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1878: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1881: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1884: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x07
0x188d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1890: mov_imm:
	regs[5] = 0x680fdf3b, opcode= 0x05
0x1896: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1899: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x189c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x18a2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x18a8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x18c3: mov_imm:
	regs[5] = 0xf060b62c, opcode= 0x05
0x18c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x18cc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x18cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18d8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x18db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18e1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18e7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18f0: mov_imm:
	regs[5] = 0xd695de50, opcode= 0x05
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x18ff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1902: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1908: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x190e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1911: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x191d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1926: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1929: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x192c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x192f: mov_imm:
	regs[5] = 0x72307a63, opcode= 0x05
0x1935: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1938: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x193b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x193e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1941: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1944: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1947: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x194a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1953: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1956: mov_imm:
	regs[5] = 0xe56de4d, opcode= 0x05
0x195c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x195f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1962: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1968: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1974: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1977: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1980: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1983: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1986: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1989: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x198c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1995: mov_imm:
	regs[5] = 0xa18644a3, opcode= 0x05
0x199c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19aa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19b6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19bf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19c5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ce: mov_imm:
	regs[5] = 0x9a21f7f7, opcode= 0x05
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19f2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x19f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19fb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x19fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a0a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a0d: mov_imm:
	regs[5] = 0xf796ebe5, opcode= 0x05
0x1a13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a19: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a22: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a2b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a37: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a3a: mov_imm:
	regs[5] = 0x20af450a, opcode= 0x05
0x1a40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a43: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a46: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1a4c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a58: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a5b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a6a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a76: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a7f: mov_imm:
	regs[5] = 0xe9a7524e, opcode= 0x05
0x1a85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a8e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a91: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a94: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1aa9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1abe: mov_imm:
	regs[5] = 0xac7f1c19, opcode= 0x05
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1acd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ad0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ad6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1adc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1adf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1ae2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ae5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ae8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aeb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1af4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1af7: mov_imm:
	regs[5] = 0x563330e3, opcode= 0x05
0x1afd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b00: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b03: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b06: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b0f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b15: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b1e: mov_imm:
	regs[5] = 0xfc781e17, opcode= 0x05
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b2d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b36: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1b3c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b48: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b51: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b60: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b66: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6f: mov_imm:
	regs[5] = 0x2ca57596, opcode= 0x05
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b7e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b81: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b84: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b8d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b93: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b9c: mov_imm:
	regs[5] = 0xe5ed5cc6, opcode= 0x05
0x1ba2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bab: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1bae: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bba: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1bc0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1bc3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1bde: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be7: mov_imm:
	regs[5] = 0x6fb178c9, opcode= 0x05
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1bf9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bfc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1bff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c0b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c11: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c14: mov_imm:
	regs[5] = 0x95ffa8c7, opcode= 0x05
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c23: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c26: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c2c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c4a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c4d: mov_imm:
	regs[5] = 0x16af9ff9, opcode= 0x05
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c5c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c5f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c7a: mov_imm:
	regs[5] = 0xf30c59ab, opcode= 0x05
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c92: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c95: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c9e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ca7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1caa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1cad: mov_imm:
	regs[5] = 0x5cbeebf6, opcode= 0x05
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cbf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1cc2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1cc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ccb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cd1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cda: mov_imm:
	regs[5] = 0x278c0b2f, opcode= 0x05
0x1ce0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ce3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1cf2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1cf8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1cfb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1cfe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d19: mov_imm:
	regs[5] = 0xc3beb206, opcode= 0x05
0x1d1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d22: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d25: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d28: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d37: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d3d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d40: mov_imm:
	regs[5] = 0xe97f519b, opcode= 0x05
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d4f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d58: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1d5e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d64: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d67: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d70: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d76: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d79: mov_imm:
	regs[5] = 0x578b176a, opcode= 0x05
0x1d7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d88: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d8b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d8e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d9d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1da0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1da3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1da6: mov_imm:
	regs[5] = 0x5d6a616e, opcode= 0x05
0x1dac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ddf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1de2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1de5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1df7: mov_imm:
	regs[5] = 0x14ed4360, opcode= 0x05
0x1dfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e00: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e03: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e06: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e15: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e2a: mov_imm:
	regs[5] = 0xef7bfa3e, opcode= 0x05
0x1e30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e39: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e42: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e4e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e54: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e66: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e6c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e6f: mov_imm:
	regs[5] = 0x427fcd1c, opcode= 0x05
0x1e75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e78: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e7b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e7e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e87: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e8d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e96: mov_imm:
	regs[5] = 0xb0928e25, opcode= 0x05
0x1e9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ea8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1eae: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1eb4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1eb7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1eba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ebd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ec0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ec3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ec6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ec9: mov_imm:
	regs[5] = 0x89864901, opcode= 0x05
0x1ecf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ed8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1edb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ede: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ee1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ee4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eed: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ef0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ef3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ef6: mov_imm:
	regs[5] = 0x9bb1af71, opcode= 0x05
0x1efc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1eff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f0e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f1a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f23: mov_imm:
	regs[5] = 0x50ca8ae9, opcode= 0x05
0x1f29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f35: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f38: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f53: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f56: mov_imm:
	regs[5] = 0xb9a70b81, opcode= 0x05
0x1f5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f5f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f62: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f68: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f74: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f7d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f8c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f92: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f95: mov_imm:
	regs[5] = 0x4031e875, opcode= 0x05
0x1f9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f9e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fa7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1faa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fb9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1fbf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1fc2: mov_imm:
	regs[5] = 0xe90fea77, opcode= 0x05
0x1fc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1fcb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1fda: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1fe0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1fe3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ff8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ffb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ffe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2001: mov_imm:
	regs[5] = 0xeec03bde, opcode= 0x05
0x2007: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x200a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x200d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2016: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2019: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x201c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2025: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2028: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2031: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2034: mov_imm:
	regs[5] = 0xb941c7e, opcode= 0x05
0x203a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x203d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2040: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2046: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x204c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2055: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2058: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x205b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x205e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2061: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2065: jmp_imm:
	pc += 0x1, opcode= 0x07
0x206a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x206d: mov_imm:
	regs[5] = 0x7ebe971f, opcode= 0x05
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x207f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x208b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2091: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2094: mov_imm:
	regs[5] = 0xedeff84c, opcode= 0x05
0x209a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x209d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20ca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d3: mov_imm:
	regs[5] = 0x63eb29d8, opcode= 0x05
0x20d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20e2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20eb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20ee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2106: mov_imm:
	regs[5] = 0x3a55f08c, opcode= 0x05
0x210c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x07
0x211e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2133: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x07
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2145: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x07
0x214e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2151: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2154: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2157: mov_imm:
	regs[5] = 0xc1600b4, opcode= 0x05
0x215d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2160: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2163: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2166: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x216f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2172: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x07
0x217b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2184: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x07
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2190: mov_imm:
	regs[5] = 0xba43ce1c, opcode= 0x05
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x219f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21a2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x21a8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x21ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21b1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21c3: mov_imm:
	regs[5] = 0x7766fad4, opcode= 0x05
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x21d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x21f0: mov_imm:
	regs[5] = 0x8eb15728, opcode= 0x05
0x21f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x07
0x220e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2211: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x07
0x221a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x221d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2220: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2223: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2226: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2229: mov_imm:
	regs[5] = 0x9d04df96, opcode= 0x05
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2235: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2238: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x223b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x223e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2244: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2247: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x224a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x224d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2250: mov_imm:
	regs[5] = 0x18bcc32, opcode= 0x05
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x07
0x225c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2262: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2268: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x226e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2277: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2280: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2289: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x228c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x228f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2292: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2295: mov_imm:
	regs[5] = 0x2a8536a1, opcode= 0x05
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x229e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x22bc: mov_imm:
	regs[5] = 0xc53ee40b, opcode= 0x05
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22ce: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x22d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x22da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22fb: mov_imm:
	regs[5] = 0x9de759eb, opcode= 0x05
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x230d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2310: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2319: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x231c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x231f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2322: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2325: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2328: mov_imm:
	regs[5] = 0xbe1ba8c4, opcode= 0x05
0x232e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2334: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x233a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2340: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2343: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x07
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2358: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2361: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2364: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2367: mov_imm:
	regs[5] = 0x9694a619, opcode= 0x05
0x236d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2370: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2379: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x237c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x237f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2382: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2385: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2388: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2391: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2394: mov_imm:
	regs[5] = 0x4ff6c429, opcode= 0x05
0x239a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x239d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x23a0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ac: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x23b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23b5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23c4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23ca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23d3: mov_imm:
	regs[5] = 0x74b8eec8, opcode= 0x05
0x23d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23dc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2400: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2403: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x07
0x240c: mov_imm:
	regs[5] = 0x17814324, opcode= 0x05
0x2412: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x07
0x241b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x241e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2424: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x242a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x242d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2436: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2439: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x243f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2445: mov_imm:
	regs[5] = 0xbb6add5e, opcode= 0x05
0x244b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2454: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2457: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x245a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x245d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2466: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2469: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x246c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x246f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2472: mov_imm:
	regs[5] = 0x28181e3e, opcode= 0x05
0x2478: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2481: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2485: jmp_imm:
	pc += 0x1, opcode= 0x07
0x248a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2496: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x249c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24b4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x24b7: mov_imm:
	regs[5] = 0xe8961702, opcode= 0x05
0x24bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x24e4: mov_imm:
	regs[5] = 0x88ded14d, opcode= 0x05
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2508: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x250b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2514: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x07
0x251d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2520: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2523: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x07
0x252c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x252f: mov_imm:
	regs[5] = 0x6d7b7e8c, opcode= 0x05
0x2535: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2538: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x253b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x253e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x254a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x254d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2556: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2559: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x255c: mov_imm:
	regs[5] = 0xf0486cf5, opcode= 0x05
0x2562: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2565: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2568: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x256e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2574: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2577: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x257a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x257d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2580: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2583: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x07
0x258c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2595: mov_imm:
	regs[5] = 0x6502f53f, opcode= 0x05
0x259b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x259e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25ad: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x25b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x25bc: mov_imm:
	regs[5] = 0x5a337a30, opcode= 0x05
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25cb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x25ce: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x25d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x25da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x25e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25f2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x25f8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25fb: mov_imm:
	regs[5] = 0x15a34e9f, opcode= 0x05
0x2601: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2604: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2607: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2610: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2613: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x07
0x261c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x261f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2622: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2625: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2628: mov_imm:
	regs[5] = 0xba8f674d, opcode= 0x05
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2634: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2637: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x263a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2640: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2646: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2649: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x264c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x264f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2652: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2655: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2658: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x265b: mov_imm:
	regs[5] = 0x69d25a12, opcode= 0x05
0x2661: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2664: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2667: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x266a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x266d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2673: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2676: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2679: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2682: mov_imm:
	regs[5] = 0x73525ffb, opcode= 0x05
0x2688: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x268b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x268e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2694: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x26bb: mov_imm:
	regs[5] = 0xe17344d8, opcode= 0x05
0x26c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26c4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26d0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26df: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26e2: mov_imm:
	regs[5] = 0x6bb87c30, opcode= 0x05
0x26e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26eb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x26fa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26fd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2700: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2703: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2706: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2709: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x270c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x270f: mov_imm:
	regs[5] = 0xf4ccdcfc, opcode= 0x05
0x2715: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2718: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x271b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x271e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2727: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x272a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2733: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2736: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2739: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x273c: mov_imm:
	regs[5] = 0xfcc7591a, opcode= 0x05
0x2742: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x07
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2754: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x275a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2760: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2763: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2766: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2769: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x07
0x277b: mov_imm:
	regs[5] = 0xb05a702, opcode= 0x05
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2787: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x278a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x278d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2790: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2799: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x279c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27ab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27ae: mov_imm:
	regs[5] = 0x2af320c6, opcode= 0x05
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27ba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x27c0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27cc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27cf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27d8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x27e7: mov_imm:
	regs[5] = 0x3bb5bf7c, opcode= 0x05
0x27ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2808: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x280b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x280e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x281a: mov_imm:
	regs[5] = 0x47f3d765, opcode= 0x05
0x2820: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2823: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2832: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2838: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x283b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2844: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2847: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x284a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x07
0x285c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2865: mov_imm:
	regs[5] = 0x4785107, opcode= 0x05
0x286b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2877: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x287a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x287d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2880: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2883: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2886: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2889: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x288c: mov_imm:
	regs[5] = 0x91416882, opcode= 0x05
0x2892: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2895: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2898: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x289e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28cb: mov_imm:
	regs[5] = 0x10b90eed, opcode= 0x05
0x28d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28d4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x28d7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x28dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28ec: mov_imm:
	regs[5] = 0x7fabb58d, opcode= 0x05
0x28f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28f8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x28fe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2904: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2907: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2910: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2913: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2916: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2919: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x291c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2925: mov_imm:
	regs[5] = 0x2edd2347, opcode= 0x05
0x292b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x292e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2931: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2934: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2937: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x293a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x293d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2940: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2943: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2946: mov_imm:
	regs[5] = 0xa769d5d7, opcode= 0x05
0x294c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x294f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2958: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2964: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x296a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x296d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2970: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2973: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x297f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2982: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x07
0x298b: mov_imm:
	regs[5] = 0xae322ea8, opcode= 0x05
0x2991: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2994: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x07
0x299d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29a9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29be: mov_imm:
	regs[5] = 0xbec116a, opcode= 0x05
0x29c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29c7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x29ca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x29dc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x29df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x29e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29ee: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a03: mov_imm:
	regs[5] = 0x93594e4d, opcode= 0x05
0x2a09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a0c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a0f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a18: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a2d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a39: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a3c: mov_imm:
	regs[5] = 0x7531167a, opcode= 0x05
0x2a42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a45: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a48: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a4e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a54: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a57: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a6c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a78: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a7b: mov_imm:
	regs[5] = 0xce191ec9, opcode= 0x05
0x2a81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a8d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a90: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a9f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2aa2: mov_imm:
	regs[5] = 0x66168a51, opcode= 0x05
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ab1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ab4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2aba: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ac0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ad2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ad5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ad8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2adb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ade: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ae1: mov_imm:
	regs[5] = 0x67dbf358, opcode= 0x05
0x2ae7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2aea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2aed: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2af0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2aff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b11: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b14: mov_imm:
	regs[5] = 0xbaf98c6d, opcode= 0x05
0x2b1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b1d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b26: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b2c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b32: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b3b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b44: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b4a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b4d: mov_imm:
	regs[5] = 0xc1f2d467, opcode= 0x05
0x2b53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b56: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b59: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b5c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b65: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b6b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b6e: mov_imm:
	regs[5] = 0x62e680a6, opcode= 0x05
0x2b74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b77: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b80: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b86: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b9e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ba1: mov_imm:
	regs[5] = 0xc2fbe2d0, opcode= 0x05
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bb0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2bb3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2bbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bc5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bd1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2bd4: mov_imm:
	regs[5] = 0x9aaca2b, opcode= 0x05
0x2bda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bdd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2be0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2be6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2bec: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2bf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c10: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c13: mov_imm:
	regs[5] = 0x5c0dda71, opcode= 0x05
0x2c19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c1c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c1f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c28: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c37: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c3d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c46: mov_imm:
	regs[5] = 0xe34eb2e1, opcode= 0x05
0x2c4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c55: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c58: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2c5e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c6a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c73: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c7c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c82: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c85: mov_imm:
	regs[5] = 0xed5e484a, opcode= 0x05
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c97: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c9a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ca9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cbb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2cbe: mov_imm:
	regs[5] = 0x8215f758, opcode= 0x05
0x2cc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ccd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cd6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2cdc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cf1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cf4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2cfa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2cfd: mov_imm:
	regs[5] = 0x8106a6c2, opcode= 0x05
0x2d03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d0c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d0f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d12: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d30: mov_imm:
	regs[5] = 0xf11adb7c, opcode= 0x05
0x2d36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d48: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2d4e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2d54: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d57: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d6c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d78: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d7b: mov_imm:
	regs[5] = 0xf2bc838e, opcode= 0x05
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d84: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d87: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d99: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2da5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2da8: mov_imm:
	regs[5] = 0x2d61e2cd, opcode= 0x05
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2dba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2dc0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2dc6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2dd8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2de1: mov_imm:
	regs[5] = 0xc0be00fa, opcode= 0x05
0x2de7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ded: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2dff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e14: mov_imm:
	regs[5] = 0x8ff56d48, opcode= 0x05
0x2e1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e2c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e44: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e50: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e53: mov_imm:
	regs[5] = 0xdc9c9841, opcode= 0x05
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e62: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e65: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e68: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e77: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e86: mov_imm:
	regs[5] = 0x18aecb00, opcode= 0x05
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e95: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ea7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2eaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ead: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2eb0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2eb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2eb6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ebf: mov_imm:
	regs[5] = 0x22a4baf9, opcode= 0x05
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ec8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ecb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ece: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ed7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2eda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2edd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ee0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ee3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ee6: mov_imm:
	regs[5] = 0x73ecf4a8, opcode= 0x05
0x2eec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2eef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2efe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f04: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f07: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f1c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f22: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f25: mov_imm:
	regs[5] = 0x55674600, opcode= 0x05
0x2f2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f2e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f37: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f55: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f5b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f5e: mov_imm:
	regs[5] = 0x51d391ed, opcode= 0x05
0x2f64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f67: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f6a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2f70: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f76: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f7f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f8e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f94: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f97: mov_imm:
	regs[5] = 0xe4f46314, opcode= 0x05
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2fa6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2fa9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fac: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2faf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fbb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fc7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2fca: mov_imm:
	regs[5] = 0x5830d0f5, opcode= 0x05
0x2fd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2fd3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2fd6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2fdc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2fe2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2fe5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fe8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ff4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ff7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3000: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3009: mov_imm:
	regs[5] = 0x4bbf4ad4, opcode= 0x05
0x300f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3018: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x301b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x301e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3021: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x302d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3030: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3039: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3042: mov_imm:
	regs[5] = 0xe11e0bc6, opcode= 0x05
0x3048: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x304b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3054: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x305a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3066: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3069: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x306c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x306f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3072: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3075: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x307e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3081: mov_imm:
	regs[5] = 0xa9294b5e, opcode= 0x05
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x07
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x07
0x309c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x309f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30b7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x30ba: mov_imm:
	regs[5] = 0xa57a0563, opcode= 0x05
0x30c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30c3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30c6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x30cc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x30d2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30d5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x30ed: mov_imm:
	regs[5] = 0xb8930d52, opcode= 0x05
0x30f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3105: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3108: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3111: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3114: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3117: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x311a: mov_imm:
	regs[5] = 0x7315d105, opcode= 0x05
0x3120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3123: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x07
0x312c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3132: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x07
0x313e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3141: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3144: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3147: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x314a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3156: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3159: mov_imm:
	regs[5] = 0x17aa31ef, opcode= 0x05
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3168: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x316e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3177: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3189: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x318c: mov_imm:
	regs[5] = 0xb5fe2d99, opcode= 0x05
0x3192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3195: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3198: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x319e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x31a4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31a7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31b6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x31c5: mov_imm:
	regs[5] = 0x1ee9bd69, opcode= 0x05
0x31cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x31d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31f2: mov_imm:
	regs[5] = 0x97854ebe, opcode= 0x05
0x31f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3201: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3204: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x320a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3210: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3213: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x321f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3228: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x322b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x322e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3231: mov_imm:
	regs[5] = 0xef4d8e27, opcode= 0x05
0x3237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x323a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3243: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3246: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3249: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3255: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x07
0x325e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3261: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3264: mov_imm:
	regs[5] = 0xc24352df, opcode= 0x05
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3279: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32ac: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x32af: mov_imm:
	regs[5] = 0xc564fe2a, opcode= 0x05
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x32c1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32c4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x32c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32eb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f4: mov_imm:
	regs[5] = 0x6af30919, opcode= 0x05
0x32fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3315: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x331b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x331e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3333: mov_imm:
	regs[5] = 0x60f2efa7, opcode= 0x05
0x3339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x333c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x333f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3342: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x335a: mov_imm:
	regs[5] = 0xcdea3407, opcode= 0x05
0x3360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3363: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3366: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x336c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3378: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x337b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x337e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x338a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x338d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3390: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3393: mov_imm:
	regs[5] = 0xf3e8a5e7, opcode= 0x05
0x3399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33a2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x33a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33c3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x33c6: mov_imm:
	regs[5] = 0x76cde4f, opcode= 0x05
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x33d8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33e4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33f3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3411: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3414: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3417: mov_imm:
	regs[5] = 0x8dd85d37, opcode= 0x05
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3435: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3441: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3444: mov_imm:
	regs[5] = 0x805c615b, opcode= 0x05
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3453: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3456: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x345c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3471: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3477: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x347a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x347d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3486: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x348f: mov_imm:
	regs[5] = 0x2a9c1720, opcode= 0x05
0x3495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3498: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x34ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x34c2: mov_imm:
	regs[5] = 0x93d83dda, opcode= 0x05
0x34c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x34d4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x34da: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x34e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x34ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3501: mov_imm:
	regs[5] = 0x49b969e0, opcode= 0x05
0x3507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3510: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3513: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3516: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x351c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3525: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x352b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3534: mov_imm:
	regs[5] = 0x3fe3012b, opcode= 0x05
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3549: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x354c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3552: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3561: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x356a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x356d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3570: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3579: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x357c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x357f: mov_imm:
	regs[5] = 0xfccdcc24, opcode= 0x05
0x3585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3588: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x358b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3594: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x359a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35a9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x35ac: mov_imm:
	regs[5] = 0xd427e653, opcode= 0x05
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35be: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35ca: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x35d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3603: mov_imm:
	regs[5] = 0xd337a59b, opcode= 0x05
0x3609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x360c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x360f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3612: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3627: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x362a: mov_imm:
	regs[5] = 0x198781fe, opcode= 0x05
0x3630: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3639: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x363c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3642: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3648: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x364b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x07
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3660: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3666: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x366f: mov_imm:
	regs[5] = 0xacae0bde, opcode= 0x05
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x367b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3687: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x368a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3699: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x369c: mov_imm:
	regs[5] = 0x3ef3431b, opcode= 0x05
0x36a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ab: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36ae: mov_imm:
	regs[30] = 0x582bb3f6, opcode= 0x05
0x36b4: mov_imm:
	regs[31] = 0xfdbeab5d, opcode= 0x05
0x36ba: xor_regs:
	regs[0] ^= regs[30], opcode= 0x09
0x36bd: xor_regs:
	regs[1] ^= regs[31], opcode= 0x09
max register index:31
