#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000016cfd944a30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016cfd8ecbb0 .scope module, "decoder32" "decoder32" 3 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 5 "select";
    .port_info 2 /INPUT 1 "enable";
v0000016cfd942a60_0 .net *"_ivl_0", 31 0, L_0000016cfd99de70;  1 drivers
L_0000016cfd99f568 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cfd9427e0_0 .net *"_ivl_3", 30 0, L_0000016cfd99f568;  1 drivers
o0000016cfd947ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000016cfd944220_0 .net "enable", 0 0, o0000016cfd947ce8;  0 drivers
v0000016cfd943640_0 .net "out", 31 0, L_0000016cfd9f7990;  1 drivers
o0000016cfd947d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000016cfd943820_0 .net "select", 4 0, o0000016cfd947d48;  0 drivers
L_0000016cfd99de70 .concat [ 1 31 0 0], o0000016cfd947ce8, L_0000016cfd99f568;
L_0000016cfd9f7990 .shift/l 32, L_0000016cfd99de70, o0000016cfd947d48;
S_0000016cfd8ecd40 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
v0000016cfd99dbf0_0 .var "clock", 0 0;
v0000016cfd99dd30_0 .var "reset", 0 0;
S_0000016cfd8e7a80 .scope module, "uut" "processor" 4 8, 5 1 0, S_0000016cfd8ecd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0000016cfd9099c0 .functor OR 1, L_0000016cfd9f7850, L_0000016cfd9f91f0, C4<0>, C4<0>;
L_0000016cfd909090 .functor AND 1, L_0000016cfd9f9470, L_0000016cfd9099c0, C4<1>, C4<1>;
L_0000016cfd909d40 .functor AND 1, v0000016cfd99a030_0, L_0000016cfd909090, C4<1>, C4<1>;
L_0000016cfd909950 .functor BUFZ 5, v0000016cfd99cb80_0, C4<00000>, C4<00000>, C4<00000>;
v0000016cfd99a490_0 .net "ALUinB", 0 0, v0000016cfd921a40_0;  1 drivers
v0000016cfd999db0_0 .net "ALUop", 3 0, v0000016cfd9219a0_0;  1 drivers
v0000016cfd99a670_0 .var "DX_ALUinB", 0 0;
v0000016cfd99a8f0_0 .var "DX_ALUop", 3 0;
v0000016cfd999e50_0 .var "DX_PC", 31 0;
v0000016cfd9996d0_0 .var "DX_RWE", 0 0;
v0000016cfd998ff0_0 .var "DX_dataA", 31 0;
v0000016cfd99a710_0 .var "DX_dataB", 31 0;
v0000016cfd998d70_0 .var "DX_func3", 2 0;
v0000016cfd998e10_0 .var "DX_imm", 31 0;
v0000016cfd998eb0_0 .var "DX_immB", 31 0;
v0000016cfd99aa30_0 .var "DX_immJ", 31 0;
v0000016cfd999ef0_0 .var "DX_immS", 31 0;
v0000016cfd999810_0 .var "DX_immU", 31 0;
v0000016cfd99aad0_0 .var "DX_inst", 31 0;
v0000016cfd99a0d0_0 .var "DX_isABranch", 0 0;
v0000016cfd9993b0_0 .var "DX_isAuipc", 0 0;
v0000016cfd999f90_0 .var "DX_isJal", 0 0;
v0000016cfd99ac10_0 .var "DX_isJalr", 0 0;
v0000016cfd99a030_0 .var "DX_isLoad", 0 0;
v0000016cfd999090_0 .var "DX_isLui", 0 0;
v0000016cfd998f50_0 .var "DX_isStore", 0 0;
v0000016cfd999130_0 .var "DX_prediction", 0 0;
v0000016cfd999270_0 .var "DX_rd", 4 0;
v0000016cfd99a210_0 .var "DX_src1", 4 0;
v0000016cfd999310_0 .var "DX_src2", 4 0;
v0000016cfd99a170_0 .var "DX_target", 31 0;
v0000016cfd99a2b0_0 .var "EX_mispredict", 0 0;
v0000016cfd99a350_0 .var "EX_target", 31 0;
v0000016cfd999450_0 .var "FD_PC", 31 0;
v0000016cfd999590_0 .var "FD_inst", 31 0;
v0000016cfd999630_0 .var "FD_prediction", 0 0;
v0000016cfd999a90_0 .var "FD_target", 31 0;
v0000016cfd99c4a0_0 .var "MW_ALURESULT", 31 0;
v0000016cfd99baa0_0 .var "MW_PC", 31 0;
v0000016cfd99be60_0 .var "MW_RWE", 0 0;
v0000016cfd99c7c0_0 .var "MW_auipcResult", 31 0;
v0000016cfd99b5a0_0 .var "MW_dataA", 31 0;
v0000016cfd99b460_0 .var "MW_dataB", 31 0;
v0000016cfd99ba00_0 .var "MW_dmemOut", 31 0;
v0000016cfd99b500_0 .var "MW_imm", 31 0;
v0000016cfd99bbe0_0 .var "MW_immU", 31 0;
v0000016cfd99bc80_0 .var "MW_inst", 31 0;
v0000016cfd99aec0_0 .var "MW_isABranch", 0 0;
v0000016cfd99b280_0 .var "MW_isAuipc", 0 0;
v0000016cfd99bb40_0 .var "MW_isJal", 0 0;
v0000016cfd99c2c0_0 .var "MW_isJalr", 0 0;
v0000016cfd99c900_0 .var "MW_isLoad", 0 0;
v0000016cfd99b8c0_0 .var "MW_isLui", 0 0;
v0000016cfd99bd20_0 .var "MW_isStore", 0 0;
v0000016cfd99cb80_0 .var "MW_rd", 4 0;
v0000016cfd99ae20_0 .var "MW_src1", 4 0;
v0000016cfd99bf00_0 .var "MW_src2", 4 0;
v0000016cfd99b000_0 .var "MW_taken", 0 0;
v0000016cfd99c540_0 .var "PC", 31 0;
v0000016cfd99c720_0 .var "PCplus4", 31 0;
v0000016cfd99c5e0_0 .net "RWE", 0 0, v0000016cfd922260_0;  1 drivers
v0000016cfd99bfa0_0 .net "WB_destination", 4 0, L_0000016cfd909950;  1 drivers
v0000016cfd99c860_0 .var "XM_ALURESULT", 31 0;
v0000016cfd99af60_0 .var "XM_PC", 31 0;
v0000016cfd99b0a0_0 .var "XM_RWE", 0 0;
v0000016cfd99b960_0 .var "XM_auipcResult", 31 0;
v0000016cfd99c0e0_0 .var "XM_dataA", 31 0;
v0000016cfd99b140_0 .var "XM_dataB", 31 0;
v0000016cfd99bdc0_0 .var "XM_func3", 2 0;
v0000016cfd99c9a0_0 .var "XM_imm", 31 0;
v0000016cfd99c040_0 .var "XM_immU", 31 0;
v0000016cfd99b1e0_0 .var "XM_inst", 31 0;
v0000016cfd99ca40_0 .var "XM_isABranch", 0 0;
v0000016cfd99c360_0 .var "XM_isAuipc", 0 0;
v0000016cfd99c180_0 .var "XM_isJal", 0 0;
v0000016cfd99cc20_0 .var "XM_isJalr", 0 0;
v0000016cfd99c220_0 .var "XM_isLoad", 0 0;
v0000016cfd99c400_0 .var "XM_isLui", 0 0;
v0000016cfd99c680_0 .var "XM_isStore", 0 0;
v0000016cfd99b320_0 .var "XM_rd", 4 0;
v0000016cfd99ad80_0 .var "XM_src1", 4 0;
v0000016cfd99b3c0_0 .var "XM_src2", 4 0;
v0000016cfd99cae0_0 .var "XM_taken", 0 0;
v0000016cfd99b640_0 .net *"_ivl_11", 0 0, L_0000016cfd9099c0;  1 drivers
v0000016cfd99b6e0_0 .net *"_ivl_13", 0 0, L_0000016cfd909090;  1 drivers
L_0000016cfd99f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016cfd99b780_0 .net/2u *"_ivl_2", 4 0, L_0000016cfd99f640;  1 drivers
v0000016cfd99b820_0 .net *"_ivl_4", 0 0, L_0000016cfd9f9470;  1 drivers
v0000016cfd99e9b0_0 .net *"_ivl_6", 0 0, L_0000016cfd9f7850;  1 drivers
v0000016cfd99df10_0 .net *"_ivl_8", 0 0, L_0000016cfd9f91f0;  1 drivers
v0000016cfd99e050_0 .net "aluResult", 31 0, v0000016cfd944040_0;  1 drivers
v0000016cfd99eaf0_0 .var "auipcResult", 31 0;
v0000016cfd99e690_0 .var "branchTarget", 31 0;
v0000016cfd99dab0_0 .net "clock", 0 0, v0000016cfd99dbf0_0;  1 drivers
v0000016cfd99ced0_0 .net "dataIn", 31 0, L_0000016cfd9f8e30;  1 drivers
v0000016cfd99cf70_0 .net "dataOut", 31 0, v0000016cfd9438c0_0;  1 drivers
v0000016cfd99ddd0_0 .net "data_readRegA", 31 0, v0000016cfd943320_0;  1 drivers
v0000016cfd99ea50_0 .net "data_readRegB", 31 0, v0000016cfd9224e0_0;  1 drivers
v0000016cfd99d5b0_0 .var "data_writeReg", 31 0;
v0000016cfd99d010_0 .net "dest", 4 0, v0000016cfd99a990_0;  1 drivers
L_0000016cfd99f5b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016cfd99e230_0 .net "dir_pred", 0 0, L_0000016cfd99f5b0;  1 drivers
v0000016cfd99d330_0 .var "forwardA", 1 0;
v0000016cfd99e550_0 .var "forwardB", 1 0;
v0000016cfd99d0b0_0 .var "forwardC", 0 0;
v0000016cfd99eb90_0 .var "func3", 2 0;
v0000016cfd99d470_0 .var "func7", 6 0;
v0000016cfd99d150_0 .var "imm_B", 31 0;
v0000016cfd99ec30_0 .var "imm_I", 31 0;
v0000016cfd99dfb0_0 .var "imm_J", 31 0;
v0000016cfd99e190_0 .var "imm_S", 31 0;
v0000016cfd99e7d0_0 .var "imm_U", 31 0;
v0000016cfd99d1f0_0 .net "instruction", 31 0, v0000016cfd943b40_0;  1 drivers
v0000016cfd99d8d0_0 .net "isABranch", 0 0, v0000016cfd99a3f0_0;  1 drivers
v0000016cfd99e2d0_0 .net "isAuipc", 0 0, v0000016cfd999b30_0;  1 drivers
v0000016cfd99d970_0 .net "isJal", 0 0, v0000016cfd99a5d0_0;  1 drivers
v0000016cfd99e0f0_0 .net "isJalr", 0 0, v0000016cfd9991d0_0;  1 drivers
v0000016cfd99e910_0 .net "isLoad", 0 0, v0000016cfd9998b0_0;  1 drivers
v0000016cfd99d650_0 .net "isLui", 0 0, v0000016cfd999d10_0;  1 drivers
v0000016cfd99e370_0 .net "isStore", 0 0, v0000016cfd99ab70_0;  1 drivers
v0000016cfd99d3d0_0 .var "jalTarget", 31 0;
v0000016cfd99d790_0 .var "jalrTarget", 31 0;
v0000016cfd99d290_0 .net "load_use_hazard", 0 0, L_0000016cfd909d40;  1 drivers
v0000016cfd99e410_0 .var "nextPC", 31 0;
v0000016cfd99e4b0_0 .var "opcode", 6 0;
v0000016cfd99dc90_0 .var "operandA", 31 0;
v0000016cfd99e870_0 .var "operandB", 31 0;
v0000016cfd99e5f0_0 .var "pcSelect", 1 0;
v0000016cfd99e730_0 .var "rd", 4 0;
v0000016cfd99d510_0 .net "reset", 0 0, v0000016cfd99dd30_0;  1 drivers
v0000016cfd99d6f0_0 .var "rs1", 4 0;
v0000016cfd99da10_0 .var "rs2", 4 0;
v0000016cfd99cd90_0 .net "src1", 4 0, v0000016cfd99a7b0_0;  1 drivers
v0000016cfd99d830_0 .net "src2", 4 0, v0000016cfd9999f0_0;  1 drivers
v0000016cfd99db50_0 .net "taken", 0 0, v0000016cfd942b00_0;  1 drivers
L_0000016cfd99f5f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cfd99ce30_0 .net "tar_pred", 31 0, L_0000016cfd99f5f8;  1 drivers
E_0000016cfd9151d0/0 .event anyedge, v0000016cfd99a210_0, v0000016cfd99b320_0, v0000016cfd99b0a0_0, v0000016cfd99cb80_0;
E_0000016cfd9151d0/1 .event anyedge, v0000016cfd943140_0, v0000016cfd999310_0, v0000016cfd99b3c0_0;
E_0000016cfd9151d0 .event/or E_0000016cfd9151d0/0, E_0000016cfd9151d0/1;
E_0000016cfd918710/0 .event anyedge, v0000016cfd99bb40_0, v0000016cfd99c2c0_0, v0000016cfd99baa0_0, v0000016cfd99b280_0;
E_0000016cfd918710/1 .event anyedge, v0000016cfd99c7c0_0, v0000016cfd99b8c0_0, v0000016cfd99bbe0_0, v0000016cfd99c900_0;
E_0000016cfd918710/2 .event anyedge, v0000016cfd99ba00_0, v0000016cfd99c4a0_0;
E_0000016cfd918710 .event/or E_0000016cfd918710/0, E_0000016cfd918710/1, E_0000016cfd918710/2;
E_0000016cfd919b50/0 .event negedge, v0000016cfd943960_0;
E_0000016cfd919b50/1 .event posedge, v0000016cfd9430a0_0;
E_0000016cfd919b50 .event/or E_0000016cfd919b50/0, E_0000016cfd919b50/1;
E_0000016cfd919550/0 .event anyedge, v0000016cfd999e50_0, v0000016cfd998eb0_0, v0000016cfd99aa30_0, v0000016cfd9426a0_0;
E_0000016cfd919550/1 .event anyedge, v0000016cfd998e10_0, v0000016cfd999810_0, v0000016cfd99a0d0_0, v0000016cfd999130_0;
E_0000016cfd919550/2 .event anyedge, v0000016cfd942b00_0, v0000016cfd999f90_0, v0000016cfd99ac10_0;
E_0000016cfd919550 .event/or E_0000016cfd919550/0, E_0000016cfd919550/1, E_0000016cfd919550/2;
E_0000016cfd919890/0 .event anyedge, v0000016cfd99d330_0, v0000016cfd943f00_0, v0000016cfd922620_0, v0000016cfd998ff0_0;
E_0000016cfd919890/1 .event anyedge, v0000016cfd99e550_0, v0000016cfd99a670_0, v0000016cfd998e10_0, v0000016cfd998f50_0;
E_0000016cfd919890/2 .event anyedge, v0000016cfd999ef0_0, v0000016cfd99a710_0;
E_0000016cfd919890 .event/or E_0000016cfd919890/0, E_0000016cfd919890/1, E_0000016cfd919890/2;
E_0000016cfd919e10/0 .event anyedge, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0;
E_0000016cfd919e10/1 .event anyedge, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0;
E_0000016cfd919e10/2 .event anyedge, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0;
E_0000016cfd919e10/3 .event anyedge, v0000016cfd999590_0, v0000016cfd999590_0, v0000016cfd999590_0;
E_0000016cfd919e10 .event/or E_0000016cfd919e10/0, E_0000016cfd919e10/1, E_0000016cfd919e10/2, E_0000016cfd919e10/3;
E_0000016cfd9192d0/0 .event anyedge, v0000016cfd921c20_0, v0000016cfd922080_0, v0000016cfd921900_0, v0000016cfd99e5f0_0;
E_0000016cfd9192d0/1 .event anyedge, v0000016cfd99d3d0_0, v0000016cfd99d790_0, v0000016cfd99a2b0_0, v0000016cfd99a350_0;
E_0000016cfd9192d0 .event/or E_0000016cfd9192d0/0, E_0000016cfd9192d0/1;
L_0000016cfd9f82f0 .part v0000016cfd99c540_0, 2, 16;
L_0000016cfd9f9470 .cmp/ne 5, v0000016cfd999270_0, L_0000016cfd99f640;
L_0000016cfd9f7850 .cmp/eq 5, v0000016cfd999270_0, v0000016cfd99a7b0_0;
L_0000016cfd9f91f0 .cmp/eq 5, v0000016cfd999270_0, v0000016cfd9999f0_0;
L_0000016cfd9f8e30 .functor MUXZ 32, v0000016cfd99b140_0, v0000016cfd99d5b0_0, v0000016cfd99d0b0_0, C4<>;
S_0000016cfd8e7c10 .scope module, "ALU_unit" "alu" 5 207, 6 1 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v0000016cfd942920_0 .net "ALUop", 3 0, v0000016cfd99a8f0_0;  1 drivers
v0000016cfd942b00_0 .var "branch", 0 0;
v0000016cfd9426a0_0 .net "operandA", 31 0, v0000016cfd99dc90_0;  1 drivers
v0000016cfd9444a0_0 .net "operandB", 31 0, v0000016cfd99e870_0;  1 drivers
v0000016cfd944040_0 .var "result", 31 0;
v0000016cfd9429c0_0 .net/s "signedA", 31 0, v0000016cfd99dc90_0;  alias, 1 drivers
v0000016cfd942ba0_0 .net/s "signedB", 31 0, v0000016cfd99e870_0;  alias, 1 drivers
E_0000016cfd919690 .event anyedge, v0000016cfd942920_0, v0000016cfd9426a0_0, v0000016cfd9444a0_0;
E_0000016cfd919510 .event anyedge, v0000016cfd942920_0, v0000016cfd9426a0_0, v0000016cfd9444a0_0, v0000016cfd9444a0_0;
S_0000016cfd896a90 .scope begin, "alu" "alu" 6 24, 6 24 0, S_0000016cfd8e7c10;
 .timescale -9 -12;
S_0000016cfd896c20 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_0000016cfd8e7c10;
 .timescale -9 -12;
S_0000016cfd895140 .scope begin, "DX_LATCH" "DX_LATCH" 5 136, 5 136 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd8952d0 .scope begin, "FD_LATCH" "FD_LATCH" 5 46, 5 46 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd889400 .scope module, "InstMem" "ROM" 5 38, 7 2 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /OUTPUT 32 "dataOut";
P_0000016cfd92e3c0 .param/l "ADDRESS_WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
P_0000016cfd92e3f8 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0000016cfd92e430 .param/l "DEPTH" 0 7 2, +C4<00000000000000010000000000000000>;
P_0000016cfd92e468 .param/str "MEMFILE" 0 7 2, "arithmetic.mem";
v0000016cfd942c40 .array "MemoryArray", 65535 0, 31 0;
v0000016cfd944540_0 .net "addr", 15 0, L_0000016cfd9f82f0;  1 drivers
v0000016cfd943960_0 .net "clk", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd943b40_0 .var "dataOut", 31 0;
E_0000016cfd9191d0 .event posedge, v0000016cfd943960_0;
S_0000016cfd889590 .scope begin, "MW_LATCH" "MW_LATCH" 5 306, 5 306 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd886260 .scope module, "ProcMem" "RAM_wrapper" 5 293, 8 2 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 32 "dataOut";
P_0000016cfd92e020 .param/l "ADDRESS_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_0000016cfd92e058 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_0000016cfd92e090 .param/l "DEPTH" 0 8 2, +C4<00000000000000000001000000000000>;
v0000016cfd943f00_0 .net "addr", 31 0, v0000016cfd99c860_0;  1 drivers
v0000016cfd943fa0_0 .var "addra", 15 0;
v0000016cfd943500_0 .var "byte_wea", 3 0;
v0000016cfd942e20_0 .net "clk", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd9442c0_0 .net "dataIn", 31 0, L_0000016cfd9f8e30;  alias, 1 drivers
v0000016cfd9438c0_0 .var "dataOut", 31 0;
v0000016cfd942ec0_0 .net "func3", 2 0, v0000016cfd99bdc0_0;  1 drivers
v0000016cfd943d20_0 .var "ram_data_in", 31 0;
v0000016cfd943a00_0 .net "ram_data_out", 31 0, v0000016cfd9436e0_0;  1 drivers
v0000016cfd9440e0_0 .net "wEn", 0 0, v0000016cfd99c680_0;  1 drivers
E_0000016cfd919950/0 .event anyedge, v0000016cfd943f00_0, v0000016cfd942ec0_0, v0000016cfd9442c0_0, v0000016cfd9436e0_0;
E_0000016cfd919950/1 .event anyedge, v0000016cfd943f00_0, v0000016cfd9438c0_0, v0000016cfd9438c0_0, v0000016cfd9440e0_0;
E_0000016cfd919950/2 .event anyedge, v0000016cfd9442c0_0, v0000016cfd943f00_0, v0000016cfd9438c0_0, v0000016cfd9438c0_0;
E_0000016cfd919950/3 .event anyedge, v0000016cfd9442c0_0;
E_0000016cfd919950 .event/or E_0000016cfd919950/0, E_0000016cfd919950/1, E_0000016cfd919950/2, E_0000016cfd919950/3;
S_0000016cfd8863f0 .scope module, "my_favorite_rammy" "RAM" 8 65, 9 6 0, S_0000016cfd886260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "enaA";
    .port_info 2 /INPUT 4 "weA";
    .port_info 3 /INPUT 16 "addrA";
    .port_info 4 /INPUT 32 "dinA";
    .port_info 5 /OUTPUT 32 "doutA";
    .port_info 6 /INPUT 1 "clkB";
    .port_info 7 /INPUT 1 "enaB";
    .port_info 8 /INPUT 4 "weB";
    .port_info 9 /INPUT 16 "addrB";
    .port_info 10 /INPUT 32 "dinB";
    .port_info 11 /OUTPUT 32 "doutB";
P_0000016cfd886580 .param/l "ADDR_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_0000016cfd8865b8 .param/l "COL_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_0000016cfd8865f0 .param/l "DATA_WIDTH" 0 9 13, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0000016cfd886628 .param/l "NUM_COL" 0 9 9, +C4<00000000000000000000000000000100>;
v0000016cfd943be0_0 .net "addrA", 15 0, v0000016cfd943fa0_0;  1 drivers
L_0000016cfd99f760 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cfd9433c0_0 .net "addrB", 15 0, L_0000016cfd99f760;  1 drivers
v0000016cfd943aa0_0 .net "clkA", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd943460_0 .net "clkB", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd943e60_0 .net "dinA", 31 0, v0000016cfd943d20_0;  1 drivers
L_0000016cfd99f7a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cfd943dc0_0 .net "dinB", 31 0, L_0000016cfd99f7a8;  1 drivers
v0000016cfd9436e0_0 .var "doutA", 31 0;
v0000016cfd942ce0_0 .var "doutB", 31 0;
L_0000016cfd99f688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000016cfd942d80_0 .net "enaA", 0 0, L_0000016cfd99f688;  1 drivers
L_0000016cfd99f6d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016cfd9435a0_0 .net "enaB", 0 0, L_0000016cfd99f6d0;  1 drivers
v0000016cfd943c80_0 .var/i "i", 31 0;
v0000016cfd944360 .array "ram_block", 0 65535, 31 0;
v0000016cfd943780_0 .net "weA", 3 0, v0000016cfd943500_0;  1 drivers
L_0000016cfd99f718 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000016cfd944180_0 .net "weB", 3 0, L_0000016cfd99f718;  1 drivers
S_0000016cfd87ab90 .scope module, "RegisterFile" "regfile" 5 111, 10 1 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl_writeEnable";
    .port_info 2 /INPUT 1 "ctrl_reset";
    .port_info 3 /INPUT 5 "ctrl_writeReg";
    .port_info 4 /INPUT 5 "ctrl_readRegA";
    .port_info 5 /INPUT 5 "ctrl_readRegB";
    .port_info 6 /INPUT 32 "data_writeReg";
    .port_info 7 /OUTPUT 32 "data_readRegA";
    .port_info 8 /OUTPUT 32 "data_readRegB";
v0000016cfd943280_0 .net "clock", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd942f60_0 .net "ctrl_readRegA", 4 0, v0000016cfd99a7b0_0;  alias, 1 drivers
v0000016cfd943000_0 .net "ctrl_readRegB", 4 0, v0000016cfd9999f0_0;  alias, 1 drivers
v0000016cfd9430a0_0 .net "ctrl_reset", 0 0, v0000016cfd99dd30_0;  alias, 1 drivers
v0000016cfd943140_0 .net "ctrl_writeEnable", 0 0, v0000016cfd99be60_0;  1 drivers
v0000016cfd9431e0_0 .net "ctrl_writeReg", 4 0, L_0000016cfd909950;  alias, 1 drivers
v0000016cfd943320_0 .var "data_readRegA", 31 0;
v0000016cfd9224e0_0 .var "data_readRegB", 31 0;
v0000016cfd922620_0 .net "data_writeReg", 31 0, v0000016cfd99d5b0_0;  1 drivers
v0000016cfd921ea0 .array "regs", 0 31, 31 0;
v0000016cfd921ea0_0 .array/port v0000016cfd921ea0, 0;
v0000016cfd921ea0_1 .array/port v0000016cfd921ea0, 1;
v0000016cfd921ea0_2 .array/port v0000016cfd921ea0, 2;
E_0000016cfd919490/0 .event anyedge, v0000016cfd942f60_0, v0000016cfd921ea0_0, v0000016cfd921ea0_1, v0000016cfd921ea0_2;
v0000016cfd921ea0_3 .array/port v0000016cfd921ea0, 3;
v0000016cfd921ea0_4 .array/port v0000016cfd921ea0, 4;
v0000016cfd921ea0_5 .array/port v0000016cfd921ea0, 5;
v0000016cfd921ea0_6 .array/port v0000016cfd921ea0, 6;
E_0000016cfd919490/1 .event anyedge, v0000016cfd921ea0_3, v0000016cfd921ea0_4, v0000016cfd921ea0_5, v0000016cfd921ea0_6;
v0000016cfd921ea0_7 .array/port v0000016cfd921ea0, 7;
v0000016cfd921ea0_8 .array/port v0000016cfd921ea0, 8;
v0000016cfd921ea0_9 .array/port v0000016cfd921ea0, 9;
v0000016cfd921ea0_10 .array/port v0000016cfd921ea0, 10;
E_0000016cfd919490/2 .event anyedge, v0000016cfd921ea0_7, v0000016cfd921ea0_8, v0000016cfd921ea0_9, v0000016cfd921ea0_10;
v0000016cfd921ea0_11 .array/port v0000016cfd921ea0, 11;
v0000016cfd921ea0_12 .array/port v0000016cfd921ea0, 12;
v0000016cfd921ea0_13 .array/port v0000016cfd921ea0, 13;
v0000016cfd921ea0_14 .array/port v0000016cfd921ea0, 14;
E_0000016cfd919490/3 .event anyedge, v0000016cfd921ea0_11, v0000016cfd921ea0_12, v0000016cfd921ea0_13, v0000016cfd921ea0_14;
v0000016cfd921ea0_15 .array/port v0000016cfd921ea0, 15;
v0000016cfd921ea0_16 .array/port v0000016cfd921ea0, 16;
v0000016cfd921ea0_17 .array/port v0000016cfd921ea0, 17;
v0000016cfd921ea0_18 .array/port v0000016cfd921ea0, 18;
E_0000016cfd919490/4 .event anyedge, v0000016cfd921ea0_15, v0000016cfd921ea0_16, v0000016cfd921ea0_17, v0000016cfd921ea0_18;
v0000016cfd921ea0_19 .array/port v0000016cfd921ea0, 19;
v0000016cfd921ea0_20 .array/port v0000016cfd921ea0, 20;
v0000016cfd921ea0_21 .array/port v0000016cfd921ea0, 21;
v0000016cfd921ea0_22 .array/port v0000016cfd921ea0, 22;
E_0000016cfd919490/5 .event anyedge, v0000016cfd921ea0_19, v0000016cfd921ea0_20, v0000016cfd921ea0_21, v0000016cfd921ea0_22;
v0000016cfd921ea0_23 .array/port v0000016cfd921ea0, 23;
v0000016cfd921ea0_24 .array/port v0000016cfd921ea0, 24;
v0000016cfd921ea0_25 .array/port v0000016cfd921ea0, 25;
v0000016cfd921ea0_26 .array/port v0000016cfd921ea0, 26;
E_0000016cfd919490/6 .event anyedge, v0000016cfd921ea0_23, v0000016cfd921ea0_24, v0000016cfd921ea0_25, v0000016cfd921ea0_26;
v0000016cfd921ea0_27 .array/port v0000016cfd921ea0, 27;
v0000016cfd921ea0_28 .array/port v0000016cfd921ea0, 28;
v0000016cfd921ea0_29 .array/port v0000016cfd921ea0, 29;
v0000016cfd921ea0_30 .array/port v0000016cfd921ea0, 30;
E_0000016cfd919490/7 .event anyedge, v0000016cfd921ea0_27, v0000016cfd921ea0_28, v0000016cfd921ea0_29, v0000016cfd921ea0_30;
v0000016cfd921ea0_31 .array/port v0000016cfd921ea0, 31;
E_0000016cfd919490/8 .event anyedge, v0000016cfd921ea0_31, v0000016cfd943000_0;
E_0000016cfd919490 .event/or E_0000016cfd919490/0, E_0000016cfd919490/1, E_0000016cfd919490/2, E_0000016cfd919490/3, E_0000016cfd919490/4, E_0000016cfd919490/5, E_0000016cfd919490/6, E_0000016cfd919490/7, E_0000016cfd919490/8;
S_0000016cfd87ad20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 17, 10 17 0, S_0000016cfd87ab90;
 .timescale -9 -12;
v0000016cfd942740_0 .var/2s "i", 31 0;
S_0000016cfd8ebf20 .scope begin, "XM_LATCH" "XM_LATCH" 5 240, 5 240 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd8ec0b0 .scope module, "branch_predictor" "bp" 5 30, 11 1 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 1 "direction";
    .port_info 3 /OUTPUT 32 "target";
v0000016cfd921c20_0 .net "PC", 31 0, v0000016cfd99c540_0;  1 drivers
v0000016cfd921f40_0 .net "clock", 0 0, v0000016cfd99dbf0_0;  alias, 1 drivers
v0000016cfd922080_0 .net "direction", 0 0, L_0000016cfd99f5b0;  alias, 1 drivers
v0000016cfd921900_0 .net "target", 31 0, L_0000016cfd99f5f8;  alias, 1 drivers
S_0000016cfd9983a0 .scope module, "control_unit" "control" 5 94, 12 1 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "ALUop";
    .port_info 4 /OUTPUT 1 "ALUinB";
    .port_info 5 /OUTPUT 1 "isABranch";
    .port_info 6 /OUTPUT 1 "RWE";
    .port_info 7 /OUTPUT 1 "isJal";
    .port_info 8 /OUTPUT 1 "isJalr";
    .port_info 9 /OUTPUT 1 "isAuipc";
    .port_info 10 /OUTPUT 1 "isLui";
    .port_info 11 /OUTPUT 1 "isStore";
    .port_info 12 /OUTPUT 1 "isLoad";
v0000016cfd921a40_0 .var "ALUinB", 0 0;
v0000016cfd9219a0_0 .var "ALUop", 3 0;
v0000016cfd922260_0 .var "RWE", 0 0;
v0000016cfd999bd0_0 .net "func3", 2 0, v0000016cfd99eb90_0;  1 drivers
v0000016cfd999c70_0 .net "func7", 6 0, v0000016cfd99d470_0;  1 drivers
v0000016cfd99a3f0_0 .var "isABranch", 0 0;
v0000016cfd999b30_0 .var "isAuipc", 0 0;
v0000016cfd99a5d0_0 .var "isJal", 0 0;
v0000016cfd9991d0_0 .var "isJalr", 0 0;
v0000016cfd9998b0_0 .var "isLoad", 0 0;
v0000016cfd999d10_0 .var "isLui", 0 0;
v0000016cfd99ab70_0 .var "isStore", 0 0;
v0000016cfd999770_0 .net "opcode", 6 0, v0000016cfd99e4b0_0;  1 drivers
E_0000016cfd9199d0/0 .event anyedge, v0000016cfd999770_0, v0000016cfd999770_0, v0000016cfd999770_0, v0000016cfd999770_0;
E_0000016cfd9199d0/1 .event anyedge, v0000016cfd999770_0, v0000016cfd999770_0, v0000016cfd999770_0, v0000016cfd999c70_0;
E_0000016cfd9199d0/2 .event anyedge, v0000016cfd999bd0_0;
E_0000016cfd9199d0 .event/or E_0000016cfd9199d0/0, E_0000016cfd9199d0/1, E_0000016cfd9199d0/2;
S_0000016cfd998530 .scope begin, "fetch_comb" "fetch_comb" 5 10, 5 10 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd997d60 .scope begin, "program_counter" "program_counter" 5 24, 5 24 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
S_0000016cfd9989e0 .scope module, "set_src_dest" "setsourcedest" 5 85, 13 1 0, S_0000016cfd8e7a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 5 "src1";
    .port_info 2 /INPUT 5 "src2";
    .port_info 3 /INPUT 5 "dest";
    .port_info 4 /OUTPUT 5 "out_src1";
    .port_info 5 /OUTPUT 5 "out_src2";
    .port_info 6 /OUTPUT 5 "out_dest";
v0000016cfd999950_0 .net "dest", 4 0, v0000016cfd99e730_0;  1 drivers
v0000016cfd99a850_0 .net "opcode", 6 0, v0000016cfd99e4b0_0;  alias, 1 drivers
v0000016cfd99a990_0 .var "out_dest", 4 0;
v0000016cfd99a7b0_0 .var "out_src1", 4 0;
v0000016cfd9999f0_0 .var "out_src2", 4 0;
v0000016cfd99a530_0 .net "src1", 4 0, v0000016cfd99d6f0_0;  1 drivers
v0000016cfd9994f0_0 .net "src2", 4 0, v0000016cfd99da10_0;  1 drivers
E_0000016cfd919410 .event anyedge, v0000016cfd999770_0, v0000016cfd99a530_0, v0000016cfd999950_0, v0000016cfd9994f0_0;
    .scope S_0000016cfd889400;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943b40_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0000016cfd889400;
T_1 ;
    %vpi_call/w 7 11 "$readmemh", P_0000016cfd92e468, v0000016cfd942c40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016cfd889400;
T_2 ;
    %wait E_0000016cfd9191d0;
    %load/vec4 v0000016cfd944540_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000016cfd942c40, 4;
    %assign/vec4 v0000016cfd943b40_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016cfd9989e0;
T_3 ;
Ewait_0 .event/or E_0000016cfd919410, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %load/vec4 v0000016cfd9994f0_0;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %load/vec4 v0000016cfd9994f0_0;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000016cfd99a850_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000016cfd99a530_0;
    %store/vec4 v0000016cfd99a7b0_0, 0, 5;
    %load/vec4 v0000016cfd9994f0_0;
    %store/vec4 v0000016cfd9999f0_0, 0, 5;
    %load/vec4 v0000016cfd999950_0;
    %store/vec4 v0000016cfd99a990_0, 0, 5;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016cfd9983a0;
T_4 ;
Ewait_1 .event/or E_0000016cfd9199d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd9998b0_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd99ab70_0, 0, 1;
    %load/vec4 v0000016cfd9998b0_0;
    %load/vec4 v0000016cfd99ab70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000016cfd999c70_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000016cfd999bd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000016cfd9219a0_0, 0, 4;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd921a40_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd99a3f0_0, 0, 1;
    %load/vec4 v0000016cfd99a3f0_0;
    %nor/r;
    %load/vec4 v0000016cfd99ab70_0;
    %nor/r;
    %and;
    %store/vec4 v0000016cfd922260_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd99a5d0_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd9991d0_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd999b30_0, 0, 1;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000016cfd999770_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000016cfd999d10_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000016cfd87ab90;
T_5 ;
    %wait E_0000016cfd9191d0;
    %load/vec4 v0000016cfd9430a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0000016cfd87ad20;
    %jmp t_0;
    .scope S_0000016cfd87ad20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd942740_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000016cfd942740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016cfd942740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cfd921ea0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016cfd942740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000016cfd942740_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000016cfd87ab90;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000016cfd943140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000016cfd9431e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000016cfd922620_0;
    %load/vec4 v0000016cfd9431e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cfd921ea0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000016cfd87ab90;
T_6 ;
Ewait_2 .event/or E_0000016cfd919490, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000016cfd942f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000016cfd942f60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016cfd921ea0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000016cfd943320_0, 0, 32;
    %load/vec4 v0000016cfd943000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000016cfd943000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016cfd921ea0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0000016cfd9224e0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016cfd8e7c10;
T_7 ;
Ewait_3 .event/or E_0000016cfd919510, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_0000016cfd896a90;
    %jmp t_2;
    .scope S_0000016cfd896a90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %load/vec4 v0000016cfd942920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %add;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %sub;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %xor;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %or;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %and;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0000016cfd9426a0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0000016cfd944040_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0000016cfd8e7c10;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000016cfd8e7c10;
T_8 ;
Ewait_4 .event/or E_0000016cfd919690, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_0000016cfd896c20;
    %jmp t_4;
    .scope S_0000016cfd896c20;
t_5 ;
    %load/vec4 v0000016cfd942920_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0000016cfd9426a0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0000016cfd9426a0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000016cfd9429c0_0;
    %load/vec4 v0000016cfd942ba0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000016cfd942ba0_0;
    %load/vec4 v0000016cfd9429c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000016cfd9426a0_0;
    %load/vec4 v0000016cfd9444a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000016cfd9444a0_0;
    %load/vec4 v0000016cfd9426a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000016cfd942b00_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0000016cfd8e7c10;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000016cfd8863f0;
T_9 ;
    %wait E_0000016cfd9191d0;
    %load/vec4 v0000016cfd942d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943c80_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000016cfd943c80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0000016cfd943780_0;
    %load/vec4 v0000016cfd943c80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000016cfd943e60_0;
    %load/vec4 v0000016cfd943c80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000016cfd943be0_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000016cfd943c80_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000016cfd944360, 5, 6;
T_9.4 ;
    %load/vec4 v0000016cfd943c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016cfd943c80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %load/vec4 v0000016cfd943be0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000016cfd944360, 4;
    %assign/vec4 v0000016cfd9436e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016cfd8863f0;
T_10 ;
    %wait E_0000016cfd9191d0;
    %load/vec4 v0000016cfd9435a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943c80_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000016cfd943c80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0000016cfd944180_0;
    %load/vec4 v0000016cfd943c80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000016cfd943dc0_0;
    %load/vec4 v0000016cfd943c80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000016cfd9433c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000016cfd943c80_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000016cfd944360, 5, 6;
T_10.4 ;
    %load/vec4 v0000016cfd943c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016cfd943c80_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0000016cfd9433c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000016cfd944360, 4;
    %assign/vec4 v0000016cfd942ce0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016cfd886260;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0000016cfd886260;
T_12 ;
Ewait_5 .event/or E_0000016cfd919950, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 16, 2, 3;
    %store/vec4 v0000016cfd943fa0_0, 0, 16;
    %load/vec4 v0000016cfd942ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %load/vec4 v0000016cfd943a00_0;
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000016cfd9442c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %load/vec4 v0000016cfd943a00_0;
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0000016cfd9442c0_0;
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %load/vec4 v0000016cfd943a00_0;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %load/vec4 v0000016cfd9440e0_0;
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd9440e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %load/vec4 v0000016cfd943a00_0;
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd943d20_0, 0, 32;
    %load/vec4 v0000016cfd943a00_0;
    %load/vec4 v0000016cfd943f00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000016cfd9438c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd9438c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016cfd943500_0, 0, 4;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000016cfd8e7a80;
T_13 ;
Ewait_6 .event/or E_0000016cfd9192d0, E_0x0;
    %wait Ewait_6;
    %fork t_7, S_0000016cfd998530;
    %jmp t_6;
    .scope S_0000016cfd998530;
t_7 ;
    %load/vec4 v0000016cfd99c540_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016cfd99c720_0, 0, 32;
    %load/vec4 v0000016cfd99e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000016cfd99ce30_0;
    %store/vec4 v0000016cfd99e410_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000016cfd99e5f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0000016cfd99c720_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0000016cfd99e5f0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0000016cfd99d3d0_0;
    %jmp/1 T_13.5, 9;
T_13.4 ; End of true expr.
    %load/vec4 v0000016cfd99e5f0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_13.6, 10;
    %load/vec4 v0000016cfd99d790_0;
    %jmp/1 T_13.7, 10;
T_13.6 ; End of true expr.
    %load/vec4 v0000016cfd99c720_0;
    %jmp/0 T_13.7, 10;
 ; End of false expr.
    %blend;
T_13.7;
    %jmp/0 T_13.5, 9;
 ; End of false expr.
    %blend;
T_13.5;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0000016cfd99e410_0, 0, 32;
T_13.1 ;
    %load/vec4 v0000016cfd99a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0000016cfd99a350_0;
    %store/vec4 v0000016cfd99e410_0, 0, 32;
T_13.8 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000016cfd8e7a80;
T_14 ;
    %wait E_0000016cfd919b50;
    %fork t_9, S_0000016cfd997d60;
    %jmp t_8;
    .scope S_0000016cfd997d60;
t_9 ;
    %load/vec4 v0000016cfd99d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c540_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000016cfd99d290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000016cfd99e410_0;
    %assign/vec4 v0000016cfd99c540_0, 0;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_8 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0000016cfd8e7a80;
T_15 ;
    %wait E_0000016cfd919b50;
    %fork t_11, S_0000016cfd8952d0;
    %jmp t_10;
    .scope S_0000016cfd8952d0;
t_11 ;
    %load/vec4 v0000016cfd99a2b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0000016cfd99d510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd999450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd999590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd999630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd999a90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000016cfd99d290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %load/vec4 v0000016cfd99c540_0;
    %assign/vec4 v0000016cfd999450_0, 0;
    %load/vec4 v0000016cfd99d1f0_0;
    %assign/vec4 v0000016cfd999590_0, 0;
    %load/vec4 v0000016cfd99e230_0;
    %assign/vec4 v0000016cfd999630_0, 0;
    %load/vec4 v0000016cfd99ce30_0;
    %assign/vec4 v0000016cfd999a90_0, 0;
T_15.3 ;
T_15.1 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_10 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0000016cfd8e7a80;
T_16 ;
Ewait_7 .event/or E_0000016cfd919e10, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000016cfd99e4b0_0, 0, 7;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000016cfd99d470_0, 0, 7;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000016cfd99eb90_0, 0, 3;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000016cfd99e730_0, 0, 5;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000016cfd99d6f0_0, 0, 5;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000016cfd99da10_0, 0, 5;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd99ec30_0, 0, 32;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016cfd99e190_0, 0, 32;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000016cfd99d150_0, 0, 32;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000016cfd99e7d0_0, 0, 32;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016cfd999590_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000016cfd99dfb0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000016cfd8e7a80;
T_17 ;
    %wait E_0000016cfd919b50;
    %fork t_13, S_0000016cfd895140;
    %jmp t_12;
    .scope S_0000016cfd895140;
t_13 ;
    %load/vec4 v0000016cfd99d290_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.3, 8;
    %load/vec4 v0000016cfd99a2b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.3;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0000016cfd99d510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000016cfd999e50_0;
    %assign/vec4 v0000016cfd999e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99aad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd998e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd999ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd998eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd999810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99aa30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd998ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99a710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016cfd99a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99a670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016cfd998d70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd999270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99a210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd999310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99a0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd9996d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd999f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99ac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd9993b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd999090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd998f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd999130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99a170_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000016cfd999450_0;
    %assign/vec4 v0000016cfd999e50_0, 0;
    %load/vec4 v0000016cfd999590_0;
    %assign/vec4 v0000016cfd99aad0_0, 0;
    %load/vec4 v0000016cfd99ec30_0;
    %assign/vec4 v0000016cfd998e10_0, 0;
    %load/vec4 v0000016cfd99e190_0;
    %assign/vec4 v0000016cfd999ef0_0, 0;
    %load/vec4 v0000016cfd99d150_0;
    %assign/vec4 v0000016cfd998eb0_0, 0;
    %load/vec4 v0000016cfd99e7d0_0;
    %assign/vec4 v0000016cfd999810_0, 0;
    %load/vec4 v0000016cfd99dfb0_0;
    %assign/vec4 v0000016cfd99aa30_0, 0;
    %load/vec4 v0000016cfd99ddd0_0;
    %assign/vec4 v0000016cfd998ff0_0, 0;
    %load/vec4 v0000016cfd99ea50_0;
    %assign/vec4 v0000016cfd99a710_0, 0;
    %load/vec4 v0000016cfd999db0_0;
    %assign/vec4 v0000016cfd99a8f0_0, 0;
    %load/vec4 v0000016cfd99a490_0;
    %assign/vec4 v0000016cfd99a670_0, 0;
    %load/vec4 v0000016cfd99d010_0;
    %assign/vec4 v0000016cfd999270_0, 0;
    %load/vec4 v0000016cfd99cd90_0;
    %assign/vec4 v0000016cfd99a210_0, 0;
    %load/vec4 v0000016cfd99d830_0;
    %assign/vec4 v0000016cfd999310_0, 0;
    %load/vec4 v0000016cfd99d8d0_0;
    %assign/vec4 v0000016cfd99a0d0_0, 0;
    %load/vec4 v0000016cfd99c5e0_0;
    %assign/vec4 v0000016cfd9996d0_0, 0;
    %load/vec4 v0000016cfd99eb90_0;
    %assign/vec4 v0000016cfd998d70_0, 0;
    %load/vec4 v0000016cfd99d970_0;
    %assign/vec4 v0000016cfd999f90_0, 0;
    %load/vec4 v0000016cfd99e0f0_0;
    %assign/vec4 v0000016cfd99ac10_0, 0;
    %load/vec4 v0000016cfd99e2d0_0;
    %assign/vec4 v0000016cfd9993b0_0, 0;
    %load/vec4 v0000016cfd99d650_0;
    %assign/vec4 v0000016cfd999090_0, 0;
    %load/vec4 v0000016cfd99e370_0;
    %assign/vec4 v0000016cfd998f50_0, 0;
    %load/vec4 v0000016cfd99e910_0;
    %assign/vec4 v0000016cfd99a030_0, 0;
    %load/vec4 v0000016cfd999630_0;
    %assign/vec4 v0000016cfd999130_0, 0;
    %load/vec4 v0000016cfd999a90_0;
    %assign/vec4 v0000016cfd99a170_0, 0;
T_17.1 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_12 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0000016cfd8e7a80;
T_18 ;
Ewait_8 .event/or E_0000016cfd919890, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0000016cfd99d330_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0000016cfd99c860_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0000016cfd99d330_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000016cfd99d5b0_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0000016cfd998ff0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0000016cfd99dc90_0, 0, 32;
    %load/vec4 v0000016cfd99e550_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %load/vec4 v0000016cfd99c860_0;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v0000016cfd99e550_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0000016cfd99d5b0_0;
    %jmp/1 T_18.7, 9;
T_18.6 ; End of true expr.
    %load/vec4 v0000016cfd99a670_0;
    %flag_set/vec4 10;
    %jmp/0 T_18.8, 10;
    %load/vec4 v0000016cfd998e10_0;
    %jmp/1 T_18.9, 10;
T_18.8 ; End of true expr.
    %load/vec4 v0000016cfd998f50_0;
    %flag_set/vec4 11;
    %jmp/0 T_18.10, 11;
    %load/vec4 v0000016cfd999ef0_0;
    %jmp/1 T_18.11, 11;
T_18.10 ; End of true expr.
    %load/vec4 v0000016cfd99a710_0;
    %jmp/0 T_18.11, 11;
 ; End of false expr.
    %blend;
T_18.11;
    %jmp/0 T_18.9, 10;
 ; End of false expr.
    %blend;
T_18.9;
    %jmp/0 T_18.7, 9;
 ; End of false expr.
    %blend;
T_18.7;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %store/vec4 v0000016cfd99e870_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000016cfd8e7a80;
T_19 ;
Ewait_9 .event/or E_0000016cfd919550, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000016cfd999e50_0;
    %load/vec4 v0000016cfd998eb0_0;
    %add;
    %store/vec4 v0000016cfd99e690_0, 0, 32;
    %load/vec4 v0000016cfd999e50_0;
    %load/vec4 v0000016cfd99aa30_0;
    %add;
    %store/vec4 v0000016cfd99d3d0_0, 0, 32;
    %load/vec4 v0000016cfd99dc90_0;
    %load/vec4 v0000016cfd998e10_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000016cfd99d790_0, 0, 32;
    %load/vec4 v0000016cfd999e50_0;
    %load/vec4 v0000016cfd999810_0;
    %add;
    %store/vec4 v0000016cfd99eaf0_0, 0, 32;
    %load/vec4 v0000016cfd99a0d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000016cfd999130_0;
    %load/vec4 v0000016cfd99db50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cfd99a2b0_0, 0, 1;
    %load/vec4 v0000016cfd99db50_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.3, 8;
    %load/vec4 v0000016cfd99e690_0;
    %jmp/1 T_19.4, 8;
T_19.3 ; End of true expr.
    %load/vec4 v0000016cfd999e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_19.4, 8;
 ; End of false expr.
    %blend;
T_19.4;
    %store/vec4 v0000016cfd99a350_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cfd99a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cfd99a350_0, 0, 32;
T_19.1 ;
    %load/vec4 v0000016cfd999f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016cfd99e5f0_0, 0, 2;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0000016cfd99ac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016cfd99e5f0_0, 0, 2;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016cfd99e5f0_0, 0, 2;
T_19.8 ;
T_19.6 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000016cfd8e7a80;
T_20 ;
    %wait E_0000016cfd919b50;
    %fork t_15, S_0000016cfd8ebf20;
    %jmp t_14;
    .scope S_0000016cfd8ebf20;
t_15 ;
    %load/vec4 v0000016cfd99d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99af60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99cae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99b320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99ad80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99cc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016cfd99bdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000016cfd999e50_0;
    %assign/vec4 v0000016cfd99af60_0, 0;
    %load/vec4 v0000016cfd99aad0_0;
    %assign/vec4 v0000016cfd99b1e0_0, 0;
    %load/vec4 v0000016cfd998e10_0;
    %assign/vec4 v0000016cfd99c9a0_0, 0;
    %load/vec4 v0000016cfd998ff0_0;
    %assign/vec4 v0000016cfd99c0e0_0, 0;
    %load/vec4 v0000016cfd99a710_0;
    %assign/vec4 v0000016cfd99b140_0, 0;
    %load/vec4 v0000016cfd99e050_0;
    %assign/vec4 v0000016cfd99c860_0, 0;
    %load/vec4 v0000016cfd99db50_0;
    %assign/vec4 v0000016cfd99cae0_0, 0;
    %load/vec4 v0000016cfd999270_0;
    %assign/vec4 v0000016cfd99b320_0, 0;
    %load/vec4 v0000016cfd99a210_0;
    %assign/vec4 v0000016cfd99ad80_0, 0;
    %load/vec4 v0000016cfd999310_0;
    %assign/vec4 v0000016cfd99b3c0_0, 0;
    %load/vec4 v0000016cfd99a0d0_0;
    %assign/vec4 v0000016cfd99ca40_0, 0;
    %load/vec4 v0000016cfd9996d0_0;
    %assign/vec4 v0000016cfd99b0a0_0, 0;
    %load/vec4 v0000016cfd999f90_0;
    %assign/vec4 v0000016cfd99c180_0, 0;
    %load/vec4 v0000016cfd99ac10_0;
    %assign/vec4 v0000016cfd99cc20_0, 0;
    %load/vec4 v0000016cfd9993b0_0;
    %assign/vec4 v0000016cfd99c360_0, 0;
    %load/vec4 v0000016cfd99eaf0_0;
    %assign/vec4 v0000016cfd99b960_0, 0;
    %load/vec4 v0000016cfd999810_0;
    %assign/vec4 v0000016cfd99c040_0, 0;
    %load/vec4 v0000016cfd999090_0;
    %assign/vec4 v0000016cfd99c400_0, 0;
    %load/vec4 v0000016cfd998d70_0;
    %assign/vec4 v0000016cfd99bdc0_0, 0;
    %load/vec4 v0000016cfd99a030_0;
    %assign/vec4 v0000016cfd99c220_0, 0;
    %load/vec4 v0000016cfd998f50_0;
    %assign/vec4 v0000016cfd99c680_0, 0;
T_20.1 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_14 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0000016cfd8e7a80;
T_21 ;
    %wait E_0000016cfd919b50;
    %fork t_17, S_0000016cfd889590;
    %jmp t_16;
    .scope S_0000016cfd889590;
t_17 ;
    %load/vec4 v0000016cfd99d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99baa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99bc80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99b460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99b000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99cb80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99ae20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016cfd99bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99b280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99c7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99bbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99b8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cfd99ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cfd99bd20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000016cfd99af60_0;
    %assign/vec4 v0000016cfd99baa0_0, 0;
    %load/vec4 v0000016cfd99b1e0_0;
    %assign/vec4 v0000016cfd99bc80_0, 0;
    %load/vec4 v0000016cfd99c9a0_0;
    %assign/vec4 v0000016cfd99b500_0, 0;
    %load/vec4 v0000016cfd99c0e0_0;
    %assign/vec4 v0000016cfd99b5a0_0, 0;
    %load/vec4 v0000016cfd99b140_0;
    %assign/vec4 v0000016cfd99b460_0, 0;
    %load/vec4 v0000016cfd99c860_0;
    %assign/vec4 v0000016cfd99c4a0_0, 0;
    %load/vec4 v0000016cfd99cae0_0;
    %assign/vec4 v0000016cfd99b000_0, 0;
    %load/vec4 v0000016cfd99b320_0;
    %assign/vec4 v0000016cfd99cb80_0, 0;
    %load/vec4 v0000016cfd99ad80_0;
    %assign/vec4 v0000016cfd99ae20_0, 0;
    %load/vec4 v0000016cfd99b3c0_0;
    %assign/vec4 v0000016cfd99bf00_0, 0;
    %load/vec4 v0000016cfd99ca40_0;
    %assign/vec4 v0000016cfd99aec0_0, 0;
    %load/vec4 v0000016cfd99b0a0_0;
    %assign/vec4 v0000016cfd99be60_0, 0;
    %load/vec4 v0000016cfd99c180_0;
    %assign/vec4 v0000016cfd99bb40_0, 0;
    %load/vec4 v0000016cfd99cc20_0;
    %assign/vec4 v0000016cfd99c2c0_0, 0;
    %load/vec4 v0000016cfd99c360_0;
    %assign/vec4 v0000016cfd99b280_0, 0;
    %load/vec4 v0000016cfd99b960_0;
    %assign/vec4 v0000016cfd99c7c0_0, 0;
    %load/vec4 v0000016cfd99c040_0;
    %assign/vec4 v0000016cfd99bbe0_0, 0;
    %load/vec4 v0000016cfd99c400_0;
    %assign/vec4 v0000016cfd99b8c0_0, 0;
    %load/vec4 v0000016cfd99cf70_0;
    %assign/vec4 v0000016cfd99ba00_0, 0;
    %load/vec4 v0000016cfd99c220_0;
    %assign/vec4 v0000016cfd99c900_0, 0;
    %load/vec4 v0000016cfd99c680_0;
    %assign/vec4 v0000016cfd99bd20_0, 0;
T_21.1 ;
    %end;
    .scope S_0000016cfd8e7a80;
t_16 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_0000016cfd8e7a80;
T_22 ;
Ewait_10 .event/or E_0000016cfd918710, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000016cfd99bb40_0;
    %load/vec4 v0000016cfd99c2c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v0000016cfd99baa0_0;
    %addi 4, 0, 32;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0000016cfd99b280_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000016cfd99c7c0_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0000016cfd99b8c0_0;
    %flag_set/vec4 10;
    %jmp/0 T_22.4, 10;
    %load/vec4 v0000016cfd99bbe0_0;
    %jmp/1 T_22.5, 10;
T_22.4 ; End of true expr.
    %load/vec4 v0000016cfd99c900_0;
    %flag_set/vec4 11;
    %jmp/0 T_22.6, 11;
    %load/vec4 v0000016cfd99ba00_0;
    %jmp/1 T_22.7, 11;
T_22.6 ; End of true expr.
    %load/vec4 v0000016cfd99c4a0_0;
    %jmp/0 T_22.7, 11;
 ; End of false expr.
    %blend;
T_22.7;
    %jmp/0 T_22.5, 10;
 ; End of false expr.
    %blend;
T_22.5;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0000016cfd99d5b0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000016cfd8e7a80;
T_23 ;
Ewait_11 .event/or E_0000016cfd9151d0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0000016cfd99a210_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.3, 4;
    %load/vec4 v0000016cfd99a210_0;
    %load/vec4 v0000016cfd99b320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000016cfd99b0a0_0;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000016cfd99a210_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v0000016cfd99a210_0;
    %load/vec4 v0000016cfd99cb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.6, 10;
    %load/vec4 v0000016cfd99be60_0;
    %and;
T_23.6;
    %flag_set/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.5, 9;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.5, 9;
 ; End of false expr.
    %blend;
T_23.5;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000016cfd99d330_0, 0, 2;
    %load/vec4 v0000016cfd999310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.11, 4;
    %load/vec4 v0000016cfd999310_0;
    %load/vec4 v0000016cfd99b320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v0000016cfd99b0a0_0;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %load/vec4 v0000016cfd999310_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.15, 4;
    %load/vec4 v0000016cfd999310_0;
    %load/vec4 v0000016cfd99cb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.14, 10;
    %load/vec4 v0000016cfd99be60_0;
    %and;
T_23.14;
    %flag_set/vec4 9;
    %jmp/0 T_23.12, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_23.13, 9;
T_23.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.13, 9;
 ; End of false expr.
    %blend;
T_23.13;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v0000016cfd99e550_0, 0, 2;
    %load/vec4 v0000016cfd99b3c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.19, 4;
    %load/vec4 v0000016cfd99b3c0_0;
    %load/vec4 v0000016cfd99cb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.18, 9;
    %load/vec4 v0000016cfd99be60_0;
    %and;
T_23.18;
    %flag_set/vec4 8;
    %jmp/0 T_23.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.17, 8;
T_23.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.17, 8;
 ; End of false expr.
    %blend;
T_23.17;
    %store/vec4 v0000016cfd99d0b0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000016cfd8ecd40;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cfd99dbf0_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v0000016cfd99dbf0_0;
    %inv;
    %store/vec4 v0000016cfd99dbf0_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0000016cfd8ecd40;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cfd99dd30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cfd99dd30_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0000016cfd8ecd40;
T_26 ;
    %delay 200000, 0;
    %vpi_call/w 4 29 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000016cfd8ecd40;
T_27 ;
    %vpi_call/w 4 34 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 4 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016cfd8e7a80 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0000016cfd8ecd40;
T_28 ;
    %wait E_0000016cfd9191d0;
    %load/vec4 v0000016cfd99dd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %vpi_func 4 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 41 "$display", "\012Cycle %0t | PC=%h", S<0,vec4,u64>, v0000016cfd99c540_0 {1 0 0};
    %vpi_call/w 4 42 "$display", "data write reg=%h", v0000016cfd99d5b0_0 {0 0 0};
    %vpi_call/w 4 43 "$display", "instruction=%h", v0000016cfd99d1f0_0 {0 0 0};
    %vpi_call/w 4 52 "$display", "dxinst=%h", v0000016cfd99aad0_0 {0 0 0};
    %vpi_call/w 4 53 "$display", "operandA=%h", v0000016cfd99dc90_0 {0 0 0};
    %vpi_call/w 4 54 "$display", "operandB=%h", v0000016cfd99e870_0 {0 0 0};
    %vpi_call/w 4 55 "$display", "aluop=%b", v0000016cfd99a8f0_0 {0 0 0};
    %vpi_call/w 4 56 "$display", "ALUout=%h", v0000016cfd99e050_0 {0 0 0};
    %vpi_call/w 4 57 "$display", "dxaluinb=%b", v0000016cfd99a670_0 {0 0 0};
    %vpi_call/w 4 58 "$display", "dx_datab=%h", v0000016cfd99a710_0 {0 0 0};
    %vpi_call/w 4 59 "$display", "src1=%b", v0000016cfd99cd90_0 {0 0 0};
    %vpi_call/w 4 60 "$display", "src2=%b", v0000016cfd99d830_0 {0 0 0};
    %vpi_call/w 4 61 "$display", "data read A=%h", v0000016cfd99ddd0_0 {0 0 0};
    %vpi_call/w 4 62 "$display", "data read B=%h", v0000016cfd99ea50_0 {0 0 0};
    %vpi_call/w 4 63 "$display", "forwardB=%b", v0000016cfd99e550_0 {0 0 0};
    %vpi_call/w 4 64 "$display", "x0  = %h", &A<v0000016cfd921ea0, 0> {0 0 0};
    %vpi_call/w 4 65 "$display", "x1  = %h", &A<v0000016cfd921ea0, 1> {0 0 0};
    %vpi_call/w 4 66 "$display", "x2  = %h", &A<v0000016cfd921ea0, 2> {0 0 0};
    %vpi_call/w 4 67 "$display", "x3  = %h", &A<v0000016cfd921ea0, 3> {0 0 0};
    %vpi_call/w 4 68 "$display", "x4  = %h", &A<v0000016cfd921ea0, 4> {0 0 0};
    %vpi_call/w 4 69 "$display", "x5  = %h", &A<v0000016cfd921ea0, 5> {0 0 0};
    %vpi_call/w 4 70 "$display", "x6  = %h", &A<v0000016cfd921ea0, 6> {0 0 0};
    %vpi_call/w 4 71 "$display", "x7  = %h", &A<v0000016cfd921ea0, 7> {0 0 0};
    %vpi_call/w 4 72 "$display", "x8  = %h", &A<v0000016cfd921ea0, 8> {0 0 0};
    %vpi_call/w 4 73 "$display", "x9  = %h", &A<v0000016cfd921ea0, 9> {0 0 0};
    %vpi_call/w 4 74 "$display", "x10 = %h", &A<v0000016cfd921ea0, 10> {0 0 0};
    %vpi_call/w 4 75 "$display", "x11 = %h", &A<v0000016cfd921ea0, 11> {0 0 0};
    %vpi_call/w 4 96 "$display", "---------------------------------------------" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "decoder32.sv";
    "tb_processor.sv";
    "processor.sv";
    "alu.sv";
    "ROM.sv";
    "RAM_wrapper.sv";
    "RAM.sv";
    "regfile.sv";
    "bp.sv";
    "control.sv";
    "setsourcedest.sv";
