

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Tue Dec 29 12:29:55 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      271|      271| 2.710 us | 2.710 us |   36|   36| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |FFT054_U0                |FFT054                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT055_U0                |FFT055                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT056_U0                |FFT056                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT053_U0                |FFT053                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |FFT057_U0                |FFT057                 |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
        |Block_codeRepl113_pr_U0  |Block_codeRepl113_pr   |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
        |Block_codeRepl11320_U0   |Block_codeRepl11320_s  |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
        |bitreverse_U0            |bitreverse             |       35|       35| 0.350 us | 0.350 us |   35|   35|   none  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     86|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       28|    120|   14276|  22406|    -|
|Memory           |       26|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|      14|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       54|    120|   14290|  22618|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       19|     54|      13|     42|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Block_codeRepl11320_U0   |Block_codeRepl11320_s  |        0|      0|    34|   760|    0|
    |Block_codeRepl113_pr_U0  |Block_codeRepl113_pr   |        0|      0|    34|   760|    0|
    |FFT053_U0                |FFT053                 |        4|     24|  2764|  4084|    0|
    |FFT054_U0                |FFT054                 |        4|     24|  2764|  4102|    0|
    |FFT055_U0                |FFT055                 |        4|     24|  2764|  4102|    0|
    |FFT056_U0                |FFT056                 |        4|     24|  2764|  4102|    0|
    |FFT057_U0                |FFT057                 |        4|     24|  2764|  4084|    0|
    |FFT_AXILiteS_s_axi_U     |FFT_AXILiteS_s_axi     |        8|      0|   356|   320|    0|
    |bitreverse_U0            |bitreverse             |        0|      0|    32|    92|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                    |                       |       28|    120| 14276| 22406|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_OUT0_M_real_U  |FFT_data_OUT0_M_reOg  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT0_M_imag_U  |FFT_data_OUT0_M_reOg  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT1_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT1_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT2_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT2_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT3_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT3_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT4_M_imag_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |data_OUT4_M_real_U  |FFT_data_OUT1_M_ig8j  |        2|  0|   0|    0|    32|   32|     2|         2048|
    |xin_M_imag_U        |FFT_xin_M_imag        |        1|  0|   0|    0|    32|   32|     2|         2048|
    |xin_M_real_U        |FFT_xin_M_imag        |        1|  0|   0|    0|    32|   32|     2|         2048|
    |xout_M_real_U       |FFT_xout_M_real       |        2|  0|   0|    0|    32|   32|     2|         2048|
    |xout_M_imag_U       |FFT_xout_M_real       |        2|  0|   0|    0|    32|   32|     2|         2048|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |       26|  0|   0|    0|   448|  448|    28|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Block_codeRepl11320_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |Block_codeRepl113_pr_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |FFT053_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT053_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT054_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT054_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT055_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT055_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT056_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT056_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |FFT057_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |FFT057_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT0_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT0_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT1_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT1_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT2_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT2_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT3_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT3_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT4_M_imag        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data_OUT4_M_real        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xin_M_imag              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xin_M_real              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xout_M_imag             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_xout_M_real             |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |bitreverse_U0_ap_continue               |    and   |      0|  0|   2|           1|           1|
    |bitreverse_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT0_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT0_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT1_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT1_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT2_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT2_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT3_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT3_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT4_M_imag  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_OUT4_M_real  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xin_M_imag        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xin_M_real        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xout_M_imag       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_xout_M_real       |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  86|          43|          43|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data_OUT0_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT0_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT1_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT1_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT2_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT2_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT3_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT3_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT4_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_OUT4_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xin_M_imag        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xin_M_real        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xout_M_imag       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_xout_M_real       |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 126|         28|   14|         28|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data_OUT0_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT0_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT1_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT1_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT2_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT2_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT3_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT3_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT4_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_OUT4_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xin_M_imag        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xin_M_real        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xout_M_imag       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xout_M_real       |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 14|   0|   14|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      FFT     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      FFT     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl113_pr([32 x float]* %data_IN_M_real, [32 x float]* %data_IN_M_imag, [32 x float]* @xin_M_imag, [32 x float]* @xin_M_real)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl113_pr([32 x float]* %data_IN_M_real, [32 x float]* %data_IN_M_imag, [32 x float]* @xin_M_imag, [32 x float]* @xin_M_real)"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @bitreverse()" [teach-fpga/01-fft/vhls/fixed/fft.cpp:91]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @bitreverse()" [teach-fpga/01-fft/vhls/fixed/fft.cpp:91]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @FFT053([32 x float]* nocapture @data_OUT0_M_real, [32 x float]* nocapture @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT1_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:94]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @FFT053([32 x float]* nocapture @data_OUT0_M_real, [32 x float]* nocapture @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT1_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:94]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @FFT054([32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT2_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:95]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @FFT054([32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT2_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:95]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @FFT055([32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT3_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:96]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @FFT055([32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT3_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:96]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @FFT056([32 x float]* @data_OUT4_M_imag, [32 x float]* @data_OUT4_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:97]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @FFT056([32 x float]* @data_OUT4_M_imag, [32 x float]* @data_OUT4_M_real)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:97]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @FFT057()" [teach-fpga/01-fft/vhls/fixed/fft.cpp:98]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @FFT057()" [teach-fpga/01-fft/vhls/fixed/fft.cpp:98]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl11320_([32 x float]* %data_OUT_M_real, [32 x float]* %data_OUT_M_imag, [32 x float]* @xout_M_imag, [32 x float]* @xout_M_real)"   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:90]   --->   Operation 32 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_real), !map !39"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_imag), !map !45"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_real), !map !49"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_imag), !map !53"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:73]   --->   Operation 38 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:73]   --->   Operation 39 'specmemcore' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_OUT_M_real, [32 x float]* %data_OUT_M_imag, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:73]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_real, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:74]   --->   Operation 41 'specmemcore' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_imag, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:74]   --->   Operation 42 'specmemcore' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_IN_M_real, [32 x float]* %data_IN_M_imag, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:74]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:75]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl11320_([32 x float]* %data_OUT_M_real, [32 x float]* %data_OUT_M_imag, [32 x float]* @xout_M_imag, [32 x float]* @xout_M_real)"   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [teach-fpga/01-fft/vhls/fixed/fft.cpp:104]   --->   Operation 46 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ xin_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xin_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ W_M_real65]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ W_M_real64]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ W_M_real63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ W_M_real62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ W_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xout_M_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ xout_M_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0                  (call                ) [ 00000000000000000]
call_ln91                 (call                ) [ 00000000000000000]
call_ln94                 (call                ) [ 00000000000000000]
call_ln95                 (call                ) [ 00000000000000000]
call_ln96                 (call                ) [ 00000000000000000]
call_ln97                 (call                ) [ 00000000000000000]
call_ln98                 (call                ) [ 00000000000000000]
specdataflowpipeline_ln90 (specdataflowpipeline) [ 00000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000000000]
empty                     (specmemcore         ) [ 00000000000000000]
empty_10                  (specmemcore         ) [ 00000000000000000]
specinterface_ln73        (specinterface       ) [ 00000000000000000]
empty_11                  (specmemcore         ) [ 00000000000000000]
empty_12                  (specmemcore         ) [ 00000000000000000]
specinterface_ln74        (specinterface       ) [ 00000000000000000]
specinterface_ln75        (specinterface       ) [ 00000000000000000]
call_ln0                  (call                ) [ 00000000000000000]
ret_ln104                 (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_OUT_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_OUT_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xin_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xin_M_real">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rev_32">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT0_M_real">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_OUT0_M_imag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_real65">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real65"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_M_imag61">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_OUT1_M_imag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_OUT1_M_real">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W_M_real64">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real64"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W_M_imag60">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_OUT2_M_imag">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_OUT2_M_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_M_real63">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_M_imag59">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_OUT3_M_imag">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_OUT3_M_real">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_M_real62">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="W_M_imag58">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_OUT4_M_imag">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_OUT4_M_real">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="W_M_real">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="W_M_imag">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xout_M_real">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="xout_M_imag">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl113_pr"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitreverse"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT053"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT054"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT055"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT056"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT057"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl11320_"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="grp_FFT054_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_FFT055_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="32" slack="0"/>
<pin id="126" dir="0" index="5" bw="32" slack="0"/>
<pin id="127" dir="0" index="6" bw="32" slack="0"/>
<pin id="128" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_FFT056_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="0"/>
<pin id="143" dir="0" index="6" bw="32" slack="0"/>
<pin id="144" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_FFT053_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="32" slack="0"/>
<pin id="160" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_FFT057_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/13 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_Block_codeRepl113_pr_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="0"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Block_codeRepl11320_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="32" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="0"/>
<pin id="202" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_bitreverse_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="32" slack="0"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="0"/>
<pin id="215" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="208" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT_M_real | {15 16 }
	Port: data_OUT_M_imag | {15 16 }
	Port: xin_M_imag | {1 2 }
	Port: xin_M_real | {1 2 }
	Port: data_OUT0_M_real | {3 4 }
	Port: data_OUT0_M_imag | {3 4 }
	Port: data_OUT1_M_imag | {5 6 }
	Port: data_OUT1_M_real | {5 6 }
	Port: data_OUT2_M_imag | {7 8 }
	Port: data_OUT2_M_real | {7 8 }
	Port: data_OUT3_M_imag | {9 10 }
	Port: data_OUT3_M_real | {9 10 }
	Port: data_OUT4_M_imag | {11 12 }
	Port: data_OUT4_M_real | {11 12 }
	Port: xout_M_real | {13 14 }
	Port: xout_M_imag | {13 14 }
 - Input state : 
	Port: FFT : data_IN_M_real | {1 2 }
	Port: FFT : data_IN_M_imag | {1 2 }
	Port: FFT : xin_M_imag | {3 4 }
	Port: FFT : xin_M_real | {3 4 }
	Port: FFT : rev_32 | {3 4 }
	Port: FFT : data_OUT0_M_real | {5 6 }
	Port: FFT : data_OUT0_M_imag | {5 6 }
	Port: FFT : W_M_real65 | {5 6 }
	Port: FFT : W_M_imag61 | {5 6 }
	Port: FFT : data_OUT1_M_imag | {7 8 }
	Port: FFT : data_OUT1_M_real | {7 8 }
	Port: FFT : W_M_real64 | {7 8 }
	Port: FFT : W_M_imag60 | {7 8 }
	Port: FFT : data_OUT2_M_imag | {9 10 }
	Port: FFT : data_OUT2_M_real | {9 10 }
	Port: FFT : W_M_real63 | {9 10 }
	Port: FFT : W_M_imag59 | {9 10 }
	Port: FFT : data_OUT3_M_imag | {11 12 }
	Port: FFT : data_OUT3_M_real | {11 12 }
	Port: FFT : W_M_real62 | {11 12 }
	Port: FFT : W_M_imag58 | {11 12 }
	Port: FFT : data_OUT4_M_imag | {13 14 }
	Port: FFT : data_OUT4_M_real | {13 14 }
	Port: FFT : W_M_real | {13 14 }
	Port: FFT : W_M_imag | {13 14 }
	Port: FFT : xout_M_real | {15 16 }
	Port: FFT : xout_M_imag | {15 16 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         grp_FFT054_fu_104        |    24   |  10.614 |   2641  |   3992  |
|          |         grp_FFT055_fu_120        |    24   |  10.614 |   2641  |   3992  |
|          |         grp_FFT056_fu_136        |    24   |  10.614 |   2641  |   3992  |
|   call   |         grp_FFT053_fu_152        |    24   |  10.614 |   2641  |   3974  |
|          |         grp_FFT057_fu_168        |    24   |  10.614 |   2641  |   3974  |
|          |  grp_Block_codeRepl113_pr_fu_184 |    0    |  11.66  |   320   |   836   |
|          | grp_Block_codeRepl11320_s_fu_196 |    0    |  11.66  |   320   |   836   |
|          |       grp_bitreverse_fu_208      |    0    |  5.307  |    92   |    53   |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |   120   |  81.697 |  13937  |  21649  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|    W_M_imag    |    0   |   32   |    8   |    -   |
|   W_M_imag58   |    0   |   32   |    8   |    -   |
|   W_M_imag59   |    0   |   32   |    8   |    -   |
|   W_M_imag60   |    0   |   32   |    8   |    -   |
|   W_M_imag61   |    0   |   32   |    8   |    -   |
|    W_M_real    |    0   |   32   |    8   |    -   |
|   W_M_real62   |    0   |   32   |    8   |    -   |
|   W_M_real63   |    0   |   32   |    8   |    -   |
|   W_M_real64   |    0   |   32   |    8   |    -   |
|   W_M_real65   |    0   |   32   |    8   |    -   |
|data_OUT0_M_imag|    2   |    0   |    0   |    0   |
|data_OUT0_M_real|    2   |    0   |    0   |    0   |
|data_OUT1_M_imag|    2   |    0   |    0   |    0   |
|data_OUT1_M_real|    2   |    0   |    0   |    0   |
|data_OUT2_M_imag|    2   |    0   |    0   |    0   |
|data_OUT2_M_real|    2   |    0   |    0   |    0   |
|data_OUT3_M_imag|    2   |    0   |    0   |    0   |
|data_OUT3_M_real|    2   |    0   |    0   |    0   |
|data_OUT4_M_imag|    2   |    0   |    0   |    0   |
|data_OUT4_M_real|    2   |    0   |    0   |    0   |
|     rev_32     |    0   |    5   |    3   |    -   |
|   xin_M_imag   |    1   |    0   |    0   |    0   |
|   xin_M_real   |    1   |    0   |    0   |    0   |
|   xout_M_imag  |    2   |    0   |    0   |    0   |
|   xout_M_real  |    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   26   |   325  |   83   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   120  |   81   |  13937 |  21649 |    -   |
|   Memory  |   26   |    -   |    -   |   325  |   83   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   26   |   120  |   81   |  14262 |  21732 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
