
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tingyuan' on host 'tingyuan-MYSERVER' (Linux_x86_64 version 5.3.0-53-generic) on Tue May 26 00:38:06 CST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest'.
INFO: [HLS 200-10] Adding design file 'multest.cc' to the project
INFO: [HLS 200-10] Adding design file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Adding test bench file 'multest.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1'.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../multest.cc in debug mode
   Generating csim.exe
HARDWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
SOFTWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14760 ; free virtual = 24503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14764 ; free virtual = 24495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24494
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:264) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14724 ; free virtual = 24458
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 962.750 ; gain = 523.035 ; free physical = 14684 ; free virtual = 24418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:111) and 'add' operation ('add_ln111', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln112', multest.cc:112) of variable 'add_ln112', multest.cc:112 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:111) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.56 seconds; current allocated memory: 155.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 155.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 155.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 156.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 157.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 158.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 158.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 159.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 162.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 164.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_digits_data' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_digits_data' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_digits_data' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_digits_data' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z0_digits_data' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z2_digits_data' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add2_digits_data' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z1_digits_data' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 167.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data' to 'karastuba_mul_lhsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data' to 'karastuba_mul_rhssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data' to 'karastuba_mul_restde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 170.584 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 389.37 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tempcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_restde_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 962.750 ; gain = 523.035 ; free physical = 14621 ; free virtual = 24369
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for karastuba_mul.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_karastuba_mul.cpp
   Compiling multest.cc_pre.cc.tb.cc
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
HARDWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
SOFTWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_karastuba_mul_top glbl -prj karastuba_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s karastuba_mul -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_tempcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/CAT_I_I_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_karastuba_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_res_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_res_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_restde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_hs_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_hs_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/mul_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karastuba_mul_AXILiteS_s_axi
Compiling module xil_defaultlib.karastuba_mul_tempcA_ram
Compiling module xil_defaultlib.karastuba_mul_tempcA(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_restde_ram
Compiling module xil_defaultlib.karastuba_mul_restde(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temcud_ram
Compiling module xil_defaultlib.karastuba_mul_temcud(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temmb6_ram
Compiling module xil_defaultlib.karastuba_mul_temmb6(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_mulbkb_MulnS_0
Compiling module xil_defaultlib.karastuba_mul_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.mul_I_O
Compiling module xil_defaultlib.karastuba_mul_templa
Compiling module xil_defaultlib.CAT_I_I_I_O
Compiling module xil_defaultlib.karastuba_mul_templa_1
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.karastuba_mul
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_hs_input
Compiling module xil_defaultlib.AESL_axi_s_res_output
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_karastuba_mul_top
Compiling module work.glbl
Built simulation snapshot karastuba_mul

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/xsim.dir/karastuba_mul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/xsim.dir/karastuba_mul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 26 00:38:34 2020. For additional details about this file, please refer to the WebTalk help file at /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 26 00:38:34 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/karastuba_mul/xsim_script.tcl
# xsim {karastuba_mul} -autoloadwcfg -tclbatch {karastuba_mul.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source karastuba_mul.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set res_output_group [add_wave_group res_output(axis) -into $coutputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TREADY -into $res_output_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TVALID -into $res_output_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TDATA -into $res_output_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set hs_input_group [add_wave_group hs_input(axis) -into $cinputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TREADY -into $hs_input_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TVALID -into $hs_input_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TDATA -into $hs_input_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/ap_clk -into $clockgroup
## save_wave_config karastuba_mul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "1925000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1936500 ps : File "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 26 00:38:45 2020...
INFO: [COSIM 212-316] Starting C post checking ...
HARDWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
SOFTWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12C[2Kvivado_hls> e[13C[2Kvivado_hls> ex[14C[2Kvivado_hls> exi[15C[2Kvivado_hls> exit[16C
INFO: [HLS 200-112] Total elapsed time: 74.58 seconds; peak allocated memory: 170.584 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 26 00:39:21 2020...
