<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>EMT/NANO:  Broadcast Optical Interconnects for Global Communication in Many-Core Chip-Multiprocessor</AwardTitle>
<AwardEffectiveDate>09/01/2008</AwardEffectiveDate>
<AwardExpirationDate>08/31/2012</AwardExpirationDate>
<AwardTotalIntnAmount>1050000.00</AwardTotalIntnAmount>
<AwardAmount>1050000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Dmitri Maslov</SignBlockName>
</ProgramOfficer>
<AbstractNarration>EMT/NANO: Broadcast Optical Interconnects for&lt;br/&gt;Global Communication in Many-Core&lt;br/&gt;Chip-Multiprocessor&lt;br/&gt;Alan Mickelson (Principal Investigator)&lt;br/&gt;Dejan FilipoviÂ´c&lt;br/&gt;Won Park&lt;br/&gt;Li Shang&lt;br/&gt;Manish Vachharajani&lt;br/&gt;Electrical and Computer Engineering&lt;br/&gt;University of Colorado&lt;br/&gt;Abstract:&lt;br/&gt;Computer performance scaling is critical to advances in a wide range of fields, including&lt;br/&gt;medicine, telecommunications, climate science, weather forecasting, engineering, and design.&lt;br/&gt;With the rise of multicore systems and increasing processor-core count as the hardware&lt;br/&gt;mechanism for increased compute power, parallel program performance is now critical to&lt;br/&gt;continue this performance scaling. This work emphasizes latency reduction as this will be&lt;br/&gt;the most important performance impediment as the number of processors increases. Electrical&lt;br/&gt;interconnections can support the large information bandwidth over small distance, for&lt;br/&gt;example, between neighboring processors. Packet switching can share bandwidth between&lt;br/&gt;processors at a cost of latency that increases with inter-processor spacing. This research&lt;br/&gt;involves the use of nano scale optics to implement an optical broadcast network that can&lt;br/&gt;address all processors during a single clock cycle. Media access control will partition information&lt;br/&gt;between the high bandwidth point to point messages to be packet switched and&lt;br/&gt;latency bound synchronization messages to be optically broadcast.&lt;br/&gt;The investigators address the problem of a hybrid on-chip interconnection network both&lt;br/&gt;experimentally and theoretically. The bulk of the experimental work will involve fabricating&lt;br/&gt;and demonstrating the operation of nanophotonic broadcast network. The broadcast&lt;br/&gt;network will consist of a two dimensional slab waveguide region addressed with optical antennas&lt;br/&gt;that are fed and read out from nanophonic channel waveguide components. Optical&lt;br/&gt;sources will be placed off-chip and input to the netwrk through silicon on insulator waveguides.&lt;br/&gt;Wavelength division multiplexing will provide multi simultaneous channel operation&lt;br/&gt;through the single transceiver per processor interconnect. The media access control that&lt;br/&gt;partitions inter processor communication into high bandwidth packet switched communications&lt;br/&gt;and latency bound synchronization messages will be simulated using experimental data&lt;br/&gt;and phenomenological models of the actual interconnection network.</AbstractNarration>
<MinAmdLetterDate>09/02/2008</MinAmdLetterDate>
<MaxAmdLetterDate>09/02/2008</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0829950</AwardID>
<Investigator>
<FirstName>Alan</FirstName>
<LastName>Mickelson</LastName>
<EmailAddress>mickel@colorado.edu</EmailAddress>
<StartDate>09/02/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Wounjhang</FirstName>
<LastName>Park</LastName>
<EmailAddress>won.park@colorado.edu</EmailAddress>
<StartDate>09/02/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Dejan</FirstName>
<LastName>Filipovic</LastName>
<EmailAddress>dejan@colorado.edu</EmailAddress>
<StartDate>09/02/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Manish</FirstName>
<LastName>Vachharajani</LastName>
<EmailAddress>manishv@colorado.edu</EmailAddress>
<StartDate>09/02/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Li</FirstName>
<LastName>Shang</LastName>
<EmailAddress>li.shang@colorado.edu</EmailAddress>
<StartDate>09/02/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Colorado at Boulder</Name>
<CityName>Boulder</CityName>
<ZipCode>803031058</ZipCode>
<PhoneNumber>3034926221</PhoneNumber>
<StreetAddress>3100 Marine Street, Room 481</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Colorado</StateName>
<StateCode>CO</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1640</Code>
<Text>Information Technology Researc</Text>
</ProgramElement>
<ProgramElement>
<Code>7353</Code>
<Text>EMERGING MODELS &amp; TECHNOLOGIES</Text>
</ProgramElement>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
