/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2013 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.4 last modified on Monday 2/10/14 10:45:53
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -output=/p/slx/pvesv/wfr_autogen/wfr -l=0 /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR/230_CCE_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/710_CCE_Debug_Registers.xml /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/720_MSIX_Debug_Registers.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_WFR_CCE_SW_DEF
#define DEF_WFR_CCE_SW_DEF

#define CCE_KERNEL_OFFSET							0X0000000
#define CCE_MSIX_TABLE_OFFSET							0X0100000
#define CCE_MSIX_PBA_OFFSET							0X0110000
#define CCE_NUM_SCRATCH								4
#define CCE_MAX_SCRATCH								3
#define CCE_NUM_32_BIT_COUNTERS							3
#define CCE_MAX_32_BIT_COUNTER							2
#define CCE_NUM_32_BIT_INT_COUNTERS						6
#define CCE_MAX_32_BIT_INT_COUNTER						5
#define CCE_NUM_INT_CSRS							12
#define CCE_MAX_INT_CSR								11
#define CCE_NUM_INT_MAP_CSRS							96
#define CCE_MAX_INT_MAP_CSR							95
#define CCE_NUM_MSIX_VECTORS							256
#define CCE_MAX_MSIX_VECTOR							255
#define CCE_NUM_MSIX_PBAS							4
#define CCE_MAX_MSIX_PBA							3
#define CCE_DEBUG_OFFSET							0X0080000
#define MSIX_DEBUG_OFFSET							0X0080000
/*
* Table #6 of 230_CCE_Registers.xml - CceRevision
* This CSR is used for accessing revision information for the WFR 
* HFI.
*/
#define WFR_CCE_REVISION							(WFR_CCE + 0x000000000000)
#define WFR_CCE_REVISION_RESETCSR						0x0000000003020700ull
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_SHIFT				36
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_MASK				0xFull
#define WFR_CCE_REVISION_BOARD_ID_UPPER_NIBBLE_SMASK				0xF000000000ull
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_SHIFT				32
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_MASK				0xFull
#define WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_SMASK				0xF00000000ull
#define WFR_CCE_REVISION_SW_SHIFT						24
#define WFR_CCE_REVISION_SW_MASK						0xFFull
#define WFR_CCE_REVISION_SW_SMASK						0xFF000000ull
#define WFR_CCE_REVISION_ARCH_SHIFT						16
#define WFR_CCE_REVISION_ARCH_MASK						0xFFull
#define WFR_CCE_REVISION_ARCH_SMASK						0xFF0000ull
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_SHIFT					8
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_MASK					0xFFull
#define WFR_CCE_REVISION_CHIP_REV_MAJOR_SMASK					0xFF00ull
#define WFR_CCE_REVISION_CHIP_REV_MINOR_SHIFT					0
#define WFR_CCE_REVISION_CHIP_REV_MINOR_MASK					0xFFull
#define WFR_CCE_REVISION_CHIP_REV_MINOR_SMASK					0xFFull
/*
* Table #7 of 230_CCE_Registers.xml - CceRevision2
* This CSR is used for accessing revision information for the WFR HFI. The 
* information in this CSR is intended for decoding by host software or DV 
* test-bench for internal use only. The reset values are marked as 0, but the 
* actual values depend on the ASIC and the HFI and are not known 
* here.
*/
#define WFR_CCE_REVISION2							(WFR_CCE + 0x000000000008)
#define WFR_CCE_REVISION2_RESETCSR						0x0000000000000000ull
#define WFR_CCE_REVISION2_IMPL_REVISION_SHIFT					16
#define WFR_CCE_REVISION2_IMPL_REVISION_MASK					0xFFFFull
#define WFR_CCE_REVISION2_IMPL_REVISION_SMASK					0xFFFF0000ull
#define WFR_CCE_REVISION2_IMPL_CODE_SHIFT					8
#define WFR_CCE_REVISION2_IMPL_CODE_MASK					0xFFull
#define WFR_CCE_REVISION2_IMPL_CODE_SMASK					0xFF00ull
#define WFR_CCE_REVISION2_HFI_ID_SHIFT						0
#define WFR_CCE_REVISION2_HFI_ID_MASK						0x1ull
#define WFR_CCE_REVISION2_HFI_ID_SMASK						0x1ull
/*
* Table #8 of 230_CCE_Registers.xml - CceCtrl
* This CSR is used for control and configuration of CCE.
*/
#define WFR_CCE_CTRL								(WFR_CCE + 0x000000000010)
#define WFR_CCE_CTRL_RESETCSR							0x0000000000000000ull
#define WFR_CCE_CTRL_TXE_RESUME_SHIFT						13
#define WFR_CCE_CTRL_TXE_RESUME_MASK						0x1ull
#define WFR_CCE_CTRL_TXE_RESUME_SMASK						0x2000ull
#define WFR_CCE_CTRL_TXE_PAUSE_SHIFT						12
#define WFR_CCE_CTRL_TXE_PAUSE_MASK						0x1ull
#define WFR_CCE_CTRL_TXE_PAUSE_SMASK						0x1000ull
#define WFR_CCE_CTRL_RXE_RESUME_SHIFT						11
#define WFR_CCE_CTRL_RXE_RESUME_MASK						0x1ull
#define WFR_CCE_CTRL_RXE_RESUME_SMASK						0x800ull
#define WFR_CCE_CTRL_RXE_PAUSE_SHIFT						10
#define WFR_CCE_CTRL_RXE_PAUSE_MASK						0x1ull
#define WFR_CCE_CTRL_RXE_PAUSE_SMASK						0x400ull
#define WFR_CCE_CTRL_SPC_UNFREEZE_SHIFT						9
#define WFR_CCE_CTRL_SPC_UNFREEZE_MASK						0x1ull
#define WFR_CCE_CTRL_SPC_UNFREEZE_SMASK						0x200ull
#define WFR_CCE_CTRL_SPC_FREEZE_SHIFT						8
#define WFR_CCE_CTRL_SPC_FREEZE_MASK						0x1ull
#define WFR_CCE_CTRL_SPC_FREEZE_SMASK						0x100ull
#define WFR_CCE_CTRL_SOFT_RESET_SHIFT						7
#define WFR_CCE_CTRL_SOFT_RESET_MASK						0x1ull
#define WFR_CCE_CTRL_SOFT_RESET_SMASK						0x80ull
#define WFR_CCE_CTRL_PCIE_LANE_DELAY_SHIFT					2
#define WFR_CCE_CTRL_PCIE_LANE_DELAY_MASK					0xFull
#define WFR_CCE_CTRL_PCIE_LANE_DELAY_SMASK					0x3Cull
#define WFR_CCE_CTRL_PCIE_LANE_BUNDLE_SHIFT					0
#define WFR_CCE_CTRL_PCIE_LANE_BUNDLE_MASK					0x3ull
#define WFR_CCE_CTRL_PCIE_LANE_BUNDLE_SMASK					0x3ull
/*
* Table #9 of 230_CCE_Registers.xml - CceStatus
* This CSR is used for reading the status of CCE.
*/
#define WFR_CCE_STATUS								(WFR_CCE + 0x000000000018)
#define WFR_CCE_STATUS_RESETCSR							0x0000000000000000ull
#define WFR_CCE_STATUS_TXE_PIO_PAUSED_SHIFT					7
#define WFR_CCE_STATUS_TXE_PIO_PAUSED_MASK					0x1ull
#define WFR_CCE_STATUS_TXE_PIO_PAUSED_SMASK					0x80ull
#define WFR_CCE_STATUS_TXE_PAUSED_SHIFT						6
#define WFR_CCE_STATUS_TXE_PAUSED_MASK						0x1ull
#define WFR_CCE_STATUS_TXE_PAUSED_SMASK						0x40ull
#define WFR_CCE_STATUS_RXE_PAUSED_SHIFT						5
#define WFR_CCE_STATUS_RXE_PAUSED_MASK						0x1ull
#define WFR_CCE_STATUS_RXE_PAUSED_SMASK						0x20ull
#define WFR_CCE_STATUS_SDMA_PAUSED_SHIFT					4
#define WFR_CCE_STATUS_SDMA_PAUSED_MASK						0x1ull
#define WFR_CCE_STATUS_SDMA_PAUSED_SMASK					0x10ull
#define WFR_CCE_STATUS_TXE_PIO_FROZE_SHIFT					3
#define WFR_CCE_STATUS_TXE_PIO_FROZE_MASK					0x1ull
#define WFR_CCE_STATUS_TXE_PIO_FROZE_SMASK					0x8ull
#define WFR_CCE_STATUS_TXE_FROZE_SHIFT						2
#define WFR_CCE_STATUS_TXE_FROZE_MASK						0x1ull
#define WFR_CCE_STATUS_TXE_FROZE_SMASK						0x4ull
#define WFR_CCE_STATUS_RXE_FROZE_SHIFT						1
#define WFR_CCE_STATUS_RXE_FROZE_MASK						0x1ull
#define WFR_CCE_STATUS_RXE_FROZE_SMASK						0x2ull
#define WFR_CCE_STATUS_SDMA_FROZE_SHIFT						0
#define WFR_CCE_STATUS_SDMA_FROZE_MASK						0x1ull
#define WFR_CCE_STATUS_SDMA_FROZE_SMASK						0x1ull
/*
* Table #10 of 230_CCE_Registers.xml - CceScratch
* These scratch registers are read/write and for software use only.
*/
#define WFR_CCE_SCRATCH								(WFR_CCE + 0x000000000020)
#define WFR_CCE_SCRATCH_RESETCSR						0x0000000000000000ull
#define WFR_CCE_SCRATCH_SCRATCH_SHIFT						0
#define WFR_CCE_SCRATCH_SCRATCH_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_SCRATCH_SCRATCH_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #11 of 230_CCE_Registers.xml - CceErrStatus
* This CSR reports error status for the CCE block. The CCE block error cases are 
* defined in #%%#Section 11.3, #%%#'CCE Error Cases'#%%#.
*/
#define WFR_CCE_ERR_STATUS							(WFR_CCE + 0x000000000040)
#define WFR_CCE_ERR_STATUS_RESETCSR						0x0000000000000000ull
#define WFR_CCE_ERR_STATUS_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SHIFT			35
#define WFR_CCE_ERR_STATUS_CCE_RXDMA_CONV_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SMASK			0x800000000ull
#define WFR_CCE_ERR_STATUS_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SHIFT			34
#define WFR_CCE_ERR_STATUS_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SMASK			0x400000000ull
#define WFR_CCE_ERR_STATUS_CCE_SEG_WRITE_BAD_ADDR_ERR_SHIFT			33
#define WFR_CCE_ERR_STATUS_CCE_SEG_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_SEG_WRITE_BAD_ADDR_ERR_SMASK			0x200000000ull
#define WFR_CCE_ERR_STATUS_CCE_SEG_READ_BAD_ADDR_ERR_SHIFT			32
#define WFR_CCE_ERR_STATUS_CCE_SEG_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_SEG_READ_BAD_ADDR_ERR_SMASK			0x100000000ull
#define WFR_CCE_ERR_STATUS_LA_TRIGGERED_SHIFT					31
#define WFR_CCE_ERR_STATUS_LA_TRIGGERED_MASK					0x1ull
#define WFR_CCE_ERR_STATUS_LA_TRIGGERED_SMASK					0x80000000ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_CPL_TIMEOUT_ERR_SHIFT			30
#define WFR_CCE_ERR_STATUS_CCE_TRGT_CPL_TIMEOUT_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_CPL_TIMEOUT_ERR_SMASK			0x40000000ull
#define WFR_CCE_ERR_STATUS_PCIC_RECEIVE_PARITY_ERR_SHIFT			29
#define WFR_CCE_ERR_STATUS_PCIC_RECEIVE_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_RECEIVE_PARITY_ERR_SMASK			0x20000000ull
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_BACK_PARITY_ERR_SHIFT			28
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_BACK_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_BACK_PARITY_ERR_SMASK			0x10000000ull
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_FRONT_PARITY_ERR_SHIFT			27
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_FRONT_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_FRONT_PARITY_ERR_SMASK			0x8000000ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QUNC_ERR_SHIFT				26
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QUNC_ERR_SMASK				0x4000000ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QUNC_ERR_SHIFT				25
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QUNC_ERR_SMASK				0x2000000ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QUNC_ERR_SHIFT				24
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QUNC_ERR_SMASK				0x1000000ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QUNC_ERR_SHIFT				23
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QUNC_ERR_SMASK				0x800000ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_UNC_ERR_SHIFT			22
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_UNC_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_UNC_ERR_SMASK			0x400000ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_UNC_ERR_SHIFT				21
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_UNC_ERR_SMASK				0x200000ull
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_DAT_QPARITY_ERR_SHIFT			20
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_DAT_QPARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_DAT_QPARITY_ERR_SMASK			0x100000ull
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_HQ_PARITY_ERR_SHIFT			19
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_HQ_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_NPOST_HQ_PARITY_ERR_SMASK			0x80000ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QCOR_ERR_SHIFT				18
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QCOR_ERR_SMASK				0x40000ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QCOR_ERR_SHIFT				17
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QCOR_ERR_SMASK				0x20000ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QCOR_ERR_SHIFT				16
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QCOR_ERR_SMASK				0x10000ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QCOR_ERR_SHIFT				15
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_POST_HD_QCOR_ERR_SMASK				0x8000ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_COR_ERR_SHIFT			14
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_COR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_COR_ERR_SMASK			0x4000ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_COR_ERR_SHIFT				13
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_COR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_COR_ERR_SMASK				0x2000ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SHIFT		12
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SMASK		0x1000ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SHIFT		11
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SMASK		0x800ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SHIFT		10
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SMASK		0x400ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SHIFT	9
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SMASK	0x200ull
#define WFR_CCE_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SHIFT			8
#define WFR_CCE_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SMASK			0x100ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_CFG_BUS_PARITY_ERR_SHIFT			7
#define WFR_CCE_ERR_STATUS_CCE_CSR_CFG_BUS_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_CFG_BUS_PARITY_ERR_SMASK			0x80ull
#define WFR_CCE_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SHIFT			6
#define WFR_CCE_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SMASK			0x40ull
#define WFR_CCE_ERR_STATUS_CCE_RSPD_DATA_PARITY_ERR_SHIFT			5
#define WFR_CCE_ERR_STATUS_CCE_RSPD_DATA_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_RSPD_DATA_PARITY_ERR_SMASK			0x20ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ACCESS_ERR_SHIFT				4
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ACCESS_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ACCESS_ERR_SMASK				0x10ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SHIFT			3
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SMASK			0x8ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_WRITE_BAD_ADDR_ERR_SHIFT			2
#define WFR_CCE_ERR_STATUS_CCE_CSR_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_WRITE_BAD_ADDR_ERR_SMASK			0x4ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_READ_BAD_ADDR_ERR_SHIFT			1
#define WFR_CCE_ERR_STATUS_CCE_CSR_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_READ_BAD_ADDR_ERR_SMASK			0x2ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_PARITY_ERR_SHIFT				0
#define WFR_CCE_ERR_STATUS_CCE_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_STATUS_CCE_CSR_PARITY_ERR_SMASK				0x1ull
/*
* Table #12 of 230_CCE_Registers.xml - CceErrMask
* This CSR is used to set the error mask for the CCE block. The CCE block error 
* cases are defined in #%%#Section 11.3, #%%#'CCE Error Cases'#%%#.
*/
#define WFR_CCE_ERR_MASK							(WFR_CCE + 0x000000000048)
#define WFR_CCE_ERR_MASK_RESETCSR						0x0000000000000000ull
#define WFR_CCE_ERR_MASK_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SHIFT			35
#define WFR_CCE_ERR_MASK_CCE_RXDMA_CONV_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SMASK			0x800000000ull
#define WFR_CCE_ERR_MASK_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SHIFT			34
#define WFR_CCE_ERR_MASK_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SMASK			0x400000000ull
#define WFR_CCE_ERR_MASK_CCE_SEG_WRITE_BAD_ADDR_ERR_SHIFT			33
#define WFR_CCE_ERR_MASK_CCE_SEG_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_SEG_WRITE_BAD_ADDR_ERR_SMASK			0x200000000ull
#define WFR_CCE_ERR_MASK_CCE_SEG_READ_BAD_ADDR_ERR_SHIFT			32
#define WFR_CCE_ERR_MASK_CCE_SEG_READ_BAD_ADDR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_SEG_READ_BAD_ADDR_ERR_SMASK			0x100000000ull
#define WFR_CCE_ERR_MASK_LA_TRIGGERED_SHIFT					31
#define WFR_CCE_ERR_MASK_LA_TRIGGERED_MASK					0x1ull
#define WFR_CCE_ERR_MASK_LA_TRIGGERED_SMASK					0x80000000ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_CPL_TIMEOUT_ERR_SHIFT				30
#define WFR_CCE_ERR_MASK_CCE_TRGT_CPL_TIMEOUT_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_CPL_TIMEOUT_ERR_SMASK				0x40000000ull
#define WFR_CCE_ERR_MASK_PCIC_RECEIVE_PARITY_ERR_SHIFT				29
#define WFR_CCE_ERR_MASK_PCIC_RECEIVE_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_RECEIVE_PARITY_ERR_SMASK				0x20000000ull
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_BACK_PARITY_ERR_SHIFT			28
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_BACK_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_BACK_PARITY_ERR_SMASK			0x10000000ull
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_FRONT_PARITY_ERR_SHIFT			27
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_FRONT_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_PCIC_TRANSMIT_FRONT_PARITY_ERR_SMASK			0x8000000ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QUNC_ERR_SHIFT				26
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QUNC_ERR_SMASK				0x4000000ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QUNC_ERR_SHIFT				25
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QUNC_ERR_SMASK				0x2000000ull
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QUNC_ERR_SHIFT				24
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QUNC_ERR_SMASK				0x1000000ull
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QUNC_ERR_SHIFT				23
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QUNC_ERR_SMASK				0x800000ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_UNC_ERR_SHIFT			22
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_UNC_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_UNC_ERR_SMASK			0x400000ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_UNC_ERR_SHIFT				21
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_UNC_ERR_SMASK				0x200000ull
#define WFR_CCE_ERR_MASK_PCIC_NPOST_DAT_QPARITY_ERR_SHIFT			20
#define WFR_CCE_ERR_MASK_PCIC_NPOST_DAT_QPARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_PCIC_NPOST_DAT_QPARITY_ERR_SMASK			0x100000ull
#define WFR_CCE_ERR_MASK_PCIC_NPOST_HQ_PARITY_ERR_SHIFT				19
#define WFR_CCE_ERR_MASK_PCIC_NPOST_HQ_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_NPOST_HQ_PARITY_ERR_SMASK				0x80000ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QCOR_ERR_SHIFT				18
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_DAT_QCOR_ERR_SMASK				0x40000ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QCOR_ERR_SHIFT				17
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_CPL_HD_QCOR_ERR_SMASK				0x20000ull
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QCOR_ERR_SHIFT				16
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_POST_DAT_QCOR_ERR_SMASK				0x10000ull
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QCOR_ERR_SHIFT				15
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_POST_HD_QCOR_ERR_SMASK				0x8000ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_COR_ERR_SHIFT			14
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_COR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_SOT_MEM_COR_ERR_SMASK			0x4000ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_COR_ERR_SHIFT				13
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_COR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_PCIC_RETRY_MEM_COR_ERR_SMASK				0x2000ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SHIFT		12
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SMASK		0x1000ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SHIFT		11
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SMASK		0x800ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SHIFT		10
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SMASK		0x400ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SHIFT		9
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SMASK		0x200ull
#define WFR_CCE_ERR_MASK_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SHIFT			8
#define WFR_CCE_ERR_MASK_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SMASK			0x100ull
#define WFR_CCE_ERR_MASK_CCE_CSR_CFG_BUS_PARITY_ERR_SHIFT			7
#define WFR_CCE_ERR_MASK_CCE_CSR_CFG_BUS_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_CSR_CFG_BUS_PARITY_ERR_SMASK			0x80ull
#define WFR_CCE_ERR_MASK_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SHIFT			6
#define WFR_CCE_ERR_MASK_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SMASK			0x40ull
#define WFR_CCE_ERR_MASK_CCE_RSPD_DATA_PARITY_ERR_SHIFT				5
#define WFR_CCE_ERR_MASK_CCE_RSPD_DATA_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_RSPD_DATA_PARITY_ERR_SMASK				0x20ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_ACCESS_ERR_SHIFT				4
#define WFR_CCE_ERR_MASK_CCE_TRGT_ACCESS_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_ACCESS_ERR_SMASK				0x10ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SHIFT			3
#define WFR_CCE_ERR_MASK_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SMASK			0x8ull
#define WFR_CCE_ERR_MASK_CCE_CSR_WRITE_BAD_ADDR_ERR_SHIFT			2
#define WFR_CCE_ERR_MASK_CCE_CSR_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_MASK_CCE_CSR_WRITE_BAD_ADDR_ERR_SMASK			0x4ull
#define WFR_CCE_ERR_MASK_CCE_CSR_READ_BAD_ADDR_ERR_SHIFT			1
#define WFR_CCE_ERR_MASK_CCE_CSR_READ_BAD_ADDR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_CSR_READ_BAD_ADDR_ERR_SMASK			0x2ull
#define WFR_CCE_ERR_MASK_CCE_CSR_PARITY_ERR_SHIFT				0
#define WFR_CCE_ERR_MASK_CCE_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_MASK_CCE_CSR_PARITY_ERR_SMASK				0x1ull
/*
* Table #13 of 230_CCE_Registers.xml - CceErrClear
* This CSR is used to clear an error or errors for the CCE block. Each bit that 
* is written as 1 will clear down the corresponding error case. The CCE block 
* error cases are defined in #%%#Section 11.3, #%%#'CCE Error Cases'#%%#.
*/
#define WFR_CCE_ERR_CLEAR							(WFR_CCE + 0x000000000050)
#define WFR_CCE_ERR_CLEAR_RESETCSR						0x0000000000000000ull
#define WFR_CCE_ERR_CLEAR_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SHIFT			35
#define WFR_CCE_ERR_CLEAR_CCE_RXDMA_CONV_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SMASK			0x800000000ull
#define WFR_CCE_ERR_CLEAR_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SHIFT			34
#define WFR_CCE_ERR_CLEAR_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SMASK			0x400000000ull
#define WFR_CCE_ERR_CLEAR_CCE_SEG_WRITE_BAD_ADDR_ERR_SHIFT			33
#define WFR_CCE_ERR_CLEAR_CCE_SEG_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_SEG_WRITE_BAD_ADDR_ERR_SMASK			0x200000000ull
#define WFR_CCE_ERR_CLEAR_CCE_SEG_READ_BAD_ADDR_ERR_SHIFT			32
#define WFR_CCE_ERR_CLEAR_CCE_SEG_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_SEG_READ_BAD_ADDR_ERR_SMASK			0x100000000ull
#define WFR_CCE_ERR_CLEAR_LA_TRIGGERED_SHIFT					31
#define WFR_CCE_ERR_CLEAR_LA_TRIGGERED_MASK					0x1ull
#define WFR_CCE_ERR_CLEAR_LA_TRIGGERED_SMASK					0x80000000ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_CPL_TIMEOUT_ERR_SHIFT			30
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_CPL_TIMEOUT_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_CPL_TIMEOUT_ERR_SMASK			0x40000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_RECEIVE_PARITY_ERR_SHIFT				29
#define WFR_CCE_ERR_CLEAR_PCIC_RECEIVE_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_RECEIVE_PARITY_ERR_SMASK				0x20000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_BACK_PARITY_ERR_SHIFT			28
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_BACK_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_BACK_PARITY_ERR_SMASK			0x10000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_FRONT_PARITY_ERR_SHIFT			27
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_FRONT_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_TRANSMIT_FRONT_PARITY_ERR_SMASK			0x8000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QUNC_ERR_SHIFT				26
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QUNC_ERR_SMASK				0x4000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QUNC_ERR_SHIFT				25
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QUNC_ERR_SMASK				0x2000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QUNC_ERR_SHIFT				24
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QUNC_ERR_SMASK				0x1000000ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QUNC_ERR_SHIFT				23
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QUNC_ERR_SMASK				0x800000ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_UNC_ERR_SHIFT			22
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_UNC_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_UNC_ERR_SMASK			0x400000ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_UNC_ERR_SHIFT				21
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_UNC_ERR_SMASK				0x200000ull
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_DAT_QPARITY_ERR_SHIFT			20
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_DAT_QPARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_DAT_QPARITY_ERR_SMASK			0x100000ull
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_HQ_PARITY_ERR_SHIFT			19
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_HQ_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_NPOST_HQ_PARITY_ERR_SMASK			0x80000ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QCOR_ERR_SHIFT				18
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_DAT_QCOR_ERR_SMASK				0x40000ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QCOR_ERR_SHIFT				17
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_CPL_HD_QCOR_ERR_SMASK				0x20000ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QCOR_ERR_SHIFT				16
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_DAT_QCOR_ERR_SMASK				0x10000ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QCOR_ERR_SHIFT				15
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_POST_HD_QCOR_ERR_SMASK				0x8000ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_COR_ERR_SHIFT			14
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_COR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_SOT_MEM_COR_ERR_SMASK			0x4000ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_COR_ERR_SHIFT				13
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_COR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_PCIC_RETRY_MEM_COR_ERR_SMASK				0x2000ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SHIFT		12
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SMASK		0x1000ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SHIFT		11
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SMASK		0x800ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SHIFT		10
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SMASK		0x400ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SHIFT		9
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SMASK		0x200ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SHIFT			8
#define WFR_CCE_ERR_CLEAR_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SMASK			0x100ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_CFG_BUS_PARITY_ERR_SHIFT			7
#define WFR_CCE_ERR_CLEAR_CCE_CSR_CFG_BUS_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_CFG_BUS_PARITY_ERR_SMASK			0x80ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SHIFT			6
#define WFR_CCE_ERR_CLEAR_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SMASK			0x40ull
#define WFR_CCE_ERR_CLEAR_CCE_RSPD_DATA_PARITY_ERR_SHIFT			5
#define WFR_CCE_ERR_CLEAR_CCE_RSPD_DATA_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_RSPD_DATA_PARITY_ERR_SMASK			0x20ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ACCESS_ERR_SHIFT				4
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ACCESS_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ACCESS_ERR_SMASK				0x10ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SHIFT			3
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SMASK			0x8ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_WRITE_BAD_ADDR_ERR_SHIFT			2
#define WFR_CCE_ERR_CLEAR_CCE_CSR_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_WRITE_BAD_ADDR_ERR_SMASK			0x4ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_READ_BAD_ADDR_ERR_SHIFT			1
#define WFR_CCE_ERR_CLEAR_CCE_CSR_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_READ_BAD_ADDR_ERR_SMASK			0x2ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_PARITY_ERR_SHIFT				0
#define WFR_CCE_ERR_CLEAR_CCE_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_CLEAR_CCE_CSR_PARITY_ERR_SMASK				0x1ull
/*
* Table #14 of 230_CCE_Registers.xml - CceErrForce
* This CSR is used to force the setting of an error or errors for the CCE block. 
* Each bit that is written as 1 will set the corresponding error case. This 
* feature is for testing purposes. The CCE block error cases are defined in 
* #%%#Section 11.3, #%%#'CCE Error Cases'#%%#.
*/
#define WFR_CCE_ERR_FORCE							(WFR_CCE + 0x000000000058)
#define WFR_CCE_ERR_FORCE_RESETCSR						0x0000000000000000ull
#define WFR_CCE_ERR_FORCE_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SHIFT			35
#define WFR_CCE_ERR_FORCE_CCE_RXDMA_CONV_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SMASK			0x800000000ull
#define WFR_CCE_ERR_FORCE_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SHIFT			34
#define WFR_CCE_ERR_FORCE_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SMASK			0x400000000ull
#define WFR_CCE_ERR_FORCE_CCE_SEG_WRITE_BAD_ADDR_ERR_SHIFT			33
#define WFR_CCE_ERR_FORCE_CCE_SEG_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_SEG_WRITE_BAD_ADDR_ERR_SMASK			0x200000000ull
#define WFR_CCE_ERR_FORCE_CCE_SEG_READ_BAD_ADDR_ERR_SHIFT			32
#define WFR_CCE_ERR_FORCE_CCE_SEG_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_SEG_READ_BAD_ADDR_ERR_SMASK			0x100000000ull
#define WFR_CCE_ERR_FORCE_LA_TRIGGERED_SHIFT					31
#define WFR_CCE_ERR_FORCE_LA_TRIGGERED_MASK					0x1ull
#define WFR_CCE_ERR_FORCE_LA_TRIGGERED_SMASK					0x80000000ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_CPL_TIMEOUT_ERR_SHIFT			30
#define WFR_CCE_ERR_FORCE_CCE_TRGT_CPL_TIMEOUT_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_CPL_TIMEOUT_ERR_SMASK			0x40000000ull
#define WFR_CCE_ERR_FORCE_PCIC_RECEIVE_PARITY_ERR_SHIFT				29
#define WFR_CCE_ERR_FORCE_PCIC_RECEIVE_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_RECEIVE_PARITY_ERR_SMASK				0x20000000ull
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_BACK_PARITY_ERR_SHIFT			28
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_BACK_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_BACK_PARITY_ERR_SMASK			0x10000000ull
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_FRONT_PARITY_ERR_SHIFT			27
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_FRONT_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_TRANSMIT_FRONT_PARITY_ERR_SMASK			0x8000000ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QUNC_ERR_SHIFT				26
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QUNC_ERR_SMASK				0x4000000ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QUNC_ERR_SHIFT				25
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QUNC_ERR_SMASK				0x2000000ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QUNC_ERR_SHIFT				24
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QUNC_ERR_SMASK				0x1000000ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QUNC_ERR_SHIFT				23
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QUNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QUNC_ERR_SMASK				0x800000ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_UNC_ERR_SHIFT			22
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_UNC_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_UNC_ERR_SMASK			0x400000ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_UNC_ERR_SHIFT				21
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_UNC_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_UNC_ERR_SMASK				0x200000ull
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_DAT_QPARITY_ERR_SHIFT			20
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_DAT_QPARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_DAT_QPARITY_ERR_SMASK			0x100000ull
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_HQ_PARITY_ERR_SHIFT			19
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_HQ_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_NPOST_HQ_PARITY_ERR_SMASK			0x80000ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QCOR_ERR_SHIFT				18
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_DAT_QCOR_ERR_SMASK				0x40000ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QCOR_ERR_SHIFT				17
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_CPL_HD_QCOR_ERR_SMASK				0x20000ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QCOR_ERR_SHIFT				16
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_DAT_QCOR_ERR_SMASK				0x10000ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QCOR_ERR_SHIFT				15
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QCOR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_POST_HD_QCOR_ERR_SMASK				0x8000ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_COR_ERR_SHIFT			14
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_COR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_SOT_MEM_COR_ERR_SMASK			0x4000ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_COR_ERR_SHIFT				13
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_COR_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_PCIC_RETRY_MEM_COR_ERR_SMASK				0x2000ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SHIFT		12
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SMASK		0x1000ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SHIFT		11
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_MASK		0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SMASK		0x800ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SHIFT		10
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SMASK		0x400ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SHIFT		9
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SMASK		0x200ull
#define WFR_CCE_ERR_FORCE_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SHIFT			8
#define WFR_CCE_ERR_FORCE_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SMASK			0x100ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_CFG_BUS_PARITY_ERR_SHIFT			7
#define WFR_CCE_ERR_FORCE_CCE_CSR_CFG_BUS_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_CFG_BUS_PARITY_ERR_SMASK			0x80ull
#define WFR_CCE_ERR_FORCE_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SHIFT			6
#define WFR_CCE_ERR_FORCE_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SMASK			0x40ull
#define WFR_CCE_ERR_FORCE_CCE_RSPD_DATA_PARITY_ERR_SHIFT			5
#define WFR_CCE_ERR_FORCE_CCE_RSPD_DATA_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_CCE_RSPD_DATA_PARITY_ERR_SMASK			0x20ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ACCESS_ERR_SHIFT				4
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ACCESS_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ACCESS_ERR_SMASK				0x10ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SHIFT			3
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SMASK			0x8ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_WRITE_BAD_ADDR_ERR_SHIFT			2
#define WFR_CCE_ERR_FORCE_CCE_CSR_WRITE_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_WRITE_BAD_ADDR_ERR_SMASK			0x4ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_READ_BAD_ADDR_ERR_SHIFT			1
#define WFR_CCE_ERR_FORCE_CCE_CSR_READ_BAD_ADDR_ERR_MASK			0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_READ_BAD_ADDR_ERR_SMASK			0x2ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_PARITY_ERR_SHIFT				0
#define WFR_CCE_ERR_FORCE_CCE_CSR_PARITY_ERR_MASK				0x1ull
#define WFR_CCE_ERR_FORCE_CCE_CSR_PARITY_ERR_SMASK				0x1ull
/*
* Table #15 of 230_CCE_Registers.xml - CceCounterArray32
* This CSR array is used to access 32-bit CCE counters.
*/
#define WFR_CCE_COUNTER_ARRAY32							(WFR_CCE + 0x000000000060)
#define WFR_CCE_COUNTER_ARRAY32_RESETCSR					0x0000000000000000ull
#define WFR_CCE_COUNTER_ARRAY32_CNT_SHIFT					0
#define WFR_CCE_COUNTER_ARRAY32_CNT_MASK					0xFFFFFFFFull
#define WFR_CCE_COUNTER_ARRAY32_CNT_SMASK					0xFFFFFFFFull
/*
* Table #16 of 230_CCE_Registers.xml - CceDbiCtrl
* This CSR is used for accessing the PCIe configuration registers through the 
* DBI/DBI2 backdoor.
*/
#define WFR_CCE_DBI_CTRL							(WFR_CCE + 0x0000000000A0)
#define WFR_CCE_DBI_CTRL_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBI_CTRL_STATUS_SHIFT						6
#define WFR_CCE_DBI_CTRL_STATUS_MASK						0x3ull
#define WFR_CCE_DBI_CTRL_STATUS_SMASK						0xC0ull
#define WFR_CCE_DBI_CTRL_CS_SHIFT						4
#define WFR_CCE_DBI_CTRL_CS_MASK						0x3ull
#define WFR_CCE_DBI_CTRL_CS_SMASK						0x30ull
#define WFR_CCE_DBI_CTRL_WRITE_ENABLES_SHIFT					0
#define WFR_CCE_DBI_CTRL_WRITE_ENABLES_MASK					0xFull
#define WFR_CCE_DBI_CTRL_WRITE_ENABLES_SMASK					0xFull
/*
* Table #17 of 230_CCE_Registers.xml - CceDbiAddr
* This CSR is used for accessing the PCIe configuration registers through the 
* DBI/DBI2 backdoor.
*/
#define WFR_CCE_DBI_ADDR							(WFR_CCE + 0x0000000000A8)
#define WFR_CCE_DBI_ADDR_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBI_ADDR_ADDR_SHIFT						0
#define WFR_CCE_DBI_ADDR_ADDR_MASK						0xFFFFFFFFull
#define WFR_CCE_DBI_ADDR_ADDR_SMASK						0xFFFFFFFFull
/*
* Table #18 of 230_CCE_Registers.xml - CceDbiData
* This CSR is used for accessing the PCIe configuration registers through the 
* DBI/DBI2 backdoor.
*/
#define WFR_CCE_DBI_DATA							(WFR_CCE + 0x0000000000B0)
#define WFR_CCE_DBI_DATA_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBI_DATA_DATA_SHIFT						0
#define WFR_CCE_DBI_DATA_DATA_MASK						0xFFFFFFFFull
#define WFR_CCE_DBI_DATA_DATA_SMASK						0xFFFFFFFFull
/*
* Table #19 of 230_CCE_Registers.xml - CceDcCtrl
* This CSR is used for control and configuration of DC.
*/
#define WFR_CCE_DC_CTRL								(WFR_CCE + 0x0000000000B8)
#define WFR_CCE_DC_CTRL_RESETCSR						0x0000000000000001ull
#define WFR_CCE_DC_CTRL_DC_RESET_SHIFT						0
#define WFR_CCE_DC_CTRL_DC_RESET_MASK						0x1ull
#define WFR_CCE_DC_CTRL_DC_RESET_SMASK						0x1ull
/*
* Table #21 of 230_CCE_Registers.xml - CceMsixTableLower
* The MSI-X table contains two consecutive CSRs per MSI-X vector. The lower CSR 
* is specified in the CceMsixTableLower array, and the upper CSR in the 
* CceMsixTableUpper array. These two arrays are strided by 16 bytes and 
* interleaved with each other. This approach is necessary since the composition 
* of the lower and upper entries are different. The values are programmed by 
* host software to define specify how to deliver interrupts mapped to this MSI-X 
* vector.
*/
#define WFR_CCE_MSIX_TABLE_LOWER						(WFR_CCE + 0x000000100000)
#define WFR_CCE_MSIX_TABLE_LOWER_RESETCSR					0x0000000000000000ull
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_SHIFT					0
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_MASK					0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_MSIX_TABLE_LOWER_ADDRESS_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #22 of 230_CCE_Registers.xml - CceMsixTableUpper
* The MSI-X table contains two consecutive CSRs per MSI-X vector. The lower CSR 
* is specified in the CceMsixTableLower array, and the upper CSR in the 
* CceMsixTableUpper array. These two arrays are strided by 16 bytes and 
* interleaved with each other. This approach is necessary since the composition 
* of the lower and upper entries are different. The values are programmed by 
* host software to define specify how to deliver interrupts mapped to this MSI-X 
* vector.
*/
#define WFR_CCE_MSIX_TABLE_UPPER						(WFR_CCE + 0x000000100008)
#define WFR_CCE_MSIX_TABLE_UPPER_RESETCSR					0x0000000100000000ull
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_SHIFT				32
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_MASK				0x1ull
#define WFR_CCE_MSIX_TABLE_UPPER_VECTOR_MASK_SMASK				0x100000000ull
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_SHIFT					0
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_MASK					0xFFFFFFFFull
#define WFR_CCE_MSIX_TABLE_UPPER_DATA_SMASK					0xFFFFFFFFull
/*
* Table #23 of 230_CCE_Registers.xml - CceMsixPba
* The Pending Bit Array (PBA) contains 1 bit for each MSI-X vector. This is a 
* total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_PBA							(WFR_CCE + 0x000000110000)
#define WFR_CCE_MSIX_PBA_RESETCSR						0x0000000000000000ull
#define WFR_CCE_MSIX_PBA_INT63_SHIFT						63
#define WFR_CCE_MSIX_PBA_INT63_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT63_SMASK						0x8000000000000000ull
#define WFR_CCE_MSIX_PBA_INT62_SHIFT						62
#define WFR_CCE_MSIX_PBA_INT62_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT62_SMASK						0x4000000000000000ull
#define WFR_CCE_MSIX_PBA_INT61_SHIFT						61
#define WFR_CCE_MSIX_PBA_INT61_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT61_SMASK						0x2000000000000000ull
#define WFR_CCE_MSIX_PBA_INT60_SHIFT						60
#define WFR_CCE_MSIX_PBA_INT60_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT60_SMASK						0x1000000000000000ull
#define WFR_CCE_MSIX_PBA_INT59_SHIFT						59
#define WFR_CCE_MSIX_PBA_INT59_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT59_SMASK						0x800000000000000ull
#define WFR_CCE_MSIX_PBA_INT58_SHIFT						58
#define WFR_CCE_MSIX_PBA_INT58_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT58_SMASK						0x400000000000000ull
#define WFR_CCE_MSIX_PBA_INT57_SHIFT						57
#define WFR_CCE_MSIX_PBA_INT57_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT57_SMASK						0x200000000000000ull
#define WFR_CCE_MSIX_PBA_INT56_SHIFT						56
#define WFR_CCE_MSIX_PBA_INT56_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT56_SMASK						0x100000000000000ull
#define WFR_CCE_MSIX_PBA_INT55_SHIFT						55
#define WFR_CCE_MSIX_PBA_INT55_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT55_SMASK						0x80000000000000ull
#define WFR_CCE_MSIX_PBA_INT54_SHIFT						54
#define WFR_CCE_MSIX_PBA_INT54_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT54_SMASK						0x40000000000000ull
#define WFR_CCE_MSIX_PBA_INT53_SHIFT						53
#define WFR_CCE_MSIX_PBA_INT53_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT53_SMASK						0x20000000000000ull
#define WFR_CCE_MSIX_PBA_INT52_SHIFT						52
#define WFR_CCE_MSIX_PBA_INT52_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT52_SMASK						0x10000000000000ull
#define WFR_CCE_MSIX_PBA_INT51_SHIFT						51
#define WFR_CCE_MSIX_PBA_INT51_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT51_SMASK						0x8000000000000ull
#define WFR_CCE_MSIX_PBA_INT50_SHIFT						50
#define WFR_CCE_MSIX_PBA_INT50_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT50_SMASK						0x4000000000000ull
#define WFR_CCE_MSIX_PBA_INT49_SHIFT						49
#define WFR_CCE_MSIX_PBA_INT49_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT49_SMASK						0x2000000000000ull
#define WFR_CCE_MSIX_PBA_INT48_SHIFT						48
#define WFR_CCE_MSIX_PBA_INT48_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT48_SMASK						0x1000000000000ull
#define WFR_CCE_MSIX_PBA_INT47_SHIFT						47
#define WFR_CCE_MSIX_PBA_INT47_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT47_SMASK						0x800000000000ull
#define WFR_CCE_MSIX_PBA_INT46_SHIFT						46
#define WFR_CCE_MSIX_PBA_INT46_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT46_SMASK						0x400000000000ull
#define WFR_CCE_MSIX_PBA_INT45_SHIFT						45
#define WFR_CCE_MSIX_PBA_INT45_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT45_SMASK						0x200000000000ull
#define WFR_CCE_MSIX_PBA_INT44_SHIFT						44
#define WFR_CCE_MSIX_PBA_INT44_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT44_SMASK						0x100000000000ull
#define WFR_CCE_MSIX_PBA_INT43_SHIFT						43
#define WFR_CCE_MSIX_PBA_INT43_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT43_SMASK						0x80000000000ull
#define WFR_CCE_MSIX_PBA_INT42_SHIFT						42
#define WFR_CCE_MSIX_PBA_INT42_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT42_SMASK						0x40000000000ull
#define WFR_CCE_MSIX_PBA_INT41_SHIFT						41
#define WFR_CCE_MSIX_PBA_INT41_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT41_SMASK						0x20000000000ull
#define WFR_CCE_MSIX_PBA_INT40_SHIFT						40
#define WFR_CCE_MSIX_PBA_INT40_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT40_SMASK						0x10000000000ull
#define WFR_CCE_MSIX_PBA_INT39_SHIFT						39
#define WFR_CCE_MSIX_PBA_INT39_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT39_SMASK						0x8000000000ull
#define WFR_CCE_MSIX_PBA_INT38_SHIFT						38
#define WFR_CCE_MSIX_PBA_INT38_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT38_SMASK						0x4000000000ull
#define WFR_CCE_MSIX_PBA_INT37_SHIFT						37
#define WFR_CCE_MSIX_PBA_INT37_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT37_SMASK						0x2000000000ull
#define WFR_CCE_MSIX_PBA_INT36_SHIFT						36
#define WFR_CCE_MSIX_PBA_INT36_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT36_SMASK						0x1000000000ull
#define WFR_CCE_MSIX_PBA_INT35_SHIFT						35
#define WFR_CCE_MSIX_PBA_INT35_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT35_SMASK						0x800000000ull
#define WFR_CCE_MSIX_PBA_INT34_SHIFT						34
#define WFR_CCE_MSIX_PBA_INT34_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT34_SMASK						0x400000000ull
#define WFR_CCE_MSIX_PBA_INT33_SHIFT						33
#define WFR_CCE_MSIX_PBA_INT33_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT33_SMASK						0x200000000ull
#define WFR_CCE_MSIX_PBA_INT32_SHIFT						32
#define WFR_CCE_MSIX_PBA_INT32_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT32_SMASK						0x100000000ull
#define WFR_CCE_MSIX_PBA_INT31_SHIFT						31
#define WFR_CCE_MSIX_PBA_INT31_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT31_SMASK						0x80000000ull
#define WFR_CCE_MSIX_PBA_INT30_SHIFT						30
#define WFR_CCE_MSIX_PBA_INT30_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT30_SMASK						0x40000000ull
#define WFR_CCE_MSIX_PBA_INT29_SHIFT						29
#define WFR_CCE_MSIX_PBA_INT29_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT29_SMASK						0x20000000ull
#define WFR_CCE_MSIX_PBA_INT28_SHIFT						28
#define WFR_CCE_MSIX_PBA_INT28_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT28_SMASK						0x10000000ull
#define WFR_CCE_MSIX_PBA_INT27_SHIFT						27
#define WFR_CCE_MSIX_PBA_INT27_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT27_SMASK						0x8000000ull
#define WFR_CCE_MSIX_PBA_INT26_SHIFT						26
#define WFR_CCE_MSIX_PBA_INT26_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT26_SMASK						0x4000000ull
#define WFR_CCE_MSIX_PBA_INT25_SHIFT						25
#define WFR_CCE_MSIX_PBA_INT25_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT25_SMASK						0x2000000ull
#define WFR_CCE_MSIX_PBA_INT24_SHIFT						24
#define WFR_CCE_MSIX_PBA_INT24_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT24_SMASK						0x1000000ull
#define WFR_CCE_MSIX_PBA_INT23_SHIFT						23
#define WFR_CCE_MSIX_PBA_INT23_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT23_SMASK						0x800000ull
#define WFR_CCE_MSIX_PBA_INT22_SHIFT						22
#define WFR_CCE_MSIX_PBA_INT22_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT22_SMASK						0x400000ull
#define WFR_CCE_MSIX_PBA_INT21_SHIFT						21
#define WFR_CCE_MSIX_PBA_INT21_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT21_SMASK						0x200000ull
#define WFR_CCE_MSIX_PBA_INT20_SHIFT						20
#define WFR_CCE_MSIX_PBA_INT20_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT20_SMASK						0x100000ull
#define WFR_CCE_MSIX_PBA_INT19_SHIFT						19
#define WFR_CCE_MSIX_PBA_INT19_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT19_SMASK						0x80000ull
#define WFR_CCE_MSIX_PBA_INT18_SHIFT						18
#define WFR_CCE_MSIX_PBA_INT18_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT18_SMASK						0x40000ull
#define WFR_CCE_MSIX_PBA_INT17_SHIFT						17
#define WFR_CCE_MSIX_PBA_INT17_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT17_SMASK						0x20000ull
#define WFR_CCE_MSIX_PBA_INT16_SHIFT						16
#define WFR_CCE_MSIX_PBA_INT16_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT16_SMASK						0x10000ull
#define WFR_CCE_MSIX_PBA_INT15_SHIFT						15
#define WFR_CCE_MSIX_PBA_INT15_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT15_SMASK						0x8000ull
#define WFR_CCE_MSIX_PBA_INT14_SHIFT						14
#define WFR_CCE_MSIX_PBA_INT14_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT14_SMASK						0x4000ull
#define WFR_CCE_MSIX_PBA_INT13_SHIFT						13
#define WFR_CCE_MSIX_PBA_INT13_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT13_SMASK						0x2000ull
#define WFR_CCE_MSIX_PBA_INT12_SHIFT						12
#define WFR_CCE_MSIX_PBA_INT12_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT12_SMASK						0x1000ull
#define WFR_CCE_MSIX_PBA_INT11_SHIFT						11
#define WFR_CCE_MSIX_PBA_INT11_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT11_SMASK						0x800ull
#define WFR_CCE_MSIX_PBA_INT10_SHIFT						10
#define WFR_CCE_MSIX_PBA_INT10_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT10_SMASK						0x400ull
#define WFR_CCE_MSIX_PBA_INT9_SHIFT						9
#define WFR_CCE_MSIX_PBA_INT9_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT9_SMASK						0x200ull
#define WFR_CCE_MSIX_PBA_INT8_SHIFT						8
#define WFR_CCE_MSIX_PBA_INT8_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT8_SMASK						0x100ull
#define WFR_CCE_MSIX_PBA_INT7_SHIFT						7
#define WFR_CCE_MSIX_PBA_INT7_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT7_SMASK						0x80ull
#define WFR_CCE_MSIX_PBA_INT6_SHIFT						6
#define WFR_CCE_MSIX_PBA_INT6_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT6_SMASK						0x40ull
#define WFR_CCE_MSIX_PBA_INT5_SHIFT						5
#define WFR_CCE_MSIX_PBA_INT5_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT5_SMASK						0x20ull
#define WFR_CCE_MSIX_PBA_INT4_SHIFT						4
#define WFR_CCE_MSIX_PBA_INT4_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT4_SMASK						0x10ull
#define WFR_CCE_MSIX_PBA_INT3_SHIFT						3
#define WFR_CCE_MSIX_PBA_INT3_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT3_SMASK						0x8ull
#define WFR_CCE_MSIX_PBA_INT2_SHIFT						2
#define WFR_CCE_MSIX_PBA_INT2_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT2_SMASK						0x4ull
#define WFR_CCE_MSIX_PBA_INT1_SHIFT						1
#define WFR_CCE_MSIX_PBA_INT1_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT1_SMASK						0x2ull
#define WFR_CCE_MSIX_PBA_INT0_SHIFT						0
#define WFR_CCE_MSIX_PBA_INT0_MASK						0x1ull
#define WFR_CCE_MSIX_PBA_INT0_SMASK						0x1ull
/*
* Table #24 of 230_CCE_Registers.xml - CceMsixIntGranted
* The Interrupt Granted Array contains 1 bit for each MSI-X vector. This is a 
* total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_INT_GRANTED						(WFR_CCE + 0x000000110200)
#define WFR_CCE_MSIX_INT_GRANTED_RESETCSR					0x0000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT63_SHIFT					63
#define WFR_CCE_MSIX_INT_GRANTED_INT63_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT63_SMASK					0x8000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT62_SHIFT					62
#define WFR_CCE_MSIX_INT_GRANTED_INT62_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT62_SMASK					0x4000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT61_SHIFT					61
#define WFR_CCE_MSIX_INT_GRANTED_INT61_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT61_SMASK					0x2000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT60_SHIFT					60
#define WFR_CCE_MSIX_INT_GRANTED_INT60_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT60_SMASK					0x1000000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT59_SHIFT					59
#define WFR_CCE_MSIX_INT_GRANTED_INT59_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT59_SMASK					0x800000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT58_SHIFT					58
#define WFR_CCE_MSIX_INT_GRANTED_INT58_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT58_SMASK					0x400000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT57_SHIFT					57
#define WFR_CCE_MSIX_INT_GRANTED_INT57_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT57_SMASK					0x200000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT56_SHIFT					56
#define WFR_CCE_MSIX_INT_GRANTED_INT56_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT56_SMASK					0x100000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT55_SHIFT					55
#define WFR_CCE_MSIX_INT_GRANTED_INT55_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT55_SMASK					0x80000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT54_SHIFT					54
#define WFR_CCE_MSIX_INT_GRANTED_INT54_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT54_SMASK					0x40000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT53_SHIFT					53
#define WFR_CCE_MSIX_INT_GRANTED_INT53_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT53_SMASK					0x20000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT52_SHIFT					52
#define WFR_CCE_MSIX_INT_GRANTED_INT52_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT52_SMASK					0x10000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT51_SHIFT					51
#define WFR_CCE_MSIX_INT_GRANTED_INT51_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT51_SMASK					0x8000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT50_SHIFT					50
#define WFR_CCE_MSIX_INT_GRANTED_INT50_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT50_SMASK					0x4000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT49_SHIFT					49
#define WFR_CCE_MSIX_INT_GRANTED_INT49_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT49_SMASK					0x2000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT48_SHIFT					48
#define WFR_CCE_MSIX_INT_GRANTED_INT48_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT48_SMASK					0x1000000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT47_SHIFT					47
#define WFR_CCE_MSIX_INT_GRANTED_INT47_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT47_SMASK					0x800000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT46_SHIFT					46
#define WFR_CCE_MSIX_INT_GRANTED_INT46_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT46_SMASK					0x400000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT45_SHIFT					45
#define WFR_CCE_MSIX_INT_GRANTED_INT45_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT45_SMASK					0x200000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT44_SHIFT					44
#define WFR_CCE_MSIX_INT_GRANTED_INT44_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT44_SMASK					0x100000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT43_SHIFT					43
#define WFR_CCE_MSIX_INT_GRANTED_INT43_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT43_SMASK					0x80000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT42_SHIFT					42
#define WFR_CCE_MSIX_INT_GRANTED_INT42_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT42_SMASK					0x40000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT41_SHIFT					41
#define WFR_CCE_MSIX_INT_GRANTED_INT41_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT41_SMASK					0x20000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT40_SHIFT					40
#define WFR_CCE_MSIX_INT_GRANTED_INT40_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT40_SMASK					0x10000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT39_SHIFT					39
#define WFR_CCE_MSIX_INT_GRANTED_INT39_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT39_SMASK					0x8000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT38_SHIFT					38
#define WFR_CCE_MSIX_INT_GRANTED_INT38_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT38_SMASK					0x4000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT37_SHIFT					37
#define WFR_CCE_MSIX_INT_GRANTED_INT37_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT37_SMASK					0x2000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT36_SHIFT					36
#define WFR_CCE_MSIX_INT_GRANTED_INT36_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT36_SMASK					0x1000000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT35_SHIFT					35
#define WFR_CCE_MSIX_INT_GRANTED_INT35_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT35_SMASK					0x800000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT34_SHIFT					34
#define WFR_CCE_MSIX_INT_GRANTED_INT34_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT34_SMASK					0x400000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT33_SHIFT					33
#define WFR_CCE_MSIX_INT_GRANTED_INT33_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT33_SMASK					0x200000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT32_SHIFT					32
#define WFR_CCE_MSIX_INT_GRANTED_INT32_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT32_SMASK					0x100000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT31_SHIFT					31
#define WFR_CCE_MSIX_INT_GRANTED_INT31_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT31_SMASK					0x80000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT30_SHIFT					30
#define WFR_CCE_MSIX_INT_GRANTED_INT30_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT30_SMASK					0x40000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT29_SHIFT					29
#define WFR_CCE_MSIX_INT_GRANTED_INT29_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT29_SMASK					0x20000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT28_SHIFT					28
#define WFR_CCE_MSIX_INT_GRANTED_INT28_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT28_SMASK					0x10000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT27_SHIFT					27
#define WFR_CCE_MSIX_INT_GRANTED_INT27_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT27_SMASK					0x8000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT26_SHIFT					26
#define WFR_CCE_MSIX_INT_GRANTED_INT26_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT26_SMASK					0x4000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT25_SHIFT					25
#define WFR_CCE_MSIX_INT_GRANTED_INT25_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT25_SMASK					0x2000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT24_SHIFT					24
#define WFR_CCE_MSIX_INT_GRANTED_INT24_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT24_SMASK					0x1000000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT23_SHIFT					23
#define WFR_CCE_MSIX_INT_GRANTED_INT23_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT23_SMASK					0x800000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT22_SHIFT					22
#define WFR_CCE_MSIX_INT_GRANTED_INT22_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT22_SMASK					0x400000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT21_SHIFT					21
#define WFR_CCE_MSIX_INT_GRANTED_INT21_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT21_SMASK					0x200000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT20_SHIFT					20
#define WFR_CCE_MSIX_INT_GRANTED_INT20_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT20_SMASK					0x100000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT19_SHIFT					19
#define WFR_CCE_MSIX_INT_GRANTED_INT19_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT19_SMASK					0x80000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT18_SHIFT					18
#define WFR_CCE_MSIX_INT_GRANTED_INT18_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT18_SMASK					0x40000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT17_SHIFT					17
#define WFR_CCE_MSIX_INT_GRANTED_INT17_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT17_SMASK					0x20000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT16_SHIFT					16
#define WFR_CCE_MSIX_INT_GRANTED_INT16_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT16_SMASK					0x10000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT15_SHIFT					15
#define WFR_CCE_MSIX_INT_GRANTED_INT15_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT15_SMASK					0x8000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT14_SHIFT					14
#define WFR_CCE_MSIX_INT_GRANTED_INT14_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT14_SMASK					0x4000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT13_SHIFT					13
#define WFR_CCE_MSIX_INT_GRANTED_INT13_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT13_SMASK					0x2000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT12_SHIFT					12
#define WFR_CCE_MSIX_INT_GRANTED_INT12_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT12_SMASK					0x1000ull
#define WFR_CCE_MSIX_INT_GRANTED_INT11_SHIFT					11
#define WFR_CCE_MSIX_INT_GRANTED_INT11_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT11_SMASK					0x800ull
#define WFR_CCE_MSIX_INT_GRANTED_INT10_SHIFT					10
#define WFR_CCE_MSIX_INT_GRANTED_INT10_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT10_SMASK					0x400ull
#define WFR_CCE_MSIX_INT_GRANTED_INT9_SHIFT					9
#define WFR_CCE_MSIX_INT_GRANTED_INT9_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT9_SMASK					0x200ull
#define WFR_CCE_MSIX_INT_GRANTED_INT8_SHIFT					8
#define WFR_CCE_MSIX_INT_GRANTED_INT8_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT8_SMASK					0x100ull
#define WFR_CCE_MSIX_INT_GRANTED_INT7_SHIFT					7
#define WFR_CCE_MSIX_INT_GRANTED_INT7_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT7_SMASK					0x80ull
#define WFR_CCE_MSIX_INT_GRANTED_INT6_SHIFT					6
#define WFR_CCE_MSIX_INT_GRANTED_INT6_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT6_SMASK					0x40ull
#define WFR_CCE_MSIX_INT_GRANTED_INT5_SHIFT					5
#define WFR_CCE_MSIX_INT_GRANTED_INT5_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT5_SMASK					0x20ull
#define WFR_CCE_MSIX_INT_GRANTED_INT4_SHIFT					4
#define WFR_CCE_MSIX_INT_GRANTED_INT4_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT4_SMASK					0x10ull
#define WFR_CCE_MSIX_INT_GRANTED_INT3_SHIFT					3
#define WFR_CCE_MSIX_INT_GRANTED_INT3_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT3_SMASK					0x8ull
#define WFR_CCE_MSIX_INT_GRANTED_INT2_SHIFT					2
#define WFR_CCE_MSIX_INT_GRANTED_INT2_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT2_SMASK					0x4ull
#define WFR_CCE_MSIX_INT_GRANTED_INT1_SHIFT					1
#define WFR_CCE_MSIX_INT_GRANTED_INT1_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT1_SMASK					0x2ull
#define WFR_CCE_MSIX_INT_GRANTED_INT0_SHIFT					0
#define WFR_CCE_MSIX_INT_GRANTED_INT0_MASK					0x1ull
#define WFR_CCE_MSIX_INT_GRANTED_INT0_SMASK					0x1ull
/*
* Table #25 of 230_CCE_Registers.xml - CceMsixVecClrWithoutInt
* The Vector Cleared Without Interrupt Cleared Array contains 1 bit for each 
* MSI-X vector. This is a total of 256 bits which requires 4 CSRs:
*/
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT					(WFR_CCE + 0x000000110400)
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_RESETCSR				0x0000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_SHIFT				63
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT63_SMASK				0x8000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_SHIFT				62
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT62_SMASK				0x4000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_SHIFT				61
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT61_SMASK				0x2000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_SHIFT				60
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT60_SMASK				0x1000000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_SHIFT				59
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT59_SMASK				0x800000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_SHIFT				58
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT58_SMASK				0x400000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_SHIFT				57
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT57_SMASK				0x200000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_SHIFT				56
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT56_SMASK				0x100000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_SHIFT				55
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT55_SMASK				0x80000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_SHIFT				54
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT54_SMASK				0x40000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_SHIFT				53
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT53_SMASK				0x20000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_SHIFT				52
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT52_SMASK				0x10000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_SHIFT				51
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT51_SMASK				0x8000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_SHIFT				50
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT50_SMASK				0x4000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_SHIFT				49
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT49_SMASK				0x2000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_SHIFT				48
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT48_SMASK				0x1000000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_SHIFT				47
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT47_SMASK				0x800000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_SHIFT				46
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT46_SMASK				0x400000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_SHIFT				45
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT45_SMASK				0x200000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_SHIFT				44
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT44_SMASK				0x100000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_SHIFT				43
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT43_SMASK				0x80000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_SHIFT				42
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT42_SMASK				0x40000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_SHIFT				41
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT41_SMASK				0x20000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_SHIFT				40
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT40_SMASK				0x10000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_SHIFT				39
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT39_SMASK				0x8000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_SHIFT				38
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT38_SMASK				0x4000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_SHIFT				37
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT37_SMASK				0x2000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_SHIFT				36
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT36_SMASK				0x1000000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_SHIFT				35
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT35_SMASK				0x800000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_SHIFT				34
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT34_SMASK				0x400000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_SHIFT				33
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT33_SMASK				0x200000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_SHIFT				32
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT32_SMASK				0x100000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_SHIFT				31
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT31_SMASK				0x80000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_SHIFT				30
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT30_SMASK				0x40000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_SHIFT				29
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT29_SMASK				0x20000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_SHIFT				28
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT28_SMASK				0x10000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_SHIFT				27
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT27_SMASK				0x8000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_SHIFT				26
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT26_SMASK				0x4000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_SHIFT				25
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT25_SMASK				0x2000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_SHIFT				24
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT24_SMASK				0x1000000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_SHIFT				23
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT23_SMASK				0x800000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_SHIFT				22
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT22_SMASK				0x400000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_SHIFT				21
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT21_SMASK				0x200000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_SHIFT				20
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT20_SMASK				0x100000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_SHIFT				19
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT19_SMASK				0x80000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_SHIFT				18
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT18_SMASK				0x40000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_SHIFT				17
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT17_SMASK				0x20000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_SHIFT				16
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT16_SMASK				0x10000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_SHIFT				15
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT15_SMASK				0x8000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_SHIFT				14
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT14_SMASK				0x4000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_SHIFT				13
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT13_SMASK				0x2000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_SHIFT				12
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT12_SMASK				0x1000ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_SHIFT				11
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT11_SMASK				0x800ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_SHIFT				10
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT10_SMASK				0x400ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_SHIFT				9
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT9_SMASK				0x200ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_SHIFT				8
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT8_SMASK				0x100ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_SHIFT				7
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT7_SMASK				0x80ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_SHIFT				6
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT6_SMASK				0x40ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_SHIFT				5
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT5_SMASK				0x20ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_SHIFT				4
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT4_SMASK				0x10ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_SHIFT				3
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT3_SMASK				0x8ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_SHIFT				2
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT2_SMASK				0x4ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_SHIFT				1
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT1_SMASK				0x2ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_SHIFT				0
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_MASK				0x1ull
#define WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT_INT0_SMASK				0x1ull
/*
* Table #26 of 230_CCE_Registers.xml - CceIntMap
* This CSR array defines the mapping from interrupt numbers to MSI-X interrupt 
* vectors. Vector i of interrupt map register j corresponds to interrupt number 
* 8j + i.
*/
#define WFR_CCE_INT_MAP								(WFR_CCE + 0x000000110500)
#define WFR_CCE_INT_MAP_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_MAP_VECTOR7_SHIFT						56
#define WFR_CCE_INT_MAP_VECTOR7_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR7_SMASK						0xFF00000000000000ull
#define WFR_CCE_INT_MAP_VECTOR6_SHIFT						48
#define WFR_CCE_INT_MAP_VECTOR6_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR6_SMASK						0xFF000000000000ull
#define WFR_CCE_INT_MAP_VECTOR5_SHIFT						40
#define WFR_CCE_INT_MAP_VECTOR5_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR5_SMASK						0xFF0000000000ull
#define WFR_CCE_INT_MAP_VECTOR4_SHIFT						32
#define WFR_CCE_INT_MAP_VECTOR4_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR4_SMASK						0xFF00000000ull
#define WFR_CCE_INT_MAP_VECTOR3_SHIFT						24
#define WFR_CCE_INT_MAP_VECTOR3_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR3_SMASK						0xFF000000ull
#define WFR_CCE_INT_MAP_VECTOR2_SHIFT						16
#define WFR_CCE_INT_MAP_VECTOR2_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR2_SMASK						0xFF0000ull
#define WFR_CCE_INT_MAP_VECTOR1_SHIFT						8
#define WFR_CCE_INT_MAP_VECTOR1_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR1_SMASK						0xFF00ull
#define WFR_CCE_INT_MAP_VECTOR0_SHIFT						0
#define WFR_CCE_INT_MAP_VECTOR0_MASK						0xFFull
#define WFR_CCE_INT_MAP_VECTOR0_SMASK						0xFFull
/*
* Table #27 of 230_CCE_Registers.xml - CceIntStatus
* This CSR array reports interrupt status. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i. The mapping of interrupt sources to 
* interrupt numbers is defined in #%%#Section 12.2, #%%#'Interrupt 
* Sources'#%%#.
*/
#define WFR_CCE_INT_STATUS							(WFR_CCE + 0x000000110800)
#define WFR_CCE_INT_STATUS_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_STATUS_INT_STATUS_SHIFT					0
#define WFR_CCE_INT_STATUS_INT_STATUS_MASK					0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_INT_STATUS_INT_STATUS_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #28 of 230_CCE_Registers.xml - CceIntMask
* This CSR array is used to set the interrupt mask. Bit i of interrupt register 
* j corresponds to interrupt number 64j + i. The mapping of interrupt sources to 
* interrupt numbers is defined in #%%#Section 12.2, #%%#'Interrupt 
* Sources'#%%#.
*/
#define WFR_CCE_INT_MASK							(WFR_CCE + 0x000000110900)
#define WFR_CCE_INT_MASK_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_MASK_INT_MASK_SHIFT						0
#define WFR_CCE_INT_MASK_INT_MASK_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_INT_MASK_INT_MASK_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #29 of 230_CCE_Registers.xml - CceIntClear
* This CSR array is used to clear an interrupt or interrupts. Each bit that is 
* written as 1 will clear down the interrupt source, and will also clear out the 
* entire corresponding CceIntBlocked CSR. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i. The mapping of interrupt sources to 
* interrupt numbers is defined in #%%#Section 12.2, #%%#'Interrupt 
* Sources'#%%#.
*/
#define WFR_CCE_INT_CLEAR							(WFR_CCE + 0x000000110A00)
#define WFR_CCE_INT_CLEAR_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_CLEAR_INT_CLEAR_SHIFT					0
#define WFR_CCE_INT_CLEAR_INT_CLEAR_MASK					0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_INT_CLEAR_INT_CLEAR_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #30 of 230_CCE_Registers.xml - CceIntForce
* This CSR array is used to force the setting of an interrupt or interrupts. 
* Each bit that is written as 1 will set the interrupt source. This feature is 
* for testing purposes. Bit i of interrupt register j corresponds to interrupt 
* number 64j + i. The mapping of interrupt sources to interrupt numbers is 
* defined in #%%#Section 12.2, #%%#'Interrupt Sources'#%%#.
*/
#define WFR_CCE_INT_FORCE							(WFR_CCE + 0x000000110B00)
#define WFR_CCE_INT_FORCE_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_FORCE_INT_FORCE_SHIFT					0
#define WFR_CCE_INT_FORCE_INT_FORCE_MASK					0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_INT_FORCE_INT_FORCE_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #31 of 230_CCE_Registers.xml - CceIntBlocked
* This CSR array reports interrupt blocked status. Bit i of interrupt register j 
* corresponds to interrupt number 64j + i. The mapping of interrupt sources to 
* interrupt numbers is defined in #%%#Section 12.2, #%%#'Interrupt 
* Sources'#%%#.
*/
#define WFR_CCE_INT_BLOCKED							(WFR_CCE + 0x000000110C00)
#define WFR_CCE_INT_BLOCKED_RESETCSR						0x0000000000000000ull
#define WFR_CCE_INT_BLOCKED_INT_BLOCKED_SHIFT					0
#define WFR_CCE_INT_BLOCKED_INT_BLOCKED_MASK					0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_INT_BLOCKED_INT_BLOCKED_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #32 of 230_CCE_Registers.xml - CceIntCounterArray32
* This CSR array is used to access 32-bit CCE interrupt counters.
*/
#define WFR_CCE_INT_COUNTER_ARRAY32						(WFR_CCE + 0x000000110D00)
#define WFR_CCE_INT_COUNTER_ARRAY32_RESETCSR					0x0000000000000000ull
#define WFR_CCE_INT_COUNTER_ARRAY32_CNT_SHIFT					0
#define WFR_CCE_INT_COUNTER_ARRAY32_CNT_MASK					0xFFFFFFFFull
#define WFR_CCE_INT_COUNTER_ARRAY32_CNT_SMASK					0xFFFFFFFFull
/*
* Table #35 of 710_CCE_Debug_Registers.xml - CceDbgCfgBus
* This CSR is used to monitor the counter for the remote fifo on the config bus. 
* It also monitor the async fifo full.
*/
#define WFR_CCE_DBG_CFG_BUS							(WFR_CCE + 0x000000080000)
#define WFR_CCE_DBG_CFG_BUS_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBG_CFG_BUS_MSIX_CFG_COUNTER_SHIFT				27
#define WFR_CCE_DBG_CFG_BUS_MSIX_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_MSIX_CFG_COUNTER_SMASK				0x38000000ull
#define WFR_CCE_DBG_CFG_BUS_CLI2_ASYNC_FIFO_FULL_SHIFT				26
#define WFR_CCE_DBG_CFG_BUS_CLI2_ASYNC_FIFO_FULL_MASK				0x1ull
#define WFR_CCE_DBG_CFG_BUS_CLI2_ASYNC_FIFO_FULL_SMASK				0x4000000ull
#define WFR_CCE_DBG_CFG_BUS_CLI1_ASYNC_FIFO_FULL_SHIFT				25
#define WFR_CCE_DBG_CFG_BUS_CLI1_ASYNC_FIFO_FULL_MASK				0x1ull
#define WFR_CCE_DBG_CFG_BUS_CLI1_ASYNC_FIFO_FULL_SMASK				0x2000000ull
#define WFR_CCE_DBG_CFG_BUS_CLI0_ASYNC_FIFO_FULL_SHIFT				24
#define WFR_CCE_DBG_CFG_BUS_CLI0_ASYNC_FIFO_FULL_MASK				0x1ull
#define WFR_CCE_DBG_CFG_BUS_CLI0_ASYNC_FIFO_FULL_SMASK				0x1000000ull
#define WFR_CCE_DBG_CFG_BUS_MISC_CFG_COUNTER_SHIFT				21
#define WFR_CCE_DBG_CFG_BUS_MISC_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_MISC_CFG_COUNTER_SMASK				0xE00000ull
#define WFR_CCE_DBG_CFG_BUS_DC_CFG_COUNTER_SHIFT				18
#define WFR_CCE_DBG_CFG_BUS_DC_CFG_COUNTER_MASK					0x7ull
#define WFR_CCE_DBG_CFG_BUS_DC_CFG_COUNTER_SMASK				0x1C0000ull
#define WFR_CCE_DBG_CFG_BUS_CCE_CFG_COUNTER_SHIFT				15
#define WFR_CCE_DBG_CFG_BUS_CCE_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_CCE_CFG_COUNTER_SMASK				0x38000ull
#define WFR_CCE_DBG_CFG_BUS_DBG_CFG_COUNTER_SHIFT				12
#define WFR_CCE_DBG_CFG_BUS_DBG_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_DBG_CFG_COUNTER_SMASK				0x7000ull
#define WFR_CCE_DBG_CFG_BUS_TXE_CFG_COUNTER_SHIFT				9
#define WFR_CCE_DBG_CFG_BUS_TXE_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_TXE_CFG_COUNTER_SMASK				0xE00ull
#define WFR_CCE_DBG_CFG_BUS_RXE_CFG_COUNTER_SHIFT				6
#define WFR_CCE_DBG_CFG_BUS_RXE_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_RXE_CFG_COUNTER_SMASK				0x1C0ull
#define WFR_CCE_DBG_CFG_BUS_TID_CFG_COUNTER_SHIFT				3
#define WFR_CCE_DBG_CFG_BUS_TID_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_TID_CFG_COUNTER_SMASK				0x38ull
#define WFR_CCE_DBG_CFG_BUS_PIO_CFG_COUNTER_SHIFT				0
#define WFR_CCE_DBG_CFG_BUS_PIO_CFG_COUNTER_MASK				0x7ull
#define WFR_CCE_DBG_CFG_BUS_PIO_CFG_COUNTER_SMASK				0x7ull
/*
* Table #36 of 710_CCE_Debug_Registers.xml - CceDbgErrStatus
* This CSR is used to show DmaInt fifo overflow. It also shows more detail about 
* the async fifo parity error.
*/
#define WFR_CCE_DBG_ERR_STATUS							(WFR_CCE + 0x000000080008)
#define WFR_CCE_DBG_ERR_STATUS_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_INT_REQ_ASYNC_FIFO_PARITY_ERR_SHIFT		12
#define WFR_CCE_DBG_ERR_STATUS_CCE_INT_REQ_ASYNC_FIFO_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_INT_REQ_ASYNC_FIFO_PARITY_ERR_SMASK		0x1000ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_APP_HDR_LOG_PARITY_ERR_SHIFT			11
#define WFR_CCE_DBG_ERR_STATUS_CCE_APP_HDR_LOG_PARITY_ERR_MASK			0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_APP_HDR_LOG_PARITY_ERR_SMASK			0x800ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_CTRL_PARITY_ERR_SHIFT	10
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_CTRL_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_CTRL_PARITY_ERR_SMASK	0x400ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_ADDR_PARITY_ERR_SHIFT	9
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_ADDR_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_ADDR_PARITY_ERR_SMASK	0x200ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_CTRL_PARITY_ERR_SHIFT	8
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_CTRL_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_CTRL_PARITY_ERR_SMASK	0x100ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DATAPARITY_ERR_SHIFT		7
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DATAPARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DATAPARITY_ERR_SMASK		0x80ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_ADDR_PARITY_ERR_SHIFT	6
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_ADDR_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_ADDR_PARITY_ERR_SMASK	0x40ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_CTRL_PARITY_ERR_SHIFT	5
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_CTRL_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_CTRL_PARITY_ERR_SMASK	0x20ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_DATA_PARITY_ERR_SHIFT	4
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_DATA_PARITY_ERR_MASK		0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_DATA_PARITY_ERR_SMASK	0x10ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_DV_DEASSERT_SHIFT			3
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_DV_DEASSERT_MASK			0x1ull
#define WFR_CCE_DBG_ERR_STATUS_CCE_CLI1_DV_DEASSERT_SMASK			0x8ull
#define WFR_CCE_DBG_ERR_STATUS_DEBUG_FIFO_OVERFLOW_SHIFT			2
#define WFR_CCE_DBG_ERR_STATUS_DEBUG_FIFO_OVERFLOW_MASK				0x1ull
#define WFR_CCE_DBG_ERR_STATUS_DEBUG_FIFO_OVERFLOW_SMASK			0x4ull
#define WFR_CCE_DBG_ERR_STATUS_SDMA_HD_FIFO_OVERFLOW_SHIFT			1
#define WFR_CCE_DBG_ERR_STATUS_SDMA_HD_FIFO_OVERFLOW_MASK			0x1ull
#define WFR_CCE_DBG_ERR_STATUS_SDMA_HD_FIFO_OVERFLOW_SMASK			0x2ull
#define WFR_CCE_DBG_ERR_STATUS_RXDMA_FIFO_OVERFLOW_SHIFT			0
#define WFR_CCE_DBG_ERR_STATUS_RXDMA_FIFO_OVERFLOW_MASK				0x1ull
#define WFR_CCE_DBG_ERR_STATUS_RXDMA_FIFO_OVERFLOW_SMASK			0x1ull
/*
* Table #37 of 710_CCE_Debug_Registers.xml - CceDbgControl
* This CSR is used to provide control to CCE.
*/
#define WFR_CCE_DBG_CONTROL							(WFR_CCE + 0x000000080010)
#define WFR_CCE_DBG_CONTROL_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBG_CONTROL_PCIE_RXSTANDBY_DISABLE_SHIFT			4
#define WFR_CCE_DBG_CONTROL_PCIE_RXSTANDBY_DISABLE_MASK				0x1ull
#define WFR_CCE_DBG_CONTROL_PCIE_RXSTANDBY_DISABLE_SMASK			0x10ull
#define WFR_CCE_DBG_CONTROL_RXDMA_FIFO_THRESHOLD_EXTRA_SHIFT			0
#define WFR_CCE_DBG_CONTROL_RXDMA_FIFO_THRESHOLD_EXTRA_MASK			0xFull
#define WFR_CCE_DBG_CONTROL_RXDMA_FIFO_THRESHOLD_EXTRA_SMASK			0xFull
/*
* Table #38 of 710_CCE_Debug_Registers.xml - CceDbgDmaInt
* This CSR is used to monitor internal signals.
*/
#define WFR_CCE_DBG_DMA_INT							(WFR_CCE + 0x000000080018)
#define WFR_CCE_DBG_DMA_INT_RESETCSR						0x0000000000000000ull
#define WFR_CCE_DBG_DMA_INT_DEBUG_FIFO_CNTR_SHIFT				14
#define WFR_CCE_DBG_DMA_INT_DEBUG_FIFO_CNTR_MASK				0x7ull
#define WFR_CCE_DBG_DMA_INT_DEBUG_FIFO_CNTR_SMASK				0x1C000ull
#define WFR_CCE_DBG_DMA_INT_SDMA_HD_FIFO_CNTR_SHIFT				11
#define WFR_CCE_DBG_DMA_INT_SDMA_HD_FIFO_CNTR_MASK				0x7ull
#define WFR_CCE_DBG_DMA_INT_SDMA_HD_FIFO_CNTR_SMASK				0x3800ull
#define WFR_CCE_DBG_DMA_INT_PIO_CRDT_RTN_VALID_SHIFT				10
#define WFR_CCE_DBG_DMA_INT_PIO_CRDT_RTN_VALID_MASK				0x1ull
#define WFR_CCE_DBG_DMA_INT_PIO_CRDT_RTN_VALID_SMASK				0x400ull
#define WFR_CCE_DBG_DMA_INT_RXDMA_PKT_RDY_CNTR_SHIFT				5
#define WFR_CCE_DBG_DMA_INT_RXDMA_PKT_RDY_CNTR_MASK				0x1Full
#define WFR_CCE_DBG_DMA_INT_RXDMA_PKT_RDY_CNTR_SMASK				0x3E0ull
#define WFR_CCE_DBG_DMA_INT_RXDMA_FIFO_CNTR_SHIFT				0
#define WFR_CCE_DBG_DMA_INT_RXDMA_FIFO_CNTR_MASK				0x1Full
#define WFR_CCE_DBG_DMA_INT_RXDMA_FIFO_CNTR_SMASK				0x1Full
/*
* Table #39 of 710_CCE_Debug_Registers.xml - CceDbgTrgtAccess
* This CSR is used to log the error information for cceTrgtAccessErr.
*/
#define WFR_CCE_DBG_TRGT_ACCESS							(WFR_CCE + 0x000000080020)
#define WFR_CCE_DBG_TRGT_ACCESS_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LAST_BE_SHIFT				39
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LAST_BE_MASK				0xFull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LAST_BE_SMASK				0x78000000000ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_FIRST_BE_SHIFT				35
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_FIRST_BE_MASK				0xFull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_FIRST_BE_SMASK				0x7800000000ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_RW_SHIFT				34
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_RW_MASK					0x1ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_RW_SMASK				0x400000000ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LEN_SHIFT				24
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LEN_MASK				0x3FFull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_LEN_SMASK				0x3FF000000ull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_ADDR_SHIFT				0
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_ADDR_MASK				0xFFFFFFull
#define WFR_CCE_DBG_TRGT_ACCESS_ACC_ERR_ADDR_SMASK				0xFFFFFFull
/*
* Table #40 of 710_CCE_Debug_Registers.xml - CceDbgCsrCfgWriteInfo
* This CSR is used to log cfg write parity miss error information. This 
* information is only captured when #%%#WriteBusDataErr#%%# or 
* #%%#WriteBusAddErr#%%# bit transitions from a 0 to a 1, if either of the error 
* status bit was already set the information in this CSR is not 
* updated.
*/
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO						(WFR_CCE + 0x000000080028)
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_DATA_PARITY_SHIFT			32
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_DATA_PARITY_MASK				0x3ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_DATA_PARITY_SMASK			0x300000000ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_PARITY_SHIFT			21
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_PARITY_MASK			0x1ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_PARITY_SMASK			0x200000ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_SHIFT				4
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_MASK				0x1FFFFull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_ADDRESS_SMASK				0x1FFFF0ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_DATA_ERR_SHIFT			1
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_DATA_ERR_MASK			0x1ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_DATA_ERR_SMASK			0x2ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_ADD_ERR_SHIFT			0
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_ADD_ERR_MASK			0x1ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_INFO_WRITE_BUS_ADD_ERR_SMASK			0x1ull
/*
* Table #41 of 710_CCE_Debug_Registers.xml - CceDbgCsrCfgWriteData
* This CSR is used to log cfg write data parity error information. This 
* information is only captured when #%%#WriteBusDataErr#%%# or 
* #%%#WriteBusAddErr#%%# bit in #%%#CceDbgCsrCfgWriteInfo#%%# CSR transitions 
* from a 0 to a 1, if either of the error status bit was already set the 
* information in this CSR is not updated.
*/
#define WFR_CCE_DBG_CSR_CFG_WRITE_DATA						(WFR_CCE + 0x000000080030)
#define WFR_CCE_DBG_CSR_CFG_WRITE_DATA_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_CSR_CFG_WRITE_DATA_DATA_SHIFT				0
#define WFR_CCE_DBG_CSR_CFG_WRITE_DATA_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define WFR_CCE_DBG_CSR_CFG_WRITE_DATA_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #42 of 710_CCE_Debug_Registers.xml - CceDbgCsrCfgReadInfo
* This CSR is used to log cfg read parity error information. This information is 
* only captured when #%%#ReadBusAddErr#%%# bit transitions from a 0 to a 1, if 
* the error status bit was already set the information in this CSR is not 
* updated.
*/
#define WFR_CCE_DBG_CSR_CFG_READ_INFO						(WFR_CCE + 0x000000080038)
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_PARITY_SHIFT			21
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_PARITY_MASK			0x1ull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_PARITY_SMASK			0x200000ull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_SHIFT				4
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_MASK				0x1FFFFull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_ADDRESS_SMASK				0x1FFFF0ull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_READ_BUS_ADD_ERR_SHIFT			0
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_READ_BUS_ADD_ERR_MASK			0x1ull
#define WFR_CCE_DBG_CSR_CFG_READ_INFO_READ_BUS_ADD_ERR_SMASK			0x1ull
/*
* Table #43 of 710_CCE_Debug_Registers.xml - CceDbgCsrReadMiss
* This CSR is used to log error information in the event of a CCE configuration 
* bus read miss error. This information is only captured when the corresponding 
* error status bit transitions from a 0 to a 1, if the error status bit was 
* already set the information in this CSR is not updated.
*/
#define WFR_CCE_DBG_CSR_READ_MISS						(WFR_CCE + 0x000000080040)
#define WFR_CCE_DBG_CSR_READ_MISS_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_CSR_READ_MISS_ADDRESS_SHIFT					0
#define WFR_CCE_DBG_CSR_READ_MISS_ADDRESS_MASK					0x1FFFFull
#define WFR_CCE_DBG_CSR_READ_MISS_ADDRESS_SMASK					0x1FFFFull
/*
* Table #44 of 710_CCE_Debug_Registers.xml - CceDbgCsrWriteMiss
* This CSR is used to log error information in the event of a CCE configuration 
* bus write miss error. This information is only captured when the corresponding 
* error status bit transitions from a 0 to a 1, if the error status bit was 
* already set the information in this CSR is not updated.
*/
#define WFR_CCE_DBG_CSR_WRITE_MISS						(WFR_CCE + 0x000000080048)
#define WFR_CCE_DBG_CSR_WRITE_MISS_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_CSR_WRITE_MISS_ADDRESS_SHIFT				0
#define WFR_CCE_DBG_CSR_WRITE_MISS_ADDRESS_MASK					0x1FFFFull
#define WFR_CCE_DBG_CSR_WRITE_MISS_ADDRESS_SMASK				0x1FFFFull
/*
* Table #45 of 710_CCE_Debug_Registers.xml - CceDbgSegReadMiss
* This CSR is used to log error information in the event of a CCE segment read 
* miss error. This information is only captured when the corresponding error 
* status bit transitions from a 0 to a 1, if the error status bit was already 
* set the information in this CSR is not updated.
*/
#define WFR_CCE_DBG_SEG_READ_MISS						(WFR_CCE + 0x000000080050)
#define WFR_CCE_DBG_SEG_READ_MISS_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_SEG_READ_MISS_ADDRESS_SHIFT					0
#define WFR_CCE_DBG_SEG_READ_MISS_ADDRESS_MASK					0xFFFFFFull
#define WFR_CCE_DBG_SEG_READ_MISS_ADDRESS_SMASK					0xFFFFFFull
/*
* Table #46 of 710_CCE_Debug_Registers.xml - CceDbgSegWriteMiss
* This CSR is used to log error information in the event of a CCE segment write 
* miss error. This information is only captured when the corresponding error 
* status bit transitions from a 0 to a 1, if the error status bit was already 
* set the information in this CSR is not updated.
*/
#define WFR_CCE_DBG_SEG_WRITE_MISS						(WFR_CCE + 0x000000080058)
#define WFR_CCE_DBG_SEG_WRITE_MISS_RESETCSR					0x0000000000000000ull
#define WFR_CCE_DBG_SEG_WRITE_MISS_ADDRESS_SHIFT				0
#define WFR_CCE_DBG_SEG_WRITE_MISS_ADDRESS_MASK					0xFFFFFFull
#define WFR_CCE_DBG_SEG_WRITE_MISS_ADDRESS_SMASK				0xFFFFFFull
/*
* Table #49 of 720_MSIX_Debug_Registers.xml - MSIX_DBG_RSVD1
* This CSR is used as template.
*/
#define WFR_MSIX_DBG_RSVD1							(WFR_CCE + 0x000000080000)
#define WFR_MSIX_DBG_RSVD1_RESETCSR						0x0000000000000000ull
/*
* Table #50 of 720_MSIX_Debug_Registers.xml - MSIX_DBG_RSVD2
* This CSR is used as template.
*/
#define WFR_MSIX_DBG_RSVD2							(WFR_CCE + 0x000000080008)
#define WFR_MSIX_DBG_RSVD2_RESETCSR						0x0000000000000000ull

#endif 		/* DEF_WFR_CCE_SW_DEF */
