Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ec404b5e553c4131bfa7583debb2a600 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot FP_Mean_Cov_v1_0_S00_AXI_behav xil_defaultlib.FP_Mean_Cov_v1_0_S00_AXI -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.fpupack
Compiling package xil_defaultlib.entities
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.addsubfsm_v6 [addsubfsm_v6_default]
Compiling architecture behavioral of entity xil_defaultlib.FP_Sum_4n [fp_sum_4n_default]
Compiling architecture behavioral of entity xil_defaultlib.fixMul [fixmul_default]
Compiling architecture behavioral of entity xil_defaultlib.divNR [divnr_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierfsm_v2 [multiplierfsm_v2_default]
Compiling architecture behavioral of entity xil_defaultlib.Equacao_Cov [equacao_cov_default]
Compiling architecture arch_imp of entity xil_defaultlib.fp_mean_cov_v1_0_s00_axi
Built simulation snapshot FP_Mean_Cov_v1_0_S00_AXI_behav
