<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="fp_single_add_acc_sim/dspba_library_package.vhd" type="VHDL" />
 <file path="fp_single_add_acc_sim/dspba_library.vhd" type="VHDL" />
 <file path="fp_single_add_acc_sim/fp_single_add_acc.vhd" type="VHDL" />
 <topLevel name="fp_single_add_acc" />
 <deviceFamily name="stratixv" />
</simPackage>
