#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 15 17:53:28 2020
# Process ID: 9436
# Current directory: C:/Users/Public/Zynq System/Zynq System.runs/Zynq_System_LogicSignalOut_0_0_synth_1
# Command line: vivado.exe -log Zynq_System_LogicSignalOut_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_System_LogicSignalOut_0_0.tcl
# Log file: C:/Users/Public/Zynq System/Zynq System.runs/Zynq_System_LogicSignalOut_0_0_synth_1/Zynq_System_LogicSignalOut_0_0.vds
# Journal file: C:/Users/Public/Zynq System/Zynq System.runs/Zynq_System_LogicSignalOut_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Zynq_System_LogicSignalOut_0_0.tcl -notrace
Command: synth_design -top Zynq_System_LogicSignalOut_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 356.922 ; gain = 105.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Zynq_System_LogicSignalOut_0_0' [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_LogicSignalOut_0_0/synth/Zynq_System_LogicSignalOut_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LogicSignalOut' [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:23]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:57]
INFO: [Synth 8-256] done synthesizing module 'LogicSignalOut' (1#1) [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:23]
INFO: [Synth 8-256] done synthesizing module 'Zynq_System_LogicSignalOut_0_0' (2#1) [c:/Users/Public/Zynq System/Zynq System.srcs/sources_1/bd/Zynq_System/ip/Zynq_System_LogicSignalOut_0_0/synth/Zynq_System_LogicSignalOut_0_0.v:57]
WARNING: [Synth 8-3331] design LogicSignalOut has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 408.879 ; gain = 157.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 408.879 ; gain = 157.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 728.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 728.961 ; gain = 477.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 728.961 ; gain = 477.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 728.961 ; gain = 477.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "common_digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "min_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "min10_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hour_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hour10_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "logic_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:47]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'logic_out_reg' [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 728.961 ; gain = 477.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LogicSignalOut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/hour" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/count_reg was removed.  [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:47]
WARNING: [Synth 8-6014] Unused sequential element inst/i_reg was removed.  [C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v:51]
WARNING: [Synth 8-3331] design Zynq_System_LogicSignalOut_0_0 has unconnected port resetn
INFO: [Synth 8-3886] merging instance 'inst/digit_reg[2]' (FDE) to 'inst/digit_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/digit_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[7]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[6]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[5]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[4]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[3]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[2]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[1]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/logic_out_reg[0]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
INFO: [Synth 8-3332] Sequential element (inst/digit_reg[3]) is unused and will be removed from module Zynq_System_LogicSignalOut_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 728.961 ; gain = 477.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 745.848 ; gain = 494.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 745.996 ; gain = 494.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     4|
|3     |LUT2   |    78|
|4     |LUT3   |     9|
|5     |LUT4   |    15|
|6     |LUT5   |    23|
|7     |LUT6   |    66|
|8     |FDRE   |    90|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   309|
|2     |  inst   |LogicSignalOut |   309|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 773.809 ; gain = 202.348
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 773.809 ; gain = 522.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 773.809 ; gain = 532.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Zynq System/Zynq System.runs/Zynq_System_LogicSignalOut_0_0_synth_1/Zynq_System_LogicSignalOut_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Zynq System/Zynq System.runs/Zynq_System_LogicSignalOut_0_0_synth_1/Zynq_System_LogicSignalOut_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_System_LogicSignalOut_0_0_utilization_synth.rpt -pb Zynq_System_LogicSignalOut_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 773.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 17:55:20 2020...
