hardware/verilog/
hardware/.*
hardware/project/
hardware/target/
