0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1736481881,verilog,,,,clk_wiz_0,,uvm,../../../../../src;../../../../HyperRam_Register_Read.ip_user_files/ipstatic,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1736481881,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../../src;../../../../HyperRam_Register_Read.ip_user_files/ipstatic,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/Project/HyperRam_Register_Read.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/HyperRam_Register_Read.sv,1736566496,systemVerilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/tb_HyperRam_Register.sv,,HyperRam_Register_Read,,uvm,../../../../../src;../../../../HyperRam_Register_Read.ip_user_files/ipstatic,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/tb_HyperRam_Register.sv,1736566528,systemVerilog,,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/tb_parameters.vh,tb_send_recieve,,uvm,../../../../../src;../../../../HyperRam_Register_Read.ip_user_files/ipstatic,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/HyperRam_Register_Read/src/tb_parameters.vh,1736478112,verilog,,,,,,,,,,,,
