{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673147591502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673147591502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 11:13:11 2023 " "Processing started: Sun Jan 08 11:13:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673147591502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673147591502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off expand_task -c expand_task " "Command: quartus_map --read_settings_files=on --write_settings_files=off expand_task -c expand_task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673147591503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673147592174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdet.v 1 1 " "Found 1 design units, including 1 entities, in source file seqdet.v" { { "Info" "ISGN_ENTITY_NAME" "1 seqdet " "Found entity 1: seqdet" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673147592229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673147592229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/altera/Experiment4/expand_task/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673147592234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673147592234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Found entity 1: data_generate" {  } { { "data_generate.v" "" { Text "C:/altera/Experiment4/expand_task/data_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673147592238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673147592238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expand_task.v 1 1 " "Found 1 design units, including 1 entities, in source file expand_task.v" { { "Info" "ISGN_ENTITY_NAME" "1 expand_task " "Found entity 1: expand_task" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673147592242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673147592242 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "expand_task.v(8) " "Verilog HDL Instantiation warning at expand_task.v(8): instance has no name" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1673147592243 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "expand_task.v(9) " "Verilog HDL Instantiation warning at expand_task.v(9): instance has no name" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1673147592243 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "expand_task.v(10) " "Verilog HDL Instantiation warning at expand_task.v(10): instance has no name" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1673147592243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "expand_task " "Elaborating entity \"expand_task\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673147592273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "expand_task.v" "comb_3" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673147592277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_generate data_generate:comb_4 " "Elaborating entity \"data_generate\" for hierarchy \"data_generate:comb_4\"" {  } { { "expand_task.v" "comb_4" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673147592289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqdet seqdet:comb_5 " "Elaborating entity \"seqdet\" for hierarchy \"seqdet:comb_5\"" {  } { { "expand_task.v" "comb_5" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673147592292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(18) " "Verilog HDL assignment warning at seqdet.v(18): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(19) " "Verilog HDL assignment warning at seqdet.v(19): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(20) " "Verilog HDL assignment warning at seqdet.v(20): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(21) " "Verilog HDL assignment warning at seqdet.v(21): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(22) " "Verilog HDL assignment warning at seqdet.v(22): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(23) " "Verilog HDL assignment warning at seqdet.v(23): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seqdet.v(27) " "Verilog HDL assignment warning at seqdet.v(27): truncated value with size 32 to match size of target (4)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/expand_task/seqdet.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673147592293 "|expand_task|seqdet:comb_5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_state\[3\] GND " "Pin \"c_state\[3\]\" is stuck at GND" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673147592673 "|expand_task|c_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_state\[3\] GND " "Pin \"n_state\[3\]\" is stuck at GND" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment4/expand_task/expand_task.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673147592673 "|expand_task|n_state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673147592673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1673147592802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673147593033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673147593033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673147593075 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673147593075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673147593075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673147593075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673147593100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 11:13:13 2023 " "Processing ended: Sun Jan 08 11:13:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673147593100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673147593100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673147593100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673147593100 ""}
