Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\samhi\OneDrive\Documents\GitHub\UML-EECE\Advanced_Digital_System_Design\Project4\soc_calc_base.qsys --block-symbol-file --output-directory=C:\Users\samhi\OneDrive\Documents\GitHub\UML-EECE\Advanced_Digital_System_Design\Project4\soc_calc_base --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project4/soc_calc_base.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding seven_segment_agent_0 [seven_segment_agent 1.0]
Progress: Parameterizing module seven_segment_agent_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_calc_base.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_calc_base.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_calc_base.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_calc_base.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_calc_base.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\samhi\OneDrive\Documents\GitHub\UML-EECE\Advanced_Digital_System_Design\Project4\soc_calc_base.qsys --synthesis=VHDL --output-directory=C:\Users\samhi\OneDrive\Documents\GitHub\UML-EECE\Advanced_Digital_System_Design\Project4\soc_calc_base\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project4/soc_calc_base.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding seven_segment_agent_0 [seven_segment_agent 1.0]
Progress: Parameterizing module seven_segment_agent_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_calc_base.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_calc_base.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_calc_base.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_calc_base.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_calc_base.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_calc_base: Generating soc_calc_base "soc_calc_base" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave seven_segment_agent_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_calc_base" instantiated altera_hps "hps_0"
Info: seven_segment_agent_0: "soc_calc_base" instantiated seven_segment_agent "seven_segment_agent_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_calc_base" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_calc_base" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: seven_segment_agent_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "seven_segment_agent_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: seven_segment_agent_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "seven_segment_agent_0_avalon_slave_0_agent"
Info: seven_segment_agent_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "seven_segment_agent_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: seven_segment_agent_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "seven_segment_agent_0_avalon_slave_0_burst_adapter"
Info: Reusing file C:/Users/samhi/OneDrive/Documents/GitHub/UML-EECE/Advanced_Digital_System_Design/Project4/soc_calc_base/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/samhi/OneDrive/Documents/GitHub/UML-EECE/Advanced_Digital_System_Design/Project4/soc_calc_base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_calc_base: Done "soc_calc_base" with 21 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
