
EVM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e1c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  08007f30  08007f30  00008f30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084bc  080084bc  0000a290  2**0
                  CONTENTS
  4 .ARM          00000008  080084bc  080084bc  000094bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084c4  080084c4  0000a290  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084c4  080084c4  000094c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084c8  080084c8  000094c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000290  20000000  080084cc  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e0  20000290  0800875c  0000a290  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a70  0800875c  0000aa70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a290  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be91  00000000  00000000  0000a2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ece  00000000  00000000  0001614a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00018018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b40  00000000  00000000  00018e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a92  00000000  00000000  000199c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f895  00000000  00000000  0003245a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d229  00000000  00000000  00041cef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cef18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005080  00000000  00000000  000cef5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000d3fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000290 	.word	0x20000290
 800012c:	00000000 	.word	0x00000000
 8000130:	08007f14 	.word	0x08007f14

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000294 	.word	0x20000294
 800014c:	08007f14 	.word	0x08007f14

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 800103a:	4a38      	ldr	r2, [pc, #224]	@ (800111c <HD44780_Init+0xec>)
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001040:	4b37      	ldr	r3, [pc, #220]	@ (8001120 <HD44780_Init+0xf0>)
 8001042:	2208      	movs	r2, #8
 8001044:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001046:	4b37      	ldr	r3, [pc, #220]	@ (8001124 <HD44780_Init+0xf4>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 800104c:	4b33      	ldr	r3, [pc, #204]	@ (800111c <HD44780_Init+0xec>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d907      	bls.n	8001064 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001054:	4b33      	ldr	r3, [pc, #204]	@ (8001124 <HD44780_Init+0xf4>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	f043 0308 	orr.w	r3, r3, #8
 800105c:	b2da      	uxtb	r2, r3
 800105e:	4b31      	ldr	r3, [pc, #196]	@ (8001124 <HD44780_Init+0xf4>)
 8001060:	701a      	strb	r2, [r3, #0]
 8001062:	e006      	b.n	8001072 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001064:	4b2f      	ldr	r3, [pc, #188]	@ (8001124 <HD44780_Init+0xf4>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	f043 0304 	orr.w	r3, r3, #4
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b2d      	ldr	r3, [pc, #180]	@ (8001124 <HD44780_Init+0xf4>)
 8001070:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001072:	f000 f985 	bl	8001380 <DelayInit>
  HAL_Delay(50);
 8001076:	2032      	movs	r0, #50	@ 0x32
 8001078:	f001 fcde 	bl	8002a38 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 800107c:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <HD44780_Init+0xf0>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f000 f943 	bl	800130c <ExpanderWrite>
  HAL_Delay(1000);
 8001086:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800108a:	f001 fcd5 	bl	8002a38 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800108e:	2030      	movs	r0, #48	@ 0x30
 8001090:	f000 f92b 	bl	80012ea <Write4Bits>
  DelayUS(4500);
 8001094:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001098:	f000 f99a 	bl	80013d0 <DelayUS>

  Write4Bits(0x03 << 4);
 800109c:	2030      	movs	r0, #48	@ 0x30
 800109e:	f000 f924 	bl	80012ea <Write4Bits>
  DelayUS(4500);
 80010a2:	f241 1094 	movw	r0, #4500	@ 0x1194
 80010a6:	f000 f993 	bl	80013d0 <DelayUS>

  Write4Bits(0x03 << 4);
 80010aa:	2030      	movs	r0, #48	@ 0x30
 80010ac:	f000 f91d 	bl	80012ea <Write4Bits>
  DelayUS(4500);
 80010b0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80010b4:	f000 f98c 	bl	80013d0 <DelayUS>

  Write4Bits(0x02 << 4);
 80010b8:	2020      	movs	r0, #32
 80010ba:	f000 f916 	bl	80012ea <Write4Bits>
  DelayUS(100);
 80010be:	2064      	movs	r0, #100	@ 0x64
 80010c0:	f000 f986 	bl	80013d0 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80010c4:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <HD44780_Init+0xf4>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	f043 0320 	orr.w	r3, r3, #32
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 f8ce 	bl	8001270 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80010d4:	4b14      	ldr	r3, [pc, #80]	@ (8001128 <HD44780_Init+0xf8>)
 80010d6:	2204      	movs	r2, #4
 80010d8:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80010da:	f000 f875 	bl	80011c8 <HD44780_Display>
  HD44780_Clear();
 80010de:	f000 f82b 	bl	8001138 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80010e2:	4b12      	ldr	r3, [pc, #72]	@ (800112c <HD44780_Init+0xfc>)
 80010e4:	2202      	movs	r2, #2
 80010e6:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80010e8:	4b10      	ldr	r3, [pc, #64]	@ (800112c <HD44780_Init+0xfc>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f8bc 	bl	8001270 <SendCommand>
  DelayUS(4500);
 80010f8:	f241 1094 	movw	r0, #4500	@ 0x1194
 80010fc:	f000 f968 	bl	80013d0 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001100:	490b      	ldr	r1, [pc, #44]	@ (8001130 <HD44780_Init+0x100>)
 8001102:	2000      	movs	r0, #0
 8001104:	f000 f876 	bl	80011f4 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001108:	490a      	ldr	r1, [pc, #40]	@ (8001134 <HD44780_Init+0x104>)
 800110a:	2001      	movs	r0, #1
 800110c:	f000 f872 	bl	80011f4 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001110:	f000 f81d 	bl	800114e <HD44780_Home>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200002af 	.word	0x200002af
 8001120:	200002b0 	.word	0x200002b0
 8001124:	200002ac 	.word	0x200002ac
 8001128:	200002ad 	.word	0x200002ad
 800112c:	200002ae 	.word	0x200002ae
 8001130:	20000000 	.word	0x20000000
 8001134:	20000008 	.word	0x20000008

08001138 <HD44780_Clear>:

void HD44780_Clear()
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 800113c:	2001      	movs	r0, #1
 800113e:	f000 f897 	bl	8001270 <SendCommand>
  DelayUS(2000);
 8001142:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001146:	f000 f943 	bl	80013d0 <DelayUS>
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}

0800114e <HD44780_Home>:

void HD44780_Home()
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001152:	2002      	movs	r0, #2
 8001154:	f000 f88c 	bl	8001270 <SendCommand>
  DelayUS(2000);
 8001158:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800115c:	f000 f938 	bl	80013d0 <DelayUS>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}

08001164 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b087      	sub	sp, #28
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	460a      	mov	r2, r1
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	4613      	mov	r3, r2
 8001172:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <HD44780_SetCursor+0x5c>)
 8001176:	f107 0408 	add.w	r4, r7, #8
 800117a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800117c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001180:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HD44780_SetCursor+0x60>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	79ba      	ldrb	r2, [r7, #6]
 8001186:	429a      	cmp	r2, r3
 8001188:	d303      	bcc.n	8001192 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <HD44780_SetCursor+0x60>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	3b01      	subs	r3, #1
 8001190:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001192:	79bb      	ldrb	r3, [r7, #6]
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	3318      	adds	r3, #24
 8001198:	443b      	add	r3, r7
 800119a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	4413      	add	r3, r2
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	b25b      	sxtb	r3, r3
 80011a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011ac:	b25b      	sxtb	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 f85d 	bl	8001270 <SendCommand>
}
 80011b6:	bf00      	nop
 80011b8:	371c      	adds	r7, #28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}
 80011be:	bf00      	nop
 80011c0:	08007f30 	.word	0x08007f30
 80011c4:	200002af 	.word	0x200002af

080011c8 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <HD44780_Display+0x28>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HD44780_Display+0x28>)
 80011d8:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80011da:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HD44780_Display+0x28>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	f043 0308 	orr.w	r3, r3, #8
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f843 	bl	8001270 <SendCommand>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200002ad 	.word	0x200002ad

080011f4 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	b25b      	sxtb	r3, r3
 800120e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001212:	b25b      	sxtb	r3, r3
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f000 f82a 	bl	8001270 <SendCommand>
  for (int i=0; i<8; i++)
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	e009      	b.n	8001236 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f82e 	bl	800128c <SendChar>
  for (int i=0; i<8; i++)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	3301      	adds	r3, #1
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2b07      	cmp	r3, #7
 800123a:	ddf2      	ble.n	8001222 <HD44780_CreateSpecialChar+0x2e>
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800124e:	e006      	b.n	800125e <HD44780_PrintStr+0x18>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 f817 	bl	800128c <SendChar>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f4      	bne.n	8001250 <HD44780_PrintStr+0xa>
}
 8001266:	bf00      	nop
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f812 	bl	80012a8 <Send>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <SendChar>:

static void SendChar(uint8_t ch)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2101      	movs	r1, #1
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f804 	bl	80012a8 <Send>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	460a      	mov	r2, r1
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	4613      	mov	r3, r2
 80012b6:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f023 030f 	bic.w	r3, r3, #15
 80012be:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 80012c6:	7bfa      	ldrb	r2, [r7, #15]
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f80b 	bl	80012ea <Write4Bits>
  Write4Bits((lownib)|mode);
 80012d4:	7bba      	ldrb	r2, [r7, #14]
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	4313      	orrs	r3, r2
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 f804 	bl	80012ea <Write4Bits>
}
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	4603      	mov	r3, r0
 80012f2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f808 	bl	800130c <ExpanderWrite>
  PulseEnable(value);
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f820 	bl	8001344 <PulseEnable>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af02      	add	r7, sp, #8
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <ExpanderWrite+0x30>)
 8001318:	781a      	ldrb	r2, [r3, #0]
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	4313      	orrs	r3, r2
 800131e:	b2db      	uxtb	r3, r3
 8001320:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001322:	f107 020f 	add.w	r2, r7, #15
 8001326:	230a      	movs	r3, #10
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2301      	movs	r3, #1
 800132c:	214e      	movs	r1, #78	@ 0x4e
 800132e:	4804      	ldr	r0, [pc, #16]	@ (8001340 <ExpanderWrite+0x34>)
 8001330:	f001 ffc4 	bl	80032bc <HAL_I2C_Master_Transmit>
}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200002b0 	.word	0x200002b0
 8001340:	200002b4 	.word	0x200002b4

08001344 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	f043 0304 	orr.w	r3, r3, #4
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ffd8 	bl	800130c <ExpanderWrite>
  DelayUS(20);
 800135c:	2014      	movs	r0, #20
 800135e:	f000 f837 	bl	80013d0 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	f023 0304 	bic.w	r3, r3, #4
 8001368:	b2db      	uxtb	r3, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ffce 	bl	800130c <ExpanderWrite>
  DelayUS(20);
 8001370:	2014      	movs	r0, #20
 8001372:	f000 f82d 	bl	80013d0 <DelayUS>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <DelayInit>:

static void DelayInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001384:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <DelayInit+0x48>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <DelayInit+0x48>)
 800138a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800138e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001390:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <DelayInit+0x48>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	4a0c      	ldr	r2, [pc, #48]	@ (80013c8 <DelayInit+0x48>)
 8001396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800139a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800139c:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <DelayInit+0x4c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <DelayInit+0x4c>)
 80013a2:	f023 0301 	bic.w	r3, r3, #1
 80013a6:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <DelayInit+0x4c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a07      	ldr	r2, [pc, #28]	@ (80013cc <DelayInit+0x4c>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <DelayInit+0x4c>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80013ba:	bf00      	nop
  __ASM volatile ("NOP");
 80013bc:	bf00      	nop
  __ASM volatile ("NOP");
 80013be:	bf00      	nop
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	e000edf0 	.word	0xe000edf0
 80013cc:	e0001000 	.word	0xe0001000

080013d0 <DelayUS>:

static void DelayUS(uint32_t us) {
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80013d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <DelayUS+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <DelayUS+0x44>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	0c9a      	lsrs	r2, r3, #18
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	fb02 f303 	mul.w	r3, r2, r3
 80013ea:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80013ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <DelayUS+0x48>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <DelayUS+0x48>)
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	429a      	cmp	r2, r3
 8001402:	d8f6      	bhi.n	80013f2 <DelayUS+0x22>
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	371c      	adds	r7, #28
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	200000a8 	.word	0x200000a8
 8001414:	431bde83 	.word	0x431bde83
 8001418:	e0001000 	.word	0xe0001000

0800141c <clear_console>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void clear_console() {
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	HD44780_Clear();
 8001420:	f7ff fe8a 	bl	8001138 <HD44780_Clear>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}

08001428 <show_text>:

void show_text(int x, int y, const char *text, int clear) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
	if (clear) {
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <show_text+0x18>
		clear_console();
 800143c:	f7ff ffee 	bl	800141c <clear_console>
	}

	HD44780_SetCursor(x, y);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	4611      	mov	r1, r2
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fe8a 	bl	8001164 <HD44780_SetCursor>
	HD44780_PrintStr(text);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff fef8 	bl	8001246 <HD44780_PrintStr>
}
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <stack_size>:
int admin_authorized = 0;

int transition_stack[100] = { 0 };
int stack_ptr = 1;

int stack_size() {
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
	return stack_ptr;
 8001464:	4b02      	ldr	r3, [pc, #8]	@ (8001470 <stack_size+0x10>)
 8001466:	681b      	ldr	r3, [r3, #0]
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	20000010 	.word	0x20000010

08001474 <stack_top>:
int stack_top() {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	assert(stack_size() > 0);
 8001478:	f7ff fff2 	bl	8001460 <stack_size>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	dc05      	bgt.n	800148e <stack_top+0x1a>
 8001482:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <stack_top+0x2c>)
 8001484:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <stack_top+0x30>)
 8001486:	217c      	movs	r1, #124	@ 0x7c
 8001488:	4807      	ldr	r0, [pc, #28]	@ (80014a8 <stack_top+0x34>)
 800148a:	f004 f83d 	bl	8005508 <__assert_func>
	return transition_stack[stack_ptr - 1];
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <stack_top+0x38>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	3b01      	subs	r3, #1
 8001494:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <stack_top+0x3c>)
 8001496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	08007f40 	.word	0x08007f40
 80014a4:	080080c0 	.word	0x080080c0
 80014a8:	08007f54 	.word	0x08007f54
 80014ac:	20000010 	.word	0x20000010
 80014b0:	20000390 	.word	0x20000390

080014b4 <stack_push>:

void stack_push(int value) {
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	transition_stack[stack_ptr++] = value;
 80014bc:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <stack_push+0x24>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	4905      	ldr	r1, [pc, #20]	@ (80014d8 <stack_push+0x24>)
 80014c4:	600a      	str	r2, [r1, #0]
 80014c6:	4905      	ldr	r1, [pc, #20]	@ (80014dc <stack_push+0x28>)
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr
 80014d8:	20000010 	.word	0x20000010
 80014dc:	20000390 	.word	0x20000390

080014e0 <stack_pop>:

void stack_pop() {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	if (stack_size() <= 1) {
 80014e4:	f7ff ffbc 	bl	8001460 <stack_size>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	dd05      	ble.n	80014fa <stack_pop+0x1a>
		return;
	}
	--stack_ptr;
 80014ee:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <stack_pop+0x20>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	4a02      	ldr	r2, [pc, #8]	@ (8001500 <stack_pop+0x20>)
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	e000      	b.n	80014fc <stack_pop+0x1c>
		return;
 80014fa:	bf00      	nop
}
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000010 	.word	0x20000010

08001504 <stack_reset>:

void stack_reset() {
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
	stack_ptr = 1;
 8001508:	4b03      	ldr	r3, [pc, #12]	@ (8001518 <stack_reset+0x14>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000010 	.word	0x20000010

0800151c <cast_vote>:
		{ "Vote Success!", "#.Exit" }, { "Admin Logged In", "1.Menu #.Exit" }, {
				"Voting finished", "Winner: " }, { "Temp: ", "Humidity: " } };

int counts[4];

void cast_vote(int option) {
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	++counts[option - 1];
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	4a05      	ldr	r2, [pc, #20]	@ (8001540 <cast_vote+0x24>)
 800152a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800152e:	3201      	adds	r2, #1
 8001530:	4903      	ldr	r1, [pc, #12]	@ (8001540 <cast_vote+0x24>)
 8001532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	20000520 	.word	0x20000520

08001544 <get_winner>:
char get_winner() {
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
	int max_val = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
	char winner = '?';
 800154e:	233f      	movs	r3, #63	@ 0x3f
 8001550:	72fb      	strb	r3, [r7, #11]
	for (int i = 0; i < 4; ++i) {
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	e012      	b.n	800157e <get_winner+0x3a>
		if (counts[i] > max_val) {
 8001558:	4a0d      	ldr	r2, [pc, #52]	@ (8001590 <get_winner+0x4c>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	429a      	cmp	r2, r3
 8001564:	da08      	bge.n	8001578 <get_winner+0x34>
			max_val = counts[i];
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <get_winner+0x4c>)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156e:	60fb      	str	r3, [r7, #12]
			winner = (char) ('A' + i);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	3341      	adds	r3, #65	@ 0x41
 8001576:	72fb      	strb	r3, [r7, #11]
	for (int i = 0; i < 4; ++i) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3301      	adds	r3, #1
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b03      	cmp	r3, #3
 8001582:	dde9      	ble.n	8001558 <get_winner+0x14>
		}
	}
	return winner;
 8001584:	7afb      	ldrb	r3, [r7, #11]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	20000520 	.word	0x20000520

08001594 <reverse>:
	current_state = HOME_STATE;
	counts[0] = counts[1] = counts[2] = counts[3] = 1;
	stack_reset();
}

void reverse(char *str, int len) {
 8001594:	b480      	push	{r7}
 8001596:	b087      	sub	sp, #28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
	int i = 0, j = len - 1, temp;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	613b      	str	r3, [r7, #16]
	while (i < j) {
 80015a8:	e018      	b.n	80015dc <reverse+0x48>
		temp = str[i];
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	4413      	add	r3, r2
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	60fb      	str	r3, [r7, #12]
		str[i] = str[j];
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	441a      	add	r2, r3
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	6879      	ldr	r1, [r7, #4]
 80015be:	440b      	add	r3, r1
 80015c0:	7812      	ldrb	r2, [r2, #0]
 80015c2:	701a      	strb	r2, [r3, #0]
		str[j] = temp;
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	701a      	strb	r2, [r3, #0]
		i++;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	3301      	adds	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
		j--;
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	3b01      	subs	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
	while (i < j) {
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbe2      	blt.n	80015aa <reverse+0x16>
	}
}
 80015e4:	bf00      	nop
 80015e6:	bf00      	nop
 80015e8:	371c      	adds	r7, #28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <int_to_str>:

int int_to_str(int x, char str[], int d) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
	int i = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
	while (x > 0) {
 8001600:	e01d      	b.n	800163e <int_to_str+0x4e>
		str[i++] = (x % 10) + '0';
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <int_to_str+0x8c>)
 8001606:	fb83 1302 	smull	r1, r3, r3, r2
 800160a:	1099      	asrs	r1, r3, #2
 800160c:	17d3      	asrs	r3, r2, #31
 800160e:	1ac9      	subs	r1, r1, r3
 8001610:	460b      	mov	r3, r1
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	440b      	add	r3, r1
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	1ad1      	subs	r1, r2, r3
 800161a:	b2ca      	uxtb	r2, r1
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	1c59      	adds	r1, r3, #1
 8001620:	6179      	str	r1, [r7, #20]
 8001622:	4619      	mov	r1, r3
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	440b      	add	r3, r1
 8001628:	3230      	adds	r2, #48	@ 0x30
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	701a      	strb	r2, [r3, #0]
		x = x / 10;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <int_to_str+0x8c>)
 8001632:	fb82 1203 	smull	r1, r2, r2, r3
 8001636:	1092      	asrs	r2, r2, #2
 8001638:	17db      	asrs	r3, r3, #31
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	60fb      	str	r3, [r7, #12]
	while (x > 0) {
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	dcde      	bgt.n	8001602 <int_to_str+0x12>
	}
	while (i < d)
 8001644:	e007      	b.n	8001656 <int_to_str+0x66>
		str[i++] = '0';
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	617a      	str	r2, [r7, #20]
 800164c:	461a      	mov	r2, r3
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	4413      	add	r3, r2
 8001652:	2230      	movs	r2, #48	@ 0x30
 8001654:	701a      	strb	r2, [r3, #0]
	while (i < d)
 8001656:	697a      	ldr	r2, [r7, #20]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	429a      	cmp	r2, r3
 800165c:	dbf3      	blt.n	8001646 <int_to_str+0x56>
	reverse(str, i);
 800165e:	6979      	ldr	r1, [r7, #20]
 8001660:	68b8      	ldr	r0, [r7, #8]
 8001662:	f7ff ff97 	bl	8001594 <reverse>
	str[i] = '\0';
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	68ba      	ldr	r2, [r7, #8]
 800166a:	4413      	add	r3, r2
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
	return i;
 8001670:	697b      	ldr	r3, [r7, #20]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	66666667 	.word	0x66666667

08001680 <ftoa>:

void ftoa(float n, char *res, int afterpoint) {
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
	int ipart = (int) n;
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f7ff fca9 	bl	8000fe4 <__aeabi_f2iz>
 8001692:	4603      	mov	r3, r0
 8001694:	61fb      	str	r3, [r7, #28]
	float fpart = n - (float) ipart;
 8001696:	69f8      	ldr	r0, [r7, #28]
 8001698:	f7ff fb00 	bl	8000c9c <__aeabi_i2f>
 800169c:	4603      	mov	r3, r0
 800169e:	4619      	mov	r1, r3
 80016a0:	68f8      	ldr	r0, [r7, #12]
 80016a2:	f7ff fa45 	bl	8000b30 <__aeabi_fsub>
 80016a6:	4603      	mov	r3, r0
 80016a8:	61bb      	str	r3, [r7, #24]
	int i = int_to_str(ipart, res, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	68b9      	ldr	r1, [r7, #8]
 80016ae:	69f8      	ldr	r0, [r7, #28]
 80016b0:	f7ff ff9e 	bl	80015f0 <int_to_str>
 80016b4:	6178      	str	r0, [r7, #20]
	if (afterpoint != 0) {
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d02c      	beq.n	8001716 <ftoa+0x96>
		res[i] = '.';
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	4413      	add	r3, r2
 80016c2:	222e      	movs	r2, #46	@ 0x2e
 80016c4:	701a      	strb	r2, [r3, #0]
		fpart = fpart * pow(10, afterpoint);
 80016c6:	69b8      	ldr	r0, [r7, #24]
 80016c8:	f7fe feae 	bl	8000428 <__aeabi_f2d>
 80016cc:	4604      	mov	r4, r0
 80016ce:	460d      	mov	r5, r1
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7fe fe97 	bl	8000404 <__aeabi_i2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	f04f 0000 	mov.w	r0, #0
 80016de:	4910      	ldr	r1, [pc, #64]	@ (8001720 <ftoa+0xa0>)
 80016e0:	f003 f804 	bl	80046ec <pow>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4620      	mov	r0, r4
 80016ea:	4629      	mov	r1, r5
 80016ec:	f7fe fef4 	bl	80004d8 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	f7ff f9c6 	bl	8000a88 <__aeabi_d2f>
 80016fc:	4603      	mov	r3, r0
 80016fe:	61bb      	str	r3, [r7, #24]
		int_to_str((int) fpart, res + i + 1, afterpoint);
 8001700:	69b8      	ldr	r0, [r7, #24]
 8001702:	f7ff fc6f 	bl	8000fe4 <__aeabi_f2iz>
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	4413      	add	r3, r2
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4619      	mov	r1, r3
 8001712:	f7ff ff6d 	bl	80015f0 <int_to_str>
	}
}
 8001716:	bf00      	nop
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bdb0      	pop	{r4, r5, r7, pc}
 800171e:	bf00      	nop
 8001720:	40240000 	.word	0x40240000

08001724 <show_heading>:

void show_heading() {
 8001724:	b580      	push	{r7, lr}
 8001726:	b0cc      	sub	sp, #304	@ 0x130
 8001728:	af00      	add	r7, sp, #0
	if (current_state == TEMPERATURE_STATE) {
 800172a:	4bac      	ldr	r3, [pc, #688]	@ (80019dc <show_heading+0x2b8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2b09      	cmp	r3, #9
 8001730:	d16e      	bne.n	8001810 <show_heading+0xec>
		char temp_text[50] = "Temp: ";
 8001732:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001736:	f5a3 7198 	sub.w	r1, r3, #304	@ 0x130
 800173a:	4aa9      	ldr	r2, [pc, #676]	@ (80019e0 <show_heading+0x2bc>)
 800173c:	460b      	mov	r3, r1
 800173e:	6810      	ldr	r0, [r2, #0]
 8001740:	6018      	str	r0, [r3, #0]
 8001742:	8890      	ldrh	r0, [r2, #4]
 8001744:	7992      	ldrb	r2, [r2, #6]
 8001746:	8098      	strh	r0, [r3, #4]
 8001748:	719a      	strb	r2, [r3, #6]
 800174a:	1dcb      	adds	r3, r1, #7
 800174c:	222b      	movs	r2, #43	@ 0x2b
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f004 fcd8 	bl	8006106 <memset>
		char temp[30];
		ftoa(tCelsius, temp, 1);
 8001756:	4ba3      	ldr	r3, [pc, #652]	@ (80019e4 <show_heading+0x2c0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800175e:	2201      	movs	r2, #1
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff8d 	bl	8001680 <ftoa>
		strcat(temp_text, temp);
 8001766:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800176a:	463b      	mov	r3, r7
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f004 fcd1 	bl	8006116 <strcat>
		strcat(temp_text, " C");
 8001774:	463b      	mov	r3, r7
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fcea 	bl	8000150 <strlen>
 800177c:	4603      	mov	r3, r0
 800177e:	461a      	mov	r2, r3
 8001780:	463b      	mov	r3, r7
 8001782:	4413      	add	r3, r2
 8001784:	4a98      	ldr	r2, [pc, #608]	@ (80019e8 <show_heading+0x2c4>)
 8001786:	8811      	ldrh	r1, [r2, #0]
 8001788:	7892      	ldrb	r2, [r2, #2]
 800178a:	8019      	strh	r1, [r3, #0]
 800178c:	709a      	strb	r2, [r3, #2]
		show_text(0, 0, temp_text, 0);
 800178e:	463a      	mov	r2, r7
 8001790:	2300      	movs	r3, #0
 8001792:	2100      	movs	r1, #0
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff fe47 	bl	8001428 <show_text>

		char hmd_text[50] = "Humidity: ";
 800179a:	4a94      	ldr	r2, [pc, #592]	@ (80019ec <show_heading+0x2c8>)
 800179c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017a0:	6810      	ldr	r0, [r2, #0]
 80017a2:	6851      	ldr	r1, [r2, #4]
 80017a4:	c303      	stmia	r3!, {r0, r1}
 80017a6:	8911      	ldrh	r1, [r2, #8]
 80017a8:	7a92      	ldrb	r2, [r2, #10]
 80017aa:	8019      	strh	r1, [r3, #0]
 80017ac:	709a      	strb	r2, [r3, #2]
 80017ae:	f107 033f 	add.w	r3, r7, #63	@ 0x3f
 80017b2:	2227      	movs	r2, #39	@ 0x27
 80017b4:	2100      	movs	r1, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f004 fca5 	bl	8006106 <memset>
		char hmd[30];
		itoa((int)RH, hmd, 10);
 80017bc:	4b8c      	ldr	r3, [pc, #560]	@ (80019f0 <show_heading+0x2cc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fc0f 	bl	8000fe4 <__aeabi_f2iz>
 80017c6:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 80017ca:	220a      	movs	r2, #10
 80017cc:	4619      	mov	r1, r3
 80017ce:	f003 fee3 	bl	8005598 <itoa>
		strcat(hmd_text, hmd);
 80017d2:	f107 02f0 	add.w	r2, r7, #240	@ 0xf0
 80017d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f004 fc9a 	bl	8006116 <strcat>
		strcat(hmd_text, " %");
 80017e2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fcb2 	bl	8000150 <strlen>
 80017ec:	4603      	mov	r3, r0
 80017ee:	461a      	mov	r2, r3
 80017f0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017f4:	4413      	add	r3, r2
 80017f6:	4a7f      	ldr	r2, [pc, #508]	@ (80019f4 <show_heading+0x2d0>)
 80017f8:	8811      	ldrh	r1, [r2, #0]
 80017fa:	7892      	ldrb	r2, [r2, #2]
 80017fc:	8019      	strh	r1, [r3, #0]
 80017fe:	709a      	strb	r2, [r3, #2]
		show_text(0, 1, hmd_text, 0);
 8001800:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001804:	2300      	movs	r3, #0
 8001806:	2101      	movs	r1, #1
 8001808:	2000      	movs	r0, #0
 800180a:	f7ff fe0d 	bl	8001428 <show_text>
		} else {
			show_text(0, 0, headings[current_state][0], 0);
			show_text(0, 1, headings[current_state][1], 0);
		}
	}
}
 800180e:	e0e0      	b.n	80019d2 <show_heading+0x2ae>
	} else if (current_state == PUBLISH_STATE) {
 8001810:	4b72      	ldr	r3, [pc, #456]	@ (80019dc <show_heading+0x2b8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b07      	cmp	r3, #7
 8001816:	d124      	bne.n	8001862 <show_heading+0x13e>
		char winner[2] = { get_winner() };
 8001818:	2300      	movs	r3, #0
 800181a:	f8a7 30ec 	strh.w	r3, [r7, #236]	@ 0xec
 800181e:	f7ff fe91 	bl	8001544 <get_winner>
 8001822:	4603      	mov	r3, r0
 8001824:	f887 30ec 	strb.w	r3, [r7, #236]	@ 0xec
		char text[20] = "Winner: ";
 8001828:	4a73      	ldr	r2, [pc, #460]	@ (80019f8 <show_heading+0x2d4>)
 800182a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800182e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001830:	c303      	stmia	r3!, {r0, r1}
 8001832:	701a      	strb	r2, [r3, #0]
 8001834:	f107 03e1 	add.w	r3, r7, #225	@ 0xe1
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	f8c3 2007 	str.w	r2, [r3, #7]
		strcat(text, winner);
 8001842:	f107 02ec 	add.w	r2, r7, #236	@ 0xec
 8001846:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f004 fc62 	bl	8006116 <strcat>
		show_text(0, 1, text, 0);
 8001852:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8001856:	2300      	movs	r3, #0
 8001858:	2101      	movs	r1, #1
 800185a:	2000      	movs	r0, #0
 800185c:	f7ff fde4 	bl	8001428 <show_text>
}
 8001860:	e0b7      	b.n	80019d2 <show_heading+0x2ae>
	} else if (current_state == COUNT_STATE) {
 8001862:	4b5e      	ldr	r3, [pc, #376]	@ (80019dc <show_heading+0x2b8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2b04      	cmp	r3, #4
 8001868:	f040 8084 	bne.w	8001974 <show_heading+0x250>
		char a_label[20] = "A: ";
 800186c:	4b63      	ldr	r3, [pc, #396]	@ (80019fc <show_heading+0x2d8>)
 800186e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001872:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
		itoa(counts[0], a_count, 10);
 8001880:	4b5f      	ldr	r3, [pc, #380]	@ (8001a00 <show_heading+0x2dc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f107 01bc 	add.w	r1, r7, #188	@ 0xbc
 8001888:	220a      	movs	r2, #10
 800188a:	4618      	mov	r0, r3
 800188c:	f003 fe84 	bl	8005598 <itoa>
		strcat(a_label, a_count);
 8001890:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8001894:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001898:	4611      	mov	r1, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f004 fc3b 	bl	8006116 <strcat>
		show_text(0, 0, a_label, 0);
 80018a0:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 80018a4:	2300      	movs	r3, #0
 80018a6:	2100      	movs	r1, #0
 80018a8:	2000      	movs	r0, #0
 80018aa:	f7ff fdbd 	bl	8001428 <show_text>
		char b_label[20] = "B: ";
 80018ae:	4b55      	ldr	r3, [pc, #340]	@ (8001a04 <show_heading+0x2e0>)
 80018b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80018b4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
		itoa(counts[1], b_count, 10);
 80018c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001a00 <show_heading+0x2dc>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 80018ca:	220a      	movs	r2, #10
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 fe63 	bl	8005598 <itoa>
		strcat(b_label, b_count);
 80018d2:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80018d6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f004 fc1a 	bl	8006116 <strcat>
		show_text(8, 0, b_label, 0);
 80018e2:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 80018e6:	2300      	movs	r3, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	2008      	movs	r0, #8
 80018ec:	f7ff fd9c 	bl	8001428 <show_text>
		char c_label[20] = "C: ";
 80018f0:	4b45      	ldr	r3, [pc, #276]	@ (8001a08 <show_heading+0x2e4>)
 80018f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80018f6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
		itoa(counts[2], c_count, 10);
 8001904:	4b3e      	ldr	r3, [pc, #248]	@ (8001a00 <show_heading+0x2dc>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800190c:	220a      	movs	r2, #10
 800190e:	4618      	mov	r0, r3
 8001910:	f003 fe42 	bl	8005598 <itoa>
		strcat(c_label, c_count);
 8001914:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001918:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f004 fbf9 	bl	8006116 <strcat>
		show_text(0, 1, c_label, 0);
 8001924:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001928:	2300      	movs	r3, #0
 800192a:	2101      	movs	r1, #1
 800192c:	2000      	movs	r0, #0
 800192e:	f7ff fd7b 	bl	8001428 <show_text>
		char d_label[20] = "D: ";
 8001932:	4b36      	ldr	r3, [pc, #216]	@ (8001a0c <show_heading+0x2e8>)
 8001934:	673b      	str	r3, [r7, #112]	@ 0x70
 8001936:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
		itoa(counts[3], d_count, 10);
 8001944:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <show_heading+0x2dc>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 800194c:	220a      	movs	r2, #10
 800194e:	4618      	mov	r0, r3
 8001950:	f003 fe22 	bl	8005598 <itoa>
		strcat(d_label, d_count);
 8001954:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8001958:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800195c:	4611      	mov	r1, r2
 800195e:	4618      	mov	r0, r3
 8001960:	f004 fbd9 	bl	8006116 <strcat>
		show_text(8, 1, d_label, 0);
 8001964:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8001968:	2300      	movs	r3, #0
 800196a:	2101      	movs	r1, #1
 800196c:	2008      	movs	r0, #8
 800196e:	f7ff fd5b 	bl	8001428 <show_text>
}
 8001972:	e02e      	b.n	80019d2 <show_heading+0x2ae>
		if (admin_authorized) {
 8001974:	4b26      	ldr	r3, [pc, #152]	@ (8001a10 <show_heading+0x2ec>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d015      	beq.n	80019a8 <show_heading+0x284>
			show_text(0, 0, headings_admin[current_state][0], 0);
 800197c:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <show_heading+0x2b8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a24      	ldr	r2, [pc, #144]	@ (8001a14 <show_heading+0x2f0>)
 8001982:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001986:	2300      	movs	r3, #0
 8001988:	2100      	movs	r1, #0
 800198a:	2000      	movs	r0, #0
 800198c:	f7ff fd4c 	bl	8001428 <show_text>
			show_text(0, 1, headings_admin[current_state][1], 0);
 8001990:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <show_heading+0x2b8>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a1f      	ldr	r2, [pc, #124]	@ (8001a14 <show_heading+0x2f0>)
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4413      	add	r3, r2
 800199a:	685a      	ldr	r2, [r3, #4]
 800199c:	2300      	movs	r3, #0
 800199e:	2101      	movs	r1, #1
 80019a0:	2000      	movs	r0, #0
 80019a2:	f7ff fd41 	bl	8001428 <show_text>
}
 80019a6:	e014      	b.n	80019d2 <show_heading+0x2ae>
			show_text(0, 0, headings[current_state][0], 0);
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <show_heading+0x2b8>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001a18 <show_heading+0x2f4>)
 80019ae:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80019b2:	2300      	movs	r3, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fd36 	bl	8001428 <show_text>
			show_text(0, 1, headings[current_state][1], 0);
 80019bc:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <show_heading+0x2b8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a15      	ldr	r2, [pc, #84]	@ (8001a18 <show_heading+0x2f4>)
 80019c2:	00db      	lsls	r3, r3, #3
 80019c4:	4413      	add	r3, r2
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	2300      	movs	r3, #0
 80019ca:	2101      	movs	r1, #1
 80019cc:	2000      	movs	r0, #0
 80019ce:	f7ff fd2b 	bl	8001428 <show_text>
}
 80019d2:	bf00      	nop
 80019d4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000014 	.word	0x20000014
 80019e0:	08008090 	.word	0x08008090
 80019e4:	20000380 	.word	0x20000380
 80019e8:	080080a4 	.word	0x080080a4
 80019ec:	08008098 	.word	0x08008098
 80019f0:	20000388 	.word	0x20000388
 80019f4:	080080a8 	.word	0x080080a8
 80019f8:	080080ac 	.word	0x080080ac
 80019fc:	00203a41 	.word	0x00203a41
 8001a00:	20000520 	.word	0x20000520
 8001a04:	00203a42 	.word	0x00203a42
 8001a08:	00203a43 	.word	0x00203a43
 8001a0c:	00203a44 	.word	0x00203a44
 8001a10:	2000038c 	.word	0x2000038c
 8001a14:	20000060 	.word	0x20000060
 8001a18:	20000018 	.word	0x20000018

08001a1c <go_back>:

void go_back() {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	stack_pop();
 8001a20:	f7ff fd5e 	bl	80014e0 <stack_pop>
	current_state = stack_top();
 8001a24:	f7ff fd26 	bl	8001474 <stack_top>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	4a02      	ldr	r2, [pc, #8]	@ (8001a34 <go_back+0x18>)
 8001a2c:	6013      	str	r3, [r2, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000014 	.word	0x20000014

08001a38 <scan_for_admin>:

char key_presses[1000];
int key_press_count = 0;

int scan_for_admin() {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
	char pass[] = "699";
 8001a3e:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <scan_for_admin+0x60>)
 8001a40:	607b      	str	r3, [r7, #4]
	if (key_press_count < strlen(pass)) {
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fb83 	bl	8000150 <strlen>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a13      	ldr	r2, [pc, #76]	@ (8001a9c <scan_for_admin+0x64>)
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <scan_for_admin+0x20>
		return 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	e01a      	b.n	8001a8e <scan_for_admin+0x56>
	}
	if (key_presses[key_press_count - 1] == pass[2]
 8001a58:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <scan_for_admin+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	4a10      	ldr	r2, [pc, #64]	@ (8001aa0 <scan_for_admin+0x68>)
 8001a60:	5cd2      	ldrb	r2, [r2, r3]
 8001a62:	79bb      	ldrb	r3, [r7, #6]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d111      	bne.n	8001a8c <scan_for_admin+0x54>
			&& key_presses[key_press_count - 2] == pass[1]
 8001a68:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <scan_for_admin+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	3b02      	subs	r3, #2
 8001a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001aa0 <scan_for_admin+0x68>)
 8001a70:	5cd2      	ldrb	r2, [r2, r3]
 8001a72:	797b      	ldrb	r3, [r7, #5]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d109      	bne.n	8001a8c <scan_for_admin+0x54>
			&& key_presses[key_press_count - 3] == pass[0]) {
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <scan_for_admin+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	3b03      	subs	r3, #3
 8001a7e:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <scan_for_admin+0x68>)
 8001a80:	5cd2      	ldrb	r2, [r2, r3]
 8001a82:	793b      	ldrb	r3, [r7, #4]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d101      	bne.n	8001a8c <scan_for_admin+0x54>
		return 1;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <scan_for_admin+0x56>
	}
	return 0;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	00393936 	.word	0x00393936
 8001a9c:	20000918 	.word	0x20000918
 8001aa0:	20000530 	.word	0x20000530

08001aa4 <transition>:

void transition(char key_pressed) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
	char pressed[2] = { key_pressed };
 8001aae:	2300      	movs	r3, #0
 8001ab0:	81bb      	strh	r3, [r7, #12]
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	733b      	strb	r3, [r7, #12]
	show_text(15, 0, pressed, 0);
 8001ab6:	f107 020c 	add.w	r2, r7, #12
 8001aba:	2300      	movs	r3, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	200f      	movs	r0, #15
 8001ac0:	f7ff fcb2 	bl	8001428 <show_text>
	HAL_Delay(100);
 8001ac4:	2064      	movs	r0, #100	@ 0x64
 8001ac6:	f000 ffb7 	bl	8002a38 <HAL_Delay>

	char old_state = current_state;
 8001aca:	4b57      	ldr	r3, [pc, #348]	@ (8001c28 <transition+0x184>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	73fb      	strb	r3, [r7, #15]

	if (scan_for_admin()) {
 8001ad0:	f7ff ffb2 	bl	8001a38 <scan_for_admin>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d00a      	beq.n	8001af0 <transition+0x4c>
		current_state = HOME_STATE;
 8001ada:	4b53      	ldr	r3, [pc, #332]	@ (8001c28 <transition+0x184>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
		admin_authorized = 1;
 8001ae0:	4b52      	ldr	r3, [pc, #328]	@ (8001c2c <transition+0x188>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
		clear_console();
 8001ae6:	f7ff fc99 	bl	800141c <clear_console>
		stack_reset();
 8001aea:	f7ff fd0b 	bl	8001504 <stack_reset>
		return;
 8001aee:	e098      	b.n	8001c22 <transition+0x17e>
	}

	if (key_pressed == '?') {
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001af4:	d102      	bne.n	8001afc <transition+0x58>
		exit(0);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f003 fd24 	bl	8005544 <exit>
		return;
	}
	if (key_pressed == '*') {
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b00:	d10e      	bne.n	8001b20 <transition+0x7c>
		if (current_state == SUCCESS_STATE || current_state == PROLOGUE_STATE)
 8001b02:	4b49      	ldr	r3, [pc, #292]	@ (8001c28 <transition+0x184>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b05      	cmp	r3, #5
 8001b08:	f000 808a 	beq.w	8001c20 <transition+0x17c>
 8001b0c:	4b46      	ldr	r3, [pc, #280]	@ (8001c28 <transition+0x184>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	f000 8085 	beq.w	8001c20 <transition+0x17c>
			return;
		go_back();
 8001b16:	f7ff ff81 	bl	8001a1c <go_back>
		clear_console();
 8001b1a:	f7ff fc7f 	bl	800141c <clear_console>
		return;
 8001b1e:	e080      	b.n	8001c22 <transition+0x17e>
	}

	if (key_pressed == '#') {
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	2b23      	cmp	r3, #35	@ 0x23
 8001b24:	d10f      	bne.n	8001b46 <transition+0xa2>
		if (current_state != PROLOGUE_STATE && current_state != SUCCESS_STATE) {
 8001b26:	4b40      	ldr	r3, [pc, #256]	@ (8001c28 <transition+0x184>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2b08      	cmp	r3, #8
 8001b2c:	d006      	beq.n	8001b3c <transition+0x98>
 8001b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c28 <transition+0x184>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	d002      	beq.n	8001b3c <transition+0x98>
			current_state = HOME_STATE;
 8001b36:	4b3c      	ldr	r3, [pc, #240]	@ (8001c28 <transition+0x184>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
		}
		clear_console();
 8001b3c:	f7ff fc6e 	bl	800141c <clear_console>
		stack_reset();
 8001b40:	f7ff fce0 	bl	8001504 <stack_reset>
		return;
 8001b44:	e06d      	b.n	8001c22 <transition+0x17e>
	}
	if (current_state == HOME_STATE) {
 8001b46:	4b38      	ldr	r3, [pc, #224]	@ (8001c28 <transition+0x184>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d113      	bne.n	8001b76 <transition+0xd2>
		if (key_pressed == '1') {
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	2b31      	cmp	r3, #49	@ 0x31
 8001b52:	d109      	bne.n	8001b68 <transition+0xc4>
			current_state = admin_authorized ? MENU_STATE : VOTE_STATE;
 8001b54:	4b35      	ldr	r3, [pc, #212]	@ (8001c2c <transition+0x188>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <transition+0xbc>
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <transition+0xbe>
 8001b60:	2302      	movs	r3, #2
 8001b62:	4a31      	ldr	r2, [pc, #196]	@ (8001c28 <transition+0x184>)
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	e04e      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '#') {
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	2b23      	cmp	r3, #35	@ 0x23
 8001b6c:	d14b      	bne.n	8001c06 <transition+0x162>
			current_state = HOME_STATE;
 8001b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c28 <transition+0x184>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	e047      	b.n	8001c06 <transition+0x162>
		}
	} else if (current_state == MENU_STATE) {
 8001b76:	4b2c      	ldr	r3, [pc, #176]	@ (8001c28 <transition+0x184>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d125      	bne.n	8001bca <transition+0x126>
		if (key_pressed == '1') {
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	2b31      	cmp	r3, #49	@ 0x31
 8001b82:	d103      	bne.n	8001b8c <transition+0xe8>
			current_state = STAT_STATE;
 8001b84:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <transition+0x184>)
 8001b86:	2203      	movs	r2, #3
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	e03c      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '#') {
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	2b23      	cmp	r3, #35	@ 0x23
 8001b90:	d103      	bne.n	8001b9a <transition+0xf6>
			current_state = HOME_STATE;
 8001b92:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <transition+0x184>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	e035      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '2') {
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b32      	cmp	r3, #50	@ 0x32
 8001b9e:	d106      	bne.n	8001bae <transition+0x10a>
			current_state = HOME_STATE;
 8001ba0:	4b21      	ldr	r3, [pc, #132]	@ (8001c28 <transition+0x184>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
			admin_authorized = 0;
 8001ba6:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <transition+0x188>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	e02b      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '3') {
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b33      	cmp	r3, #51	@ 0x33
 8001bb2:	d103      	bne.n	8001bbc <transition+0x118>
			current_state = PUBLISH_STATE;
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c28 <transition+0x184>)
 8001bb6:	2207      	movs	r2, #7
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	e024      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '4') {
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b34      	cmp	r3, #52	@ 0x34
 8001bc0:	d121      	bne.n	8001c06 <transition+0x162>
			current_state = TEMPERATURE_STATE;
 8001bc2:	4b19      	ldr	r3, [pc, #100]	@ (8001c28 <transition+0x184>)
 8001bc4:	2209      	movs	r2, #9
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e01d      	b.n	8001c06 <transition+0x162>
		}
	} else if (current_state == VOTE_STATE) {
 8001bca:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <transition+0x184>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d108      	bne.n	8001be4 <transition+0x140>
		cast_vote(key_pressed - '0');
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	3b30      	subs	r3, #48	@ 0x30
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff fca0 	bl	800151c <cast_vote>
		current_state = SUCCESS_STATE;
 8001bdc:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <transition+0x184>)
 8001bde:	2205      	movs	r2, #5
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	e010      	b.n	8001c06 <transition+0x162>

	} else if (current_state == STAT_STATE) {
 8001be4:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <transition+0x184>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	d10c      	bne.n	8001c06 <transition+0x162>
		if (key_pressed == '1') {
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	2b31      	cmp	r3, #49	@ 0x31
 8001bf0:	d103      	bne.n	8001bfa <transition+0x156>
			current_state = COUNT_STATE;
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c28 <transition+0x184>)
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	e005      	b.n	8001c06 <transition+0x162>
		} else if (key_pressed == '#') {
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	2b23      	cmp	r3, #35	@ 0x23
 8001bfe:	d102      	bne.n	8001c06 <transition+0x162>
			current_state = HOME_STATE;
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <transition+0x184>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
		}
	}
	stack_push(current_state);
 8001c06:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <transition+0x184>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fc52 	bl	80014b4 <stack_push>
	if (current_state != old_state) {
 8001c10:	7bfa      	ldrb	r2, [r7, #15]
 8001c12:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <transition+0x184>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d003      	beq.n	8001c22 <transition+0x17e>
		clear_console();
 8001c1a:	f7ff fbff 	bl	800141c <clear_console>
 8001c1e:	e000      	b.n	8001c22 <transition+0x17e>
			return;
 8001c20:	bf00      	nop
	}
}
 8001c22:	3710      	adds	r7, #16
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000014 	.word	0x20000014
 8001c2c:	2000038c 	.word	0x2000038c

08001c30 <microDelay>:

void microDelay(uint16_t delay) {
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001c3a:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <microDelay+0x2c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 8001c42:	bf00      	nop
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <microDelay+0x2c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d3f9      	bcc.n	8001c44 <microDelay+0x14>
		;
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	20000308 	.word	0x20000308

08001c60 <DHT11_Start>:

uint8_t DHT11_Start(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = { 0 };
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001c76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c7a:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	2302      	movs	r3, #2
 8001c82:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	482c      	ldr	r0, [pc, #176]	@ (8001d40 <DHT11_Start+0xe0>)
 8001c8e:	f001 f805 	bl	8002c9c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001c92:	2200      	movs	r2, #0
 8001c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c98:	4829      	ldr	r0, [pc, #164]	@ (8001d40 <DHT11_Start+0xe0>)
 8001c9a:	f001 f99a 	bl	8002fd2 <HAL_GPIO_WritePin>
	HAL_Delay(20);   // wait for 20ms
 8001c9e:	2014      	movs	r0, #20
 8001ca0:	f000 feca 	bl	8002a38 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001caa:	4825      	ldr	r0, [pc, #148]	@ (8001d40 <DHT11_Start+0xe0>)
 8001cac:	f001 f991 	bl	8002fd2 <HAL_GPIO_WritePin>
	microDelay(30);   // wait for 30us
 8001cb0:	201e      	movs	r0, #30
 8001cb2:	f7ff ffbd 	bl	8001c30 <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8001cbe:	1d3b      	adds	r3, r7, #4
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	481f      	ldr	r0, [pc, #124]	@ (8001d40 <DHT11_Start+0xe0>)
 8001cc4:	f000 ffea 	bl	8002c9c <HAL_GPIO_Init>
	microDelay(40);
 8001cc8:	2028      	movs	r0, #40	@ 0x28
 8001cca:	f7ff ffb1 	bl	8001c30 <microDelay>
	if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) {
 8001cce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cd2:	481b      	ldr	r0, [pc, #108]	@ (8001d40 <DHT11_Start+0xe0>)
 8001cd4:	f001 f966 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10c      	bne.n	8001cf8 <DHT11_Start+0x98>
		microDelay(80);
 8001cde:	2050      	movs	r0, #80	@ 0x50
 8001ce0:	f7ff ffa6 	bl	8001c30 <microDelay>
		if ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))
 8001ce4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ce8:	4815      	ldr	r0, [pc, #84]	@ (8001d40 <DHT11_Start+0xe0>)
 8001cea:	f001 f95b 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <DHT11_Start+0x98>
			Response = 1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	75fb      	strb	r3, [r7, #23]
	}
	pMillis = HAL_GetTick();
 8001cf8:	f000 fe94 	bl	8002a24 <HAL_GetTick>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4a11      	ldr	r2, [pc, #68]	@ (8001d44 <DHT11_Start+0xe4>)
 8001d00:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 8001d02:	f000 fe8f 	bl	8002a24 <HAL_GetTick>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4a0f      	ldr	r2, [pc, #60]	@ (8001d48 <DHT11_Start+0xe8>)
 8001d0a:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 8001d0c:	e004      	b.n	8001d18 <DHT11_Start+0xb8>
		cMillis = HAL_GetTick();
 8001d0e:	f000 fe89 	bl	8002a24 <HAL_GetTick>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a0c      	ldr	r2, [pc, #48]	@ (8001d48 <DHT11_Start+0xe8>)
 8001d16:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 8001d18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d1c:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <DHT11_Start+0xe0>)
 8001d1e:	f001 f941 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <DHT11_Start+0xd6>
 8001d28:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <DHT11_Start+0xe4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	1c9a      	adds	r2, r3, #2
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <DHT11_Start+0xe8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d8eb      	bhi.n	8001d0e <DHT11_Start+0xae>
	}
	return Response;
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40010c00 	.word	0x40010c00
 8001d44:	20000378 	.word	0x20000378
 8001d48:	2000037c 	.word	0x2000037c

08001d4c <DHT11_Read>:

uint8_t DHT11_Read(void) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
	uint8_t a, b;
	for (a = 0; a < 8; a++) {
 8001d52:	2300      	movs	r3, #0
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	e066      	b.n	8001e26 <DHT11_Read+0xda>
		pMillis = HAL_GetTick();
 8001d58:	f000 fe64 	bl	8002a24 <HAL_GetTick>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	4a36      	ldr	r2, [pc, #216]	@ (8001e38 <DHT11_Read+0xec>)
 8001d60:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 8001d62:	f000 fe5f 	bl	8002a24 <HAL_GetTick>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4a34      	ldr	r2, [pc, #208]	@ (8001e3c <DHT11_Read+0xf0>)
 8001d6a:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001d6c:	e004      	b.n	8001d78 <DHT11_Read+0x2c>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
			cMillis = HAL_GetTick();
 8001d6e:	f000 fe59 	bl	8002a24 <HAL_GetTick>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a31      	ldr	r2, [pc, #196]	@ (8001e3c <DHT11_Read+0xf0>)
 8001d76:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001d78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d7c:	4830      	ldr	r0, [pc, #192]	@ (8001e40 <DHT11_Read+0xf4>)
 8001d7e:	f001 f911 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001d82:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d106      	bne.n	8001d96 <DHT11_Read+0x4a>
 8001d88:	4b2b      	ldr	r3, [pc, #172]	@ (8001e38 <DHT11_Read+0xec>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	1c9a      	adds	r2, r3, #2
 8001d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e3c <DHT11_Read+0xf0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d8eb      	bhi.n	8001d6e <DHT11_Read+0x22>
		}
		microDelay(40);   // wait for 40 us
 8001d96:	2028      	movs	r0, #40	@ 0x28
 8001d98:	f7ff ff4a 	bl	8001c30 <microDelay>
		if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001d9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001da0:	4827      	ldr	r0, [pc, #156]	@ (8001e40 <DHT11_Read+0xf4>)
 8001da2:	f001 f8ff 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10e      	bne.n	8001dca <DHT11_Read+0x7e>
			b &= ~(1 << (7 - a));
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	f1c3 0307 	rsb	r3, r3, #7
 8001db2:	2201      	movs	r2, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	b25b      	sxtb	r3, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	b25a      	sxtb	r2, r3
 8001dbe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	b25b      	sxtb	r3, r3
 8001dc6:	71bb      	strb	r3, [r7, #6]
 8001dc8:	e00b      	b.n	8001de2 <DHT11_Read+0x96>
		else
			b |= (1 << (7 - a));
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	f1c3 0307 	rsb	r3, r3, #7
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	b25a      	sxtb	r2, r3
 8001dd8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b25b      	sxtb	r3, r3
 8001de0:	71bb      	strb	r3, [r7, #6]
		pMillis = HAL_GetTick();
 8001de2:	f000 fe1f 	bl	8002a24 <HAL_GetTick>
 8001de6:	4603      	mov	r3, r0
 8001de8:	4a13      	ldr	r2, [pc, #76]	@ (8001e38 <DHT11_Read+0xec>)
 8001dea:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 8001dec:	f000 fe1a 	bl	8002a24 <HAL_GetTick>
 8001df0:	4603      	mov	r3, r0
 8001df2:	4a12      	ldr	r2, [pc, #72]	@ (8001e3c <DHT11_Read+0xf0>)
 8001df4:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001df6:	e004      	b.n	8001e02 <DHT11_Read+0xb6>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
			cMillis = HAL_GetTick();
 8001df8:	f000 fe14 	bl	8002a24 <HAL_GetTick>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4a0f      	ldr	r2, [pc, #60]	@ (8001e3c <DHT11_Read+0xf0>)
 8001e00:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001e02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e06:	480e      	ldr	r0, [pc, #56]	@ (8001e40 <DHT11_Read+0xf4>)
 8001e08:	f001 f8cc 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8001e0c:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d006      	beq.n	8001e20 <DHT11_Read+0xd4>
 8001e12:	4b09      	ldr	r3, [pc, #36]	@ (8001e38 <DHT11_Read+0xec>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	1c9a      	adds	r2, r3, #2
 8001e18:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <DHT11_Read+0xf0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d8eb      	bhi.n	8001df8 <DHT11_Read+0xac>
	for (a = 0; a < 8; a++) {
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	3301      	adds	r3, #1
 8001e24:	71fb      	strb	r3, [r7, #7]
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	2b07      	cmp	r3, #7
 8001e2a:	d995      	bls.n	8001d58 <DHT11_Read+0xc>
		}
	}
	return b;
 8001e2c:	79bb      	ldrb	r3, [r7, #6]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000378 	.word	0x20000378
 8001e3c:	2000037c 	.word	0x2000037c
 8001e40:	40010c00 	.word	0x40010c00

08001e44 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001e4a:	f000 fd93 	bl	8002974 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001e4e:	f000 f8ed 	bl	800202c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001e52:	f000 f9af 	bl	80021b4 <MX_GPIO_Init>
	MX_I2C2_Init();
 8001e56:	f000 f92f 	bl	80020b8 <MX_I2C2_Init>
	MX_TIM1_Init();
 8001e5a:	f000 f95b 	bl	8002114 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	HD44780_Init(2);
 8001e5e:	2002      	movs	r0, #2
 8001e60:	f7ff f8e6 	bl	8001030 <HD44780_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8001e64:	2201      	movs	r2, #1
 8001e66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e6a:	485d      	ldr	r0, [pc, #372]	@ (8001fe0 <main+0x19c>)
 8001e6c:	f001 f8b1 	bl	8002fd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8001e70:	2201      	movs	r2, #1
 8001e72:	2108      	movs	r1, #8
 8001e74:	485b      	ldr	r0, [pc, #364]	@ (8001fe4 <main+0x1a0>)
 8001e76:	f001 f8ac 	bl	8002fd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	2110      	movs	r1, #16
 8001e7e:	4859      	ldr	r0, [pc, #356]	@ (8001fe4 <main+0x1a0>)
 8001e80:	f001 f8a7 	bl	8002fd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001e84:	2201      	movs	r2, #1
 8001e86:	2120      	movs	r1, #32
 8001e88:	4856      	ldr	r0, [pc, #344]	@ (8001fe4 <main+0x1a0>)
 8001e8a:	f001 f8a2 	bl	8002fd2 <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start(&htim1);
 8001e8e:	4856      	ldr	r0, [pc, #344]	@ (8001fe8 <main+0x1a4>)
 8001e90:	f002 f9b8 	bl	8004204 <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		show_heading();
 8001e94:	f7ff fc46 	bl	8001724 <show_heading>
		char c = keyPressed;
 8001e98:	4b54      	ldr	r3, [pc, #336]	@ (8001fec <main+0x1a8>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	71fb      	strb	r3, [r7, #7]
		if (currentMillis > last_when_pressed + 500) {
 8001e9e:	4b54      	ldr	r3, [pc, #336]	@ (8001ff0 <main+0x1ac>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <main+0x1b0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d210      	bcs.n	8001ed2 <main+0x8e>
			key_presses[key_press_count++] = c;
 8001eb0:	4b51      	ldr	r3, [pc, #324]	@ (8001ff8 <main+0x1b4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	4950      	ldr	r1, [pc, #320]	@ (8001ff8 <main+0x1b4>)
 8001eb8:	600a      	str	r2, [r1, #0]
 8001eba:	4950      	ldr	r1, [pc, #320]	@ (8001ffc <main+0x1b8>)
 8001ebc:	79fa      	ldrb	r2, [r7, #7]
 8001ebe:	54ca      	strb	r2, [r1, r3]
			transition(c);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fdee 	bl	8001aa4 <transition>
			last_when_pressed = currentMillis;
 8001ec8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff4 <main+0x1b0>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b48      	ldr	r3, [pc, #288]	@ (8001ff0 <main+0x1ac>)
 8001ed0:	601a      	str	r2, [r3, #0]
		}

//		if (current_state == TEMPERATURE_STATE) {
//				HAL_Delay(1000);
//		}
		if (DHT11_Start()) {
 8001ed2:	f7ff fec5 	bl	8001c60 <DHT11_Start>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0db      	beq.n	8001e94 <main+0x50>
			RHI = DHT11_Read(); // Relative humidity integral
 8001edc:	f7ff ff36 	bl	8001d4c <DHT11_Read>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	4b46      	ldr	r3, [pc, #280]	@ (8002000 <main+0x1bc>)
 8001ee6:	701a      	strb	r2, [r3, #0]
			RHD = DHT11_Read(); // Relative humidity decimal
 8001ee8:	f7ff ff30 	bl	8001d4c <DHT11_Read>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b44      	ldr	r3, [pc, #272]	@ (8002004 <main+0x1c0>)
 8001ef2:	701a      	strb	r2, [r3, #0]
			TCI = DHT11_Read(); // Celsius integral
 8001ef4:	f7ff ff2a 	bl	8001d4c <DHT11_Read>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b42      	ldr	r3, [pc, #264]	@ (8002008 <main+0x1c4>)
 8001efe:	701a      	strb	r2, [r3, #0]
			TCD = DHT11_Read(); // Celsius decimal
 8001f00:	f7ff ff24 	bl	8001d4c <DHT11_Read>
 8001f04:	4603      	mov	r3, r0
 8001f06:	461a      	mov	r2, r3
 8001f08:	4b40      	ldr	r3, [pc, #256]	@ (800200c <main+0x1c8>)
 8001f0a:	701a      	strb	r2, [r3, #0]
			SUM = DHT11_Read(); // Check sum
 8001f0c:	f7ff ff1e 	bl	8001d4c <DHT11_Read>
 8001f10:	4603      	mov	r3, r0
 8001f12:	461a      	mov	r2, r3
 8001f14:	4b3e      	ldr	r3, [pc, #248]	@ (8002010 <main+0x1cc>)
 8001f16:	701a      	strb	r2, [r3, #0]
			if (RHI + RHD + TCI + TCD == SUM) {
 8001f18:	4b39      	ldr	r3, [pc, #228]	@ (8002000 <main+0x1bc>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b39      	ldr	r3, [pc, #228]	@ (8002004 <main+0x1c0>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	4a38      	ldr	r2, [pc, #224]	@ (8002008 <main+0x1c4>)
 8001f26:	7812      	ldrb	r2, [r2, #0]
 8001f28:	4413      	add	r3, r2
 8001f2a:	4a38      	ldr	r2, [pc, #224]	@ (800200c <main+0x1c8>)
 8001f2c:	7812      	ldrb	r2, [r2, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	4a37      	ldr	r2, [pc, #220]	@ (8002010 <main+0x1cc>)
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d1ad      	bne.n	8001e94 <main+0x50>
				// Can use RHI and TCI for any purposes if whole number only needed
				tCelsius = (float) TCI + (float) (TCD / 10.0);
 8001f38:	4b33      	ldr	r3, [pc, #204]	@ (8002008 <main+0x1c4>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe fea9 	bl	8000c94 <__aeabi_ui2f>
 8001f42:	4604      	mov	r4, r0
 8001f44:	4b31      	ldr	r3, [pc, #196]	@ (800200c <main+0x1c8>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe fa5b 	bl	8000404 <__aeabi_i2d>
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	4b30      	ldr	r3, [pc, #192]	@ (8002014 <main+0x1d0>)
 8001f54:	f7fe fbea 	bl	800072c <__aeabi_ddiv>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f7fe fd92 	bl	8000a88 <__aeabi_d2f>
 8001f64:	4603      	mov	r3, r0
 8001f66:	4619      	mov	r1, r3
 8001f68:	4620      	mov	r0, r4
 8001f6a:	f7fe fde3 	bl	8000b34 <__addsf3>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b29      	ldr	r3, [pc, #164]	@ (8002018 <main+0x1d4>)
 8001f74:	601a      	str	r2, [r3, #0]
				tFahrenheit = tCelsius * 9 / 5 + 32;
 8001f76:	4b28      	ldr	r3, [pc, #160]	@ (8002018 <main+0x1d4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4928      	ldr	r1, [pc, #160]	@ (800201c <main+0x1d8>)
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe fee1 	bl	8000d44 <__aeabi_fmul>
 8001f82:	4603      	mov	r3, r0
 8001f84:	4926      	ldr	r1, [pc, #152]	@ (8002020 <main+0x1dc>)
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7fe ff90 	bl	8000eac <__aeabi_fdiv>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fdce 	bl	8000b34 <__addsf3>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4b21      	ldr	r3, [pc, #132]	@ (8002024 <main+0x1e0>)
 8001f9e:	601a      	str	r2, [r3, #0]
				RH = (float) RHI + (float) (RHD / 10.0);
 8001fa0:	4b17      	ldr	r3, [pc, #92]	@ (8002000 <main+0x1bc>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7fe fe75 	bl	8000c94 <__aeabi_ui2f>
 8001faa:	4604      	mov	r4, r0
 8001fac:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <main+0x1c0>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7fe fa27 	bl	8000404 <__aeabi_i2d>
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <main+0x1d0>)
 8001fbc:	f7fe fbb6 	bl	800072c <__aeabi_ddiv>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f7fe fd5e 	bl	8000a88 <__aeabi_d2f>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	f7fe fdaf 	bl	8000b34 <__addsf3>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <main+0x1e4>)
 8001fdc:	601a      	str	r2, [r3, #0]
	while (1) {
 8001fde:	e759      	b.n	8001e94 <main+0x50>
 8001fe0:	40010800 	.word	0x40010800
 8001fe4:	40010c00 	.word	0x40010c00
 8001fe8:	20000308 	.word	0x20000308
 8001fec:	20000368 	.word	0x20000368
 8001ff0:	2000036c 	.word	0x2000036c
 8001ff4:	20000364 	.word	0x20000364
 8001ff8:	20000918 	.word	0x20000918
 8001ffc:	20000530 	.word	0x20000530
 8002000:	20000370 	.word	0x20000370
 8002004:	20000371 	.word	0x20000371
 8002008:	20000372 	.word	0x20000372
 800200c:	20000373 	.word	0x20000373
 8002010:	20000374 	.word	0x20000374
 8002014:	40240000 	.word	0x40240000
 8002018:	20000380 	.word	0x20000380
 800201c:	41100000 	.word	0x41100000
 8002020:	40a00000 	.word	0x40a00000
 8002024:	20000384 	.word	0x20000384
 8002028:	20000388 	.word	0x20000388

0800202c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b090      	sub	sp, #64	@ 0x40
 8002030:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002032:	f107 0318 	add.w	r3, r7, #24
 8002036:	2228      	movs	r2, #40	@ 0x28
 8002038:	2100      	movs	r1, #0
 800203a:	4618      	mov	r0, r3
 800203c:	f004 f863 	bl	8006106 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002040:	1d3b      	adds	r3, r7, #4
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	60da      	str	r2, [r3, #12]
 800204c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800204e:	2301      	movs	r3, #1
 8002050:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002052:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002056:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800205c:	2301      	movs	r3, #1
 800205e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002060:	2302      	movs	r3, #2
 8002062:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002064:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002068:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800206a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800206e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002070:	f107 0318 	add.w	r3, r7, #24
 8002074:	4618      	mov	r0, r3
 8002076:	f001 fc79 	bl	800396c <HAL_RCC_OscConfig>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <SystemClock_Config+0x58>
		Error_Handler();
 8002080:	f000 fab6 	bl	80025f0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002084:	230f      	movs	r3, #15
 8002086:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002088:	2302      	movs	r3, #2
 800208a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002090:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002094:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	2102      	movs	r1, #2
 800209e:	4618      	mov	r0, r3
 80020a0:	f001 fee6 	bl	8003e70 <HAL_RCC_ClockConfig>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <SystemClock_Config+0x82>
		Error_Handler();
 80020aa:	f000 faa1 	bl	80025f0 <Error_Handler>
	}
}
 80020ae:	bf00      	nop
 80020b0:	3740      	adds	r7, #64	@ 0x40
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80020bc:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020be:	4a13      	ldr	r2, [pc, #76]	@ (800210c <MX_I2C2_Init+0x54>)
 80020c0:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80020c2:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020c4:	4a12      	ldr	r2, [pc, #72]	@ (8002110 <MX_I2C2_Init+0x58>)
 80020c6:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80020ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020da:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80020e2:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020e8:	4b07      	ldr	r3, [pc, #28]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ee:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80020f4:	4804      	ldr	r0, [pc, #16]	@ (8002108 <MX_I2C2_Init+0x50>)
 80020f6:	f000 ff9d 	bl	8003034 <HAL_I2C_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_I2C2_Init+0x4c>
		Error_Handler();
 8002100:	f000 fa76 	bl	80025f0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}
 8002108:	200002b4 	.word	0x200002b4
 800210c:	40005800 	.word	0x40005800
 8002110:	000186a0 	.word	0x000186a0

08002114 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800211a:	f107 0308 	add.w	r3, r7, #8
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002128:	463b      	mov	r3, r7
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002130:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002132:	4a1f      	ldr	r2, [pc, #124]	@ (80021b0 <MX_TIM1_Init+0x9c>)
 8002134:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 71;
 8002136:	4b1d      	ldr	r3, [pc, #116]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002138:	2247      	movs	r2, #71	@ 0x47
 800213a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <MX_TIM1_Init+0x98>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8002142:	4b1a      	ldr	r3, [pc, #104]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002144:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002148:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800214a:	4b18      	ldr	r3, [pc, #96]	@ (80021ac <MX_TIM1_Init+0x98>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002150:	4b16      	ldr	r3, [pc, #88]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002152:	2200      	movs	r2, #0
 8002154:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 800215c:	4813      	ldr	r0, [pc, #76]	@ (80021ac <MX_TIM1_Init+0x98>)
 800215e:	f002 f801 	bl	8004164 <HAL_TIM_Base_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_TIM1_Init+0x58>
		Error_Handler();
 8002168:	f000 fa42 	bl	80025f0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800216c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002170:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8002172:	f107 0308 	add.w	r3, r7, #8
 8002176:	4619      	mov	r1, r3
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <MX_TIM1_Init+0x98>)
 800217a:	f002 f88d 	bl	8004298 <HAL_TIM_ConfigClockSource>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM1_Init+0x74>
		Error_Handler();
 8002184:	f000 fa34 	bl	80025f0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002188:	2300      	movs	r3, #0
 800218a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218c:	2300      	movs	r3, #0
 800218e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002190:	463b      	mov	r3, r7
 8002192:	4619      	mov	r1, r3
 8002194:	4805      	ldr	r0, [pc, #20]	@ (80021ac <MX_TIM1_Init+0x98>)
 8002196:	f002 fa4b 	bl	8004630 <HAL_TIMEx_MasterConfigSynchronization>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 80021a0:	f000 fa26 	bl	80025f0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 80021a4:	bf00      	nop
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000308 	.word	0x20000308
 80021b0:	40012c00 	.word	0x40012c00

080021b4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80021ba:	f107 0310 	add.w	r3, r7, #16
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80021c8:	4b33      	ldr	r3, [pc, #204]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	4a32      	ldr	r2, [pc, #200]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021ce:	f043 0320 	orr.w	r3, r3, #32
 80021d2:	6193      	str	r3, [r2, #24]
 80021d4:	4b30      	ldr	r3, [pc, #192]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0320 	and.w	r3, r3, #32
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80021e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021e6:	f043 0308 	orr.w	r3, r3, #8
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80021f8:	4b27      	ldr	r3, [pc, #156]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	4a26      	ldr	r2, [pc, #152]	@ (8002298 <MX_GPIO_Init+0xe4>)
 80021fe:	f043 0304 	orr.w	r3, r3, #4
 8002202:	6193      	str	r3, [r2, #24]
 8002204:	4b24      	ldr	r3, [pc, #144]	@ (8002298 <MX_GPIO_Init+0xe4>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	607b      	str	r3, [r7, #4]
 800220e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5,
 8002210:	2200      	movs	r2, #0
 8002212:	f241 0138 	movw	r1, #4152	@ 0x1038
 8002216:	4821      	ldr	r0, [pc, #132]	@ (800229c <MX_GPIO_Init+0xe8>)
 8002218:	f000 fedb 	bl	8002fd2 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800221c:	2200      	movs	r2, #0
 800221e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002222:	481f      	ldr	r0, [pc, #124]	@ (80022a0 <MX_GPIO_Init+0xec>)
 8002224:	f000 fed5 	bl	8002fd2 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB12 PB3 PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 8002228:	f241 0338 	movw	r3, #4152	@ 0x1038
 800222c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222e:	2301      	movs	r3, #1
 8002230:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002236:	2302      	movs	r3, #2
 8002238:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223a:	f107 0310 	add.w	r3, r7, #16
 800223e:	4619      	mov	r1, r3
 8002240:	4816      	ldr	r0, [pc, #88]	@ (800229c <MX_GPIO_Init+0xe8>)
 8002242:	f000 fd2b 	bl	8002c9c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800224a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224c:	2301      	movs	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2302      	movs	r3, #2
 8002256:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	4619      	mov	r1, r3
 800225e:	4810      	ldr	r0, [pc, #64]	@ (80022a0 <MX_GPIO_Init+0xec>)
 8002260:	f000 fd1c 	bl	8002c9c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB6 PB7 PB8 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 8002264:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002268:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800226a:	4b0e      	ldr	r3, [pc, #56]	@ (80022a4 <MX_GPIO_Init+0xf0>)
 800226c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002272:	f107 0310 	add.w	r3, r7, #16
 8002276:	4619      	mov	r1, r3
 8002278:	4808      	ldr	r0, [pc, #32]	@ (800229c <MX_GPIO_Init+0xe8>)
 800227a:	f000 fd0f 	bl	8002c9c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	2017      	movs	r0, #23
 8002284:	f000 fcd3 	bl	8002c2e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002288:	2017      	movs	r0, #23
 800228a:	f000 fcec 	bl	8002c66 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800228e:	bf00      	nop
 8002290:	3720      	adds	r7, #32
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	40010c00 	.word	0x40010c00
 80022a0:	40010800 	.word	0x40010800
 80022a4:	10110000 	.word	0x10110000

080022a8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 80022b2:	f000 fbb7 	bl	8002a24 <HAL_GetTick>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4aa5      	ldr	r2, [pc, #660]	@ (8002550 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80022ba:	6013      	str	r3, [r2, #0]
	if (currentMillis - previousMillis > 10) {
 80022bc:	4ba4      	ldr	r3, [pc, #656]	@ (8002550 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4ba4      	ldr	r3, [pc, #656]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x2ac>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b0a      	cmp	r3, #10
 80022c8:	f240 8180 	bls.w	80025cc <HAL_GPIO_EXTI_Callback+0x324>
		/*Configure GPIO pins : PB6 PB7 PB8 PB9 to GPIO_INPUT*/
		GPIO_InitStructPrivate.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8
 80022cc:	4ba2      	ldr	r3, [pc, #648]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022ce:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80022d2:	601a      	str	r2, [r3, #0]
				| GPIO_PIN_9;
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80022d4:	4ba0      	ldr	r3, [pc, #640]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 80022da:	4b9f      	ldr	r3, [pc, #636]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80022e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022e2:	2202      	movs	r2, #2
 80022e4:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 80022e6:	499c      	ldr	r1, [pc, #624]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80022e8:	489c      	ldr	r0, [pc, #624]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80022ea:	f000 fcd7 	bl	8002c9c <HAL_GPIO_Init>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 80022ee:	2201      	movs	r2, #1
 80022f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022f4:	489a      	ldr	r0, [pc, #616]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80022f6:	f000 fe6c 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 80022fa:	2200      	movs	r2, #0
 80022fc:	2108      	movs	r1, #8
 80022fe:	4897      	ldr	r0, [pc, #604]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002300:	f000 fe67 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	2110      	movs	r1, #16
 8002308:	4894      	ldr	r0, [pc, #592]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800230a:	f000 fe62 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2120      	movs	r1, #32
 8002312:	4892      	ldr	r0, [pc, #584]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002314:	f000 fe5d 	bl	8002fd2 <HAL_GPIO_WritePin>
		if (GPIO_Pin == GPIO_PIN_6 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)) {
 8002318:	88fb      	ldrh	r3, [r7, #6]
 800231a:	2b40      	cmp	r3, #64	@ 0x40
 800231c:	d10a      	bne.n	8002334 <HAL_GPIO_EXTI_Callback+0x8c>
 800231e:	2140      	movs	r1, #64	@ 0x40
 8002320:	488e      	ldr	r0, [pc, #568]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002322:	f000 fe3f 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_EXTI_Callback+0x8c>
			keyPressed = 68; //ASCII value of D
 800232c:	4b8d      	ldr	r3, [pc, #564]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800232e:	2244      	movs	r2, #68	@ 0x44
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	e02c      	b.n	800238e <HAL_GPIO_EXTI_Callback+0xe6>
		} else if (GPIO_Pin == GPIO_PIN_7
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	2b80      	cmp	r3, #128	@ 0x80
 8002338:	d10a      	bne.n	8002350 <HAL_GPIO_EXTI_Callback+0xa8>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)) {
 800233a:	2180      	movs	r1, #128	@ 0x80
 800233c:	4887      	ldr	r0, [pc, #540]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800233e:	f000 fe31 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_EXTI_Callback+0xa8>
			keyPressed = 67; //ASCII value of C
 8002348:	4b86      	ldr	r3, [pc, #536]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800234a:	2243      	movs	r2, #67	@ 0x43
 800234c:	701a      	strb	r2, [r3, #0]
 800234e:	e01e      	b.n	800238e <HAL_GPIO_EXTI_Callback+0xe6>
		} else if (GPIO_Pin == GPIO_PIN_8
 8002350:	88fb      	ldrh	r3, [r7, #6]
 8002352:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002356:	d10b      	bne.n	8002370 <HAL_GPIO_EXTI_Callback+0xc8>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 8002358:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800235c:	487f      	ldr	r0, [pc, #508]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800235e:	f000 fe21 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_GPIO_EXTI_Callback+0xc8>
			keyPressed = 66; //ASCII value of B
 8002368:	4b7e      	ldr	r3, [pc, #504]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800236a:	2242      	movs	r2, #66	@ 0x42
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	e00e      	b.n	800238e <HAL_GPIO_EXTI_Callback+0xe6>
		} else if (GPIO_Pin == GPIO_PIN_9
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002376:	d10a      	bne.n	800238e <HAL_GPIO_EXTI_Callback+0xe6>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 8002378:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800237c:	4877      	ldr	r0, [pc, #476]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800237e:	f000 fe11 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d002      	beq.n	800238e <HAL_GPIO_EXTI_Callback+0xe6>
			keyPressed = 65; //ASCII value of A
 8002388:	4b76      	ldr	r3, [pc, #472]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800238a:	2241      	movs	r2, #65	@ 0x41
 800238c:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002394:	4872      	ldr	r0, [pc, #456]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8002396:	f000 fe1c 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 800239a:	2201      	movs	r2, #1
 800239c:	2108      	movs	r1, #8
 800239e:	486f      	ldr	r0, [pc, #444]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023a0:	f000 fe17 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 80023a4:	2200      	movs	r2, #0
 80023a6:	2110      	movs	r1, #16
 80023a8:	486c      	ldr	r0, [pc, #432]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023aa:	f000 fe12 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80023ae:	2200      	movs	r2, #0
 80023b0:	2120      	movs	r1, #32
 80023b2:	486a      	ldr	r0, [pc, #424]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023b4:	f000 fe0d 	bl	8002fd2 <HAL_GPIO_WritePin>
		if (GPIO_Pin == GPIO_PIN_6 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)) {
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	2b40      	cmp	r3, #64	@ 0x40
 80023bc:	d10a      	bne.n	80023d4 <HAL_GPIO_EXTI_Callback+0x12c>
 80023be:	2140      	movs	r1, #64	@ 0x40
 80023c0:	4866      	ldr	r0, [pc, #408]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023c2:	f000 fdef 	bl	8002fa4 <HAL_GPIO_ReadPin>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_EXTI_Callback+0x12c>
			keyPressed = 35; //ASCII value of #
 80023cc:	4b65      	ldr	r3, [pc, #404]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80023ce:	2223      	movs	r2, #35	@ 0x23
 80023d0:	701a      	strb	r2, [r3, #0]
 80023d2:	e02c      	b.n	800242e <HAL_GPIO_EXTI_Callback+0x186>
		} else if (GPIO_Pin == GPIO_PIN_7
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	2b80      	cmp	r3, #128	@ 0x80
 80023d8:	d10a      	bne.n	80023f0 <HAL_GPIO_EXTI_Callback+0x148>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)) {
 80023da:	2180      	movs	r1, #128	@ 0x80
 80023dc:	485f      	ldr	r0, [pc, #380]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023de:	f000 fde1 	bl	8002fa4 <HAL_GPIO_ReadPin>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_EXTI_Callback+0x148>
			keyPressed = 57; //ASCII value of 9
 80023e8:	4b5e      	ldr	r3, [pc, #376]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80023ea:	2239      	movs	r2, #57	@ 0x39
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	e01e      	b.n	800242e <HAL_GPIO_EXTI_Callback+0x186>
		} else if (GPIO_Pin == GPIO_PIN_8
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023f6:	d10b      	bne.n	8002410 <HAL_GPIO_EXTI_Callback+0x168>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 80023f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023fc:	4857      	ldr	r0, [pc, #348]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80023fe:	f000 fdd1 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_EXTI_Callback+0x168>
			keyPressed = 54; //ASCII value of 6
 8002408:	4b56      	ldr	r3, [pc, #344]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800240a:	2236      	movs	r2, #54	@ 0x36
 800240c:	701a      	strb	r2, [r3, #0]
 800240e:	e00e      	b.n	800242e <HAL_GPIO_EXTI_Callback+0x186>
		} else if (GPIO_Pin == GPIO_PIN_9
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002416:	d10a      	bne.n	800242e <HAL_GPIO_EXTI_Callback+0x186>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 8002418:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800241c:	484f      	ldr	r0, [pc, #316]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800241e:	f000 fdc1 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d002      	beq.n	800242e <HAL_GPIO_EXTI_Callback+0x186>
			keyPressed = 51; //ASCII value of 3
 8002428:	4b4e      	ldr	r3, [pc, #312]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800242a:	2233      	movs	r2, #51	@ 0x33
 800242c:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002434:	484a      	ldr	r0, [pc, #296]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8002436:	f000 fdcc 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 800243a:	2200      	movs	r2, #0
 800243c:	2108      	movs	r1, #8
 800243e:	4847      	ldr	r0, [pc, #284]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002440:	f000 fdc7 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8002444:	2201      	movs	r2, #1
 8002446:	2110      	movs	r1, #16
 8002448:	4844      	ldr	r0, [pc, #272]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800244a:	f000 fdc2 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	2120      	movs	r1, #32
 8002452:	4842      	ldr	r0, [pc, #264]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002454:	f000 fdbd 	bl	8002fd2 <HAL_GPIO_WritePin>
		if (GPIO_Pin == GPIO_PIN_6 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)) {
 8002458:	88fb      	ldrh	r3, [r7, #6]
 800245a:	2b40      	cmp	r3, #64	@ 0x40
 800245c:	d10a      	bne.n	8002474 <HAL_GPIO_EXTI_Callback+0x1cc>
 800245e:	2140      	movs	r1, #64	@ 0x40
 8002460:	483e      	ldr	r0, [pc, #248]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002462:	f000 fd9f 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_EXTI_Callback+0x1cc>
			keyPressed = 48; //ASCII value of 0
 800246c:	4b3d      	ldr	r3, [pc, #244]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800246e:	2230      	movs	r2, #48	@ 0x30
 8002470:	701a      	strb	r2, [r3, #0]
 8002472:	e02c      	b.n	80024ce <HAL_GPIO_EXTI_Callback+0x226>
		} else if (GPIO_Pin == GPIO_PIN_7
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	2b80      	cmp	r3, #128	@ 0x80
 8002478:	d10a      	bne.n	8002490 <HAL_GPIO_EXTI_Callback+0x1e8>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)) {
 800247a:	2180      	movs	r1, #128	@ 0x80
 800247c:	4837      	ldr	r0, [pc, #220]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800247e:	f000 fd91 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_GPIO_EXTI_Callback+0x1e8>
			keyPressed = 56; //ASCII value of 8
 8002488:	4b36      	ldr	r3, [pc, #216]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800248a:	2238      	movs	r2, #56	@ 0x38
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	e01e      	b.n	80024ce <HAL_GPIO_EXTI_Callback+0x226>
		} else if (GPIO_Pin == GPIO_PIN_8
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002496:	d10b      	bne.n	80024b0 <HAL_GPIO_EXTI_Callback+0x208>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 8002498:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800249c:	482f      	ldr	r0, [pc, #188]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800249e:	f000 fd81 	bl	8002fa4 <HAL_GPIO_ReadPin>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_EXTI_Callback+0x208>
			keyPressed = 53; //ASCII value of 5
 80024a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80024aa:	2235      	movs	r2, #53	@ 0x35
 80024ac:	701a      	strb	r2, [r3, #0]
 80024ae:	e00e      	b.n	80024ce <HAL_GPIO_EXTI_Callback+0x226>
		} else if (GPIO_Pin == GPIO_PIN_9
 80024b0:	88fb      	ldrh	r3, [r7, #6]
 80024b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024b6:	d10a      	bne.n	80024ce <HAL_GPIO_EXTI_Callback+0x226>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 80024b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024bc:	4827      	ldr	r0, [pc, #156]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024be:	f000 fd71 	bl	8002fa4 <HAL_GPIO_ReadPin>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d002      	beq.n	80024ce <HAL_GPIO_EXTI_Callback+0x226>
			keyPressed = 50; //ASCII value of 2
 80024c8:	4b26      	ldr	r3, [pc, #152]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80024ca:	2232      	movs	r2, #50	@ 0x32
 80024cc:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024d4:	4822      	ldr	r0, [pc, #136]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80024d6:	f000 fd7c 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2108      	movs	r1, #8
 80024de:	481f      	ldr	r0, [pc, #124]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024e0:	f000 fd77 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 80024e4:	2200      	movs	r2, #0
 80024e6:	2110      	movs	r1, #16
 80024e8:	481c      	ldr	r0, [pc, #112]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024ea:	f000 fd72 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80024ee:	2201      	movs	r2, #1
 80024f0:	2120      	movs	r1, #32
 80024f2:	481a      	ldr	r0, [pc, #104]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024f4:	f000 fd6d 	bl	8002fd2 <HAL_GPIO_WritePin>
		if (GPIO_Pin == GPIO_PIN_6 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)) {
 80024f8:	88fb      	ldrh	r3, [r7, #6]
 80024fa:	2b40      	cmp	r3, #64	@ 0x40
 80024fc:	d10a      	bne.n	8002514 <HAL_GPIO_EXTI_Callback+0x26c>
 80024fe:	2140      	movs	r1, #64	@ 0x40
 8002500:	4816      	ldr	r0, [pc, #88]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002502:	f000 fd4f 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_EXTI_Callback+0x26c>
			keyPressed = 42; //ASCII value of *
 800250c:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800250e:	222a      	movs	r2, #42	@ 0x2a
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e038      	b.n	8002586 <HAL_GPIO_EXTI_Callback+0x2de>
		} else if (GPIO_Pin == GPIO_PIN_7
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	2b80      	cmp	r3, #128	@ 0x80
 8002518:	d10a      	bne.n	8002530 <HAL_GPIO_EXTI_Callback+0x288>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)) {
 800251a:	2180      	movs	r1, #128	@ 0x80
 800251c:	480f      	ldr	r0, [pc, #60]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800251e:	f000 fd41 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_GPIO_EXTI_Callback+0x288>
			keyPressed = 55; //ASCII value of 7
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800252a:	2237      	movs	r2, #55	@ 0x37
 800252c:	701a      	strb	r2, [r3, #0]
 800252e:	e02a      	b.n	8002586 <HAL_GPIO_EXTI_Callback+0x2de>
		} else if (GPIO_Pin == GPIO_PIN_8
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002536:	d117      	bne.n	8002568 <HAL_GPIO_EXTI_Callback+0x2c0>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 8002538:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800253c:	4807      	ldr	r0, [pc, #28]	@ (800255c <HAL_GPIO_EXTI_Callback+0x2b4>)
 800253e:	f000 fd31 	bl	8002fa4 <HAL_GPIO_ReadPin>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00f      	beq.n	8002568 <HAL_GPIO_EXTI_Callback+0x2c0>
			keyPressed = 52; //ASCII value of 4
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800254a:	2234      	movs	r2, #52	@ 0x34
 800254c:	701a      	strb	r2, [r3, #0]
 800254e:	e01a      	b.n	8002586 <HAL_GPIO_EXTI_Callback+0x2de>
 8002550:	20000364 	.word	0x20000364
 8002554:	20000360 	.word	0x20000360
 8002558:	20000350 	.word	0x20000350
 800255c:	40010c00 	.word	0x40010c00
 8002560:	40010800 	.word	0x40010800
 8002564:	20000368 	.word	0x20000368
		} else if (GPIO_Pin == GPIO_PIN_9
 8002568:	88fb      	ldrh	r3, [r7, #6]
 800256a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800256e:	d10a      	bne.n	8002586 <HAL_GPIO_EXTI_Callback+0x2de>
				&& HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)) {
 8002570:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002574:	4817      	ldr	r0, [pc, #92]	@ (80025d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 8002576:	f000 fd15 	bl	8002fa4 <HAL_GPIO_ReadPin>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <HAL_GPIO_EXTI_Callback+0x2de>
			keyPressed = 49; //ASCII value of 1
 8002580:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002582:	2231      	movs	r2, #49	@ 0x31
 8002584:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8002586:	2201      	movs	r2, #1
 8002588:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800258c:	4813      	ldr	r0, [pc, #76]	@ (80025dc <HAL_GPIO_EXTI_Callback+0x334>)
 800258e:	f000 fd20 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002592:	2201      	movs	r2, #1
 8002594:	2108      	movs	r1, #8
 8002596:	480f      	ldr	r0, [pc, #60]	@ (80025d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 8002598:	f000 fd1b 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 800259c:	2201      	movs	r2, #1
 800259e:	2110      	movs	r1, #16
 80025a0:	480c      	ldr	r0, [pc, #48]	@ (80025d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 80025a2:	f000 fd16 	bl	8002fd2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80025a6:	2201      	movs	r2, #1
 80025a8:	2120      	movs	r1, #32
 80025aa:	480a      	ldr	r0, [pc, #40]	@ (80025d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 80025ac:	f000 fd11 	bl	8002fd2 <HAL_GPIO_WritePin>
		/*Configure GPIO pins : PB6 PB7 PB8 PB9 back to EXTI*/
		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x338>)
 80025b2:	4a0c      	ldr	r2, [pc, #48]	@ (80025e4 <HAL_GPIO_EXTI_Callback+0x33c>)
 80025b4:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 80025b6:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x338>)
 80025b8:	2202      	movs	r2, #2
 80025ba:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 80025bc:	4908      	ldr	r1, [pc, #32]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x338>)
 80025be:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 80025c0:	f000 fb6c 	bl	8002c9c <HAL_GPIO_Init>
		previousMillis = currentMillis;
 80025c4:	4b08      	ldr	r3, [pc, #32]	@ (80025e8 <HAL_GPIO_EXTI_Callback+0x340>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a08      	ldr	r2, [pc, #32]	@ (80025ec <HAL_GPIO_EXTI_Callback+0x344>)
 80025ca:	6013      	str	r3, [r2, #0]
	}
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40010c00 	.word	0x40010c00
 80025d8:	20000368 	.word	0x20000368
 80025dc:	40010800 	.word	0x40010800
 80025e0:	20000350 	.word	0x20000350
 80025e4:	10110000 	.word	0x10110000
 80025e8:	20000364 	.word	0x20000364
 80025ec:	20000360 	.word	0x20000360

080025f0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025f4:	b672      	cpsid	i
}
 80025f6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <Error_Handler+0x8>

080025fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <HAL_MspInit+0x5c>)
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	4a14      	ldr	r2, [pc, #80]	@ (8002658 <HAL_MspInit+0x5c>)
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	6193      	str	r3, [r2, #24]
 800260e:	4b12      	ldr	r3, [pc, #72]	@ (8002658 <HAL_MspInit+0x5c>)
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800261a:	4b0f      	ldr	r3, [pc, #60]	@ (8002658 <HAL_MspInit+0x5c>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	4a0e      	ldr	r2, [pc, #56]	@ (8002658 <HAL_MspInit+0x5c>)
 8002620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002624:	61d3      	str	r3, [r2, #28]
 8002626:	4b0c      	ldr	r3, [pc, #48]	@ (8002658 <HAL_MspInit+0x5c>)
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262e:	607b      	str	r3, [r7, #4]
 8002630:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002632:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <HAL_MspInit+0x60>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	4a04      	ldr	r2, [pc, #16]	@ (800265c <HAL_MspInit+0x60>)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800264e:	bf00      	nop
 8002650:	3714      	adds	r7, #20
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr
 8002658:	40021000 	.word	0x40021000
 800265c:	40010000 	.word	0x40010000

08002660 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a16      	ldr	r2, [pc, #88]	@ (80026d4 <HAL_I2C_MspInit+0x74>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d124      	bne.n	80026ca <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002680:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	4a14      	ldr	r2, [pc, #80]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 8002686:	f043 0308 	orr.w	r3, r3, #8
 800268a:	6193      	str	r3, [r2, #24]
 800268c:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	f003 0308 	and.w	r3, r3, #8
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002698:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800269c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800269e:	2312      	movs	r3, #18
 80026a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026a2:	2303      	movs	r3, #3
 80026a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a6:	f107 0310 	add.w	r3, r7, #16
 80026aa:	4619      	mov	r1, r3
 80026ac:	480b      	ldr	r0, [pc, #44]	@ (80026dc <HAL_I2C_MspInit+0x7c>)
 80026ae:	f000 faf5 	bl	8002c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026b2:	4b09      	ldr	r3, [pc, #36]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	4a08      	ldr	r2, [pc, #32]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 80026b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026bc:	61d3      	str	r3, [r2, #28]
 80026be:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <HAL_I2C_MspInit+0x78>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80026ca:	bf00      	nop
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40005800 	.word	0x40005800
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40010c00 	.word	0x40010c00

080026e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a09      	ldr	r2, [pc, #36]	@ (8002714 <HAL_TIM_Base_MspInit+0x34>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d10b      	bne.n	800270a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026f2:	4b09      	ldr	r3, [pc, #36]	@ (8002718 <HAL_TIM_Base_MspInit+0x38>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	4a08      	ldr	r2, [pc, #32]	@ (8002718 <HAL_TIM_Base_MspInit+0x38>)
 80026f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026fc:	6193      	str	r3, [r2, #24]
 80026fe:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <HAL_TIM_Base_MspInit+0x38>)
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800270a:	bf00      	nop
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	40012c00 	.word	0x40012c00
 8002718:	40021000 	.word	0x40021000

0800271c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002720:	bf00      	nop
 8002722:	e7fd      	b.n	8002720 <NMI_Handler+0x4>

08002724 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002728:	bf00      	nop
 800272a:	e7fd      	b.n	8002728 <HardFault_Handler+0x4>

0800272c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002730:	bf00      	nop
 8002732:	e7fd      	b.n	8002730 <MemManage_Handler+0x4>

08002734 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002738:	bf00      	nop
 800273a:	e7fd      	b.n	8002738 <BusFault_Handler+0x4>

0800273c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002740:	bf00      	nop
 8002742:	e7fd      	b.n	8002740 <UsageFault_Handler+0x4>

08002744 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800276c:	f000 f948 	bl	8002a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002770:	bf00      	nop
 8002772:	bd80      	pop	{r7, pc}

08002774 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002778:	2040      	movs	r0, #64	@ 0x40
 800277a:	f000 fc43 	bl	8003004 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800277e:	2080      	movs	r0, #128	@ 0x80
 8002780:	f000 fc40 	bl	8003004 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002784:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002788:	f000 fc3c 	bl	8003004 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800278c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002790:	f000 fc38 	bl	8003004 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}

08002798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return 1;
 800279c:	2301      	movs	r3, #1
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <_kill>:

int _kill(int pid, int sig)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027b0:	f003 fd0a 	bl	80061c8 <__errno>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2216      	movs	r2, #22
 80027b8:	601a      	str	r2, [r3, #0]
  return -1;
 80027ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <_exit>:

void _exit (int status)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027ce:	f04f 31ff 	mov.w	r1, #4294967295
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7ff ffe7 	bl	80027a6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <_exit+0x12>

080027dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]
 80027ec:	e00a      	b.n	8002804 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027ee:	f3af 8000 	nop.w
 80027f2:	4601      	mov	r1, r0
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	1c5a      	adds	r2, r3, #1
 80027f8:	60ba      	str	r2, [r7, #8]
 80027fa:	b2ca      	uxtb	r2, r1
 80027fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	3301      	adds	r3, #1
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	429a      	cmp	r2, r3
 800280a:	dbf0      	blt.n	80027ee <_read+0x12>
  }

  return len;
 800280c:	687b      	ldr	r3, [r7, #4]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
 800281c:	60f8      	str	r0, [r7, #12]
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002822:	2300      	movs	r3, #0
 8002824:	617b      	str	r3, [r7, #20]
 8002826:	e009      	b.n	800283c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	1c5a      	adds	r2, r3, #1
 800282c:	60ba      	str	r2, [r7, #8]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	3301      	adds	r3, #1
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	429a      	cmp	r2, r3
 8002842:	dbf1      	blt.n	8002828 <_write+0x12>
  }
  return len;
 8002844:	687b      	ldr	r3, [r7, #4]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <_close>:

int _close(int file)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002874:	605a      	str	r2, [r3, #4]
  return 0;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr

08002882 <_isatty>:

int _isatty(int file)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800288a:	2301      	movs	r3, #1
}
 800288c:	4618      	mov	r0, r3
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr

08002896 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002896:	b480      	push	{r7}
 8002898:	b085      	sub	sp, #20
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
	...

080028b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028b8:	4a14      	ldr	r2, [pc, #80]	@ (800290c <_sbrk+0x5c>)
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <_sbrk+0x60>)
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c4:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028cc:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <_sbrk+0x64>)
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <_sbrk+0x68>)
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <_sbrk+0x64>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d207      	bcs.n	80028f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e0:	f003 fc72 	bl	80061c8 <__errno>
 80028e4:	4603      	mov	r3, r0
 80028e6:	220c      	movs	r2, #12
 80028e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
 80028ee:	e009      	b.n	8002904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <_sbrk+0x64>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028f6:	4b07      	ldr	r3, [pc, #28]	@ (8002914 <_sbrk+0x64>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	4a05      	ldr	r2, [pc, #20]	@ (8002914 <_sbrk+0x64>)
 8002900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002902:	68fb      	ldr	r3, [r7, #12]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20005000 	.word	0x20005000
 8002910:	00000400 	.word	0x00000400
 8002914:	2000091c 	.word	0x2000091c
 8002918:	20000a70 	.word	0x20000a70

0800291c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002928:	f7ff fff8 	bl	800291c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800292c:	480b      	ldr	r0, [pc, #44]	@ (800295c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800292e:	490c      	ldr	r1, [pc, #48]	@ (8002960 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002930:	4a0c      	ldr	r2, [pc, #48]	@ (8002964 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002934:	e002      	b.n	800293c <LoopCopyDataInit>

08002936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800293a:	3304      	adds	r3, #4

0800293c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800293c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800293e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002940:	d3f9      	bcc.n	8002936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002942:	4a09      	ldr	r2, [pc, #36]	@ (8002968 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002944:	4c09      	ldr	r4, [pc, #36]	@ (800296c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002948:	e001      	b.n	800294e <LoopFillZerobss>

0800294a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800294a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800294c:	3204      	adds	r2, #4

0800294e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800294e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002950:	d3fb      	bcc.n	800294a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002952:	f003 fc3f 	bl	80061d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002956:	f7ff fa75 	bl	8001e44 <main>
  bx lr
 800295a:	4770      	bx	lr
  ldr r0, =_sdata
 800295c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002960:	20000290 	.word	0x20000290
  ldr r2, =_sidata
 8002964:	080084cc 	.word	0x080084cc
  ldr r2, =_sbss
 8002968:	20000290 	.word	0x20000290
  ldr r4, =_ebss
 800296c:	20000a70 	.word	0x20000a70

08002970 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC1_2_IRQHandler>
	...

08002974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <HAL_Init+0x28>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a07      	ldr	r2, [pc, #28]	@ (800299c <HAL_Init+0x28>)
 800297e:	f043 0310 	orr.w	r3, r3, #16
 8002982:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002984:	2003      	movs	r0, #3
 8002986:	f000 f947 	bl	8002c18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800298a:	200f      	movs	r0, #15
 800298c:	f000 f808 	bl	80029a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002990:	f7ff fe34 	bl	80025fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40022000 	.word	0x40022000

080029a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a8:	4b12      	ldr	r3, [pc, #72]	@ (80029f4 <HAL_InitTick+0x54>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b12      	ldr	r3, [pc, #72]	@ (80029f8 <HAL_InitTick+0x58>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 f95f 	bl	8002c82 <HAL_SYSTICK_Config>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e00e      	b.n	80029ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b0f      	cmp	r3, #15
 80029d2:	d80a      	bhi.n	80029ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029d4:	2200      	movs	r2, #0
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	f04f 30ff 	mov.w	r0, #4294967295
 80029dc:	f000 f927 	bl	8002c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029e0:	4a06      	ldr	r2, [pc, #24]	@ (80029fc <HAL_InitTick+0x5c>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	200000a8 	.word	0x200000a8
 80029f8:	200000b0 	.word	0x200000b0
 80029fc:	200000ac 	.word	0x200000ac

08002a00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a04:	4b05      	ldr	r3, [pc, #20]	@ (8002a1c <HAL_IncTick+0x1c>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <HAL_IncTick+0x20>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4413      	add	r3, r2
 8002a10:	4a03      	ldr	r2, [pc, #12]	@ (8002a20 <HAL_IncTick+0x20>)
 8002a12:	6013      	str	r3, [r2, #0]
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	200000b0 	.word	0x200000b0
 8002a20:	20000920 	.word	0x20000920

08002a24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return uwTick;
 8002a28:	4b02      	ldr	r3, [pc, #8]	@ (8002a34 <HAL_GetTick+0x10>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	20000920 	.word	0x20000920

08002a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff fff0 	bl	8002a24 <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a50:	d005      	beq.n	8002a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_Delay+0x44>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a5e:	bf00      	nop
 8002a60:	f7ff ffe0 	bl	8002a24 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d8f7      	bhi.n	8002a60 <HAL_Delay+0x28>
  {
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200000b0 	.word	0x200000b0

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4906      	ldr	r1, [pc, #24]	@ (8002b18 <__NVIC_EnableIRQ+0x34>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr
 8002b18:	e000e100 	.word	0xe000e100

08002b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	6039      	str	r1, [r7, #0]
 8002b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	db0a      	blt.n	8002b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	490c      	ldr	r1, [pc, #48]	@ (8002b68 <__NVIC_SetPriority+0x4c>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	440b      	add	r3, r1
 8002b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b44:	e00a      	b.n	8002b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	4908      	ldr	r1, [pc, #32]	@ (8002b6c <__NVIC_SetPriority+0x50>)
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	3b04      	subs	r3, #4
 8002b54:	0112      	lsls	r2, r2, #4
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	440b      	add	r3, r1
 8002b5a:	761a      	strb	r2, [r3, #24]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000e100 	.word	0xe000e100
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b089      	sub	sp, #36	@ 0x24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f1c3 0307 	rsb	r3, r3, #7
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	bf28      	it	cs
 8002b8e:	2304      	movcs	r3, #4
 8002b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2b06      	cmp	r3, #6
 8002b98:	d902      	bls.n	8002ba0 <NVIC_EncodePriority+0x30>
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	3b03      	subs	r3, #3
 8002b9e:	e000      	b.n	8002ba2 <NVIC_EncodePriority+0x32>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43da      	mvns	r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc2:	43d9      	mvns	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	4313      	orrs	r3, r2
         );
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3724      	adds	r7, #36	@ 0x24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002be4:	d301      	bcc.n	8002bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00f      	b.n	8002c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bea:	4a0a      	ldr	r2, [pc, #40]	@ (8002c14 <SysTick_Config+0x40>)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bf2:	210f      	movs	r1, #15
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f7ff ff90 	bl	8002b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bfc:	4b05      	ldr	r3, [pc, #20]	@ (8002c14 <SysTick_Config+0x40>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c02:	4b04      	ldr	r3, [pc, #16]	@ (8002c14 <SysTick_Config+0x40>)
 8002c04:	2207      	movs	r2, #7
 8002c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	e000e010 	.word	0xe000e010

08002c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff ff2d 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b086      	sub	sp, #24
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	4603      	mov	r3, r0
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
 8002c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c40:	f7ff ff42 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	6978      	ldr	r0, [r7, #20]
 8002c4c:	f7ff ff90 	bl	8002b70 <NVIC_EncodePriority>
 8002c50:	4602      	mov	r2, r0
 8002c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c56:	4611      	mov	r1, r2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff5f 	bl	8002b1c <__NVIC_SetPriority>
}
 8002c5e:	bf00      	nop
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b082      	sub	sp, #8
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff35 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff ffa2 	bl	8002bd4 <SysTick_Config>
 8002c90:	4603      	mov	r3, r0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b08b      	sub	sp, #44	@ 0x2c
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002caa:	2300      	movs	r3, #0
 8002cac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cae:	e169      	b.n	8002f84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	69fa      	ldr	r2, [r7, #28]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	f040 8158 	bne.w	8002f7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	4a9a      	ldr	r2, [pc, #616]	@ (8002f3c <HAL_GPIO_Init+0x2a0>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d05e      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
 8002cd8:	4a98      	ldr	r2, [pc, #608]	@ (8002f3c <HAL_GPIO_Init+0x2a0>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d875      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002cde:	4a98      	ldr	r2, [pc, #608]	@ (8002f40 <HAL_GPIO_Init+0x2a4>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d058      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
 8002ce4:	4a96      	ldr	r2, [pc, #600]	@ (8002f40 <HAL_GPIO_Init+0x2a4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d86f      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002cea:	4a96      	ldr	r2, [pc, #600]	@ (8002f44 <HAL_GPIO_Init+0x2a8>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d052      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
 8002cf0:	4a94      	ldr	r2, [pc, #592]	@ (8002f44 <HAL_GPIO_Init+0x2a8>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d869      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002cf6:	4a94      	ldr	r2, [pc, #592]	@ (8002f48 <HAL_GPIO_Init+0x2ac>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d04c      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
 8002cfc:	4a92      	ldr	r2, [pc, #584]	@ (8002f48 <HAL_GPIO_Init+0x2ac>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d863      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002d02:	4a92      	ldr	r2, [pc, #584]	@ (8002f4c <HAL_GPIO_Init+0x2b0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d046      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
 8002d08:	4a90      	ldr	r2, [pc, #576]	@ (8002f4c <HAL_GPIO_Init+0x2b0>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d85d      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002d0e:	2b12      	cmp	r3, #18
 8002d10:	d82a      	bhi.n	8002d68 <HAL_GPIO_Init+0xcc>
 8002d12:	2b12      	cmp	r3, #18
 8002d14:	d859      	bhi.n	8002dca <HAL_GPIO_Init+0x12e>
 8002d16:	a201      	add	r2, pc, #4	@ (adr r2, 8002d1c <HAL_GPIO_Init+0x80>)
 8002d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1c:	08002d97 	.word	0x08002d97
 8002d20:	08002d71 	.word	0x08002d71
 8002d24:	08002d83 	.word	0x08002d83
 8002d28:	08002dc5 	.word	0x08002dc5
 8002d2c:	08002dcb 	.word	0x08002dcb
 8002d30:	08002dcb 	.word	0x08002dcb
 8002d34:	08002dcb 	.word	0x08002dcb
 8002d38:	08002dcb 	.word	0x08002dcb
 8002d3c:	08002dcb 	.word	0x08002dcb
 8002d40:	08002dcb 	.word	0x08002dcb
 8002d44:	08002dcb 	.word	0x08002dcb
 8002d48:	08002dcb 	.word	0x08002dcb
 8002d4c:	08002dcb 	.word	0x08002dcb
 8002d50:	08002dcb 	.word	0x08002dcb
 8002d54:	08002dcb 	.word	0x08002dcb
 8002d58:	08002dcb 	.word	0x08002dcb
 8002d5c:	08002dcb 	.word	0x08002dcb
 8002d60:	08002d79 	.word	0x08002d79
 8002d64:	08002d8d 	.word	0x08002d8d
 8002d68:	4a79      	ldr	r2, [pc, #484]	@ (8002f50 <HAL_GPIO_Init+0x2b4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d013      	beq.n	8002d96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d6e:	e02c      	b.n	8002dca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	623b      	str	r3, [r7, #32]
          break;
 8002d76:	e029      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	623b      	str	r3, [r7, #32]
          break;
 8002d80:	e024      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	3308      	adds	r3, #8
 8002d88:	623b      	str	r3, [r7, #32]
          break;
 8002d8a:	e01f      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	330c      	adds	r3, #12
 8002d92:	623b      	str	r3, [r7, #32]
          break;
 8002d94:	e01a      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d102      	bne.n	8002da4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d9e:	2304      	movs	r3, #4
 8002da0:	623b      	str	r3, [r7, #32]
          break;
 8002da2:	e013      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d105      	bne.n	8002db8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dac:	2308      	movs	r3, #8
 8002dae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69fa      	ldr	r2, [r7, #28]
 8002db4:	611a      	str	r2, [r3, #16]
          break;
 8002db6:	e009      	b.n	8002dcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002db8:	2308      	movs	r3, #8
 8002dba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	615a      	str	r2, [r3, #20]
          break;
 8002dc2:	e003      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	623b      	str	r3, [r7, #32]
          break;
 8002dc8:	e000      	b.n	8002dcc <HAL_GPIO_Init+0x130>
          break;
 8002dca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2bff      	cmp	r3, #255	@ 0xff
 8002dd0:	d801      	bhi.n	8002dd6 <HAL_GPIO_Init+0x13a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	e001      	b.n	8002dda <HAL_GPIO_Init+0x13e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	2bff      	cmp	r3, #255	@ 0xff
 8002de0:	d802      	bhi.n	8002de8 <HAL_GPIO_Init+0x14c>
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	e002      	b.n	8002dee <HAL_GPIO_Init+0x152>
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	3b08      	subs	r3, #8
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	210f      	movs	r1, #15
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	401a      	ands	r2, r3
 8002e00:	6a39      	ldr	r1, [r7, #32]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fa01 f303 	lsl.w	r3, r1, r3
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 80b1 	beq.w	8002f7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002f54 <HAL_GPIO_Init+0x2b8>)
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	4a4c      	ldr	r2, [pc, #304]	@ (8002f54 <HAL_GPIO_Init+0x2b8>)
 8002e22:	f043 0301 	orr.w	r3, r3, #1
 8002e26:	6193      	str	r3, [r2, #24]
 8002e28:	4b4a      	ldr	r3, [pc, #296]	@ (8002f54 <HAL_GPIO_Init+0x2b8>)
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	60bb      	str	r3, [r7, #8]
 8002e32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e34:	4a48      	ldr	r2, [pc, #288]	@ (8002f58 <HAL_GPIO_Init+0x2bc>)
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	089b      	lsrs	r3, r3, #2
 8002e3a:	3302      	adds	r3, #2
 8002e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	220f      	movs	r2, #15
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	4013      	ands	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a40      	ldr	r2, [pc, #256]	@ (8002f5c <HAL_GPIO_Init+0x2c0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d013      	beq.n	8002e88 <HAL_GPIO_Init+0x1ec>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a3f      	ldr	r2, [pc, #252]	@ (8002f60 <HAL_GPIO_Init+0x2c4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00d      	beq.n	8002e84 <HAL_GPIO_Init+0x1e8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8002f64 <HAL_GPIO_Init+0x2c8>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d007      	beq.n	8002e80 <HAL_GPIO_Init+0x1e4>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a3d      	ldr	r2, [pc, #244]	@ (8002f68 <HAL_GPIO_Init+0x2cc>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d101      	bne.n	8002e7c <HAL_GPIO_Init+0x1e0>
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e006      	b.n	8002e8a <HAL_GPIO_Init+0x1ee>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	e004      	b.n	8002e8a <HAL_GPIO_Init+0x1ee>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e002      	b.n	8002e8a <HAL_GPIO_Init+0x1ee>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_GPIO_Init+0x1ee>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e8c:	f002 0203 	and.w	r2, r2, #3
 8002e90:	0092      	lsls	r2, r2, #2
 8002e92:	4093      	lsls	r3, r2
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e9a:	492f      	ldr	r1, [pc, #188]	@ (8002f58 <HAL_GPIO_Init+0x2bc>)
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	089b      	lsrs	r3, r3, #2
 8002ea0:	3302      	adds	r3, #2
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d006      	beq.n	8002ec2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	492c      	ldr	r1, [pc, #176]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	608b      	str	r3, [r1, #8]
 8002ec0:	e006      	b.n	8002ed0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	4928      	ldr	r1, [pc, #160]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d006      	beq.n	8002eea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002edc:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	4922      	ldr	r1, [pc, #136]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60cb      	str	r3, [r1, #12]
 8002ee8:	e006      	b.n	8002ef8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002eea:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	491e      	ldr	r1, [pc, #120]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d006      	beq.n	8002f12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f04:	4b19      	ldr	r3, [pc, #100]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	4918      	ldr	r1, [pc, #96]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
 8002f10:	e006      	b.n	8002f20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f12:	4b16      	ldr	r3, [pc, #88]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	4914      	ldr	r1, [pc, #80]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d021      	beq.n	8002f70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	490e      	ldr	r1, [pc, #56]	@ (8002f6c <HAL_GPIO_Init+0x2d0>)
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	600b      	str	r3, [r1, #0]
 8002f38:	e021      	b.n	8002f7e <HAL_GPIO_Init+0x2e2>
 8002f3a:	bf00      	nop
 8002f3c:	10320000 	.word	0x10320000
 8002f40:	10310000 	.word	0x10310000
 8002f44:	10220000 	.word	0x10220000
 8002f48:	10210000 	.word	0x10210000
 8002f4c:	10120000 	.word	0x10120000
 8002f50:	10110000 	.word	0x10110000
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40010000 	.word	0x40010000
 8002f5c:	40010800 	.word	0x40010800
 8002f60:	40010c00 	.word	0x40010c00
 8002f64:	40011000 	.word	0x40011000
 8002f68:	40011400 	.word	0x40011400
 8002f6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f70:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <HAL_GPIO_Init+0x304>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	43db      	mvns	r3, r3
 8002f78:	4909      	ldr	r1, [pc, #36]	@ (8002fa0 <HAL_GPIO_Init+0x304>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f80:	3301      	adds	r3, #1
 8002f82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f47f ae8e 	bne.w	8002cb0 <HAL_GPIO_Init+0x14>
  }
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop
 8002f98:	372c      	adds	r7, #44	@ 0x2c
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	40010400 	.word	0x40010400

08002fa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	887b      	ldrh	r3, [r7, #2]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	73fb      	strb	r3, [r7, #15]
 8002fc0:	e001      	b.n	8002fc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bc80      	pop	{r7}
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b083      	sub	sp, #12
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	807b      	strh	r3, [r7, #2]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fe2:	787b      	ldrb	r3, [r7, #1]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fe8:	887a      	ldrh	r2, [r7, #2]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002fee:	e003      	b.n	8002ff8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ff0:	887b      	ldrh	r3, [r7, #2]
 8002ff2:	041a      	lsls	r2, r3, #16
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	611a      	str	r2, [r3, #16]
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr
	...

08003004 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800300e:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003010:	695a      	ldr	r2, [r3, #20]
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	4013      	ands	r3, r2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800301a:	4a05      	ldr	r2, [pc, #20]	@ (8003030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800301c:	88fb      	ldrh	r3, [r7, #6]
 800301e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003020:	88fb      	ldrh	r3, [r7, #6]
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff f940 	bl	80022a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40010400 	.word	0x40010400

08003034 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e12b      	b.n	800329e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d106      	bne.n	8003060 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fb00 	bl	8002660 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2224      	movs	r2, #36	@ 0x24
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0201 	bic.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003086:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003096:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003098:	f001 f832 	bl	8004100 <HAL_RCC_GetPCLK1Freq>
 800309c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4a81      	ldr	r2, [pc, #516]	@ (80032a8 <HAL_I2C_Init+0x274>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d807      	bhi.n	80030b8 <HAL_I2C_Init+0x84>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4a80      	ldr	r2, [pc, #512]	@ (80032ac <HAL_I2C_Init+0x278>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	bf94      	ite	ls
 80030b0:	2301      	movls	r3, #1
 80030b2:	2300      	movhi	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	e006      	b.n	80030c6 <HAL_I2C_Init+0x92>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	4a7d      	ldr	r2, [pc, #500]	@ (80032b0 <HAL_I2C_Init+0x27c>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	bf94      	ite	ls
 80030c0:	2301      	movls	r3, #1
 80030c2:	2300      	movhi	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e0e7      	b.n	800329e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	4a78      	ldr	r2, [pc, #480]	@ (80032b4 <HAL_I2C_Init+0x280>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	0c9b      	lsrs	r3, r3, #18
 80030d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4a6a      	ldr	r2, [pc, #424]	@ (80032a8 <HAL_I2C_Init+0x274>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d802      	bhi.n	8003108 <HAL_I2C_Init+0xd4>
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	3301      	adds	r3, #1
 8003106:	e009      	b.n	800311c <HAL_I2C_Init+0xe8>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	4a69      	ldr	r2, [pc, #420]	@ (80032b8 <HAL_I2C_Init+0x284>)
 8003114:	fba2 2303 	umull	r2, r3, r2, r3
 8003118:	099b      	lsrs	r3, r3, #6
 800311a:	3301      	adds	r3, #1
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6812      	ldr	r2, [r2, #0]
 8003120:	430b      	orrs	r3, r1
 8003122:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	69db      	ldr	r3, [r3, #28]
 800312a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800312e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	495c      	ldr	r1, [pc, #368]	@ (80032a8 <HAL_I2C_Init+0x274>)
 8003138:	428b      	cmp	r3, r1
 800313a:	d819      	bhi.n	8003170 <HAL_I2C_Init+0x13c>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	1e59      	subs	r1, r3, #1
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	fbb1 f3f3 	udiv	r3, r1, r3
 800314a:	1c59      	adds	r1, r3, #1
 800314c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003150:	400b      	ands	r3, r1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00a      	beq.n	800316c <HAL_I2C_Init+0x138>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	1e59      	subs	r1, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	fbb1 f3f3 	udiv	r3, r1, r3
 8003164:	3301      	adds	r3, #1
 8003166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316a:	e051      	b.n	8003210 <HAL_I2C_Init+0x1dc>
 800316c:	2304      	movs	r3, #4
 800316e:	e04f      	b.n	8003210 <HAL_I2C_Init+0x1dc>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d111      	bne.n	800319c <HAL_I2C_Init+0x168>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1e58      	subs	r0, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6859      	ldr	r1, [r3, #4]
 8003180:	460b      	mov	r3, r1
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	440b      	add	r3, r1
 8003186:	fbb0 f3f3 	udiv	r3, r0, r3
 800318a:	3301      	adds	r3, #1
 800318c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf0c      	ite	eq
 8003194:	2301      	moveq	r3, #1
 8003196:	2300      	movne	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	e012      	b.n	80031c2 <HAL_I2C_Init+0x18e>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	1e58      	subs	r0, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	0099      	lsls	r1, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b2:	3301      	adds	r3, #1
 80031b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_I2C_Init+0x196>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e022      	b.n	8003210 <HAL_I2C_Init+0x1dc>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10e      	bne.n	80031f0 <HAL_I2C_Init+0x1bc>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1e58      	subs	r0, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6859      	ldr	r1, [r3, #4]
 80031da:	460b      	mov	r3, r1
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	440b      	add	r3, r1
 80031e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80031e4:	3301      	adds	r3, #1
 80031e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031ee:	e00f      	b.n	8003210 <HAL_I2C_Init+0x1dc>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	0099      	lsls	r1, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	fbb0 f3f3 	udiv	r3, r0, r3
 8003206:	3301      	adds	r3, #1
 8003208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	6809      	ldr	r1, [r1, #0]
 8003214:	4313      	orrs	r3, r2
 8003216:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	430a      	orrs	r2, r1
 8003232:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800323e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6911      	ldr	r1, [r2, #16]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	68d2      	ldr	r2, [r2, #12]
 800324a:	4311      	orrs	r1, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6812      	ldr	r2, [r2, #0]
 8003250:	430b      	orrs	r3, r1
 8003252:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695a      	ldr	r2, [r3, #20]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	000186a0 	.word	0x000186a0
 80032ac:	001e847f 	.word	0x001e847f
 80032b0:	003d08ff 	.word	0x003d08ff
 80032b4:	431bde83 	.word	0x431bde83
 80032b8:	10624dd3 	.word	0x10624dd3

080032bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b088      	sub	sp, #32
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	607a      	str	r2, [r7, #4]
 80032c6:	461a      	mov	r2, r3
 80032c8:	460b      	mov	r3, r1
 80032ca:	817b      	strh	r3, [r7, #10]
 80032cc:	4613      	mov	r3, r2
 80032ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032d0:	f7ff fba8 	bl	8002a24 <HAL_GetTick>
 80032d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b20      	cmp	r3, #32
 80032e0:	f040 80e0 	bne.w	80034a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	2319      	movs	r3, #25
 80032ea:	2201      	movs	r2, #1
 80032ec:	4970      	ldr	r1, [pc, #448]	@ (80034b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 f964 	bl	80035bc <I2C_WaitOnFlagUntilTimeout>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80032fa:	2302      	movs	r3, #2
 80032fc:	e0d3      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003304:	2b01      	cmp	r3, #1
 8003306:	d101      	bne.n	800330c <HAL_I2C_Master_Transmit+0x50>
 8003308:	2302      	movs	r3, #2
 800330a:	e0cc      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b01      	cmp	r3, #1
 8003320:	d007      	beq.n	8003332 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003340:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2221      	movs	r2, #33	@ 0x21
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2210      	movs	r2, #16
 800334e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	893a      	ldrh	r2, [r7, #8]
 8003362:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4a50      	ldr	r2, [pc, #320]	@ (80034b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003372:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003374:	8979      	ldrh	r1, [r7, #10]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	6a3a      	ldr	r2, [r7, #32]
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 f89c 	bl	80034b8 <I2C_MasterRequestWrite>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e08d      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338a:	2300      	movs	r3, #0
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	613b      	str	r3, [r7, #16]
 800339e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033a0:	e066      	b.n	8003470 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	6a39      	ldr	r1, [r7, #32]
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 fa22 	bl	80037f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00d      	beq.n	80033ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d107      	bne.n	80033ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e06b      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	781a      	ldrb	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b04      	cmp	r3, #4
 800340a:	d11b      	bne.n	8003444 <HAL_I2C_Master_Transmit+0x188>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d017      	beq.n	8003444 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	781a      	ldrb	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	1c5a      	adds	r2, r3, #1
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342e:	b29b      	uxth	r3, r3
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	6a39      	ldr	r1, [r7, #32]
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 fa19 	bl	8003880 <I2C_WaitOnBTFFlagUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00d      	beq.n	8003470 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003458:	2b04      	cmp	r3, #4
 800345a:	d107      	bne.n	800346c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800346a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e01a      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003474:	2b00      	cmp	r3, #0
 8003476:	d194      	bne.n	80033a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003486:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e000      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034a4:	2302      	movs	r3, #2
  }
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	00100002 	.word	0x00100002
 80034b4:	ffff0000 	.word	0xffff0000

080034b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b088      	sub	sp, #32
 80034bc:	af02      	add	r7, sp, #8
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	607a      	str	r2, [r7, #4]
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	460b      	mov	r3, r1
 80034c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d006      	beq.n	80034e2 <I2C_MasterRequestWrite+0x2a>
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d003      	beq.n	80034e2 <I2C_MasterRequestWrite+0x2a>
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034e0:	d108      	bne.n	80034f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	e00b      	b.n	800350c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f8:	2b12      	cmp	r3, #18
 80034fa:	d107      	bne.n	800350c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800350a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f84f 	bl	80035bc <I2C_WaitOnFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00d      	beq.n	8003540 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003532:	d103      	bne.n	800353c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800353a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e035      	b.n	80035ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003548:	d108      	bne.n	800355c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800354a:	897b      	ldrh	r3, [r7, #10]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	461a      	mov	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003558:	611a      	str	r2, [r3, #16]
 800355a:	e01b      	b.n	8003594 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800355c:	897b      	ldrh	r3, [r7, #10]
 800355e:	11db      	asrs	r3, r3, #7
 8003560:	b2db      	uxtb	r3, r3
 8003562:	f003 0306 	and.w	r3, r3, #6
 8003566:	b2db      	uxtb	r3, r3
 8003568:	f063 030f 	orn	r3, r3, #15
 800356c:	b2da      	uxtb	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	490e      	ldr	r1, [pc, #56]	@ (80035b4 <I2C_MasterRequestWrite+0xfc>)
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 f898 	bl	80036b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e010      	b.n	80035ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800358a:	897b      	ldrh	r3, [r7, #10]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	4907      	ldr	r1, [pc, #28]	@ (80035b8 <I2C_MasterRequestWrite+0x100>)
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 f888 	bl	80036b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e000      	b.n	80035ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3718      	adds	r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	00010008 	.word	0x00010008
 80035b8:	00010002 	.word	0x00010002

080035bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	4613      	mov	r3, r2
 80035ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035cc:	e048      	b.n	8003660 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d4:	d044      	beq.n	8003660 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d6:	f7ff fa25 	bl	8002a24 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d302      	bcc.n	80035ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d139      	bne.n	8003660 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d10d      	bne.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x56>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	43da      	mvns	r2, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	4013      	ands	r3, r2
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	bf0c      	ite	eq
 8003608:	2301      	moveq	r3, #1
 800360a:	2300      	movne	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	461a      	mov	r2, r3
 8003610:	e00c      	b.n	800362c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	43da      	mvns	r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	4013      	ands	r3, r2
 800361e:	b29b      	uxth	r3, r3
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf0c      	ite	eq
 8003624:	2301      	moveq	r3, #1
 8003626:	2300      	movne	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	461a      	mov	r2, r3
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	429a      	cmp	r2, r3
 8003630:	d116      	bne.n	8003660 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364c:	f043 0220 	orr.w	r2, r3, #32
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e023      	b.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	0c1b      	lsrs	r3, r3, #16
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b01      	cmp	r3, #1
 8003668:	d10d      	bne.n	8003686 <I2C_WaitOnFlagUntilTimeout+0xca>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	43da      	mvns	r2, r3
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	4013      	ands	r3, r2
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	bf0c      	ite	eq
 800367c:	2301      	moveq	r3, #1
 800367e:	2300      	movne	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	461a      	mov	r2, r3
 8003684:	e00c      	b.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	43da      	mvns	r2, r3
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	4013      	ands	r3, r2
 8003692:	b29b      	uxth	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf0c      	ite	eq
 8003698:	2301      	moveq	r3, #1
 800369a:	2300      	movne	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	461a      	mov	r2, r3
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d093      	beq.n	80035ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036be:	e071      	b.n	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ce:	d123      	bne.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003704:	f043 0204 	orr.w	r2, r3, #4
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e067      	b.n	80037e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800371e:	d041      	beq.n	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003720:	f7ff f980 	bl	8002a24 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	429a      	cmp	r2, r3
 800372e:	d302      	bcc.n	8003736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d136      	bne.n	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	0c1b      	lsrs	r3, r3, #16
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10c      	bne.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4013      	ands	r3, r2
 800374c:	b29b      	uxth	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	bf14      	ite	ne
 8003752:	2301      	movne	r3, #1
 8003754:	2300      	moveq	r3, #0
 8003756:	b2db      	uxtb	r3, r3
 8003758:	e00b      	b.n	8003772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	43da      	mvns	r2, r3
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	4013      	ands	r3, r2
 8003766:	b29b      	uxth	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf14      	ite	ne
 800376c:	2301      	movne	r3, #1
 800376e:	2300      	moveq	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d016      	beq.n	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e021      	b.n	80037e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	0c1b      	lsrs	r3, r3, #16
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d10c      	bne.n	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	43da      	mvns	r2, r3
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	4013      	ands	r3, r2
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf14      	ite	ne
 80037c0:	2301      	movne	r3, #1
 80037c2:	2300      	moveq	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	e00b      	b.n	80037e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	43da      	mvns	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	4013      	ands	r3, r2
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	bf14      	ite	ne
 80037da:	2301      	movne	r3, #1
 80037dc:	2300      	moveq	r3, #0
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f47f af6d 	bne.w	80036c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037fc:	e034      	b.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f886 	bl	8003910 <I2C_IsAcknowledgeFailed>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e034      	b.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003814:	d028      	beq.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003816:	f7ff f905 	bl	8002a24 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	429a      	cmp	r2, r3
 8003824:	d302      	bcc.n	800382c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d11d      	bne.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003836:	2b80      	cmp	r3, #128	@ 0x80
 8003838:	d016      	beq.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	f043 0220 	orr.w	r2, r3, #32
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e007      	b.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003872:	2b80      	cmp	r3, #128	@ 0x80
 8003874:	d1c3      	bne.n	80037fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800388c:	e034      	b.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 f83e 	bl	8003910 <I2C_IsAcknowledgeFailed>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e034      	b.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a4:	d028      	beq.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a6:	f7ff f8bd 	bl	8002a24 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d302      	bcc.n	80038bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d11d      	bne.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	f003 0304 	and.w	r3, r3, #4
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d016      	beq.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e007      	b.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f003 0304 	and.w	r3, r3, #4
 8003902:	2b04      	cmp	r3, #4
 8003904:	d1c3      	bne.n	800388e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003926:	d11b      	bne.n	8003960 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003930:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	f043 0204 	orr.w	r2, r3, #4
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e272      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 8087 	beq.w	8003a9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800398c:	4b92      	ldr	r3, [pc, #584]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 030c 	and.w	r3, r3, #12
 8003994:	2b04      	cmp	r3, #4
 8003996:	d00c      	beq.n	80039b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003998:	4b8f      	ldr	r3, [pc, #572]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 030c 	and.w	r3, r3, #12
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d112      	bne.n	80039ca <HAL_RCC_OscConfig+0x5e>
 80039a4:	4b8c      	ldr	r3, [pc, #560]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039b0:	d10b      	bne.n	80039ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b2:	4b89      	ldr	r3, [pc, #548]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d06c      	beq.n	8003a98 <HAL_RCC_OscConfig+0x12c>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d168      	bne.n	8003a98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e24c      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d2:	d106      	bne.n	80039e2 <HAL_RCC_OscConfig+0x76>
 80039d4:	4b80      	ldr	r3, [pc, #512]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a7f      	ldr	r2, [pc, #508]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	e02e      	b.n	8003a40 <HAL_RCC_OscConfig+0xd4>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x98>
 80039ea:	4b7b      	ldr	r3, [pc, #492]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a7a      	ldr	r2, [pc, #488]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	4b78      	ldr	r3, [pc, #480]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a77      	ldr	r2, [pc, #476]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	e01d      	b.n	8003a40 <HAL_RCC_OscConfig+0xd4>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a0c:	d10c      	bne.n	8003a28 <HAL_RCC_OscConfig+0xbc>
 8003a0e:	4b72      	ldr	r3, [pc, #456]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a71      	ldr	r2, [pc, #452]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a18:	6013      	str	r3, [r2, #0]
 8003a1a:	4b6f      	ldr	r3, [pc, #444]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a6e      	ldr	r2, [pc, #440]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a24:	6013      	str	r3, [r2, #0]
 8003a26:	e00b      	b.n	8003a40 <HAL_RCC_OscConfig+0xd4>
 8003a28:	4b6b      	ldr	r3, [pc, #428]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a6a      	ldr	r2, [pc, #424]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a32:	6013      	str	r3, [r2, #0]
 8003a34:	4b68      	ldr	r3, [pc, #416]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a67      	ldr	r2, [pc, #412]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d013      	beq.n	8003a70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a48:	f7fe ffec 	bl	8002a24 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a50:	f7fe ffe8 	bl	8002a24 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b64      	cmp	r3, #100	@ 0x64
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e200      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a62:	4b5d      	ldr	r3, [pc, #372]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCC_OscConfig+0xe4>
 8003a6e:	e014      	b.n	8003a9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a70:	f7fe ffd8 	bl	8002a24 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a78:	f7fe ffd4 	bl	8002a24 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b64      	cmp	r3, #100	@ 0x64
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e1ec      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a8a:	4b53      	ldr	r3, [pc, #332]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x10c>
 8003a96:	e000      	b.n	8003a9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d063      	beq.n	8003b6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aa6:	4b4c      	ldr	r3, [pc, #304]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ab2:	4b49      	ldr	r3, [pc, #292]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d11c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x18c>
 8003abe:	4b46      	ldr	r3, [pc, #280]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d116      	bne.n	8003af8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aca:	4b43      	ldr	r3, [pc, #268]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d005      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x176>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d001      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e1c0      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	4939      	ldr	r1, [pc, #228]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af6:	e03a      	b.n	8003b6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d020      	beq.n	8003b42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b00:	4b36      	ldr	r3, [pc, #216]	@ (8003bdc <HAL_RCC_OscConfig+0x270>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b06:	f7fe ff8d 	bl	8002a24 <HAL_GetTick>
 8003b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b0e:	f7fe ff89 	bl	8002a24 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e1a1      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b20:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0f0      	beq.n	8003b0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	4927      	ldr	r1, [pc, #156]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	600b      	str	r3, [r1, #0]
 8003b40:	e015      	b.n	8003b6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b42:	4b26      	ldr	r3, [pc, #152]	@ (8003bdc <HAL_RCC_OscConfig+0x270>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7fe ff6c 	bl	8002a24 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b50:	f7fe ff68 	bl	8002a24 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e180      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b62:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d03a      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d019      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b82:	4b17      	ldr	r3, [pc, #92]	@ (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b84:	2201      	movs	r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b88:	f7fe ff4c 	bl	8002a24 <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b90:	f7fe ff48 	bl	8002a24 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e160      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd8 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0f0      	beq.n	8003b90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bae:	2001      	movs	r0, #1
 8003bb0:	f000 faba 	bl	8004128 <RCC_Delay>
 8003bb4:	e01c      	b.n	8003bf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bbc:	f7fe ff32 	bl	8002a24 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc2:	e00f      	b.n	8003be4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc4:	f7fe ff2e 	bl	8002a24 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d908      	bls.n	8003be4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e146      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
 8003bd6:	bf00      	nop
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	42420000 	.word	0x42420000
 8003be0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be4:	4b92      	ldr	r3, [pc, #584]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1e9      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80a6 	beq.w	8003d4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c02:	4b8b      	ldr	r3, [pc, #556]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10d      	bne.n	8003c2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0e:	4b88      	ldr	r3, [pc, #544]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	4a87      	ldr	r2, [pc, #540]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c18:	61d3      	str	r3, [r2, #28]
 8003c1a:	4b85      	ldr	r3, [pc, #532]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c26:	2301      	movs	r3, #1
 8003c28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2a:	4b82      	ldr	r3, [pc, #520]	@ (8003e34 <HAL_RCC_OscConfig+0x4c8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d118      	bne.n	8003c68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c36:	4b7f      	ldr	r3, [pc, #508]	@ (8003e34 <HAL_RCC_OscConfig+0x4c8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e34 <HAL_RCC_OscConfig+0x4c8>)
 8003c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c42:	f7fe feef 	bl	8002a24 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	e008      	b.n	8003c5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c4a:	f7fe feeb 	bl	8002a24 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b64      	cmp	r3, #100	@ 0x64
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e103      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5c:	4b75      	ldr	r3, [pc, #468]	@ (8003e34 <HAL_RCC_OscConfig+0x4c8>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0f0      	beq.n	8003c4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d106      	bne.n	8003c7e <HAL_RCC_OscConfig+0x312>
 8003c70:	4b6f      	ldr	r3, [pc, #444]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	4a6e      	ldr	r2, [pc, #440]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c76:	f043 0301 	orr.w	r3, r3, #1
 8003c7a:	6213      	str	r3, [r2, #32]
 8003c7c:	e02d      	b.n	8003cda <HAL_RCC_OscConfig+0x36e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x334>
 8003c86:	4b6a      	ldr	r3, [pc, #424]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	4a69      	ldr	r2, [pc, #420]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c8c:	f023 0301 	bic.w	r3, r3, #1
 8003c90:	6213      	str	r3, [r2, #32]
 8003c92:	4b67      	ldr	r3, [pc, #412]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	4a66      	ldr	r2, [pc, #408]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	f023 0304 	bic.w	r3, r3, #4
 8003c9c:	6213      	str	r3, [r2, #32]
 8003c9e:	e01c      	b.n	8003cda <HAL_RCC_OscConfig+0x36e>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	2b05      	cmp	r3, #5
 8003ca6:	d10c      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x356>
 8003ca8:	4b61      	ldr	r3, [pc, #388]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	4a60      	ldr	r2, [pc, #384]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cae:	f043 0304 	orr.w	r3, r3, #4
 8003cb2:	6213      	str	r3, [r2, #32]
 8003cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	4a5d      	ldr	r2, [pc, #372]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	6213      	str	r3, [r2, #32]
 8003cc0:	e00b      	b.n	8003cda <HAL_RCC_OscConfig+0x36e>
 8003cc2:	4b5b      	ldr	r3, [pc, #364]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	4a5a      	ldr	r2, [pc, #360]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cc8:	f023 0301 	bic.w	r3, r3, #1
 8003ccc:	6213      	str	r3, [r2, #32]
 8003cce:	4b58      	ldr	r3, [pc, #352]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	4a57      	ldr	r2, [pc, #348]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	f023 0304 	bic.w	r3, r3, #4
 8003cd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d015      	beq.n	8003d0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce2:	f7fe fe9f 	bl	8002a24 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cea:	f7fe fe9b 	bl	8002a24 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e0b1      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d00:	4b4b      	ldr	r3, [pc, #300]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0ee      	beq.n	8003cea <HAL_RCC_OscConfig+0x37e>
 8003d0c:	e014      	b.n	8003d38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0e:	f7fe fe89 	bl	8002a24 <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d14:	e00a      	b.n	8003d2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d16:	f7fe fe85 	bl	8002a24 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d901      	bls.n	8003d2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e09b      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d2c:	4b40      	ldr	r3, [pc, #256]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1ee      	bne.n	8003d16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d38:	7dfb      	ldrb	r3, [r7, #23]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d105      	bne.n	8003d4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	4a3b      	ldr	r2, [pc, #236]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8087 	beq.w	8003e62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d54:	4b36      	ldr	r3, [pc, #216]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d061      	beq.n	8003e24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d146      	bne.n	8003df6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d68:	4b33      	ldr	r3, [pc, #204]	@ (8003e38 <HAL_RCC_OscConfig+0x4cc>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6e:	f7fe fe59 	bl	8002a24 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d76:	f7fe fe55 	bl	8002a24 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e06d      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d88:	4b29      	ldr	r3, [pc, #164]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f0      	bne.n	8003d76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d9c:	d108      	bne.n	8003db0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d9e:	4b24      	ldr	r3, [pc, #144]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	4921      	ldr	r1, [pc, #132]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003db0:	4b1f      	ldr	r3, [pc, #124]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a19      	ldr	r1, [r3, #32]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	430b      	orrs	r3, r1
 8003dc2:	491b      	ldr	r1, [pc, #108]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e38 <HAL_RCC_OscConfig+0x4cc>)
 8003dca:	2201      	movs	r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dce:	f7fe fe29 	bl	8002a24 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd6:	f7fe fe25 	bl	8002a24 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e03d      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de8:	4b11      	ldr	r3, [pc, #68]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x46a>
 8003df4:	e035      	b.n	8003e62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df6:	4b10      	ldr	r3, [pc, #64]	@ (8003e38 <HAL_RCC_OscConfig+0x4cc>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fe12 	bl	8002a24 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e04:	f7fe fe0e 	bl	8002a24 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e026      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e16:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x498>
 8003e22:	e01e      	b.n	8003e62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d107      	bne.n	8003e3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e019      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40007000 	.word	0x40007000
 8003e38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <HAL_RCC_OscConfig+0x500>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a1b      	ldr	r3, [r3, #32]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d106      	bne.n	8003e5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e000      	b.n	8003e64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40021000 	.word	0x40021000

08003e70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0d0      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e84:	4b6a      	ldr	r3, [pc, #424]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d910      	bls.n	8003eb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e92:	4b67      	ldr	r3, [pc, #412]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f023 0207 	bic.w	r2, r3, #7
 8003e9a:	4965      	ldr	r1, [pc, #404]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea2:	4b63      	ldr	r3, [pc, #396]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	683a      	ldr	r2, [r7, #0]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d001      	beq.n	8003eb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e0b8      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d020      	beq.n	8003f02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ecc:	4b59      	ldr	r3, [pc, #356]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4a58      	ldr	r2, [pc, #352]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ed6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0308 	and.w	r3, r3, #8
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d005      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ee4:	4b53      	ldr	r3, [pc, #332]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4a52      	ldr	r2, [pc, #328]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003eea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003eee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef0:	4b50      	ldr	r3, [pc, #320]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	494d      	ldr	r1, [pc, #308]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d040      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d107      	bne.n	8003f26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f16:	4b47      	ldr	r3, [pc, #284]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d115      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e07f      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d107      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2e:	4b41      	ldr	r3, [pc, #260]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d109      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e073      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3e:	4b3d      	ldr	r3, [pc, #244]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e06b      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f4e:	4b39      	ldr	r3, [pc, #228]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f023 0203 	bic.w	r2, r3, #3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	4936      	ldr	r1, [pc, #216]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f60:	f7fe fd60 	bl	8002a24 <HAL_GetTick>
 8003f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f66:	e00a      	b.n	8003f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f68:	f7fe fd5c 	bl	8002a24 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e053      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f003 020c 	and.w	r2, r3, #12
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d1eb      	bne.n	8003f68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f90:	4b27      	ldr	r3, [pc, #156]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d210      	bcs.n	8003fc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9e:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 0207 	bic.w	r2, r3, #7
 8003fa6:	4922      	ldr	r1, [pc, #136]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fae:	4b20      	ldr	r3, [pc, #128]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e032      	b.n	8004026 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d008      	beq.n	8003fde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fcc:	4b19      	ldr	r3, [pc, #100]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	4916      	ldr	r1, [pc, #88]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d009      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fea:	4b12      	ldr	r3, [pc, #72]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	490e      	ldr	r1, [pc, #56]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ffe:	f000 f821 	bl	8004044 <HAL_RCC_GetSysClockFreq>
 8004002:	4602      	mov	r2, r0
 8004004:	4b0b      	ldr	r3, [pc, #44]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	091b      	lsrs	r3, r3, #4
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	490a      	ldr	r1, [pc, #40]	@ (8004038 <HAL_RCC_ClockConfig+0x1c8>)
 8004010:	5ccb      	ldrb	r3, [r1, r3]
 8004012:	fa22 f303 	lsr.w	r3, r2, r3
 8004016:	4a09      	ldr	r2, [pc, #36]	@ (800403c <HAL_RCC_ClockConfig+0x1cc>)
 8004018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800401a:	4b09      	ldr	r3, [pc, #36]	@ (8004040 <HAL_RCC_ClockConfig+0x1d0>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f7fe fcbe 	bl	80029a0 <HAL_InitTick>

  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	40022000 	.word	0x40022000
 8004034:	40021000 	.word	0x40021000
 8004038:	080080cc 	.word	0x080080cc
 800403c:	200000a8 	.word	0x200000a8
 8004040:	200000ac 	.word	0x200000ac

08004044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	2300      	movs	r3, #0
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	2300      	movs	r3, #0
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	2300      	movs	r3, #0
 8004058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800405e:	4b1e      	ldr	r3, [pc, #120]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b04      	cmp	r3, #4
 800406c:	d002      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0x30>
 800406e:	2b08      	cmp	r3, #8
 8004070:	d003      	beq.n	800407a <HAL_RCC_GetSysClockFreq+0x36>
 8004072:	e027      	b.n	80040c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004074:	4b19      	ldr	r3, [pc, #100]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x98>)
 8004076:	613b      	str	r3, [r7, #16]
      break;
 8004078:	e027      	b.n	80040ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	0c9b      	lsrs	r3, r3, #18
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	4a17      	ldr	r2, [pc, #92]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004084:	5cd3      	ldrb	r3, [r2, r3]
 8004086:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d010      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004092:	4b11      	ldr	r3, [pc, #68]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	0c5b      	lsrs	r3, r3, #17
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	4a11      	ldr	r2, [pc, #68]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800409e:	5cd3      	ldrb	r3, [r2, r3]
 80040a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a0d      	ldr	r2, [pc, #52]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x98>)
 80040a6:	fb03 f202 	mul.w	r2, r3, r2
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]
 80040b2:	e004      	b.n	80040be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a0c      	ldr	r2, [pc, #48]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040b8:	fb02 f303 	mul.w	r3, r2, r3
 80040bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	613b      	str	r3, [r7, #16]
      break;
 80040c2:	e002      	b.n	80040ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040c4:	4b05      	ldr	r3, [pc, #20]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x98>)
 80040c6:	613b      	str	r3, [r7, #16]
      break;
 80040c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040ca:	693b      	ldr	r3, [r7, #16]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	371c      	adds	r7, #28
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc80      	pop	{r7}
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	40021000 	.word	0x40021000
 80040dc:	007a1200 	.word	0x007a1200
 80040e0:	080080e4 	.word	0x080080e4
 80040e4:	080080f4 	.word	0x080080f4
 80040e8:	003d0900 	.word	0x003d0900

080040ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040f0:	4b02      	ldr	r3, [pc, #8]	@ (80040fc <HAL_RCC_GetHCLKFreq+0x10>)
 80040f2:	681b      	ldr	r3, [r3, #0]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bc80      	pop	{r7}
 80040fa:	4770      	bx	lr
 80040fc:	200000a8 	.word	0x200000a8

08004100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004104:	f7ff fff2 	bl	80040ec <HAL_RCC_GetHCLKFreq>
 8004108:	4602      	mov	r2, r0
 800410a:	4b05      	ldr	r3, [pc, #20]	@ (8004120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	0a1b      	lsrs	r3, r3, #8
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	4903      	ldr	r1, [pc, #12]	@ (8004124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004116:	5ccb      	ldrb	r3, [r1, r3]
 8004118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800411c:	4618      	mov	r0, r3
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40021000 	.word	0x40021000
 8004124:	080080dc 	.word	0x080080dc

08004128 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004130:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <RCC_Delay+0x34>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a0a      	ldr	r2, [pc, #40]	@ (8004160 <RCC_Delay+0x38>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	0a5b      	lsrs	r3, r3, #9
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004144:	bf00      	nop
  }
  while (Delay --);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	1e5a      	subs	r2, r3, #1
 800414a:	60fa      	str	r2, [r7, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1f9      	bne.n	8004144 <RCC_Delay+0x1c>
}
 8004150:	bf00      	nop
 8004152:	bf00      	nop
 8004154:	3714      	adds	r7, #20
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr
 800415c:	200000a8 	.word	0x200000a8
 8004160:	10624dd3 	.word	0x10624dd3

08004164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e041      	b.n	80041fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d106      	bne.n	8004190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fe faa8 	bl	80026e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	3304      	adds	r3, #4
 80041a0:	4619      	mov	r1, r3
 80041a2:	4610      	mov	r0, r2
 80041a4:	f000 f940 	bl	8004428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b01      	cmp	r3, #1
 8004216:	d001      	beq.n	800421c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e032      	b.n	8004282 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a18      	ldr	r2, [pc, #96]	@ (800428c <HAL_TIM_Base_Start+0x88>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00e      	beq.n	800424c <HAL_TIM_Base_Start+0x48>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004236:	d009      	beq.n	800424c <HAL_TIM_Base_Start+0x48>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a14      	ldr	r2, [pc, #80]	@ (8004290 <HAL_TIM_Base_Start+0x8c>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d004      	beq.n	800424c <HAL_TIM_Base_Start+0x48>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a13      	ldr	r2, [pc, #76]	@ (8004294 <HAL_TIM_Base_Start+0x90>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d111      	bne.n	8004270 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b06      	cmp	r3, #6
 800425c:	d010      	beq.n	8004280 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0201 	orr.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800426e:	e007      	b.n	8004280 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	bc80      	pop	{r7}
 800428a:	4770      	bx	lr
 800428c:	40012c00 	.word	0x40012c00
 8004290:	40000400 	.word	0x40000400
 8004294:	40000800 	.word	0x40000800

08004298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042a2:	2300      	movs	r3, #0
 80042a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <HAL_TIM_ConfigClockSource+0x1c>
 80042b0:	2302      	movs	r3, #2
 80042b2:	e0b4      	b.n	800441e <HAL_TIM_ConfigClockSource+0x186>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80042d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042ec:	d03e      	beq.n	800436c <HAL_TIM_ConfigClockSource+0xd4>
 80042ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042f2:	f200 8087 	bhi.w	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 80042f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042fa:	f000 8086 	beq.w	800440a <HAL_TIM_ConfigClockSource+0x172>
 80042fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004302:	d87f      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 8004304:	2b70      	cmp	r3, #112	@ 0x70
 8004306:	d01a      	beq.n	800433e <HAL_TIM_ConfigClockSource+0xa6>
 8004308:	2b70      	cmp	r3, #112	@ 0x70
 800430a:	d87b      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 800430c:	2b60      	cmp	r3, #96	@ 0x60
 800430e:	d050      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0x11a>
 8004310:	2b60      	cmp	r3, #96	@ 0x60
 8004312:	d877      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 8004314:	2b50      	cmp	r3, #80	@ 0x50
 8004316:	d03c      	beq.n	8004392 <HAL_TIM_ConfigClockSource+0xfa>
 8004318:	2b50      	cmp	r3, #80	@ 0x50
 800431a:	d873      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 800431c:	2b40      	cmp	r3, #64	@ 0x40
 800431e:	d058      	beq.n	80043d2 <HAL_TIM_ConfigClockSource+0x13a>
 8004320:	2b40      	cmp	r3, #64	@ 0x40
 8004322:	d86f      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 8004324:	2b30      	cmp	r3, #48	@ 0x30
 8004326:	d064      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004328:	2b30      	cmp	r3, #48	@ 0x30
 800432a:	d86b      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 800432c:	2b20      	cmp	r3, #32
 800432e:	d060      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004330:	2b20      	cmp	r3, #32
 8004332:	d867      	bhi.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
 8004334:	2b00      	cmp	r3, #0
 8004336:	d05c      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0x15a>
 8004338:	2b10      	cmp	r3, #16
 800433a:	d05a      	beq.n	80043f2 <HAL_TIM_ConfigClockSource+0x15a>
 800433c:	e062      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800434e:	f000 f950 	bl	80045f2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	609a      	str	r2, [r3, #8]
      break;
 800436a:	e04f      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800437c:	f000 f939 	bl	80045f2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800438e:	609a      	str	r2, [r3, #8]
      break;
 8004390:	e03c      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800439e:	461a      	mov	r2, r3
 80043a0:	f000 f8b0 	bl	8004504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2150      	movs	r1, #80	@ 0x50
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 f907 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 80043b0:	e02c      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043be:	461a      	mov	r2, r3
 80043c0:	f000 f8ce 	bl	8004560 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2160      	movs	r1, #96	@ 0x60
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f8f7 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 80043d0:	e01c      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043de:	461a      	mov	r2, r3
 80043e0:	f000 f890 	bl	8004504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2140      	movs	r1, #64	@ 0x40
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 f8e7 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 80043f0:	e00c      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4619      	mov	r1, r3
 80043fc:	4610      	mov	r0, r2
 80043fe:	f000 f8de 	bl	80045be <TIM_ITRx_SetConfig>
      break;
 8004402:	e003      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	73fb      	strb	r3, [r7, #15]
      break;
 8004408:	e000      	b.n	800440c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800440a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800441c:	7bfb      	ldrb	r3, [r7, #15]
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
	...

08004428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a2f      	ldr	r2, [pc, #188]	@ (80044f8 <TIM_Base_SetConfig+0xd0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00b      	beq.n	8004458 <TIM_Base_SetConfig+0x30>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004446:	d007      	beq.n	8004458 <TIM_Base_SetConfig+0x30>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a2c      	ldr	r2, [pc, #176]	@ (80044fc <TIM_Base_SetConfig+0xd4>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d003      	beq.n	8004458 <TIM_Base_SetConfig+0x30>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a2b      	ldr	r2, [pc, #172]	@ (8004500 <TIM_Base_SetConfig+0xd8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d108      	bne.n	800446a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800445e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	4313      	orrs	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a22      	ldr	r2, [pc, #136]	@ (80044f8 <TIM_Base_SetConfig+0xd0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <TIM_Base_SetConfig+0x62>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004478:	d007      	beq.n	800448a <TIM_Base_SetConfig+0x62>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1f      	ldr	r2, [pc, #124]	@ (80044fc <TIM_Base_SetConfig+0xd4>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <TIM_Base_SetConfig+0x62>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1e      	ldr	r2, [pc, #120]	@ (8004500 <TIM_Base_SetConfig+0xd8>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d108      	bne.n	800449c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a0d      	ldr	r2, [pc, #52]	@ (80044f8 <TIM_Base_SetConfig+0xd0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d103      	bne.n	80044d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f023 0201 	bic.w	r2, r3, #1
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	611a      	str	r2, [r3, #16]
  }
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40000400 	.word	0x40000400
 8004500:	40000800 	.word	0x40000800

08004504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004504:	b480      	push	{r7}
 8004506:	b087      	sub	sp, #28
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	f023 0201 	bic.w	r2, r3, #1
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800452e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f023 030a 	bic.w	r3, r3, #10
 8004540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4313      	orrs	r3, r2
 8004548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	621a      	str	r2, [r3, #32]
}
 8004556:	bf00      	nop
 8004558:	371c      	adds	r7, #28
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0210 	bic.w	r2, r3, #16
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800458a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	031b      	lsls	r3, r3, #12
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800459c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	621a      	str	r2, [r3, #32]
}
 80045b4:	bf00      	nop
 80045b6:	371c      	adds	r7, #28
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr

080045be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045be:	b480      	push	{r7}
 80045c0:	b085      	sub	sp, #20
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4313      	orrs	r3, r2
 80045dc:	f043 0307 	orr.w	r3, r3, #7
 80045e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	609a      	str	r2, [r3, #8]
}
 80045e8:	bf00      	nop
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bc80      	pop	{r7}
 80045f0:	4770      	bx	lr

080045f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b087      	sub	sp, #28
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	60f8      	str	r0, [r7, #12]
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800460c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	021a      	lsls	r2, r3, #8
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	431a      	orrs	r2, r3
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	4313      	orrs	r3, r2
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	4313      	orrs	r3, r2
 800461e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	609a      	str	r2, [r3, #8]
}
 8004626:	bf00      	nop
 8004628:	371c      	adds	r7, #28
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004640:	2b01      	cmp	r3, #1
 8004642:	d101      	bne.n	8004648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004644:	2302      	movs	r3, #2
 8004646:	e046      	b.n	80046d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a16      	ldr	r2, [pc, #88]	@ (80046e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d00e      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004694:	d009      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d004      	beq.n	80046aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a10      	ldr	r2, [pc, #64]	@ (80046e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d10c      	bne.n	80046c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40000400 	.word	0x40000400
 80046e8:	40000800 	.word	0x40000800

080046ec <pow>:
 80046ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f0:	4614      	mov	r4, r2
 80046f2:	461d      	mov	r5, r3
 80046f4:	4680      	mov	r8, r0
 80046f6:	4689      	mov	r9, r1
 80046f8:	f000 f866 	bl	80047c8 <__ieee754_pow>
 80046fc:	4622      	mov	r2, r4
 80046fe:	4606      	mov	r6, r0
 8004700:	460f      	mov	r7, r1
 8004702:	462b      	mov	r3, r5
 8004704:	4620      	mov	r0, r4
 8004706:	4629      	mov	r1, r5
 8004708:	f7fc f980 	bl	8000a0c <__aeabi_dcmpun>
 800470c:	bbc8      	cbnz	r0, 8004782 <pow+0x96>
 800470e:	2200      	movs	r2, #0
 8004710:	2300      	movs	r3, #0
 8004712:	4640      	mov	r0, r8
 8004714:	4649      	mov	r1, r9
 8004716:	f7fc f947 	bl	80009a8 <__aeabi_dcmpeq>
 800471a:	b1b8      	cbz	r0, 800474c <pow+0x60>
 800471c:	2200      	movs	r2, #0
 800471e:	2300      	movs	r3, #0
 8004720:	4620      	mov	r0, r4
 8004722:	4629      	mov	r1, r5
 8004724:	f7fc f940 	bl	80009a8 <__aeabi_dcmpeq>
 8004728:	2800      	cmp	r0, #0
 800472a:	d141      	bne.n	80047b0 <pow+0xc4>
 800472c:	4620      	mov	r0, r4
 800472e:	4629      	mov	r1, r5
 8004730:	f000 f844 	bl	80047bc <finite>
 8004734:	b328      	cbz	r0, 8004782 <pow+0x96>
 8004736:	2200      	movs	r2, #0
 8004738:	2300      	movs	r3, #0
 800473a:	4620      	mov	r0, r4
 800473c:	4629      	mov	r1, r5
 800473e:	f7fc f93d 	bl	80009bc <__aeabi_dcmplt>
 8004742:	b1f0      	cbz	r0, 8004782 <pow+0x96>
 8004744:	f001 fd40 	bl	80061c8 <__errno>
 8004748:	2322      	movs	r3, #34	@ 0x22
 800474a:	e019      	b.n	8004780 <pow+0x94>
 800474c:	4630      	mov	r0, r6
 800474e:	4639      	mov	r1, r7
 8004750:	f000 f834 	bl	80047bc <finite>
 8004754:	b9c8      	cbnz	r0, 800478a <pow+0x9e>
 8004756:	4640      	mov	r0, r8
 8004758:	4649      	mov	r1, r9
 800475a:	f000 f82f 	bl	80047bc <finite>
 800475e:	b1a0      	cbz	r0, 800478a <pow+0x9e>
 8004760:	4620      	mov	r0, r4
 8004762:	4629      	mov	r1, r5
 8004764:	f000 f82a 	bl	80047bc <finite>
 8004768:	b178      	cbz	r0, 800478a <pow+0x9e>
 800476a:	4632      	mov	r2, r6
 800476c:	463b      	mov	r3, r7
 800476e:	4630      	mov	r0, r6
 8004770:	4639      	mov	r1, r7
 8004772:	f7fc f94b 	bl	8000a0c <__aeabi_dcmpun>
 8004776:	2800      	cmp	r0, #0
 8004778:	d0e4      	beq.n	8004744 <pow+0x58>
 800477a:	f001 fd25 	bl	80061c8 <__errno>
 800477e:	2321      	movs	r3, #33	@ 0x21
 8004780:	6003      	str	r3, [r0, #0]
 8004782:	4630      	mov	r0, r6
 8004784:	4639      	mov	r1, r7
 8004786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800478a:	2200      	movs	r2, #0
 800478c:	2300      	movs	r3, #0
 800478e:	4630      	mov	r0, r6
 8004790:	4639      	mov	r1, r7
 8004792:	f7fc f909 	bl	80009a8 <__aeabi_dcmpeq>
 8004796:	2800      	cmp	r0, #0
 8004798:	d0f3      	beq.n	8004782 <pow+0x96>
 800479a:	4640      	mov	r0, r8
 800479c:	4649      	mov	r1, r9
 800479e:	f000 f80d 	bl	80047bc <finite>
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d0ed      	beq.n	8004782 <pow+0x96>
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f000 f807 	bl	80047bc <finite>
 80047ae:	e7c8      	b.n	8004742 <pow+0x56>
 80047b0:	2600      	movs	r6, #0
 80047b2:	4f01      	ldr	r7, [pc, #4]	@ (80047b8 <pow+0xcc>)
 80047b4:	e7e5      	b.n	8004782 <pow+0x96>
 80047b6:	bf00      	nop
 80047b8:	3ff00000 	.word	0x3ff00000

080047bc <finite>:
 80047bc:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80047c0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80047c4:	0fc0      	lsrs	r0, r0, #31
 80047c6:	4770      	bx	lr

080047c8 <__ieee754_pow>:
 80047c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047cc:	b091      	sub	sp, #68	@ 0x44
 80047ce:	e9cd 2300 	strd	r2, r3, [sp]
 80047d2:	468b      	mov	fp, r1
 80047d4:	e9dd 1800 	ldrd	r1, r8, [sp]
 80047d8:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 80047dc:	4682      	mov	sl, r0
 80047de:	ea57 0001 	orrs.w	r0, r7, r1
 80047e2:	d112      	bne.n	800480a <__ieee754_pow+0x42>
 80047e4:	4653      	mov	r3, sl
 80047e6:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 80047ea:	18db      	adds	r3, r3, r3
 80047ec:	4152      	adcs	r2, r2
 80047ee:	4298      	cmp	r0, r3
 80047f0:	4b91      	ldr	r3, [pc, #580]	@ (8004a38 <__ieee754_pow+0x270>)
 80047f2:	4193      	sbcs	r3, r2
 80047f4:	f080 84ce 	bcs.w	8005194 <__ieee754_pow+0x9cc>
 80047f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047fc:	4650      	mov	r0, sl
 80047fe:	4659      	mov	r1, fp
 8004800:	f7fb fcb4 	bl	800016c <__adddf3>
 8004804:	b011      	add	sp, #68	@ 0x44
 8004806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800480a:	4b8c      	ldr	r3, [pc, #560]	@ (8004a3c <__ieee754_pow+0x274>)
 800480c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8004810:	429e      	cmp	r6, r3
 8004812:	465d      	mov	r5, fp
 8004814:	46d1      	mov	r9, sl
 8004816:	d807      	bhi.n	8004828 <__ieee754_pow+0x60>
 8004818:	d102      	bne.n	8004820 <__ieee754_pow+0x58>
 800481a:	f1ba 0f00 	cmp.w	sl, #0
 800481e:	d1eb      	bne.n	80047f8 <__ieee754_pow+0x30>
 8004820:	429f      	cmp	r7, r3
 8004822:	d801      	bhi.n	8004828 <__ieee754_pow+0x60>
 8004824:	d10f      	bne.n	8004846 <__ieee754_pow+0x7e>
 8004826:	b171      	cbz	r1, 8004846 <__ieee754_pow+0x7e>
 8004828:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800482c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8004830:	ea55 0509 	orrs.w	r5, r5, r9
 8004834:	d1e0      	bne.n	80047f8 <__ieee754_pow+0x30>
 8004836:	e9dd 3200 	ldrd	r3, r2, [sp]
 800483a:	18db      	adds	r3, r3, r3
 800483c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8004840:	4152      	adcs	r2, r2
 8004842:	429d      	cmp	r5, r3
 8004844:	e7d4      	b.n	80047f0 <__ieee754_pow+0x28>
 8004846:	2d00      	cmp	r5, #0
 8004848:	4633      	mov	r3, r6
 800484a:	da39      	bge.n	80048c0 <__ieee754_pow+0xf8>
 800484c:	4a7c      	ldr	r2, [pc, #496]	@ (8004a40 <__ieee754_pow+0x278>)
 800484e:	4297      	cmp	r7, r2
 8004850:	d84e      	bhi.n	80048f0 <__ieee754_pow+0x128>
 8004852:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8004856:	4297      	cmp	r7, r2
 8004858:	f240 84ab 	bls.w	80051b2 <__ieee754_pow+0x9ea>
 800485c:	153a      	asrs	r2, r7, #20
 800485e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8004862:	2a14      	cmp	r2, #20
 8004864:	dd0f      	ble.n	8004886 <__ieee754_pow+0xbe>
 8004866:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800486a:	fa21 f402 	lsr.w	r4, r1, r2
 800486e:	fa04 f202 	lsl.w	r2, r4, r2
 8004872:	428a      	cmp	r2, r1
 8004874:	f040 849d 	bne.w	80051b2 <__ieee754_pow+0x9ea>
 8004878:	f004 0401 	and.w	r4, r4, #1
 800487c:	f1c4 0402 	rsb	r4, r4, #2
 8004880:	2900      	cmp	r1, #0
 8004882:	d15a      	bne.n	800493a <__ieee754_pow+0x172>
 8004884:	e00e      	b.n	80048a4 <__ieee754_pow+0xdc>
 8004886:	2900      	cmp	r1, #0
 8004888:	d156      	bne.n	8004938 <__ieee754_pow+0x170>
 800488a:	f1c2 0214 	rsb	r2, r2, #20
 800488e:	fa47 f402 	asr.w	r4, r7, r2
 8004892:	fa04 f202 	lsl.w	r2, r4, r2
 8004896:	42ba      	cmp	r2, r7
 8004898:	f040 8488 	bne.w	80051ac <__ieee754_pow+0x9e4>
 800489c:	f004 0401 	and.w	r4, r4, #1
 80048a0:	f1c4 0402 	rsb	r4, r4, #2
 80048a4:	4a67      	ldr	r2, [pc, #412]	@ (8004a44 <__ieee754_pow+0x27c>)
 80048a6:	4297      	cmp	r7, r2
 80048a8:	d130      	bne.n	800490c <__ieee754_pow+0x144>
 80048aa:	f1b8 0f00 	cmp.w	r8, #0
 80048ae:	f280 8479 	bge.w	80051a4 <__ieee754_pow+0x9dc>
 80048b2:	4652      	mov	r2, sl
 80048b4:	465b      	mov	r3, fp
 80048b6:	2000      	movs	r0, #0
 80048b8:	4962      	ldr	r1, [pc, #392]	@ (8004a44 <__ieee754_pow+0x27c>)
 80048ba:	f7fb ff37 	bl	800072c <__aeabi_ddiv>
 80048be:	e7a1      	b.n	8004804 <__ieee754_pow+0x3c>
 80048c0:	2400      	movs	r4, #0
 80048c2:	2900      	cmp	r1, #0
 80048c4:	d139      	bne.n	800493a <__ieee754_pow+0x172>
 80048c6:	4a5d      	ldr	r2, [pc, #372]	@ (8004a3c <__ieee754_pow+0x274>)
 80048c8:	4297      	cmp	r7, r2
 80048ca:	d1eb      	bne.n	80048a4 <__ieee754_pow+0xdc>
 80048cc:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 80048d0:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80048d4:	ea53 0309 	orrs.w	r3, r3, r9
 80048d8:	f000 845c 	beq.w	8005194 <__ieee754_pow+0x9cc>
 80048dc:	4b5a      	ldr	r3, [pc, #360]	@ (8004a48 <__ieee754_pow+0x280>)
 80048de:	429e      	cmp	r6, r3
 80048e0:	d908      	bls.n	80048f4 <__ieee754_pow+0x12c>
 80048e2:	f1b8 0f00 	cmp.w	r8, #0
 80048e6:	f2c0 8459 	blt.w	800519c <__ieee754_pow+0x9d4>
 80048ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048ee:	e789      	b.n	8004804 <__ieee754_pow+0x3c>
 80048f0:	2402      	movs	r4, #2
 80048f2:	e7e6      	b.n	80048c2 <__ieee754_pow+0xfa>
 80048f4:	f1b8 0f00 	cmp.w	r8, #0
 80048f8:	f04f 0000 	mov.w	r0, #0
 80048fc:	f04f 0100 	mov.w	r1, #0
 8004900:	da80      	bge.n	8004804 <__ieee754_pow+0x3c>
 8004902:	e9dd 0300 	ldrd	r0, r3, [sp]
 8004906:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800490a:	e77b      	b.n	8004804 <__ieee754_pow+0x3c>
 800490c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8004910:	d106      	bne.n	8004920 <__ieee754_pow+0x158>
 8004912:	4652      	mov	r2, sl
 8004914:	465b      	mov	r3, fp
 8004916:	4650      	mov	r0, sl
 8004918:	4659      	mov	r1, fp
 800491a:	f7fb fddd 	bl	80004d8 <__aeabi_dmul>
 800491e:	e771      	b.n	8004804 <__ieee754_pow+0x3c>
 8004920:	4a4a      	ldr	r2, [pc, #296]	@ (8004a4c <__ieee754_pow+0x284>)
 8004922:	4590      	cmp	r8, r2
 8004924:	d109      	bne.n	800493a <__ieee754_pow+0x172>
 8004926:	2d00      	cmp	r5, #0
 8004928:	db07      	blt.n	800493a <__ieee754_pow+0x172>
 800492a:	4650      	mov	r0, sl
 800492c:	4659      	mov	r1, fp
 800492e:	b011      	add	sp, #68	@ 0x44
 8004930:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004934:	f000 bd12 	b.w	800535c <__ieee754_sqrt>
 8004938:	2400      	movs	r4, #0
 800493a:	4650      	mov	r0, sl
 800493c:	4659      	mov	r1, fp
 800493e:	9302      	str	r3, [sp, #8]
 8004940:	f000 fc6a 	bl	8005218 <fabs>
 8004944:	9b02      	ldr	r3, [sp, #8]
 8004946:	f1b9 0f00 	cmp.w	r9, #0
 800494a:	d127      	bne.n	800499c <__ieee754_pow+0x1d4>
 800494c:	4a3d      	ldr	r2, [pc, #244]	@ (8004a44 <__ieee754_pow+0x27c>)
 800494e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8004952:	4594      	cmp	ip, r2
 8004954:	d000      	beq.n	8004958 <__ieee754_pow+0x190>
 8004956:	bb0e      	cbnz	r6, 800499c <__ieee754_pow+0x1d4>
 8004958:	f1b8 0f00 	cmp.w	r8, #0
 800495c:	da05      	bge.n	800496a <__ieee754_pow+0x1a2>
 800495e:	4602      	mov	r2, r0
 8004960:	460b      	mov	r3, r1
 8004962:	2000      	movs	r0, #0
 8004964:	4937      	ldr	r1, [pc, #220]	@ (8004a44 <__ieee754_pow+0x27c>)
 8004966:	f7fb fee1 	bl	800072c <__aeabi_ddiv>
 800496a:	2d00      	cmp	r5, #0
 800496c:	f6bf af4a 	bge.w	8004804 <__ieee754_pow+0x3c>
 8004970:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8004974:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8004978:	4326      	orrs	r6, r4
 800497a:	d108      	bne.n	800498e <__ieee754_pow+0x1c6>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	4610      	mov	r0, r2
 8004982:	4619      	mov	r1, r3
 8004984:	f7fb fbf0 	bl	8000168 <__aeabi_dsub>
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	e795      	b.n	80048ba <__ieee754_pow+0xf2>
 800498e:	2c01      	cmp	r4, #1
 8004990:	f47f af38 	bne.w	8004804 <__ieee754_pow+0x3c>
 8004994:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004998:	4619      	mov	r1, r3
 800499a:	e733      	b.n	8004804 <__ieee754_pow+0x3c>
 800499c:	0fea      	lsrs	r2, r5, #31
 800499e:	3a01      	subs	r2, #1
 80049a0:	ea52 0c04 	orrs.w	ip, r2, r4
 80049a4:	d102      	bne.n	80049ac <__ieee754_pow+0x1e4>
 80049a6:	4652      	mov	r2, sl
 80049a8:	465b      	mov	r3, fp
 80049aa:	e7e9      	b.n	8004980 <__ieee754_pow+0x1b8>
 80049ac:	f04f 0900 	mov.w	r9, #0
 80049b0:	3c01      	subs	r4, #1
 80049b2:	4314      	orrs	r4, r2
 80049b4:	bf14      	ite	ne
 80049b6:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8004a44 <__ieee754_pow+0x27c>
 80049ba:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8004a50 <__ieee754_pow+0x288>
 80049be:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 80049c2:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 80049c6:	f240 8107 	bls.w	8004bd8 <__ieee754_pow+0x410>
 80049ca:	4b22      	ldr	r3, [pc, #136]	@ (8004a54 <__ieee754_pow+0x28c>)
 80049cc:	429f      	cmp	r7, r3
 80049ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004a48 <__ieee754_pow+0x280>)
 80049d0:	d913      	bls.n	80049fa <__ieee754_pow+0x232>
 80049d2:	429e      	cmp	r6, r3
 80049d4:	d808      	bhi.n	80049e8 <__ieee754_pow+0x220>
 80049d6:	f1b8 0f00 	cmp.w	r8, #0
 80049da:	da08      	bge.n	80049ee <__ieee754_pow+0x226>
 80049dc:	2000      	movs	r0, #0
 80049de:	b011      	add	sp, #68	@ 0x44
 80049e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049e4:	f000 bcb4 	b.w	8005350 <__math_oflow>
 80049e8:	f1b8 0f00 	cmp.w	r8, #0
 80049ec:	dcf6      	bgt.n	80049dc <__ieee754_pow+0x214>
 80049ee:	2000      	movs	r0, #0
 80049f0:	b011      	add	sp, #68	@ 0x44
 80049f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f6:	f000 bca6 	b.w	8005346 <__math_uflow>
 80049fa:	429e      	cmp	r6, r3
 80049fc:	d20c      	bcs.n	8004a18 <__ieee754_pow+0x250>
 80049fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a02:	2200      	movs	r2, #0
 8004a04:	2300      	movs	r3, #0
 8004a06:	f7fb ffd9 	bl	80009bc <__aeabi_dcmplt>
 8004a0a:	3800      	subs	r0, #0
 8004a0c:	bf18      	it	ne
 8004a0e:	2001      	movne	r0, #1
 8004a10:	f1b8 0f00 	cmp.w	r8, #0
 8004a14:	daec      	bge.n	80049f0 <__ieee754_pow+0x228>
 8004a16:	e7e2      	b.n	80049de <__ieee754_pow+0x216>
 8004a18:	4b0a      	ldr	r3, [pc, #40]	@ (8004a44 <__ieee754_pow+0x27c>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	429e      	cmp	r6, r3
 8004a1e:	d91b      	bls.n	8004a58 <__ieee754_pow+0x290>
 8004a20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a24:	2300      	movs	r3, #0
 8004a26:	f7fb ffc9 	bl	80009bc <__aeabi_dcmplt>
 8004a2a:	3800      	subs	r0, #0
 8004a2c:	bf18      	it	ne
 8004a2e:	2001      	movne	r0, #1
 8004a30:	f1b8 0f00 	cmp.w	r8, #0
 8004a34:	dcd3      	bgt.n	80049de <__ieee754_pow+0x216>
 8004a36:	e7db      	b.n	80049f0 <__ieee754_pow+0x228>
 8004a38:	fff00000 	.word	0xfff00000
 8004a3c:	7ff00000 	.word	0x7ff00000
 8004a40:	433fffff 	.word	0x433fffff
 8004a44:	3ff00000 	.word	0x3ff00000
 8004a48:	3fefffff 	.word	0x3fefffff
 8004a4c:	3fe00000 	.word	0x3fe00000
 8004a50:	bff00000 	.word	0xbff00000
 8004a54:	43f00000 	.word	0x43f00000
 8004a58:	4b5b      	ldr	r3, [pc, #364]	@ (8004bc8 <__ieee754_pow+0x400>)
 8004a5a:	f7fb fb85 	bl	8000168 <__aeabi_dsub>
 8004a5e:	a352      	add	r3, pc, #328	@ (adr r3, 8004ba8 <__ieee754_pow+0x3e0>)
 8004a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a64:	4604      	mov	r4, r0
 8004a66:	460d      	mov	r5, r1
 8004a68:	f7fb fd36 	bl	80004d8 <__aeabi_dmul>
 8004a6c:	a350      	add	r3, pc, #320	@ (adr r3, 8004bb0 <__ieee754_pow+0x3e8>)
 8004a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a72:	4606      	mov	r6, r0
 8004a74:	460f      	mov	r7, r1
 8004a76:	4620      	mov	r0, r4
 8004a78:	4629      	mov	r1, r5
 8004a7a:	f7fb fd2d 	bl	80004d8 <__aeabi_dmul>
 8004a7e:	2200      	movs	r2, #0
 8004a80:	4682      	mov	sl, r0
 8004a82:	468b      	mov	fp, r1
 8004a84:	4620      	mov	r0, r4
 8004a86:	4629      	mov	r1, r5
 8004a88:	4b50      	ldr	r3, [pc, #320]	@ (8004bcc <__ieee754_pow+0x404>)
 8004a8a:	f7fb fd25 	bl	80004d8 <__aeabi_dmul>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	a149      	add	r1, pc, #292	@ (adr r1, 8004bb8 <__ieee754_pow+0x3f0>)
 8004a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a98:	f7fb fb66 	bl	8000168 <__aeabi_dsub>
 8004a9c:	4622      	mov	r2, r4
 8004a9e:	462b      	mov	r3, r5
 8004aa0:	f7fb fd1a 	bl	80004d8 <__aeabi_dmul>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	4949      	ldr	r1, [pc, #292]	@ (8004bd0 <__ieee754_pow+0x408>)
 8004aac:	f7fb fb5c 	bl	8000168 <__aeabi_dsub>
 8004ab0:	4622      	mov	r2, r4
 8004ab2:	4680      	mov	r8, r0
 8004ab4:	4689      	mov	r9, r1
 8004ab6:	462b      	mov	r3, r5
 8004ab8:	4620      	mov	r0, r4
 8004aba:	4629      	mov	r1, r5
 8004abc:	f7fb fd0c 	bl	80004d8 <__aeabi_dmul>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4640      	mov	r0, r8
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	f7fb fd06 	bl	80004d8 <__aeabi_dmul>
 8004acc:	a33c      	add	r3, pc, #240	@ (adr r3, 8004bc0 <__ieee754_pow+0x3f8>)
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f7fb fd01 	bl	80004d8 <__aeabi_dmul>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	460b      	mov	r3, r1
 8004ada:	4650      	mov	r0, sl
 8004adc:	4659      	mov	r1, fp
 8004ade:	f7fb fb43 	bl	8000168 <__aeabi_dsub>
 8004ae2:	2400      	movs	r4, #0
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4680      	mov	r8, r0
 8004aea:	4689      	mov	r9, r1
 8004aec:	4630      	mov	r0, r6
 8004aee:	4639      	mov	r1, r7
 8004af0:	f7fb fb3c 	bl	800016c <__adddf3>
 8004af4:	4632      	mov	r2, r6
 8004af6:	463b      	mov	r3, r7
 8004af8:	4620      	mov	r0, r4
 8004afa:	460d      	mov	r5, r1
 8004afc:	f7fb fb34 	bl	8000168 <__aeabi_dsub>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4640      	mov	r0, r8
 8004b06:	4649      	mov	r1, r9
 8004b08:	f7fb fb2e 	bl	8000168 <__aeabi_dsub>
 8004b0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b14:	2300      	movs	r3, #0
 8004b16:	9304      	str	r3, [sp, #16]
 8004b18:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004b1c:	4606      	mov	r6, r0
 8004b1e:	460f      	mov	r7, r1
 8004b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b24:	4652      	mov	r2, sl
 8004b26:	465b      	mov	r3, fp
 8004b28:	f7fb fb1e 	bl	8000168 <__aeabi_dsub>
 8004b2c:	4622      	mov	r2, r4
 8004b2e:	462b      	mov	r3, r5
 8004b30:	f7fb fcd2 	bl	80004d8 <__aeabi_dmul>
 8004b34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b38:	4680      	mov	r8, r0
 8004b3a:	4689      	mov	r9, r1
 8004b3c:	4630      	mov	r0, r6
 8004b3e:	4639      	mov	r1, r7
 8004b40:	f7fb fcca 	bl	80004d8 <__aeabi_dmul>
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	4640      	mov	r0, r8
 8004b4a:	4649      	mov	r1, r9
 8004b4c:	f7fb fb0e 	bl	800016c <__adddf3>
 8004b50:	4652      	mov	r2, sl
 8004b52:	465b      	mov	r3, fp
 8004b54:	4606      	mov	r6, r0
 8004b56:	460f      	mov	r7, r1
 8004b58:	4620      	mov	r0, r4
 8004b5a:	4629      	mov	r1, r5
 8004b5c:	f7fb fcbc 	bl	80004d8 <__aeabi_dmul>
 8004b60:	460b      	mov	r3, r1
 8004b62:	4602      	mov	r2, r0
 8004b64:	4680      	mov	r8, r0
 8004b66:	4689      	mov	r9, r1
 8004b68:	4630      	mov	r0, r6
 8004b6a:	4639      	mov	r1, r7
 8004b6c:	f7fb fafe 	bl	800016c <__adddf3>
 8004b70:	4b18      	ldr	r3, [pc, #96]	@ (8004bd4 <__ieee754_pow+0x40c>)
 8004b72:	4604      	mov	r4, r0
 8004b74:	4299      	cmp	r1, r3
 8004b76:	460d      	mov	r5, r1
 8004b78:	468a      	mov	sl, r1
 8004b7a:	468b      	mov	fp, r1
 8004b7c:	f340 82e0 	ble.w	8005140 <__ieee754_pow+0x978>
 8004b80:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8004b84:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8004b88:	4303      	orrs	r3, r0
 8004b8a:	f000 81df 	beq.w	8004f4c <__ieee754_pow+0x784>
 8004b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b92:	2200      	movs	r2, #0
 8004b94:	2300      	movs	r3, #0
 8004b96:	f7fb ff11 	bl	80009bc <__aeabi_dcmplt>
 8004b9a:	3800      	subs	r0, #0
 8004b9c:	bf18      	it	ne
 8004b9e:	2001      	movne	r0, #1
 8004ba0:	e71d      	b.n	80049de <__ieee754_pow+0x216>
 8004ba2:	bf00      	nop
 8004ba4:	f3af 8000 	nop.w
 8004ba8:	60000000 	.word	0x60000000
 8004bac:	3ff71547 	.word	0x3ff71547
 8004bb0:	f85ddf44 	.word	0xf85ddf44
 8004bb4:	3e54ae0b 	.word	0x3e54ae0b
 8004bb8:	55555555 	.word	0x55555555
 8004bbc:	3fd55555 	.word	0x3fd55555
 8004bc0:	652b82fe 	.word	0x652b82fe
 8004bc4:	3ff71547 	.word	0x3ff71547
 8004bc8:	3ff00000 	.word	0x3ff00000
 8004bcc:	3fd00000 	.word	0x3fd00000
 8004bd0:	3fe00000 	.word	0x3fe00000
 8004bd4:	408fffff 	.word	0x408fffff
 8004bd8:	4ad3      	ldr	r2, [pc, #844]	@ (8004f28 <__ieee754_pow+0x760>)
 8004bda:	402a      	ands	r2, r5
 8004bdc:	2a00      	cmp	r2, #0
 8004bde:	f040 817a 	bne.w	8004ed6 <__ieee754_pow+0x70e>
 8004be2:	4bd2      	ldr	r3, [pc, #840]	@ (8004f2c <__ieee754_pow+0x764>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	f7fb fc77 	bl	80004d8 <__aeabi_dmul>
 8004bea:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8004bee:	460b      	mov	r3, r1
 8004bf0:	151a      	asrs	r2, r3, #20
 8004bf2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8004bf6:	4422      	add	r2, r4
 8004bf8:	920a      	str	r2, [sp, #40]	@ 0x28
 8004bfa:	4acd      	ldr	r2, [pc, #820]	@ (8004f30 <__ieee754_pow+0x768>)
 8004bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c00:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8004c04:	4293      	cmp	r3, r2
 8004c06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8004c0a:	dd08      	ble.n	8004c1e <__ieee754_pow+0x456>
 8004c0c:	4ac9      	ldr	r2, [pc, #804]	@ (8004f34 <__ieee754_pow+0x76c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	f340 8163 	ble.w	8004eda <__ieee754_pow+0x712>
 8004c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c16:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c1e:	2600      	movs	r6, #0
 8004c20:	00f3      	lsls	r3, r6, #3
 8004c22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c24:	4bc4      	ldr	r3, [pc, #784]	@ (8004f38 <__ieee754_pow+0x770>)
 8004c26:	4629      	mov	r1, r5
 8004c28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004c2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004c30:	461a      	mov	r2, r3
 8004c32:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8004c36:	4623      	mov	r3, r4
 8004c38:	4682      	mov	sl, r0
 8004c3a:	f7fb fa95 	bl	8000168 <__aeabi_dsub>
 8004c3e:	4652      	mov	r2, sl
 8004c40:	462b      	mov	r3, r5
 8004c42:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8004c46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004c4a:	f7fb fa8f 	bl	800016c <__adddf3>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	460b      	mov	r3, r1
 8004c52:	2000      	movs	r0, #0
 8004c54:	49b9      	ldr	r1, [pc, #740]	@ (8004f3c <__ieee754_pow+0x774>)
 8004c56:	f7fb fd69 	bl	800072c <__aeabi_ddiv>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004c62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c66:	f7fb fc37 	bl	80004d8 <__aeabi_dmul>
 8004c6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004c6e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8004c72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004c76:	2300      	movs	r3, #0
 8004c78:	2200      	movs	r2, #0
 8004c7a:	46ab      	mov	fp, r5
 8004c7c:	106d      	asrs	r5, r5, #1
 8004c7e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8004c82:	9304      	str	r3, [sp, #16]
 8004c84:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8004c88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004c8c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004c90:	4640      	mov	r0, r8
 8004c92:	4649      	mov	r1, r9
 8004c94:	4614      	mov	r4, r2
 8004c96:	461d      	mov	r5, r3
 8004c98:	f7fb fc1e 	bl	80004d8 <__aeabi_dmul>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ca4:	f7fb fa60 	bl	8000168 <__aeabi_dsub>
 8004ca8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cac:	4606      	mov	r6, r0
 8004cae:	460f      	mov	r7, r1
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	f7fb fa58 	bl	8000168 <__aeabi_dsub>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4650      	mov	r0, sl
 8004cbe:	4659      	mov	r1, fp
 8004cc0:	f7fb fa52 	bl	8000168 <__aeabi_dsub>
 8004cc4:	4642      	mov	r2, r8
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	f7fb fc06 	bl	80004d8 <__aeabi_dmul>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	4639      	mov	r1, r7
 8004cd4:	f7fb fa48 	bl	8000168 <__aeabi_dsub>
 8004cd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004cdc:	f7fb fbfc 	bl	80004d8 <__aeabi_dmul>
 8004ce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ce4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004ce8:	4610      	mov	r0, r2
 8004cea:	4619      	mov	r1, r3
 8004cec:	f7fb fbf4 	bl	80004d8 <__aeabi_dmul>
 8004cf0:	a37b      	add	r3, pc, #492	@ (adr r3, 8004ee0 <__ieee754_pow+0x718>)
 8004cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	460d      	mov	r5, r1
 8004cfa:	f7fb fbed 	bl	80004d8 <__aeabi_dmul>
 8004cfe:	a37a      	add	r3, pc, #488	@ (adr r3, 8004ee8 <__ieee754_pow+0x720>)
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	f7fb fa32 	bl	800016c <__adddf3>
 8004d08:	4622      	mov	r2, r4
 8004d0a:	462b      	mov	r3, r5
 8004d0c:	f7fb fbe4 	bl	80004d8 <__aeabi_dmul>
 8004d10:	a377      	add	r3, pc, #476	@ (adr r3, 8004ef0 <__ieee754_pow+0x728>)
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	f7fb fa29 	bl	800016c <__adddf3>
 8004d1a:	4622      	mov	r2, r4
 8004d1c:	462b      	mov	r3, r5
 8004d1e:	f7fb fbdb 	bl	80004d8 <__aeabi_dmul>
 8004d22:	a375      	add	r3, pc, #468	@ (adr r3, 8004ef8 <__ieee754_pow+0x730>)
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	f7fb fa20 	bl	800016c <__adddf3>
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	462b      	mov	r3, r5
 8004d30:	f7fb fbd2 	bl	80004d8 <__aeabi_dmul>
 8004d34:	a372      	add	r3, pc, #456	@ (adr r3, 8004f00 <__ieee754_pow+0x738>)
 8004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3a:	f7fb fa17 	bl	800016c <__adddf3>
 8004d3e:	4622      	mov	r2, r4
 8004d40:	462b      	mov	r3, r5
 8004d42:	f7fb fbc9 	bl	80004d8 <__aeabi_dmul>
 8004d46:	a370      	add	r3, pc, #448	@ (adr r3, 8004f08 <__ieee754_pow+0x740>)
 8004d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4c:	f7fb fa0e 	bl	800016c <__adddf3>
 8004d50:	4622      	mov	r2, r4
 8004d52:	4606      	mov	r6, r0
 8004d54:	460f      	mov	r7, r1
 8004d56:	462b      	mov	r3, r5
 8004d58:	4620      	mov	r0, r4
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	f7fb fbbc 	bl	80004d8 <__aeabi_dmul>
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	4630      	mov	r0, r6
 8004d66:	4639      	mov	r1, r7
 8004d68:	f7fb fbb6 	bl	80004d8 <__aeabi_dmul>
 8004d6c:	4604      	mov	r4, r0
 8004d6e:	460d      	mov	r5, r1
 8004d70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d74:	4642      	mov	r2, r8
 8004d76:	464b      	mov	r3, r9
 8004d78:	f7fb f9f8 	bl	800016c <__adddf3>
 8004d7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d80:	f7fb fbaa 	bl	80004d8 <__aeabi_dmul>
 8004d84:	4622      	mov	r2, r4
 8004d86:	462b      	mov	r3, r5
 8004d88:	f7fb f9f0 	bl	800016c <__adddf3>
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	4682      	mov	sl, r0
 8004d90:	468b      	mov	fp, r1
 8004d92:	464b      	mov	r3, r9
 8004d94:	4640      	mov	r0, r8
 8004d96:	4649      	mov	r1, r9
 8004d98:	f7fb fb9e 	bl	80004d8 <__aeabi_dmul>
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	4b68      	ldr	r3, [pc, #416]	@ (8004f40 <__ieee754_pow+0x778>)
 8004da0:	4606      	mov	r6, r0
 8004da2:	460f      	mov	r7, r1
 8004da4:	f7fb f9e2 	bl	800016c <__adddf3>
 8004da8:	4652      	mov	r2, sl
 8004daa:	465b      	mov	r3, fp
 8004dac:	f7fb f9de 	bl	800016c <__adddf3>
 8004db0:	2400      	movs	r4, #0
 8004db2:	460d      	mov	r5, r1
 8004db4:	4622      	mov	r2, r4
 8004db6:	460b      	mov	r3, r1
 8004db8:	4640      	mov	r0, r8
 8004dba:	4649      	mov	r1, r9
 8004dbc:	f7fb fb8c 	bl	80004d8 <__aeabi_dmul>
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	4680      	mov	r8, r0
 8004dc4:	4689      	mov	r9, r1
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	4629      	mov	r1, r5
 8004dca:	4b5d      	ldr	r3, [pc, #372]	@ (8004f40 <__ieee754_pow+0x778>)
 8004dcc:	f7fb f9cc 	bl	8000168 <__aeabi_dsub>
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	463b      	mov	r3, r7
 8004dd4:	f7fb f9c8 	bl	8000168 <__aeabi_dsub>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4650      	mov	r0, sl
 8004dde:	4659      	mov	r1, fp
 8004de0:	f7fb f9c2 	bl	8000168 <__aeabi_dsub>
 8004de4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004de8:	f7fb fb76 	bl	80004d8 <__aeabi_dmul>
 8004dec:	4622      	mov	r2, r4
 8004dee:	4606      	mov	r6, r0
 8004df0:	460f      	mov	r7, r1
 8004df2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004df6:	462b      	mov	r3, r5
 8004df8:	f7fb fb6e 	bl	80004d8 <__aeabi_dmul>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4630      	mov	r0, r6
 8004e02:	4639      	mov	r1, r7
 8004e04:	f7fb f9b2 	bl	800016c <__adddf3>
 8004e08:	2400      	movs	r4, #0
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	460f      	mov	r7, r1
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4640      	mov	r0, r8
 8004e14:	4649      	mov	r1, r9
 8004e16:	f7fb f9a9 	bl	800016c <__adddf3>
 8004e1a:	a33d      	add	r3, pc, #244	@ (adr r3, 8004f10 <__ieee754_pow+0x748>)
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	4620      	mov	r0, r4
 8004e22:	460d      	mov	r5, r1
 8004e24:	f7fb fb58 	bl	80004d8 <__aeabi_dmul>
 8004e28:	4642      	mov	r2, r8
 8004e2a:	464b      	mov	r3, r9
 8004e2c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004e30:	4620      	mov	r0, r4
 8004e32:	4629      	mov	r1, r5
 8004e34:	f7fb f998 	bl	8000168 <__aeabi_dsub>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4639      	mov	r1, r7
 8004e40:	f7fb f992 	bl	8000168 <__aeabi_dsub>
 8004e44:	a334      	add	r3, pc, #208	@ (adr r3, 8004f18 <__ieee754_pow+0x750>)
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	f7fb fb45 	bl	80004d8 <__aeabi_dmul>
 8004e4e:	a334      	add	r3, pc, #208	@ (adr r3, 8004f20 <__ieee754_pow+0x758>)
 8004e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e54:	4606      	mov	r6, r0
 8004e56:	460f      	mov	r7, r1
 8004e58:	4620      	mov	r0, r4
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	f7fb fb3c 	bl	80004d8 <__aeabi_dmul>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4630      	mov	r0, r6
 8004e66:	4639      	mov	r1, r7
 8004e68:	f7fb f980 	bl	800016c <__adddf3>
 8004e6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e6e:	4b35      	ldr	r3, [pc, #212]	@ (8004f44 <__ieee754_pow+0x77c>)
 8004e70:	2400      	movs	r4, #0
 8004e72:	4413      	add	r3, r2
 8004e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e78:	f7fb f978 	bl	800016c <__adddf3>
 8004e7c:	4682      	mov	sl, r0
 8004e7e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004e80:	468b      	mov	fp, r1
 8004e82:	f7fb fabf 	bl	8000404 <__aeabi_i2d>
 8004e86:	4606      	mov	r6, r0
 8004e88:	460f      	mov	r7, r1
 8004e8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f48 <__ieee754_pow+0x780>)
 8004e8e:	4413      	add	r3, r2
 8004e90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e94:	4652      	mov	r2, sl
 8004e96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e9a:	465b      	mov	r3, fp
 8004e9c:	f7fb f966 	bl	800016c <__adddf3>
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	f7fb f962 	bl	800016c <__adddf3>
 8004ea8:	4632      	mov	r2, r6
 8004eaa:	463b      	mov	r3, r7
 8004eac:	f7fb f95e 	bl	800016c <__adddf3>
 8004eb0:	4632      	mov	r2, r6
 8004eb2:	463b      	mov	r3, r7
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	460d      	mov	r5, r1
 8004eb8:	f7fb f956 	bl	8000168 <__aeabi_dsub>
 8004ebc:	4642      	mov	r2, r8
 8004ebe:	464b      	mov	r3, r9
 8004ec0:	f7fb f952 	bl	8000168 <__aeabi_dsub>
 8004ec4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ec8:	f7fb f94e 	bl	8000168 <__aeabi_dsub>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4650      	mov	r0, sl
 8004ed2:	4659      	mov	r1, fp
 8004ed4:	e618      	b.n	8004b08 <__ieee754_pow+0x340>
 8004ed6:	2400      	movs	r4, #0
 8004ed8:	e68a      	b.n	8004bf0 <__ieee754_pow+0x428>
 8004eda:	2601      	movs	r6, #1
 8004edc:	e6a0      	b.n	8004c20 <__ieee754_pow+0x458>
 8004ede:	bf00      	nop
 8004ee0:	4a454eef 	.word	0x4a454eef
 8004ee4:	3fca7e28 	.word	0x3fca7e28
 8004ee8:	93c9db65 	.word	0x93c9db65
 8004eec:	3fcd864a 	.word	0x3fcd864a
 8004ef0:	a91d4101 	.word	0xa91d4101
 8004ef4:	3fd17460 	.word	0x3fd17460
 8004ef8:	518f264d 	.word	0x518f264d
 8004efc:	3fd55555 	.word	0x3fd55555
 8004f00:	db6fabff 	.word	0xdb6fabff
 8004f04:	3fdb6db6 	.word	0x3fdb6db6
 8004f08:	33333303 	.word	0x33333303
 8004f0c:	3fe33333 	.word	0x3fe33333
 8004f10:	e0000000 	.word	0xe0000000
 8004f14:	3feec709 	.word	0x3feec709
 8004f18:	dc3a03fd 	.word	0xdc3a03fd
 8004f1c:	3feec709 	.word	0x3feec709
 8004f20:	145b01f5 	.word	0x145b01f5
 8004f24:	be3e2fe0 	.word	0xbe3e2fe0
 8004f28:	7ff00000 	.word	0x7ff00000
 8004f2c:	43400000 	.word	0x43400000
 8004f30:	0003988e 	.word	0x0003988e
 8004f34:	000bb679 	.word	0x000bb679
 8004f38:	08008118 	.word	0x08008118
 8004f3c:	3ff00000 	.word	0x3ff00000
 8004f40:	40080000 	.word	0x40080000
 8004f44:	080080f8 	.word	0x080080f8
 8004f48:	08008108 	.word	0x08008108
 8004f4c:	a39a      	add	r3, pc, #616	@ (adr r3, 80051b8 <__ieee754_pow+0x9f0>)
 8004f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f52:	4630      	mov	r0, r6
 8004f54:	4639      	mov	r1, r7
 8004f56:	f7fb f909 	bl	800016c <__adddf3>
 8004f5a:	4642      	mov	r2, r8
 8004f5c:	e9cd 0100 	strd	r0, r1, [sp]
 8004f60:	464b      	mov	r3, r9
 8004f62:	4620      	mov	r0, r4
 8004f64:	4629      	mov	r1, r5
 8004f66:	f7fb f8ff 	bl	8000168 <__aeabi_dsub>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f72:	f7fb fd41 	bl	80009f8 <__aeabi_dcmpgt>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f47f ae09 	bne.w	8004b8e <__ieee754_pow+0x3c6>
 8004f7c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004f80:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8004f84:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8004f88:	fa43 fa0a 	asr.w	sl, r3, sl
 8004f8c:	44da      	add	sl, fp
 8004f8e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8004f92:	489b      	ldr	r0, [pc, #620]	@ (8005200 <__ieee754_pow+0xa38>)
 8004f94:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8004f98:	4108      	asrs	r0, r1
 8004f9a:	ea00 030a 	and.w	r3, r0, sl
 8004f9e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8004fa2:	f1c1 0114 	rsb	r1, r1, #20
 8004fa6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8004faa:	4640      	mov	r0, r8
 8004fac:	fa4a fa01 	asr.w	sl, sl, r1
 8004fb0:	f1bb 0f00 	cmp.w	fp, #0
 8004fb4:	4649      	mov	r1, r9
 8004fb6:	f04f 0200 	mov.w	r2, #0
 8004fba:	bfb8      	it	lt
 8004fbc:	f1ca 0a00 	rsblt	sl, sl, #0
 8004fc0:	f7fb f8d2 	bl	8000168 <__aeabi_dsub>
 8004fc4:	4680      	mov	r8, r0
 8004fc6:	4689      	mov	r9, r1
 8004fc8:	2400      	movs	r4, #0
 8004fca:	4632      	mov	r2, r6
 8004fcc:	463b      	mov	r3, r7
 8004fce:	4640      	mov	r0, r8
 8004fd0:	4649      	mov	r1, r9
 8004fd2:	f7fb f8cb 	bl	800016c <__adddf3>
 8004fd6:	a37a      	add	r3, pc, #488	@ (adr r3, 80051c0 <__ieee754_pow+0x9f8>)
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	4620      	mov	r0, r4
 8004fde:	460d      	mov	r5, r1
 8004fe0:	f7fb fa7a 	bl	80004d8 <__aeabi_dmul>
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	464b      	mov	r3, r9
 8004fe8:	e9cd 0100 	strd	r0, r1, [sp]
 8004fec:	4620      	mov	r0, r4
 8004fee:	4629      	mov	r1, r5
 8004ff0:	f7fb f8ba 	bl	8000168 <__aeabi_dsub>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	4639      	mov	r1, r7
 8004ffc:	f7fb f8b4 	bl	8000168 <__aeabi_dsub>
 8005000:	a371      	add	r3, pc, #452	@ (adr r3, 80051c8 <__ieee754_pow+0xa00>)
 8005002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005006:	f7fb fa67 	bl	80004d8 <__aeabi_dmul>
 800500a:	a371      	add	r3, pc, #452	@ (adr r3, 80051d0 <__ieee754_pow+0xa08>)
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	4680      	mov	r8, r0
 8005012:	4689      	mov	r9, r1
 8005014:	4620      	mov	r0, r4
 8005016:	4629      	mov	r1, r5
 8005018:	f7fb fa5e 	bl	80004d8 <__aeabi_dmul>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4640      	mov	r0, r8
 8005022:	4649      	mov	r1, r9
 8005024:	f7fb f8a2 	bl	800016c <__adddf3>
 8005028:	4604      	mov	r4, r0
 800502a:	460d      	mov	r5, r1
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005034:	f7fb f89a 	bl	800016c <__adddf3>
 8005038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800503c:	4680      	mov	r8, r0
 800503e:	4689      	mov	r9, r1
 8005040:	f7fb f892 	bl	8000168 <__aeabi_dsub>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4620      	mov	r0, r4
 800504a:	4629      	mov	r1, r5
 800504c:	f7fb f88c 	bl	8000168 <__aeabi_dsub>
 8005050:	4642      	mov	r2, r8
 8005052:	4606      	mov	r6, r0
 8005054:	460f      	mov	r7, r1
 8005056:	464b      	mov	r3, r9
 8005058:	4640      	mov	r0, r8
 800505a:	4649      	mov	r1, r9
 800505c:	f7fb fa3c 	bl	80004d8 <__aeabi_dmul>
 8005060:	a35d      	add	r3, pc, #372	@ (adr r3, 80051d8 <__ieee754_pow+0xa10>)
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	4604      	mov	r4, r0
 8005068:	460d      	mov	r5, r1
 800506a:	f7fb fa35 	bl	80004d8 <__aeabi_dmul>
 800506e:	a35c      	add	r3, pc, #368	@ (adr r3, 80051e0 <__ieee754_pow+0xa18>)
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	f7fb f878 	bl	8000168 <__aeabi_dsub>
 8005078:	4622      	mov	r2, r4
 800507a:	462b      	mov	r3, r5
 800507c:	f7fb fa2c 	bl	80004d8 <__aeabi_dmul>
 8005080:	a359      	add	r3, pc, #356	@ (adr r3, 80051e8 <__ieee754_pow+0xa20>)
 8005082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005086:	f7fb f871 	bl	800016c <__adddf3>
 800508a:	4622      	mov	r2, r4
 800508c:	462b      	mov	r3, r5
 800508e:	f7fb fa23 	bl	80004d8 <__aeabi_dmul>
 8005092:	a357      	add	r3, pc, #348	@ (adr r3, 80051f0 <__ieee754_pow+0xa28>)
 8005094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005098:	f7fb f866 	bl	8000168 <__aeabi_dsub>
 800509c:	4622      	mov	r2, r4
 800509e:	462b      	mov	r3, r5
 80050a0:	f7fb fa1a 	bl	80004d8 <__aeabi_dmul>
 80050a4:	a354      	add	r3, pc, #336	@ (adr r3, 80051f8 <__ieee754_pow+0xa30>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	f7fb f85f 	bl	800016c <__adddf3>
 80050ae:	4622      	mov	r2, r4
 80050b0:	462b      	mov	r3, r5
 80050b2:	f7fb fa11 	bl	80004d8 <__aeabi_dmul>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4640      	mov	r0, r8
 80050bc:	4649      	mov	r1, r9
 80050be:	f7fb f853 	bl	8000168 <__aeabi_dsub>
 80050c2:	4604      	mov	r4, r0
 80050c4:	460d      	mov	r5, r1
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	4640      	mov	r0, r8
 80050cc:	4649      	mov	r1, r9
 80050ce:	f7fb fa03 	bl	80004d8 <__aeabi_dmul>
 80050d2:	2200      	movs	r2, #0
 80050d4:	e9cd 0100 	strd	r0, r1, [sp]
 80050d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	f7fb f842 	bl	8000168 <__aeabi_dsub>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050ec:	f7fb fb1e 	bl	800072c <__aeabi_ddiv>
 80050f0:	4632      	mov	r2, r6
 80050f2:	4604      	mov	r4, r0
 80050f4:	460d      	mov	r5, r1
 80050f6:	463b      	mov	r3, r7
 80050f8:	4640      	mov	r0, r8
 80050fa:	4649      	mov	r1, r9
 80050fc:	f7fb f9ec 	bl	80004d8 <__aeabi_dmul>
 8005100:	4632      	mov	r2, r6
 8005102:	463b      	mov	r3, r7
 8005104:	f7fb f832 	bl	800016c <__adddf3>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	4620      	mov	r0, r4
 800510e:	4629      	mov	r1, r5
 8005110:	f7fb f82a 	bl	8000168 <__aeabi_dsub>
 8005114:	4642      	mov	r2, r8
 8005116:	464b      	mov	r3, r9
 8005118:	f7fb f826 	bl	8000168 <__aeabi_dsub>
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	2000      	movs	r0, #0
 8005122:	4938      	ldr	r1, [pc, #224]	@ (8005204 <__ieee754_pow+0xa3c>)
 8005124:	f7fb f820 	bl	8000168 <__aeabi_dsub>
 8005128:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800512c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8005130:	da2e      	bge.n	8005190 <__ieee754_pow+0x9c8>
 8005132:	4652      	mov	r2, sl
 8005134:	f000 f874 	bl	8005220 <scalbn>
 8005138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800513c:	f7ff bbed 	b.w	800491a <__ieee754_pow+0x152>
 8005140:	4c31      	ldr	r4, [pc, #196]	@ (8005208 <__ieee754_pow+0xa40>)
 8005142:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005146:	42a3      	cmp	r3, r4
 8005148:	d91a      	bls.n	8005180 <__ieee754_pow+0x9b8>
 800514a:	4b30      	ldr	r3, [pc, #192]	@ (800520c <__ieee754_pow+0xa44>)
 800514c:	440b      	add	r3, r1
 800514e:	4303      	orrs	r3, r0
 8005150:	d009      	beq.n	8005166 <__ieee754_pow+0x99e>
 8005152:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005156:	2200      	movs	r2, #0
 8005158:	2300      	movs	r3, #0
 800515a:	f7fb fc2f 	bl	80009bc <__aeabi_dcmplt>
 800515e:	3800      	subs	r0, #0
 8005160:	bf18      	it	ne
 8005162:	2001      	movne	r0, #1
 8005164:	e444      	b.n	80049f0 <__ieee754_pow+0x228>
 8005166:	4642      	mov	r2, r8
 8005168:	464b      	mov	r3, r9
 800516a:	f7fa fffd 	bl	8000168 <__aeabi_dsub>
 800516e:	4632      	mov	r2, r6
 8005170:	463b      	mov	r3, r7
 8005172:	f7fb fc37 	bl	80009e4 <__aeabi_dcmpge>
 8005176:	2800      	cmp	r0, #0
 8005178:	d1eb      	bne.n	8005152 <__ieee754_pow+0x98a>
 800517a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8005210 <__ieee754_pow+0xa48>
 800517e:	e6fd      	b.n	8004f7c <__ieee754_pow+0x7b4>
 8005180:	469a      	mov	sl, r3
 8005182:	4b24      	ldr	r3, [pc, #144]	@ (8005214 <__ieee754_pow+0xa4c>)
 8005184:	459a      	cmp	sl, r3
 8005186:	f63f aef9 	bhi.w	8004f7c <__ieee754_pow+0x7b4>
 800518a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800518e:	e71b      	b.n	8004fc8 <__ieee754_pow+0x800>
 8005190:	4621      	mov	r1, r4
 8005192:	e7d1      	b.n	8005138 <__ieee754_pow+0x970>
 8005194:	2000      	movs	r0, #0
 8005196:	491b      	ldr	r1, [pc, #108]	@ (8005204 <__ieee754_pow+0xa3c>)
 8005198:	f7ff bb34 	b.w	8004804 <__ieee754_pow+0x3c>
 800519c:	2000      	movs	r0, #0
 800519e:	2100      	movs	r1, #0
 80051a0:	f7ff bb30 	b.w	8004804 <__ieee754_pow+0x3c>
 80051a4:	4650      	mov	r0, sl
 80051a6:	4659      	mov	r1, fp
 80051a8:	f7ff bb2c 	b.w	8004804 <__ieee754_pow+0x3c>
 80051ac:	460c      	mov	r4, r1
 80051ae:	f7ff bb79 	b.w	80048a4 <__ieee754_pow+0xdc>
 80051b2:	2400      	movs	r4, #0
 80051b4:	f7ff bb64 	b.w	8004880 <__ieee754_pow+0xb8>
 80051b8:	652b82fe 	.word	0x652b82fe
 80051bc:	3c971547 	.word	0x3c971547
 80051c0:	00000000 	.word	0x00000000
 80051c4:	3fe62e43 	.word	0x3fe62e43
 80051c8:	fefa39ef 	.word	0xfefa39ef
 80051cc:	3fe62e42 	.word	0x3fe62e42
 80051d0:	0ca86c39 	.word	0x0ca86c39
 80051d4:	be205c61 	.word	0xbe205c61
 80051d8:	72bea4d0 	.word	0x72bea4d0
 80051dc:	3e663769 	.word	0x3e663769
 80051e0:	c5d26bf1 	.word	0xc5d26bf1
 80051e4:	3ebbbd41 	.word	0x3ebbbd41
 80051e8:	af25de2c 	.word	0xaf25de2c
 80051ec:	3f11566a 	.word	0x3f11566a
 80051f0:	16bebd93 	.word	0x16bebd93
 80051f4:	3f66c16c 	.word	0x3f66c16c
 80051f8:	5555553e 	.word	0x5555553e
 80051fc:	3fc55555 	.word	0x3fc55555
 8005200:	fff00000 	.word	0xfff00000
 8005204:	3ff00000 	.word	0x3ff00000
 8005208:	4090cbff 	.word	0x4090cbff
 800520c:	3f6f3400 	.word	0x3f6f3400
 8005210:	4090cc00 	.word	0x4090cc00
 8005214:	3fe00000 	.word	0x3fe00000

08005218 <fabs>:
 8005218:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800521c:	4619      	mov	r1, r3
 800521e:	4770      	bx	lr

08005220 <scalbn>:
 8005220:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8005224:	4616      	mov	r6, r2
 8005226:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800522a:	4683      	mov	fp, r0
 800522c:	468c      	mov	ip, r1
 800522e:	460b      	mov	r3, r1
 8005230:	b982      	cbnz	r2, 8005254 <scalbn+0x34>
 8005232:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005236:	4303      	orrs	r3, r0
 8005238:	d039      	beq.n	80052ae <scalbn+0x8e>
 800523a:	4b2f      	ldr	r3, [pc, #188]	@ (80052f8 <scalbn+0xd8>)
 800523c:	2200      	movs	r2, #0
 800523e:	f7fb f94b 	bl	80004d8 <__aeabi_dmul>
 8005242:	4b2e      	ldr	r3, [pc, #184]	@ (80052fc <scalbn+0xdc>)
 8005244:	4683      	mov	fp, r0
 8005246:	429e      	cmp	r6, r3
 8005248:	468c      	mov	ip, r1
 800524a:	da0d      	bge.n	8005268 <scalbn+0x48>
 800524c:	a326      	add	r3, pc, #152	@ (adr r3, 80052e8 <scalbn+0xc8>)
 800524e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005252:	e01b      	b.n	800528c <scalbn+0x6c>
 8005254:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8005258:	42ba      	cmp	r2, r7
 800525a:	d109      	bne.n	8005270 <scalbn+0x50>
 800525c:	4602      	mov	r2, r0
 800525e:	f7fa ff85 	bl	800016c <__adddf3>
 8005262:	4683      	mov	fp, r0
 8005264:	468c      	mov	ip, r1
 8005266:	e022      	b.n	80052ae <scalbn+0x8e>
 8005268:	460b      	mov	r3, r1
 800526a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800526e:	3a36      	subs	r2, #54	@ 0x36
 8005270:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005274:	428e      	cmp	r6, r1
 8005276:	dd0c      	ble.n	8005292 <scalbn+0x72>
 8005278:	a31d      	add	r3, pc, #116	@ (adr r3, 80052f0 <scalbn+0xd0>)
 800527a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527e:	461c      	mov	r4, r3
 8005280:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8005284:	f361 74df 	bfi	r4, r1, #31, #1
 8005288:	4621      	mov	r1, r4
 800528a:	481d      	ldr	r0, [pc, #116]	@ (8005300 <scalbn+0xe0>)
 800528c:	f7fb f924 	bl	80004d8 <__aeabi_dmul>
 8005290:	e7e7      	b.n	8005262 <scalbn+0x42>
 8005292:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005296:	4432      	add	r2, r6
 8005298:	428a      	cmp	r2, r1
 800529a:	dced      	bgt.n	8005278 <scalbn+0x58>
 800529c:	2a00      	cmp	r2, #0
 800529e:	dd0a      	ble.n	80052b6 <scalbn+0x96>
 80052a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80052a4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80052a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80052ac:	46ac      	mov	ip, r5
 80052ae:	4658      	mov	r0, fp
 80052b0:	4661      	mov	r1, ip
 80052b2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80052b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80052ba:	da09      	bge.n	80052d0 <scalbn+0xb0>
 80052bc:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 80052c0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 80052c4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 80052c8:	480e      	ldr	r0, [pc, #56]	@ (8005304 <scalbn+0xe4>)
 80052ca:	f041 011f 	orr.w	r1, r1, #31
 80052ce:	e7bd      	b.n	800524c <scalbn+0x2c>
 80052d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80052d4:	3236      	adds	r2, #54	@ 0x36
 80052d6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80052da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80052de:	4658      	mov	r0, fp
 80052e0:	4629      	mov	r1, r5
 80052e2:	2200      	movs	r2, #0
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <scalbn+0xe8>)
 80052e6:	e7d1      	b.n	800528c <scalbn+0x6c>
 80052e8:	c2f8f359 	.word	0xc2f8f359
 80052ec:	01a56e1f 	.word	0x01a56e1f
 80052f0:	8800759c 	.word	0x8800759c
 80052f4:	7e37e43c 	.word	0x7e37e43c
 80052f8:	43500000 	.word	0x43500000
 80052fc:	ffff3cb0 	.word	0xffff3cb0
 8005300:	8800759c 	.word	0x8800759c
 8005304:	c2f8f359 	.word	0xc2f8f359
 8005308:	3c900000 	.word	0x3c900000

0800530c <with_errno>:
 800530c:	b570      	push	{r4, r5, r6, lr}
 800530e:	4604      	mov	r4, r0
 8005310:	460d      	mov	r5, r1
 8005312:	4616      	mov	r6, r2
 8005314:	f000 ff58 	bl	80061c8 <__errno>
 8005318:	4629      	mov	r1, r5
 800531a:	6006      	str	r6, [r0, #0]
 800531c:	4620      	mov	r0, r4
 800531e:	bd70      	pop	{r4, r5, r6, pc}

08005320 <xflow>:
 8005320:	b513      	push	{r0, r1, r4, lr}
 8005322:	4604      	mov	r4, r0
 8005324:	4619      	mov	r1, r3
 8005326:	4610      	mov	r0, r2
 8005328:	b10c      	cbz	r4, 800532e <xflow+0xe>
 800532a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800532e:	e9cd 2300 	strd	r2, r3, [sp]
 8005332:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005336:	f7fb f8cf 	bl	80004d8 <__aeabi_dmul>
 800533a:	2222      	movs	r2, #34	@ 0x22
 800533c:	b002      	add	sp, #8
 800533e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005342:	f7ff bfe3 	b.w	800530c <with_errno>

08005346 <__math_uflow>:
 8005346:	2200      	movs	r2, #0
 8005348:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800534c:	f7ff bfe8 	b.w	8005320 <xflow>

08005350 <__math_oflow>:
 8005350:	2200      	movs	r2, #0
 8005352:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8005356:	f7ff bfe3 	b.w	8005320 <xflow>
	...

0800535c <__ieee754_sqrt>:
 800535c:	4a67      	ldr	r2, [pc, #412]	@ (80054fc <__ieee754_sqrt+0x1a0>)
 800535e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005362:	438a      	bics	r2, r1
 8005364:	4606      	mov	r6, r0
 8005366:	460f      	mov	r7, r1
 8005368:	460b      	mov	r3, r1
 800536a:	4604      	mov	r4, r0
 800536c:	d10e      	bne.n	800538c <__ieee754_sqrt+0x30>
 800536e:	4602      	mov	r2, r0
 8005370:	f7fb f8b2 	bl	80004d8 <__aeabi_dmul>
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	4630      	mov	r0, r6
 800537a:	4639      	mov	r1, r7
 800537c:	f7fa fef6 	bl	800016c <__adddf3>
 8005380:	4606      	mov	r6, r0
 8005382:	460f      	mov	r7, r1
 8005384:	4630      	mov	r0, r6
 8005386:	4639      	mov	r1, r7
 8005388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800538c:	2900      	cmp	r1, #0
 800538e:	dc0c      	bgt.n	80053aa <__ieee754_sqrt+0x4e>
 8005390:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8005394:	4302      	orrs	r2, r0
 8005396:	d0f5      	beq.n	8005384 <__ieee754_sqrt+0x28>
 8005398:	b189      	cbz	r1, 80053be <__ieee754_sqrt+0x62>
 800539a:	4602      	mov	r2, r0
 800539c:	f7fa fee4 	bl	8000168 <__aeabi_dsub>
 80053a0:	4602      	mov	r2, r0
 80053a2:	460b      	mov	r3, r1
 80053a4:	f7fb f9c2 	bl	800072c <__aeabi_ddiv>
 80053a8:	e7ea      	b.n	8005380 <__ieee754_sqrt+0x24>
 80053aa:	150a      	asrs	r2, r1, #20
 80053ac:	d115      	bne.n	80053da <__ieee754_sqrt+0x7e>
 80053ae:	2100      	movs	r1, #0
 80053b0:	e009      	b.n	80053c6 <__ieee754_sqrt+0x6a>
 80053b2:	0ae3      	lsrs	r3, r4, #11
 80053b4:	3a15      	subs	r2, #21
 80053b6:	0564      	lsls	r4, r4, #21
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0fa      	beq.n	80053b2 <__ieee754_sqrt+0x56>
 80053bc:	e7f7      	b.n	80053ae <__ieee754_sqrt+0x52>
 80053be:	460a      	mov	r2, r1
 80053c0:	e7fa      	b.n	80053b8 <__ieee754_sqrt+0x5c>
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	3101      	adds	r1, #1
 80053c6:	02d8      	lsls	r0, r3, #11
 80053c8:	d5fb      	bpl.n	80053c2 <__ieee754_sqrt+0x66>
 80053ca:	1e48      	subs	r0, r1, #1
 80053cc:	1a12      	subs	r2, r2, r0
 80053ce:	f1c1 0020 	rsb	r0, r1, #32
 80053d2:	fa24 f000 	lsr.w	r0, r4, r0
 80053d6:	4303      	orrs	r3, r0
 80053d8:	408c      	lsls	r4, r1
 80053da:	2600      	movs	r6, #0
 80053dc:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80053e0:	2116      	movs	r1, #22
 80053e2:	07d2      	lsls	r2, r2, #31
 80053e4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80053e8:	4632      	mov	r2, r6
 80053ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053f2:	bf5c      	itt	pl
 80053f4:	005b      	lslpl	r3, r3, #1
 80053f6:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80053fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80053fe:	bf58      	it	pl
 8005400:	0064      	lslpl	r4, r4, #1
 8005402:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8005406:	107f      	asrs	r7, r7, #1
 8005408:	0064      	lsls	r4, r4, #1
 800540a:	1815      	adds	r5, r2, r0
 800540c:	429d      	cmp	r5, r3
 800540e:	bfde      	ittt	le
 8005410:	182a      	addle	r2, r5, r0
 8005412:	1b5b      	suble	r3, r3, r5
 8005414:	1836      	addle	r6, r6, r0
 8005416:	0fe5      	lsrs	r5, r4, #31
 8005418:	3901      	subs	r1, #1
 800541a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800541e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8005422:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8005426:	d1f0      	bne.n	800540a <__ieee754_sqrt+0xae>
 8005428:	460d      	mov	r5, r1
 800542a:	f04f 0a20 	mov.w	sl, #32
 800542e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8005432:	429a      	cmp	r2, r3
 8005434:	eb01 0c00 	add.w	ip, r1, r0
 8005438:	db02      	blt.n	8005440 <__ieee754_sqrt+0xe4>
 800543a:	d113      	bne.n	8005464 <__ieee754_sqrt+0x108>
 800543c:	45a4      	cmp	ip, r4
 800543e:	d811      	bhi.n	8005464 <__ieee754_sqrt+0x108>
 8005440:	f1bc 0f00 	cmp.w	ip, #0
 8005444:	eb0c 0100 	add.w	r1, ip, r0
 8005448:	da42      	bge.n	80054d0 <__ieee754_sqrt+0x174>
 800544a:	2900      	cmp	r1, #0
 800544c:	db40      	blt.n	80054d0 <__ieee754_sqrt+0x174>
 800544e:	f102 0e01 	add.w	lr, r2, #1
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	4672      	mov	r2, lr
 8005456:	45a4      	cmp	ip, r4
 8005458:	bf88      	it	hi
 800545a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800545e:	eba4 040c 	sub.w	r4, r4, ip
 8005462:	4405      	add	r5, r0
 8005464:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8005468:	f1ba 0a01 	subs.w	sl, sl, #1
 800546c:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8005470:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8005474:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8005478:	d1db      	bne.n	8005432 <__ieee754_sqrt+0xd6>
 800547a:	431c      	orrs	r4, r3
 800547c:	d01a      	beq.n	80054b4 <__ieee754_sqrt+0x158>
 800547e:	4c20      	ldr	r4, [pc, #128]	@ (8005500 <__ieee754_sqrt+0x1a4>)
 8005480:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8005504 <__ieee754_sqrt+0x1a8>
 8005484:	e9d4 0100 	ldrd	r0, r1, [r4]
 8005488:	e9db 2300 	ldrd	r2, r3, [fp]
 800548c:	f7fa fe6c 	bl	8000168 <__aeabi_dsub>
 8005490:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4640      	mov	r0, r8
 800549a:	4649      	mov	r1, r9
 800549c:	f7fb fa98 	bl	80009d0 <__aeabi_dcmple>
 80054a0:	b140      	cbz	r0, 80054b4 <__ieee754_sqrt+0x158>
 80054a2:	e9d4 0100 	ldrd	r0, r1, [r4]
 80054a6:	e9db 2300 	ldrd	r2, r3, [fp]
 80054aa:	f1b5 3fff 	cmp.w	r5, #4294967295
 80054ae:	d111      	bne.n	80054d4 <__ieee754_sqrt+0x178>
 80054b0:	4655      	mov	r5, sl
 80054b2:	3601      	adds	r6, #1
 80054b4:	1072      	asrs	r2, r6, #1
 80054b6:	086b      	lsrs	r3, r5, #1
 80054b8:	07f1      	lsls	r1, r6, #31
 80054ba:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80054be:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80054c2:	bf48      	it	mi
 80054c4:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80054c8:	4618      	mov	r0, r3
 80054ca:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 80054ce:	e757      	b.n	8005380 <__ieee754_sqrt+0x24>
 80054d0:	4696      	mov	lr, r2
 80054d2:	e7be      	b.n	8005452 <__ieee754_sqrt+0xf6>
 80054d4:	f7fa fe4a 	bl	800016c <__adddf3>
 80054d8:	e9d4 8900 	ldrd	r8, r9, [r4]
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	4640      	mov	r0, r8
 80054e2:	4649      	mov	r1, r9
 80054e4:	f7fb fa6a 	bl	80009bc <__aeabi_dcmplt>
 80054e8:	b120      	cbz	r0, 80054f4 <__ieee754_sqrt+0x198>
 80054ea:	1ca8      	adds	r0, r5, #2
 80054ec:	bf08      	it	eq
 80054ee:	3601      	addeq	r6, #1
 80054f0:	3502      	adds	r5, #2
 80054f2:	e7df      	b.n	80054b4 <__ieee754_sqrt+0x158>
 80054f4:	1c6b      	adds	r3, r5, #1
 80054f6:	f023 0501 	bic.w	r5, r3, #1
 80054fa:	e7db      	b.n	80054b4 <__ieee754_sqrt+0x158>
 80054fc:	7ff00000 	.word	0x7ff00000
 8005500:	200000c0 	.word	0x200000c0
 8005504:	200000b8 	.word	0x200000b8

08005508 <__assert_func>:
 8005508:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800550a:	4614      	mov	r4, r2
 800550c:	461a      	mov	r2, r3
 800550e:	4b09      	ldr	r3, [pc, #36]	@ (8005534 <__assert_func+0x2c>)
 8005510:	4605      	mov	r5, r0
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68d8      	ldr	r0, [r3, #12]
 8005516:	b954      	cbnz	r4, 800552e <__assert_func+0x26>
 8005518:	4b07      	ldr	r3, [pc, #28]	@ (8005538 <__assert_func+0x30>)
 800551a:	461c      	mov	r4, r3
 800551c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005520:	9100      	str	r1, [sp, #0]
 8005522:	462b      	mov	r3, r5
 8005524:	4905      	ldr	r1, [pc, #20]	@ (800553c <__assert_func+0x34>)
 8005526:	f000 fd7b 	bl	8006020 <fiprintf>
 800552a:	f000 fe88 	bl	800623e <abort>
 800552e:	4b04      	ldr	r3, [pc, #16]	@ (8005540 <__assert_func+0x38>)
 8005530:	e7f4      	b.n	800551c <__assert_func+0x14>
 8005532:	bf00      	nop
 8005534:	200000d4 	.word	0x200000d4
 8005538:	08008163 	.word	0x08008163
 800553c:	08008135 	.word	0x08008135
 8005540:	08008128 	.word	0x08008128

08005544 <exit>:
 8005544:	b508      	push	{r3, lr}
 8005546:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <exit+0x1c>)
 8005548:	4604      	mov	r4, r0
 800554a:	b113      	cbz	r3, 8005552 <exit+0xe>
 800554c:	2100      	movs	r1, #0
 800554e:	f3af 8000 	nop.w
 8005552:	4b04      	ldr	r3, [pc, #16]	@ (8005564 <exit+0x20>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	b103      	cbz	r3, 800555a <exit+0x16>
 8005558:	4798      	blx	r3
 800555a:	4620      	mov	r0, r4
 800555c:	f7fd f933 	bl	80027c6 <_exit>
 8005560:	00000000 	.word	0x00000000
 8005564:	20000a5c 	.word	0x20000a5c

08005568 <__itoa>:
 8005568:	1e93      	subs	r3, r2, #2
 800556a:	2b22      	cmp	r3, #34	@ 0x22
 800556c:	b510      	push	{r4, lr}
 800556e:	460c      	mov	r4, r1
 8005570:	d904      	bls.n	800557c <__itoa+0x14>
 8005572:	2300      	movs	r3, #0
 8005574:	461c      	mov	r4, r3
 8005576:	700b      	strb	r3, [r1, #0]
 8005578:	4620      	mov	r0, r4
 800557a:	bd10      	pop	{r4, pc}
 800557c:	2a0a      	cmp	r2, #10
 800557e:	d109      	bne.n	8005594 <__itoa+0x2c>
 8005580:	2800      	cmp	r0, #0
 8005582:	da07      	bge.n	8005594 <__itoa+0x2c>
 8005584:	232d      	movs	r3, #45	@ 0x2d
 8005586:	700b      	strb	r3, [r1, #0]
 8005588:	2101      	movs	r1, #1
 800558a:	4240      	negs	r0, r0
 800558c:	4421      	add	r1, r4
 800558e:	f000 f805 	bl	800559c <__utoa>
 8005592:	e7f1      	b.n	8005578 <__itoa+0x10>
 8005594:	2100      	movs	r1, #0
 8005596:	e7f9      	b.n	800558c <__itoa+0x24>

08005598 <itoa>:
 8005598:	f7ff bfe6 	b.w	8005568 <__itoa>

0800559c <__utoa>:
 800559c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800559e:	b08b      	sub	sp, #44	@ 0x2c
 80055a0:	4605      	mov	r5, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	466e      	mov	r6, sp
 80055a6:	4c1d      	ldr	r4, [pc, #116]	@ (800561c <__utoa+0x80>)
 80055a8:	f104 0c20 	add.w	ip, r4, #32
 80055ac:	4637      	mov	r7, r6
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	6861      	ldr	r1, [r4, #4]
 80055b2:	3408      	adds	r4, #8
 80055b4:	c703      	stmia	r7!, {r0, r1}
 80055b6:	4564      	cmp	r4, ip
 80055b8:	463e      	mov	r6, r7
 80055ba:	d1f7      	bne.n	80055ac <__utoa+0x10>
 80055bc:	7921      	ldrb	r1, [r4, #4]
 80055be:	6820      	ldr	r0, [r4, #0]
 80055c0:	7139      	strb	r1, [r7, #4]
 80055c2:	1e91      	subs	r1, r2, #2
 80055c4:	2922      	cmp	r1, #34	@ 0x22
 80055c6:	6038      	str	r0, [r7, #0]
 80055c8:	f04f 0100 	mov.w	r1, #0
 80055cc:	d904      	bls.n	80055d8 <__utoa+0x3c>
 80055ce:	7019      	strb	r1, [r3, #0]
 80055d0:	460b      	mov	r3, r1
 80055d2:	4618      	mov	r0, r3
 80055d4:	b00b      	add	sp, #44	@ 0x2c
 80055d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055d8:	1e58      	subs	r0, r3, #1
 80055da:	4684      	mov	ip, r0
 80055dc:	fbb5 f7f2 	udiv	r7, r5, r2
 80055e0:	fb02 5617 	mls	r6, r2, r7, r5
 80055e4:	3628      	adds	r6, #40	@ 0x28
 80055e6:	446e      	add	r6, sp
 80055e8:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80055ec:	460c      	mov	r4, r1
 80055ee:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80055f2:	462e      	mov	r6, r5
 80055f4:	42b2      	cmp	r2, r6
 80055f6:	463d      	mov	r5, r7
 80055f8:	f101 0101 	add.w	r1, r1, #1
 80055fc:	d9ee      	bls.n	80055dc <__utoa+0x40>
 80055fe:	2200      	movs	r2, #0
 8005600:	545a      	strb	r2, [r3, r1]
 8005602:	1919      	adds	r1, r3, r4
 8005604:	1aa5      	subs	r5, r4, r2
 8005606:	42aa      	cmp	r2, r5
 8005608:	dae3      	bge.n	80055d2 <__utoa+0x36>
 800560a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800560e:	780e      	ldrb	r6, [r1, #0]
 8005610:	3201      	adds	r2, #1
 8005612:	7006      	strb	r6, [r0, #0]
 8005614:	f801 5901 	strb.w	r5, [r1], #-1
 8005618:	e7f4      	b.n	8005604 <__utoa+0x68>
 800561a:	bf00      	nop
 800561c:	08008164 	.word	0x08008164

08005620 <__cvt>:
 8005620:	2b00      	cmp	r3, #0
 8005622:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005626:	461d      	mov	r5, r3
 8005628:	bfbb      	ittet	lt
 800562a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800562e:	461d      	movlt	r5, r3
 8005630:	2300      	movge	r3, #0
 8005632:	232d      	movlt	r3, #45	@ 0x2d
 8005634:	b088      	sub	sp, #32
 8005636:	4614      	mov	r4, r2
 8005638:	bfb8      	it	lt
 800563a:	4614      	movlt	r4, r2
 800563c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800563e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005640:	7013      	strb	r3, [r2, #0]
 8005642:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005644:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005648:	f023 0820 	bic.w	r8, r3, #32
 800564c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005650:	d005      	beq.n	800565e <__cvt+0x3e>
 8005652:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005656:	d100      	bne.n	800565a <__cvt+0x3a>
 8005658:	3601      	adds	r6, #1
 800565a:	2302      	movs	r3, #2
 800565c:	e000      	b.n	8005660 <__cvt+0x40>
 800565e:	2303      	movs	r3, #3
 8005660:	aa07      	add	r2, sp, #28
 8005662:	9204      	str	r2, [sp, #16]
 8005664:	aa06      	add	r2, sp, #24
 8005666:	e9cd a202 	strd	sl, r2, [sp, #8]
 800566a:	e9cd 3600 	strd	r3, r6, [sp]
 800566e:	4622      	mov	r2, r4
 8005670:	462b      	mov	r3, r5
 8005672:	f000 fe75 	bl	8006360 <_dtoa_r>
 8005676:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800567a:	4607      	mov	r7, r0
 800567c:	d119      	bne.n	80056b2 <__cvt+0x92>
 800567e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005680:	07db      	lsls	r3, r3, #31
 8005682:	d50e      	bpl.n	80056a2 <__cvt+0x82>
 8005684:	eb00 0906 	add.w	r9, r0, r6
 8005688:	2200      	movs	r2, #0
 800568a:	2300      	movs	r3, #0
 800568c:	4620      	mov	r0, r4
 800568e:	4629      	mov	r1, r5
 8005690:	f7fb f98a 	bl	80009a8 <__aeabi_dcmpeq>
 8005694:	b108      	cbz	r0, 800569a <__cvt+0x7a>
 8005696:	f8cd 901c 	str.w	r9, [sp, #28]
 800569a:	2230      	movs	r2, #48	@ 0x30
 800569c:	9b07      	ldr	r3, [sp, #28]
 800569e:	454b      	cmp	r3, r9
 80056a0:	d31e      	bcc.n	80056e0 <__cvt+0xc0>
 80056a2:	4638      	mov	r0, r7
 80056a4:	9b07      	ldr	r3, [sp, #28]
 80056a6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80056a8:	1bdb      	subs	r3, r3, r7
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	b008      	add	sp, #32
 80056ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056b6:	eb00 0906 	add.w	r9, r0, r6
 80056ba:	d1e5      	bne.n	8005688 <__cvt+0x68>
 80056bc:	7803      	ldrb	r3, [r0, #0]
 80056be:	2b30      	cmp	r3, #48	@ 0x30
 80056c0:	d10a      	bne.n	80056d8 <__cvt+0xb8>
 80056c2:	2200      	movs	r2, #0
 80056c4:	2300      	movs	r3, #0
 80056c6:	4620      	mov	r0, r4
 80056c8:	4629      	mov	r1, r5
 80056ca:	f7fb f96d 	bl	80009a8 <__aeabi_dcmpeq>
 80056ce:	b918      	cbnz	r0, 80056d8 <__cvt+0xb8>
 80056d0:	f1c6 0601 	rsb	r6, r6, #1
 80056d4:	f8ca 6000 	str.w	r6, [sl]
 80056d8:	f8da 3000 	ldr.w	r3, [sl]
 80056dc:	4499      	add	r9, r3
 80056de:	e7d3      	b.n	8005688 <__cvt+0x68>
 80056e0:	1c59      	adds	r1, r3, #1
 80056e2:	9107      	str	r1, [sp, #28]
 80056e4:	701a      	strb	r2, [r3, #0]
 80056e6:	e7d9      	b.n	800569c <__cvt+0x7c>

080056e8 <__exponent>:
 80056e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056ea:	2900      	cmp	r1, #0
 80056ec:	bfb6      	itet	lt
 80056ee:	232d      	movlt	r3, #45	@ 0x2d
 80056f0:	232b      	movge	r3, #43	@ 0x2b
 80056f2:	4249      	neglt	r1, r1
 80056f4:	2909      	cmp	r1, #9
 80056f6:	7002      	strb	r2, [r0, #0]
 80056f8:	7043      	strb	r3, [r0, #1]
 80056fa:	dd29      	ble.n	8005750 <__exponent+0x68>
 80056fc:	f10d 0307 	add.w	r3, sp, #7
 8005700:	461d      	mov	r5, r3
 8005702:	270a      	movs	r7, #10
 8005704:	fbb1 f6f7 	udiv	r6, r1, r7
 8005708:	461a      	mov	r2, r3
 800570a:	fb07 1416 	mls	r4, r7, r6, r1
 800570e:	3430      	adds	r4, #48	@ 0x30
 8005710:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005714:	460c      	mov	r4, r1
 8005716:	2c63      	cmp	r4, #99	@ 0x63
 8005718:	4631      	mov	r1, r6
 800571a:	f103 33ff 	add.w	r3, r3, #4294967295
 800571e:	dcf1      	bgt.n	8005704 <__exponent+0x1c>
 8005720:	3130      	adds	r1, #48	@ 0x30
 8005722:	1e94      	subs	r4, r2, #2
 8005724:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005728:	4623      	mov	r3, r4
 800572a:	1c41      	adds	r1, r0, #1
 800572c:	42ab      	cmp	r3, r5
 800572e:	d30a      	bcc.n	8005746 <__exponent+0x5e>
 8005730:	f10d 0309 	add.w	r3, sp, #9
 8005734:	1a9b      	subs	r3, r3, r2
 8005736:	42ac      	cmp	r4, r5
 8005738:	bf88      	it	hi
 800573a:	2300      	movhi	r3, #0
 800573c:	3302      	adds	r3, #2
 800573e:	4403      	add	r3, r0
 8005740:	1a18      	subs	r0, r3, r0
 8005742:	b003      	add	sp, #12
 8005744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005746:	f813 6b01 	ldrb.w	r6, [r3], #1
 800574a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800574e:	e7ed      	b.n	800572c <__exponent+0x44>
 8005750:	2330      	movs	r3, #48	@ 0x30
 8005752:	3130      	adds	r1, #48	@ 0x30
 8005754:	7083      	strb	r3, [r0, #2]
 8005756:	70c1      	strb	r1, [r0, #3]
 8005758:	1d03      	adds	r3, r0, #4
 800575a:	e7f1      	b.n	8005740 <__exponent+0x58>

0800575c <_printf_float>:
 800575c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005760:	b091      	sub	sp, #68	@ 0x44
 8005762:	460c      	mov	r4, r1
 8005764:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005768:	4616      	mov	r6, r2
 800576a:	461f      	mov	r7, r3
 800576c:	4605      	mov	r5, r0
 800576e:	f000 fce1 	bl	8006134 <_localeconv_r>
 8005772:	6803      	ldr	r3, [r0, #0]
 8005774:	4618      	mov	r0, r3
 8005776:	9308      	str	r3, [sp, #32]
 8005778:	f7fa fcea 	bl	8000150 <strlen>
 800577c:	2300      	movs	r3, #0
 800577e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005780:	f8d8 3000 	ldr.w	r3, [r8]
 8005784:	9009      	str	r0, [sp, #36]	@ 0x24
 8005786:	3307      	adds	r3, #7
 8005788:	f023 0307 	bic.w	r3, r3, #7
 800578c:	f103 0208 	add.w	r2, r3, #8
 8005790:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005794:	f8d4 b000 	ldr.w	fp, [r4]
 8005798:	f8c8 2000 	str.w	r2, [r8]
 800579c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80057a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057a6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80057aa:	f04f 32ff 	mov.w	r2, #4294967295
 80057ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80057b6:	4b9c      	ldr	r3, [pc, #624]	@ (8005a28 <_printf_float+0x2cc>)
 80057b8:	f7fb f928 	bl	8000a0c <__aeabi_dcmpun>
 80057bc:	bb70      	cbnz	r0, 800581c <_printf_float+0xc0>
 80057be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057c2:	f04f 32ff 	mov.w	r2, #4294967295
 80057c6:	4b98      	ldr	r3, [pc, #608]	@ (8005a28 <_printf_float+0x2cc>)
 80057c8:	f7fb f902 	bl	80009d0 <__aeabi_dcmple>
 80057cc:	bb30      	cbnz	r0, 800581c <_printf_float+0xc0>
 80057ce:	2200      	movs	r2, #0
 80057d0:	2300      	movs	r3, #0
 80057d2:	4640      	mov	r0, r8
 80057d4:	4649      	mov	r1, r9
 80057d6:	f7fb f8f1 	bl	80009bc <__aeabi_dcmplt>
 80057da:	b110      	cbz	r0, 80057e2 <_printf_float+0x86>
 80057dc:	232d      	movs	r3, #45	@ 0x2d
 80057de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057e2:	4a92      	ldr	r2, [pc, #584]	@ (8005a2c <_printf_float+0x2d0>)
 80057e4:	4b92      	ldr	r3, [pc, #584]	@ (8005a30 <_printf_float+0x2d4>)
 80057e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057ea:	bf94      	ite	ls
 80057ec:	4690      	movls	r8, r2
 80057ee:	4698      	movhi	r8, r3
 80057f0:	2303      	movs	r3, #3
 80057f2:	f04f 0900 	mov.w	r9, #0
 80057f6:	6123      	str	r3, [r4, #16]
 80057f8:	f02b 0304 	bic.w	r3, fp, #4
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	4633      	mov	r3, r6
 8005800:	4621      	mov	r1, r4
 8005802:	4628      	mov	r0, r5
 8005804:	9700      	str	r7, [sp, #0]
 8005806:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005808:	f000 f9d4 	bl	8005bb4 <_printf_common>
 800580c:	3001      	adds	r0, #1
 800580e:	f040 8090 	bne.w	8005932 <_printf_float+0x1d6>
 8005812:	f04f 30ff 	mov.w	r0, #4294967295
 8005816:	b011      	add	sp, #68	@ 0x44
 8005818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581c:	4642      	mov	r2, r8
 800581e:	464b      	mov	r3, r9
 8005820:	4640      	mov	r0, r8
 8005822:	4649      	mov	r1, r9
 8005824:	f7fb f8f2 	bl	8000a0c <__aeabi_dcmpun>
 8005828:	b148      	cbz	r0, 800583e <_printf_float+0xe2>
 800582a:	464b      	mov	r3, r9
 800582c:	2b00      	cmp	r3, #0
 800582e:	bfb8      	it	lt
 8005830:	232d      	movlt	r3, #45	@ 0x2d
 8005832:	4a80      	ldr	r2, [pc, #512]	@ (8005a34 <_printf_float+0x2d8>)
 8005834:	bfb8      	it	lt
 8005836:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800583a:	4b7f      	ldr	r3, [pc, #508]	@ (8005a38 <_printf_float+0x2dc>)
 800583c:	e7d3      	b.n	80057e6 <_printf_float+0x8a>
 800583e:	6863      	ldr	r3, [r4, #4]
 8005840:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	d13f      	bne.n	80058c8 <_printf_float+0x16c>
 8005848:	2306      	movs	r3, #6
 800584a:	6063      	str	r3, [r4, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005852:	6023      	str	r3, [r4, #0]
 8005854:	9206      	str	r2, [sp, #24]
 8005856:	aa0e      	add	r2, sp, #56	@ 0x38
 8005858:	e9cd a204 	strd	sl, r2, [sp, #16]
 800585c:	aa0d      	add	r2, sp, #52	@ 0x34
 800585e:	9203      	str	r2, [sp, #12]
 8005860:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005864:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005868:	6863      	ldr	r3, [r4, #4]
 800586a:	4642      	mov	r2, r8
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	4628      	mov	r0, r5
 8005870:	464b      	mov	r3, r9
 8005872:	910a      	str	r1, [sp, #40]	@ 0x28
 8005874:	f7ff fed4 	bl	8005620 <__cvt>
 8005878:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800587a:	4680      	mov	r8, r0
 800587c:	2947      	cmp	r1, #71	@ 0x47
 800587e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005880:	d128      	bne.n	80058d4 <_printf_float+0x178>
 8005882:	1cc8      	adds	r0, r1, #3
 8005884:	db02      	blt.n	800588c <_printf_float+0x130>
 8005886:	6863      	ldr	r3, [r4, #4]
 8005888:	4299      	cmp	r1, r3
 800588a:	dd40      	ble.n	800590e <_printf_float+0x1b2>
 800588c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005890:	fa5f fa8a 	uxtb.w	sl, sl
 8005894:	4652      	mov	r2, sl
 8005896:	3901      	subs	r1, #1
 8005898:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800589c:	910d      	str	r1, [sp, #52]	@ 0x34
 800589e:	f7ff ff23 	bl	80056e8 <__exponent>
 80058a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80058a4:	4681      	mov	r9, r0
 80058a6:	1813      	adds	r3, r2, r0
 80058a8:	2a01      	cmp	r2, #1
 80058aa:	6123      	str	r3, [r4, #16]
 80058ac:	dc02      	bgt.n	80058b4 <_printf_float+0x158>
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	07d2      	lsls	r2, r2, #31
 80058b2:	d501      	bpl.n	80058b8 <_printf_float+0x15c>
 80058b4:	3301      	adds	r3, #1
 80058b6:	6123      	str	r3, [r4, #16]
 80058b8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d09e      	beq.n	80057fe <_printf_float+0xa2>
 80058c0:	232d      	movs	r3, #45	@ 0x2d
 80058c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c6:	e79a      	b.n	80057fe <_printf_float+0xa2>
 80058c8:	2947      	cmp	r1, #71	@ 0x47
 80058ca:	d1bf      	bne.n	800584c <_printf_float+0xf0>
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1bd      	bne.n	800584c <_printf_float+0xf0>
 80058d0:	2301      	movs	r3, #1
 80058d2:	e7ba      	b.n	800584a <_printf_float+0xee>
 80058d4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058d8:	d9dc      	bls.n	8005894 <_printf_float+0x138>
 80058da:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058de:	d118      	bne.n	8005912 <_printf_float+0x1b6>
 80058e0:	2900      	cmp	r1, #0
 80058e2:	6863      	ldr	r3, [r4, #4]
 80058e4:	dd0b      	ble.n	80058fe <_printf_float+0x1a2>
 80058e6:	6121      	str	r1, [r4, #16]
 80058e8:	b913      	cbnz	r3, 80058f0 <_printf_float+0x194>
 80058ea:	6822      	ldr	r2, [r4, #0]
 80058ec:	07d0      	lsls	r0, r2, #31
 80058ee:	d502      	bpl.n	80058f6 <_printf_float+0x19a>
 80058f0:	3301      	adds	r3, #1
 80058f2:	440b      	add	r3, r1
 80058f4:	6123      	str	r3, [r4, #16]
 80058f6:	f04f 0900 	mov.w	r9, #0
 80058fa:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058fc:	e7dc      	b.n	80058b8 <_printf_float+0x15c>
 80058fe:	b913      	cbnz	r3, 8005906 <_printf_float+0x1aa>
 8005900:	6822      	ldr	r2, [r4, #0]
 8005902:	07d2      	lsls	r2, r2, #31
 8005904:	d501      	bpl.n	800590a <_printf_float+0x1ae>
 8005906:	3302      	adds	r3, #2
 8005908:	e7f4      	b.n	80058f4 <_printf_float+0x198>
 800590a:	2301      	movs	r3, #1
 800590c:	e7f2      	b.n	80058f4 <_printf_float+0x198>
 800590e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005914:	4299      	cmp	r1, r3
 8005916:	db05      	blt.n	8005924 <_printf_float+0x1c8>
 8005918:	6823      	ldr	r3, [r4, #0]
 800591a:	6121      	str	r1, [r4, #16]
 800591c:	07d8      	lsls	r0, r3, #31
 800591e:	d5ea      	bpl.n	80058f6 <_printf_float+0x19a>
 8005920:	1c4b      	adds	r3, r1, #1
 8005922:	e7e7      	b.n	80058f4 <_printf_float+0x198>
 8005924:	2900      	cmp	r1, #0
 8005926:	bfcc      	ite	gt
 8005928:	2201      	movgt	r2, #1
 800592a:	f1c1 0202 	rsble	r2, r1, #2
 800592e:	4413      	add	r3, r2
 8005930:	e7e0      	b.n	80058f4 <_printf_float+0x198>
 8005932:	6823      	ldr	r3, [r4, #0]
 8005934:	055a      	lsls	r2, r3, #21
 8005936:	d407      	bmi.n	8005948 <_printf_float+0x1ec>
 8005938:	6923      	ldr	r3, [r4, #16]
 800593a:	4642      	mov	r2, r8
 800593c:	4631      	mov	r1, r6
 800593e:	4628      	mov	r0, r5
 8005940:	47b8      	blx	r7
 8005942:	3001      	adds	r0, #1
 8005944:	d12b      	bne.n	800599e <_printf_float+0x242>
 8005946:	e764      	b.n	8005812 <_printf_float+0xb6>
 8005948:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800594c:	f240 80dc 	bls.w	8005b08 <_printf_float+0x3ac>
 8005950:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005954:	2200      	movs	r2, #0
 8005956:	2300      	movs	r3, #0
 8005958:	f7fb f826 	bl	80009a8 <__aeabi_dcmpeq>
 800595c:	2800      	cmp	r0, #0
 800595e:	d033      	beq.n	80059c8 <_printf_float+0x26c>
 8005960:	2301      	movs	r3, #1
 8005962:	4631      	mov	r1, r6
 8005964:	4628      	mov	r0, r5
 8005966:	4a35      	ldr	r2, [pc, #212]	@ (8005a3c <_printf_float+0x2e0>)
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	f43f af51 	beq.w	8005812 <_printf_float+0xb6>
 8005970:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005974:	4543      	cmp	r3, r8
 8005976:	db02      	blt.n	800597e <_printf_float+0x222>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	07d8      	lsls	r0, r3, #31
 800597c:	d50f      	bpl.n	800599e <_printf_float+0x242>
 800597e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005982:	4631      	mov	r1, r6
 8005984:	4628      	mov	r0, r5
 8005986:	47b8      	blx	r7
 8005988:	3001      	adds	r0, #1
 800598a:	f43f af42 	beq.w	8005812 <_printf_float+0xb6>
 800598e:	f04f 0900 	mov.w	r9, #0
 8005992:	f108 38ff 	add.w	r8, r8, #4294967295
 8005996:	f104 0a1a 	add.w	sl, r4, #26
 800599a:	45c8      	cmp	r8, r9
 800599c:	dc09      	bgt.n	80059b2 <_printf_float+0x256>
 800599e:	6823      	ldr	r3, [r4, #0]
 80059a0:	079b      	lsls	r3, r3, #30
 80059a2:	f100 8102 	bmi.w	8005baa <_printf_float+0x44e>
 80059a6:	68e0      	ldr	r0, [r4, #12]
 80059a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059aa:	4298      	cmp	r0, r3
 80059ac:	bfb8      	it	lt
 80059ae:	4618      	movlt	r0, r3
 80059b0:	e731      	b.n	8005816 <_printf_float+0xba>
 80059b2:	2301      	movs	r3, #1
 80059b4:	4652      	mov	r2, sl
 80059b6:	4631      	mov	r1, r6
 80059b8:	4628      	mov	r0, r5
 80059ba:	47b8      	blx	r7
 80059bc:	3001      	adds	r0, #1
 80059be:	f43f af28 	beq.w	8005812 <_printf_float+0xb6>
 80059c2:	f109 0901 	add.w	r9, r9, #1
 80059c6:	e7e8      	b.n	800599a <_printf_float+0x23e>
 80059c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	dc38      	bgt.n	8005a40 <_printf_float+0x2e4>
 80059ce:	2301      	movs	r3, #1
 80059d0:	4631      	mov	r1, r6
 80059d2:	4628      	mov	r0, r5
 80059d4:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <_printf_float+0x2e0>)
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	f43f af1a 	beq.w	8005812 <_printf_float+0xb6>
 80059de:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80059e2:	ea59 0303 	orrs.w	r3, r9, r3
 80059e6:	d102      	bne.n	80059ee <_printf_float+0x292>
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	07d9      	lsls	r1, r3, #31
 80059ec:	d5d7      	bpl.n	800599e <_printf_float+0x242>
 80059ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059f2:	4631      	mov	r1, r6
 80059f4:	4628      	mov	r0, r5
 80059f6:	47b8      	blx	r7
 80059f8:	3001      	adds	r0, #1
 80059fa:	f43f af0a 	beq.w	8005812 <_printf_float+0xb6>
 80059fe:	f04f 0a00 	mov.w	sl, #0
 8005a02:	f104 0b1a 	add.w	fp, r4, #26
 8005a06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a08:	425b      	negs	r3, r3
 8005a0a:	4553      	cmp	r3, sl
 8005a0c:	dc01      	bgt.n	8005a12 <_printf_float+0x2b6>
 8005a0e:	464b      	mov	r3, r9
 8005a10:	e793      	b.n	800593a <_printf_float+0x1de>
 8005a12:	2301      	movs	r3, #1
 8005a14:	465a      	mov	r2, fp
 8005a16:	4631      	mov	r1, r6
 8005a18:	4628      	mov	r0, r5
 8005a1a:	47b8      	blx	r7
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	f43f aef8 	beq.w	8005812 <_printf_float+0xb6>
 8005a22:	f10a 0a01 	add.w	sl, sl, #1
 8005a26:	e7ee      	b.n	8005a06 <_printf_float+0x2aa>
 8005a28:	7fefffff 	.word	0x7fefffff
 8005a2c:	08008189 	.word	0x08008189
 8005a30:	0800818d 	.word	0x0800818d
 8005a34:	08008191 	.word	0x08008191
 8005a38:	08008195 	.word	0x08008195
 8005a3c:	08008199 	.word	0x08008199
 8005a40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a42:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005a46:	4553      	cmp	r3, sl
 8005a48:	bfa8      	it	ge
 8005a4a:	4653      	movge	r3, sl
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	4699      	mov	r9, r3
 8005a50:	dc36      	bgt.n	8005ac0 <_printf_float+0x364>
 8005a52:	f04f 0b00 	mov.w	fp, #0
 8005a56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a5a:	f104 021a 	add.w	r2, r4, #26
 8005a5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a62:	eba3 0309 	sub.w	r3, r3, r9
 8005a66:	455b      	cmp	r3, fp
 8005a68:	dc31      	bgt.n	8005ace <_printf_float+0x372>
 8005a6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a6c:	459a      	cmp	sl, r3
 8005a6e:	dc3a      	bgt.n	8005ae6 <_printf_float+0x38a>
 8005a70:	6823      	ldr	r3, [r4, #0]
 8005a72:	07da      	lsls	r2, r3, #31
 8005a74:	d437      	bmi.n	8005ae6 <_printf_float+0x38a>
 8005a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a78:	ebaa 0903 	sub.w	r9, sl, r3
 8005a7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a7e:	ebaa 0303 	sub.w	r3, sl, r3
 8005a82:	4599      	cmp	r9, r3
 8005a84:	bfa8      	it	ge
 8005a86:	4699      	movge	r9, r3
 8005a88:	f1b9 0f00 	cmp.w	r9, #0
 8005a8c:	dc33      	bgt.n	8005af6 <_printf_float+0x39a>
 8005a8e:	f04f 0800 	mov.w	r8, #0
 8005a92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a96:	f104 0b1a 	add.w	fp, r4, #26
 8005a9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a9c:	ebaa 0303 	sub.w	r3, sl, r3
 8005aa0:	eba3 0309 	sub.w	r3, r3, r9
 8005aa4:	4543      	cmp	r3, r8
 8005aa6:	f77f af7a 	ble.w	800599e <_printf_float+0x242>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	465a      	mov	r2, fp
 8005aae:	4631      	mov	r1, r6
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	47b8      	blx	r7
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	f43f aeac 	beq.w	8005812 <_printf_float+0xb6>
 8005aba:	f108 0801 	add.w	r8, r8, #1
 8005abe:	e7ec      	b.n	8005a9a <_printf_float+0x33e>
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d1c2      	bne.n	8005a52 <_printf_float+0x2f6>
 8005acc:	e6a1      	b.n	8005812 <_printf_float+0xb6>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	4631      	mov	r1, r6
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ad6:	47b8      	blx	r7
 8005ad8:	3001      	adds	r0, #1
 8005ada:	f43f ae9a 	beq.w	8005812 <_printf_float+0xb6>
 8005ade:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ae0:	f10b 0b01 	add.w	fp, fp, #1
 8005ae4:	e7bb      	b.n	8005a5e <_printf_float+0x302>
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005aec:	4628      	mov	r0, r5
 8005aee:	47b8      	blx	r7
 8005af0:	3001      	adds	r0, #1
 8005af2:	d1c0      	bne.n	8005a76 <_printf_float+0x31a>
 8005af4:	e68d      	b.n	8005812 <_printf_float+0xb6>
 8005af6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005af8:	464b      	mov	r3, r9
 8005afa:	4631      	mov	r1, r6
 8005afc:	4628      	mov	r0, r5
 8005afe:	4442      	add	r2, r8
 8005b00:	47b8      	blx	r7
 8005b02:	3001      	adds	r0, #1
 8005b04:	d1c3      	bne.n	8005a8e <_printf_float+0x332>
 8005b06:	e684      	b.n	8005812 <_printf_float+0xb6>
 8005b08:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005b0c:	f1ba 0f01 	cmp.w	sl, #1
 8005b10:	dc01      	bgt.n	8005b16 <_printf_float+0x3ba>
 8005b12:	07db      	lsls	r3, r3, #31
 8005b14:	d536      	bpl.n	8005b84 <_printf_float+0x428>
 8005b16:	2301      	movs	r3, #1
 8005b18:	4642      	mov	r2, r8
 8005b1a:	4631      	mov	r1, r6
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b8      	blx	r7
 8005b20:	3001      	adds	r0, #1
 8005b22:	f43f ae76 	beq.w	8005812 <_printf_float+0xb6>
 8005b26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	47b8      	blx	r7
 8005b30:	3001      	adds	r0, #1
 8005b32:	f43f ae6e 	beq.w	8005812 <_printf_float+0xb6>
 8005b36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b42:	f7fa ff31 	bl	80009a8 <__aeabi_dcmpeq>
 8005b46:	b9c0      	cbnz	r0, 8005b7a <_printf_float+0x41e>
 8005b48:	4653      	mov	r3, sl
 8005b4a:	f108 0201 	add.w	r2, r8, #1
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	47b8      	blx	r7
 8005b54:	3001      	adds	r0, #1
 8005b56:	d10c      	bne.n	8005b72 <_printf_float+0x416>
 8005b58:	e65b      	b.n	8005812 <_printf_float+0xb6>
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	465a      	mov	r2, fp
 8005b5e:	4631      	mov	r1, r6
 8005b60:	4628      	mov	r0, r5
 8005b62:	47b8      	blx	r7
 8005b64:	3001      	adds	r0, #1
 8005b66:	f43f ae54 	beq.w	8005812 <_printf_float+0xb6>
 8005b6a:	f108 0801 	add.w	r8, r8, #1
 8005b6e:	45d0      	cmp	r8, sl
 8005b70:	dbf3      	blt.n	8005b5a <_printf_float+0x3fe>
 8005b72:	464b      	mov	r3, r9
 8005b74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b78:	e6e0      	b.n	800593c <_printf_float+0x1e0>
 8005b7a:	f04f 0800 	mov.w	r8, #0
 8005b7e:	f104 0b1a 	add.w	fp, r4, #26
 8005b82:	e7f4      	b.n	8005b6e <_printf_float+0x412>
 8005b84:	2301      	movs	r3, #1
 8005b86:	4642      	mov	r2, r8
 8005b88:	e7e1      	b.n	8005b4e <_printf_float+0x3f2>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	464a      	mov	r2, r9
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b8      	blx	r7
 8005b94:	3001      	adds	r0, #1
 8005b96:	f43f ae3c 	beq.w	8005812 <_printf_float+0xb6>
 8005b9a:	f108 0801 	add.w	r8, r8, #1
 8005b9e:	68e3      	ldr	r3, [r4, #12]
 8005ba0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005ba2:	1a5b      	subs	r3, r3, r1
 8005ba4:	4543      	cmp	r3, r8
 8005ba6:	dcf0      	bgt.n	8005b8a <_printf_float+0x42e>
 8005ba8:	e6fd      	b.n	80059a6 <_printf_float+0x24a>
 8005baa:	f04f 0800 	mov.w	r8, #0
 8005bae:	f104 0919 	add.w	r9, r4, #25
 8005bb2:	e7f4      	b.n	8005b9e <_printf_float+0x442>

08005bb4 <_printf_common>:
 8005bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb8:	4616      	mov	r6, r2
 8005bba:	4698      	mov	r8, r3
 8005bbc:	688a      	ldr	r2, [r1, #8]
 8005bbe:	690b      	ldr	r3, [r1, #16]
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	bfb8      	it	lt
 8005bc6:	4613      	movlt	r3, r2
 8005bc8:	6033      	str	r3, [r6, #0]
 8005bca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bce:	460c      	mov	r4, r1
 8005bd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bd4:	b10a      	cbz	r2, 8005bda <_printf_common+0x26>
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	6033      	str	r3, [r6, #0]
 8005bda:	6823      	ldr	r3, [r4, #0]
 8005bdc:	0699      	lsls	r1, r3, #26
 8005bde:	bf42      	ittt	mi
 8005be0:	6833      	ldrmi	r3, [r6, #0]
 8005be2:	3302      	addmi	r3, #2
 8005be4:	6033      	strmi	r3, [r6, #0]
 8005be6:	6825      	ldr	r5, [r4, #0]
 8005be8:	f015 0506 	ands.w	r5, r5, #6
 8005bec:	d106      	bne.n	8005bfc <_printf_common+0x48>
 8005bee:	f104 0a19 	add.w	sl, r4, #25
 8005bf2:	68e3      	ldr	r3, [r4, #12]
 8005bf4:	6832      	ldr	r2, [r6, #0]
 8005bf6:	1a9b      	subs	r3, r3, r2
 8005bf8:	42ab      	cmp	r3, r5
 8005bfa:	dc2b      	bgt.n	8005c54 <_printf_common+0xa0>
 8005bfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c00:	6822      	ldr	r2, [r4, #0]
 8005c02:	3b00      	subs	r3, #0
 8005c04:	bf18      	it	ne
 8005c06:	2301      	movne	r3, #1
 8005c08:	0692      	lsls	r2, r2, #26
 8005c0a:	d430      	bmi.n	8005c6e <_printf_common+0xba>
 8005c0c:	4641      	mov	r1, r8
 8005c0e:	4638      	mov	r0, r7
 8005c10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c14:	47c8      	blx	r9
 8005c16:	3001      	adds	r0, #1
 8005c18:	d023      	beq.n	8005c62 <_printf_common+0xae>
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	6922      	ldr	r2, [r4, #16]
 8005c1e:	f003 0306 	and.w	r3, r3, #6
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	bf14      	ite	ne
 8005c26:	2500      	movne	r5, #0
 8005c28:	6833      	ldreq	r3, [r6, #0]
 8005c2a:	f04f 0600 	mov.w	r6, #0
 8005c2e:	bf08      	it	eq
 8005c30:	68e5      	ldreq	r5, [r4, #12]
 8005c32:	f104 041a 	add.w	r4, r4, #26
 8005c36:	bf08      	it	eq
 8005c38:	1aed      	subeq	r5, r5, r3
 8005c3a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005c3e:	bf08      	it	eq
 8005c40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c44:	4293      	cmp	r3, r2
 8005c46:	bfc4      	itt	gt
 8005c48:	1a9b      	subgt	r3, r3, r2
 8005c4a:	18ed      	addgt	r5, r5, r3
 8005c4c:	42b5      	cmp	r5, r6
 8005c4e:	d11a      	bne.n	8005c86 <_printf_common+0xd2>
 8005c50:	2000      	movs	r0, #0
 8005c52:	e008      	b.n	8005c66 <_printf_common+0xb2>
 8005c54:	2301      	movs	r3, #1
 8005c56:	4652      	mov	r2, sl
 8005c58:	4641      	mov	r1, r8
 8005c5a:	4638      	mov	r0, r7
 8005c5c:	47c8      	blx	r9
 8005c5e:	3001      	adds	r0, #1
 8005c60:	d103      	bne.n	8005c6a <_printf_common+0xb6>
 8005c62:	f04f 30ff 	mov.w	r0, #4294967295
 8005c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c6a:	3501      	adds	r5, #1
 8005c6c:	e7c1      	b.n	8005bf2 <_printf_common+0x3e>
 8005c6e:	2030      	movs	r0, #48	@ 0x30
 8005c70:	18e1      	adds	r1, r4, r3
 8005c72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c7c:	4422      	add	r2, r4
 8005c7e:	3302      	adds	r3, #2
 8005c80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c84:	e7c2      	b.n	8005c0c <_printf_common+0x58>
 8005c86:	2301      	movs	r3, #1
 8005c88:	4622      	mov	r2, r4
 8005c8a:	4641      	mov	r1, r8
 8005c8c:	4638      	mov	r0, r7
 8005c8e:	47c8      	blx	r9
 8005c90:	3001      	adds	r0, #1
 8005c92:	d0e6      	beq.n	8005c62 <_printf_common+0xae>
 8005c94:	3601      	adds	r6, #1
 8005c96:	e7d9      	b.n	8005c4c <_printf_common+0x98>

08005c98 <_printf_i>:
 8005c98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	7e0f      	ldrb	r7, [r1, #24]
 8005c9e:	4691      	mov	r9, r2
 8005ca0:	2f78      	cmp	r7, #120	@ 0x78
 8005ca2:	4680      	mov	r8, r0
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	469a      	mov	sl, r3
 8005ca8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005caa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005cae:	d807      	bhi.n	8005cc0 <_printf_i+0x28>
 8005cb0:	2f62      	cmp	r7, #98	@ 0x62
 8005cb2:	d80a      	bhi.n	8005cca <_printf_i+0x32>
 8005cb4:	2f00      	cmp	r7, #0
 8005cb6:	f000 80d3 	beq.w	8005e60 <_printf_i+0x1c8>
 8005cba:	2f58      	cmp	r7, #88	@ 0x58
 8005cbc:	f000 80ba 	beq.w	8005e34 <_printf_i+0x19c>
 8005cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005cc8:	e03a      	b.n	8005d40 <_printf_i+0xa8>
 8005cca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cce:	2b15      	cmp	r3, #21
 8005cd0:	d8f6      	bhi.n	8005cc0 <_printf_i+0x28>
 8005cd2:	a101      	add	r1, pc, #4	@ (adr r1, 8005cd8 <_printf_i+0x40>)
 8005cd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cd8:	08005d31 	.word	0x08005d31
 8005cdc:	08005d45 	.word	0x08005d45
 8005ce0:	08005cc1 	.word	0x08005cc1
 8005ce4:	08005cc1 	.word	0x08005cc1
 8005ce8:	08005cc1 	.word	0x08005cc1
 8005cec:	08005cc1 	.word	0x08005cc1
 8005cf0:	08005d45 	.word	0x08005d45
 8005cf4:	08005cc1 	.word	0x08005cc1
 8005cf8:	08005cc1 	.word	0x08005cc1
 8005cfc:	08005cc1 	.word	0x08005cc1
 8005d00:	08005cc1 	.word	0x08005cc1
 8005d04:	08005e47 	.word	0x08005e47
 8005d08:	08005d6f 	.word	0x08005d6f
 8005d0c:	08005e01 	.word	0x08005e01
 8005d10:	08005cc1 	.word	0x08005cc1
 8005d14:	08005cc1 	.word	0x08005cc1
 8005d18:	08005e69 	.word	0x08005e69
 8005d1c:	08005cc1 	.word	0x08005cc1
 8005d20:	08005d6f 	.word	0x08005d6f
 8005d24:	08005cc1 	.word	0x08005cc1
 8005d28:	08005cc1 	.word	0x08005cc1
 8005d2c:	08005e09 	.word	0x08005e09
 8005d30:	6833      	ldr	r3, [r6, #0]
 8005d32:	1d1a      	adds	r2, r3, #4
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6032      	str	r2, [r6, #0]
 8005d38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d40:	2301      	movs	r3, #1
 8005d42:	e09e      	b.n	8005e82 <_printf_i+0x1ea>
 8005d44:	6833      	ldr	r3, [r6, #0]
 8005d46:	6820      	ldr	r0, [r4, #0]
 8005d48:	1d19      	adds	r1, r3, #4
 8005d4a:	6031      	str	r1, [r6, #0]
 8005d4c:	0606      	lsls	r6, r0, #24
 8005d4e:	d501      	bpl.n	8005d54 <_printf_i+0xbc>
 8005d50:	681d      	ldr	r5, [r3, #0]
 8005d52:	e003      	b.n	8005d5c <_printf_i+0xc4>
 8005d54:	0645      	lsls	r5, r0, #25
 8005d56:	d5fb      	bpl.n	8005d50 <_printf_i+0xb8>
 8005d58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d5c:	2d00      	cmp	r5, #0
 8005d5e:	da03      	bge.n	8005d68 <_printf_i+0xd0>
 8005d60:	232d      	movs	r3, #45	@ 0x2d
 8005d62:	426d      	negs	r5, r5
 8005d64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d68:	230a      	movs	r3, #10
 8005d6a:	4859      	ldr	r0, [pc, #356]	@ (8005ed0 <_printf_i+0x238>)
 8005d6c:	e011      	b.n	8005d92 <_printf_i+0xfa>
 8005d6e:	6821      	ldr	r1, [r4, #0]
 8005d70:	6833      	ldr	r3, [r6, #0]
 8005d72:	0608      	lsls	r0, r1, #24
 8005d74:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d78:	d402      	bmi.n	8005d80 <_printf_i+0xe8>
 8005d7a:	0649      	lsls	r1, r1, #25
 8005d7c:	bf48      	it	mi
 8005d7e:	b2ad      	uxthmi	r5, r5
 8005d80:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d82:	6033      	str	r3, [r6, #0]
 8005d84:	bf14      	ite	ne
 8005d86:	230a      	movne	r3, #10
 8005d88:	2308      	moveq	r3, #8
 8005d8a:	4851      	ldr	r0, [pc, #324]	@ (8005ed0 <_printf_i+0x238>)
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d92:	6866      	ldr	r6, [r4, #4]
 8005d94:	2e00      	cmp	r6, #0
 8005d96:	bfa8      	it	ge
 8005d98:	6821      	ldrge	r1, [r4, #0]
 8005d9a:	60a6      	str	r6, [r4, #8]
 8005d9c:	bfa4      	itt	ge
 8005d9e:	f021 0104 	bicge.w	r1, r1, #4
 8005da2:	6021      	strge	r1, [r4, #0]
 8005da4:	b90d      	cbnz	r5, 8005daa <_printf_i+0x112>
 8005da6:	2e00      	cmp	r6, #0
 8005da8:	d04b      	beq.n	8005e42 <_printf_i+0x1aa>
 8005daa:	4616      	mov	r6, r2
 8005dac:	fbb5 f1f3 	udiv	r1, r5, r3
 8005db0:	fb03 5711 	mls	r7, r3, r1, r5
 8005db4:	5dc7      	ldrb	r7, [r0, r7]
 8005db6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dba:	462f      	mov	r7, r5
 8005dbc:	42bb      	cmp	r3, r7
 8005dbe:	460d      	mov	r5, r1
 8005dc0:	d9f4      	bls.n	8005dac <_printf_i+0x114>
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d10b      	bne.n	8005dde <_printf_i+0x146>
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	07df      	lsls	r7, r3, #31
 8005dca:	d508      	bpl.n	8005dde <_printf_i+0x146>
 8005dcc:	6923      	ldr	r3, [r4, #16]
 8005dce:	6861      	ldr	r1, [r4, #4]
 8005dd0:	4299      	cmp	r1, r3
 8005dd2:	bfde      	ittt	le
 8005dd4:	2330      	movle	r3, #48	@ 0x30
 8005dd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dde:	1b92      	subs	r2, r2, r6
 8005de0:	6122      	str	r2, [r4, #16]
 8005de2:	464b      	mov	r3, r9
 8005de4:	4621      	mov	r1, r4
 8005de6:	4640      	mov	r0, r8
 8005de8:	f8cd a000 	str.w	sl, [sp]
 8005dec:	aa03      	add	r2, sp, #12
 8005dee:	f7ff fee1 	bl	8005bb4 <_printf_common>
 8005df2:	3001      	adds	r0, #1
 8005df4:	d14a      	bne.n	8005e8c <_printf_i+0x1f4>
 8005df6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfa:	b004      	add	sp, #16
 8005dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	f043 0320 	orr.w	r3, r3, #32
 8005e06:	6023      	str	r3, [r4, #0]
 8005e08:	2778      	movs	r7, #120	@ 0x78
 8005e0a:	4832      	ldr	r0, [pc, #200]	@ (8005ed4 <_printf_i+0x23c>)
 8005e0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	6831      	ldr	r1, [r6, #0]
 8005e14:	061f      	lsls	r7, r3, #24
 8005e16:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e1a:	d402      	bmi.n	8005e22 <_printf_i+0x18a>
 8005e1c:	065f      	lsls	r7, r3, #25
 8005e1e:	bf48      	it	mi
 8005e20:	b2ad      	uxthmi	r5, r5
 8005e22:	6031      	str	r1, [r6, #0]
 8005e24:	07d9      	lsls	r1, r3, #31
 8005e26:	bf44      	itt	mi
 8005e28:	f043 0320 	orrmi.w	r3, r3, #32
 8005e2c:	6023      	strmi	r3, [r4, #0]
 8005e2e:	b11d      	cbz	r5, 8005e38 <_printf_i+0x1a0>
 8005e30:	2310      	movs	r3, #16
 8005e32:	e7ab      	b.n	8005d8c <_printf_i+0xf4>
 8005e34:	4826      	ldr	r0, [pc, #152]	@ (8005ed0 <_printf_i+0x238>)
 8005e36:	e7e9      	b.n	8005e0c <_printf_i+0x174>
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	f023 0320 	bic.w	r3, r3, #32
 8005e3e:	6023      	str	r3, [r4, #0]
 8005e40:	e7f6      	b.n	8005e30 <_printf_i+0x198>
 8005e42:	4616      	mov	r6, r2
 8005e44:	e7bd      	b.n	8005dc2 <_printf_i+0x12a>
 8005e46:	6833      	ldr	r3, [r6, #0]
 8005e48:	6825      	ldr	r5, [r4, #0]
 8005e4a:	1d18      	adds	r0, r3, #4
 8005e4c:	6961      	ldr	r1, [r4, #20]
 8005e4e:	6030      	str	r0, [r6, #0]
 8005e50:	062e      	lsls	r6, r5, #24
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	d501      	bpl.n	8005e5a <_printf_i+0x1c2>
 8005e56:	6019      	str	r1, [r3, #0]
 8005e58:	e002      	b.n	8005e60 <_printf_i+0x1c8>
 8005e5a:	0668      	lsls	r0, r5, #25
 8005e5c:	d5fb      	bpl.n	8005e56 <_printf_i+0x1be>
 8005e5e:	8019      	strh	r1, [r3, #0]
 8005e60:	2300      	movs	r3, #0
 8005e62:	4616      	mov	r6, r2
 8005e64:	6123      	str	r3, [r4, #16]
 8005e66:	e7bc      	b.n	8005de2 <_printf_i+0x14a>
 8005e68:	6833      	ldr	r3, [r6, #0]
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	1d1a      	adds	r2, r3, #4
 8005e6e:	6032      	str	r2, [r6, #0]
 8005e70:	681e      	ldr	r6, [r3, #0]
 8005e72:	6862      	ldr	r2, [r4, #4]
 8005e74:	4630      	mov	r0, r6
 8005e76:	f000 f9d4 	bl	8006222 <memchr>
 8005e7a:	b108      	cbz	r0, 8005e80 <_printf_i+0x1e8>
 8005e7c:	1b80      	subs	r0, r0, r6
 8005e7e:	6060      	str	r0, [r4, #4]
 8005e80:	6863      	ldr	r3, [r4, #4]
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	2300      	movs	r3, #0
 8005e86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e8a:	e7aa      	b.n	8005de2 <_printf_i+0x14a>
 8005e8c:	4632      	mov	r2, r6
 8005e8e:	4649      	mov	r1, r9
 8005e90:	4640      	mov	r0, r8
 8005e92:	6923      	ldr	r3, [r4, #16]
 8005e94:	47d0      	blx	sl
 8005e96:	3001      	adds	r0, #1
 8005e98:	d0ad      	beq.n	8005df6 <_printf_i+0x15e>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	079b      	lsls	r3, r3, #30
 8005e9e:	d413      	bmi.n	8005ec8 <_printf_i+0x230>
 8005ea0:	68e0      	ldr	r0, [r4, #12]
 8005ea2:	9b03      	ldr	r3, [sp, #12]
 8005ea4:	4298      	cmp	r0, r3
 8005ea6:	bfb8      	it	lt
 8005ea8:	4618      	movlt	r0, r3
 8005eaa:	e7a6      	b.n	8005dfa <_printf_i+0x162>
 8005eac:	2301      	movs	r3, #1
 8005eae:	4632      	mov	r2, r6
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	4640      	mov	r0, r8
 8005eb4:	47d0      	blx	sl
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	d09d      	beq.n	8005df6 <_printf_i+0x15e>
 8005eba:	3501      	adds	r5, #1
 8005ebc:	68e3      	ldr	r3, [r4, #12]
 8005ebe:	9903      	ldr	r1, [sp, #12]
 8005ec0:	1a5b      	subs	r3, r3, r1
 8005ec2:	42ab      	cmp	r3, r5
 8005ec4:	dcf2      	bgt.n	8005eac <_printf_i+0x214>
 8005ec6:	e7eb      	b.n	8005ea0 <_printf_i+0x208>
 8005ec8:	2500      	movs	r5, #0
 8005eca:	f104 0619 	add.w	r6, r4, #25
 8005ece:	e7f5      	b.n	8005ebc <_printf_i+0x224>
 8005ed0:	0800819b 	.word	0x0800819b
 8005ed4:	080081ac 	.word	0x080081ac

08005ed8 <std>:
 8005ed8:	2300      	movs	r3, #0
 8005eda:	b510      	push	{r4, lr}
 8005edc:	4604      	mov	r4, r0
 8005ede:	e9c0 3300 	strd	r3, r3, [r0]
 8005ee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ee6:	6083      	str	r3, [r0, #8]
 8005ee8:	8181      	strh	r1, [r0, #12]
 8005eea:	6643      	str	r3, [r0, #100]	@ 0x64
 8005eec:	81c2      	strh	r2, [r0, #14]
 8005eee:	6183      	str	r3, [r0, #24]
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	2208      	movs	r2, #8
 8005ef4:	305c      	adds	r0, #92	@ 0x5c
 8005ef6:	f000 f906 	bl	8006106 <memset>
 8005efa:	4b0d      	ldr	r3, [pc, #52]	@ (8005f30 <std+0x58>)
 8005efc:	6224      	str	r4, [r4, #32]
 8005efe:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f00:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <std+0x5c>)
 8005f02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f04:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <std+0x60>)
 8005f06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f08:	4b0c      	ldr	r3, [pc, #48]	@ (8005f3c <std+0x64>)
 8005f0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f40 <std+0x68>)
 8005f0e:	429c      	cmp	r4, r3
 8005f10:	d006      	beq.n	8005f20 <std+0x48>
 8005f12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f16:	4294      	cmp	r4, r2
 8005f18:	d002      	beq.n	8005f20 <std+0x48>
 8005f1a:	33d0      	adds	r3, #208	@ 0xd0
 8005f1c:	429c      	cmp	r4, r3
 8005f1e:	d105      	bne.n	8005f2c <std+0x54>
 8005f20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f28:	f000 b978 	b.w	800621c <__retarget_lock_init_recursive>
 8005f2c:	bd10      	pop	{r4, pc}
 8005f2e:	bf00      	nop
 8005f30:	08006081 	.word	0x08006081
 8005f34:	080060a3 	.word	0x080060a3
 8005f38:	080060db 	.word	0x080060db
 8005f3c:	080060ff 	.word	0x080060ff
 8005f40:	20000924 	.word	0x20000924

08005f44 <stdio_exit_handler>:
 8005f44:	4a02      	ldr	r2, [pc, #8]	@ (8005f50 <stdio_exit_handler+0xc>)
 8005f46:	4903      	ldr	r1, [pc, #12]	@ (8005f54 <stdio_exit_handler+0x10>)
 8005f48:	4803      	ldr	r0, [pc, #12]	@ (8005f58 <stdio_exit_handler+0x14>)
 8005f4a:	f000 b87b 	b.w	8006044 <_fwalk_sglue>
 8005f4e:	bf00      	nop
 8005f50:	200000c8 	.word	0x200000c8
 8005f54:	08007b6d 	.word	0x08007b6d
 8005f58:	200000d8 	.word	0x200000d8

08005f5c <cleanup_stdio>:
 8005f5c:	6841      	ldr	r1, [r0, #4]
 8005f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005f90 <cleanup_stdio+0x34>)
 8005f60:	b510      	push	{r4, lr}
 8005f62:	4299      	cmp	r1, r3
 8005f64:	4604      	mov	r4, r0
 8005f66:	d001      	beq.n	8005f6c <cleanup_stdio+0x10>
 8005f68:	f001 fe00 	bl	8007b6c <_fflush_r>
 8005f6c:	68a1      	ldr	r1, [r4, #8]
 8005f6e:	4b09      	ldr	r3, [pc, #36]	@ (8005f94 <cleanup_stdio+0x38>)
 8005f70:	4299      	cmp	r1, r3
 8005f72:	d002      	beq.n	8005f7a <cleanup_stdio+0x1e>
 8005f74:	4620      	mov	r0, r4
 8005f76:	f001 fdf9 	bl	8007b6c <_fflush_r>
 8005f7a:	68e1      	ldr	r1, [r4, #12]
 8005f7c:	4b06      	ldr	r3, [pc, #24]	@ (8005f98 <cleanup_stdio+0x3c>)
 8005f7e:	4299      	cmp	r1, r3
 8005f80:	d004      	beq.n	8005f8c <cleanup_stdio+0x30>
 8005f82:	4620      	mov	r0, r4
 8005f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f88:	f001 bdf0 	b.w	8007b6c <_fflush_r>
 8005f8c:	bd10      	pop	{r4, pc}
 8005f8e:	bf00      	nop
 8005f90:	20000924 	.word	0x20000924
 8005f94:	2000098c 	.word	0x2000098c
 8005f98:	200009f4 	.word	0x200009f4

08005f9c <global_stdio_init.part.0>:
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005fcc <global_stdio_init.part.0+0x30>)
 8005fa0:	4c0b      	ldr	r4, [pc, #44]	@ (8005fd0 <global_stdio_init.part.0+0x34>)
 8005fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8005fd4 <global_stdio_init.part.0+0x38>)
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	601a      	str	r2, [r3, #0]
 8005fa8:	2104      	movs	r1, #4
 8005faa:	2200      	movs	r2, #0
 8005fac:	f7ff ff94 	bl	8005ed8 <std>
 8005fb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	2109      	movs	r1, #9
 8005fb8:	f7ff ff8e 	bl	8005ed8 <std>
 8005fbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fc0:	2202      	movs	r2, #2
 8005fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc6:	2112      	movs	r1, #18
 8005fc8:	f7ff bf86 	b.w	8005ed8 <std>
 8005fcc:	20000a5c 	.word	0x20000a5c
 8005fd0:	20000924 	.word	0x20000924
 8005fd4:	08005f45 	.word	0x08005f45

08005fd8 <__sfp_lock_acquire>:
 8005fd8:	4801      	ldr	r0, [pc, #4]	@ (8005fe0 <__sfp_lock_acquire+0x8>)
 8005fda:	f000 b920 	b.w	800621e <__retarget_lock_acquire_recursive>
 8005fde:	bf00      	nop
 8005fe0:	20000a65 	.word	0x20000a65

08005fe4 <__sfp_lock_release>:
 8005fe4:	4801      	ldr	r0, [pc, #4]	@ (8005fec <__sfp_lock_release+0x8>)
 8005fe6:	f000 b91b 	b.w	8006220 <__retarget_lock_release_recursive>
 8005fea:	bf00      	nop
 8005fec:	20000a65 	.word	0x20000a65

08005ff0 <__sinit>:
 8005ff0:	b510      	push	{r4, lr}
 8005ff2:	4604      	mov	r4, r0
 8005ff4:	f7ff fff0 	bl	8005fd8 <__sfp_lock_acquire>
 8005ff8:	6a23      	ldr	r3, [r4, #32]
 8005ffa:	b11b      	cbz	r3, 8006004 <__sinit+0x14>
 8005ffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006000:	f7ff bff0 	b.w	8005fe4 <__sfp_lock_release>
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <__sinit+0x28>)
 8006006:	6223      	str	r3, [r4, #32]
 8006008:	4b04      	ldr	r3, [pc, #16]	@ (800601c <__sinit+0x2c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1f5      	bne.n	8005ffc <__sinit+0xc>
 8006010:	f7ff ffc4 	bl	8005f9c <global_stdio_init.part.0>
 8006014:	e7f2      	b.n	8005ffc <__sinit+0xc>
 8006016:	bf00      	nop
 8006018:	08005f5d 	.word	0x08005f5d
 800601c:	20000a5c 	.word	0x20000a5c

08006020 <fiprintf>:
 8006020:	b40e      	push	{r1, r2, r3}
 8006022:	b503      	push	{r0, r1, lr}
 8006024:	4601      	mov	r1, r0
 8006026:	ab03      	add	r3, sp, #12
 8006028:	4805      	ldr	r0, [pc, #20]	@ (8006040 <fiprintf+0x20>)
 800602a:	f853 2b04 	ldr.w	r2, [r3], #4
 800602e:	6800      	ldr	r0, [r0, #0]
 8006030:	9301      	str	r3, [sp, #4]
 8006032:	f001 fc03 	bl	800783c <_vfiprintf_r>
 8006036:	b002      	add	sp, #8
 8006038:	f85d eb04 	ldr.w	lr, [sp], #4
 800603c:	b003      	add	sp, #12
 800603e:	4770      	bx	lr
 8006040:	200000d4 	.word	0x200000d4

08006044 <_fwalk_sglue>:
 8006044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006048:	4607      	mov	r7, r0
 800604a:	4688      	mov	r8, r1
 800604c:	4614      	mov	r4, r2
 800604e:	2600      	movs	r6, #0
 8006050:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006054:	f1b9 0901 	subs.w	r9, r9, #1
 8006058:	d505      	bpl.n	8006066 <_fwalk_sglue+0x22>
 800605a:	6824      	ldr	r4, [r4, #0]
 800605c:	2c00      	cmp	r4, #0
 800605e:	d1f7      	bne.n	8006050 <_fwalk_sglue+0xc>
 8006060:	4630      	mov	r0, r6
 8006062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006066:	89ab      	ldrh	r3, [r5, #12]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d907      	bls.n	800607c <_fwalk_sglue+0x38>
 800606c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006070:	3301      	adds	r3, #1
 8006072:	d003      	beq.n	800607c <_fwalk_sglue+0x38>
 8006074:	4629      	mov	r1, r5
 8006076:	4638      	mov	r0, r7
 8006078:	47c0      	blx	r8
 800607a:	4306      	orrs	r6, r0
 800607c:	3568      	adds	r5, #104	@ 0x68
 800607e:	e7e9      	b.n	8006054 <_fwalk_sglue+0x10>

08006080 <__sread>:
 8006080:	b510      	push	{r4, lr}
 8006082:	460c      	mov	r4, r1
 8006084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006088:	f000 f87a 	bl	8006180 <_read_r>
 800608c:	2800      	cmp	r0, #0
 800608e:	bfab      	itete	ge
 8006090:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006092:	89a3      	ldrhlt	r3, [r4, #12]
 8006094:	181b      	addge	r3, r3, r0
 8006096:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800609a:	bfac      	ite	ge
 800609c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800609e:	81a3      	strhlt	r3, [r4, #12]
 80060a0:	bd10      	pop	{r4, pc}

080060a2 <__swrite>:
 80060a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a6:	461f      	mov	r7, r3
 80060a8:	898b      	ldrh	r3, [r1, #12]
 80060aa:	4605      	mov	r5, r0
 80060ac:	05db      	lsls	r3, r3, #23
 80060ae:	460c      	mov	r4, r1
 80060b0:	4616      	mov	r6, r2
 80060b2:	d505      	bpl.n	80060c0 <__swrite+0x1e>
 80060b4:	2302      	movs	r3, #2
 80060b6:	2200      	movs	r2, #0
 80060b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060bc:	f000 f84e 	bl	800615c <_lseek_r>
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	4632      	mov	r2, r6
 80060c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060c8:	81a3      	strh	r3, [r4, #12]
 80060ca:	4628      	mov	r0, r5
 80060cc:	463b      	mov	r3, r7
 80060ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060d6:	f000 b865 	b.w	80061a4 <_write_r>

080060da <__sseek>:
 80060da:	b510      	push	{r4, lr}
 80060dc:	460c      	mov	r4, r1
 80060de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060e2:	f000 f83b 	bl	800615c <_lseek_r>
 80060e6:	1c43      	adds	r3, r0, #1
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	bf15      	itete	ne
 80060ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060f6:	81a3      	strheq	r3, [r4, #12]
 80060f8:	bf18      	it	ne
 80060fa:	81a3      	strhne	r3, [r4, #12]
 80060fc:	bd10      	pop	{r4, pc}

080060fe <__sclose>:
 80060fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006102:	f000 b81b 	b.w	800613c <_close_r>

08006106 <memset>:
 8006106:	4603      	mov	r3, r0
 8006108:	4402      	add	r2, r0
 800610a:	4293      	cmp	r3, r2
 800610c:	d100      	bne.n	8006110 <memset+0xa>
 800610e:	4770      	bx	lr
 8006110:	f803 1b01 	strb.w	r1, [r3], #1
 8006114:	e7f9      	b.n	800610a <memset+0x4>

08006116 <strcat>:
 8006116:	4602      	mov	r2, r0
 8006118:	b510      	push	{r4, lr}
 800611a:	7814      	ldrb	r4, [r2, #0]
 800611c:	4613      	mov	r3, r2
 800611e:	3201      	adds	r2, #1
 8006120:	2c00      	cmp	r4, #0
 8006122:	d1fa      	bne.n	800611a <strcat+0x4>
 8006124:	3b01      	subs	r3, #1
 8006126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800612a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800612e:	2a00      	cmp	r2, #0
 8006130:	d1f9      	bne.n	8006126 <strcat+0x10>
 8006132:	bd10      	pop	{r4, pc}

08006134 <_localeconv_r>:
 8006134:	4800      	ldr	r0, [pc, #0]	@ (8006138 <_localeconv_r+0x4>)
 8006136:	4770      	bx	lr
 8006138:	20000214 	.word	0x20000214

0800613c <_close_r>:
 800613c:	b538      	push	{r3, r4, r5, lr}
 800613e:	2300      	movs	r3, #0
 8006140:	4d05      	ldr	r5, [pc, #20]	@ (8006158 <_close_r+0x1c>)
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	602b      	str	r3, [r5, #0]
 8006148:	f7fc fb81 	bl	800284e <_close>
 800614c:	1c43      	adds	r3, r0, #1
 800614e:	d102      	bne.n	8006156 <_close_r+0x1a>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	b103      	cbz	r3, 8006156 <_close_r+0x1a>
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	20000a60 	.word	0x20000a60

0800615c <_lseek_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	4604      	mov	r4, r0
 8006160:	4608      	mov	r0, r1
 8006162:	4611      	mov	r1, r2
 8006164:	2200      	movs	r2, #0
 8006166:	4d05      	ldr	r5, [pc, #20]	@ (800617c <_lseek_r+0x20>)
 8006168:	602a      	str	r2, [r5, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	f7fc fb93 	bl	8002896 <_lseek>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d102      	bne.n	800617a <_lseek_r+0x1e>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b103      	cbz	r3, 800617a <_lseek_r+0x1e>
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	bd38      	pop	{r3, r4, r5, pc}
 800617c:	20000a60 	.word	0x20000a60

08006180 <_read_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	4604      	mov	r4, r0
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	2200      	movs	r2, #0
 800618a:	4d05      	ldr	r5, [pc, #20]	@ (80061a0 <_read_r+0x20>)
 800618c:	602a      	str	r2, [r5, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	f7fc fb24 	bl	80027dc <_read>
 8006194:	1c43      	adds	r3, r0, #1
 8006196:	d102      	bne.n	800619e <_read_r+0x1e>
 8006198:	682b      	ldr	r3, [r5, #0]
 800619a:	b103      	cbz	r3, 800619e <_read_r+0x1e>
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	20000a60 	.word	0x20000a60

080061a4 <_write_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4604      	mov	r4, r0
 80061a8:	4608      	mov	r0, r1
 80061aa:	4611      	mov	r1, r2
 80061ac:	2200      	movs	r2, #0
 80061ae:	4d05      	ldr	r5, [pc, #20]	@ (80061c4 <_write_r+0x20>)
 80061b0:	602a      	str	r2, [r5, #0]
 80061b2:	461a      	mov	r2, r3
 80061b4:	f7fc fb2f 	bl	8002816 <_write>
 80061b8:	1c43      	adds	r3, r0, #1
 80061ba:	d102      	bne.n	80061c2 <_write_r+0x1e>
 80061bc:	682b      	ldr	r3, [r5, #0]
 80061be:	b103      	cbz	r3, 80061c2 <_write_r+0x1e>
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	bd38      	pop	{r3, r4, r5, pc}
 80061c4:	20000a60 	.word	0x20000a60

080061c8 <__errno>:
 80061c8:	4b01      	ldr	r3, [pc, #4]	@ (80061d0 <__errno+0x8>)
 80061ca:	6818      	ldr	r0, [r3, #0]
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	200000d4 	.word	0x200000d4

080061d4 <__libc_init_array>:
 80061d4:	b570      	push	{r4, r5, r6, lr}
 80061d6:	2600      	movs	r6, #0
 80061d8:	4d0c      	ldr	r5, [pc, #48]	@ (800620c <__libc_init_array+0x38>)
 80061da:	4c0d      	ldr	r4, [pc, #52]	@ (8006210 <__libc_init_array+0x3c>)
 80061dc:	1b64      	subs	r4, r4, r5
 80061de:	10a4      	asrs	r4, r4, #2
 80061e0:	42a6      	cmp	r6, r4
 80061e2:	d109      	bne.n	80061f8 <__libc_init_array+0x24>
 80061e4:	f001 fe96 	bl	8007f14 <_init>
 80061e8:	2600      	movs	r6, #0
 80061ea:	4d0a      	ldr	r5, [pc, #40]	@ (8006214 <__libc_init_array+0x40>)
 80061ec:	4c0a      	ldr	r4, [pc, #40]	@ (8006218 <__libc_init_array+0x44>)
 80061ee:	1b64      	subs	r4, r4, r5
 80061f0:	10a4      	asrs	r4, r4, #2
 80061f2:	42a6      	cmp	r6, r4
 80061f4:	d105      	bne.n	8006202 <__libc_init_array+0x2e>
 80061f6:	bd70      	pop	{r4, r5, r6, pc}
 80061f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061fc:	4798      	blx	r3
 80061fe:	3601      	adds	r6, #1
 8006200:	e7ee      	b.n	80061e0 <__libc_init_array+0xc>
 8006202:	f855 3b04 	ldr.w	r3, [r5], #4
 8006206:	4798      	blx	r3
 8006208:	3601      	adds	r6, #1
 800620a:	e7f2      	b.n	80061f2 <__libc_init_array+0x1e>
 800620c:	080084c4 	.word	0x080084c4
 8006210:	080084c4 	.word	0x080084c4
 8006214:	080084c4 	.word	0x080084c4
 8006218:	080084c8 	.word	0x080084c8

0800621c <__retarget_lock_init_recursive>:
 800621c:	4770      	bx	lr

0800621e <__retarget_lock_acquire_recursive>:
 800621e:	4770      	bx	lr

08006220 <__retarget_lock_release_recursive>:
 8006220:	4770      	bx	lr

08006222 <memchr>:
 8006222:	4603      	mov	r3, r0
 8006224:	b510      	push	{r4, lr}
 8006226:	b2c9      	uxtb	r1, r1
 8006228:	4402      	add	r2, r0
 800622a:	4293      	cmp	r3, r2
 800622c:	4618      	mov	r0, r3
 800622e:	d101      	bne.n	8006234 <memchr+0x12>
 8006230:	2000      	movs	r0, #0
 8006232:	e003      	b.n	800623c <memchr+0x1a>
 8006234:	7804      	ldrb	r4, [r0, #0]
 8006236:	3301      	adds	r3, #1
 8006238:	428c      	cmp	r4, r1
 800623a:	d1f6      	bne.n	800622a <memchr+0x8>
 800623c:	bd10      	pop	{r4, pc}

0800623e <abort>:
 800623e:	2006      	movs	r0, #6
 8006240:	b508      	push	{r3, lr}
 8006242:	f001 fd77 	bl	8007d34 <raise>
 8006246:	2001      	movs	r0, #1
 8006248:	f7fc fabd 	bl	80027c6 <_exit>

0800624c <quorem>:
 800624c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006250:	6903      	ldr	r3, [r0, #16]
 8006252:	690c      	ldr	r4, [r1, #16]
 8006254:	4607      	mov	r7, r0
 8006256:	42a3      	cmp	r3, r4
 8006258:	db7e      	blt.n	8006358 <quorem+0x10c>
 800625a:	3c01      	subs	r4, #1
 800625c:	00a3      	lsls	r3, r4, #2
 800625e:	f100 0514 	add.w	r5, r0, #20
 8006262:	f101 0814 	add.w	r8, r1, #20
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006272:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006276:	3301      	adds	r3, #1
 8006278:	429a      	cmp	r2, r3
 800627a:	fbb2 f6f3 	udiv	r6, r2, r3
 800627e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006282:	d32e      	bcc.n	80062e2 <quorem+0x96>
 8006284:	f04f 0a00 	mov.w	sl, #0
 8006288:	46c4      	mov	ip, r8
 800628a:	46ae      	mov	lr, r5
 800628c:	46d3      	mov	fp, sl
 800628e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006292:	b298      	uxth	r0, r3
 8006294:	fb06 a000 	mla	r0, r6, r0, sl
 8006298:	0c1b      	lsrs	r3, r3, #16
 800629a:	0c02      	lsrs	r2, r0, #16
 800629c:	fb06 2303 	mla	r3, r6, r3, r2
 80062a0:	f8de 2000 	ldr.w	r2, [lr]
 80062a4:	b280      	uxth	r0, r0
 80062a6:	b292      	uxth	r2, r2
 80062a8:	1a12      	subs	r2, r2, r0
 80062aa:	445a      	add	r2, fp
 80062ac:	f8de 0000 	ldr.w	r0, [lr]
 80062b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80062ba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80062be:	b292      	uxth	r2, r2
 80062c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80062c4:	45e1      	cmp	r9, ip
 80062c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80062ca:	f84e 2b04 	str.w	r2, [lr], #4
 80062ce:	d2de      	bcs.n	800628e <quorem+0x42>
 80062d0:	9b00      	ldr	r3, [sp, #0]
 80062d2:	58eb      	ldr	r3, [r5, r3]
 80062d4:	b92b      	cbnz	r3, 80062e2 <quorem+0x96>
 80062d6:	9b01      	ldr	r3, [sp, #4]
 80062d8:	3b04      	subs	r3, #4
 80062da:	429d      	cmp	r5, r3
 80062dc:	461a      	mov	r2, r3
 80062de:	d32f      	bcc.n	8006340 <quorem+0xf4>
 80062e0:	613c      	str	r4, [r7, #16]
 80062e2:	4638      	mov	r0, r7
 80062e4:	f001 f97a 	bl	80075dc <__mcmp>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	db25      	blt.n	8006338 <quorem+0xec>
 80062ec:	4629      	mov	r1, r5
 80062ee:	2000      	movs	r0, #0
 80062f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80062f4:	f8d1 c000 	ldr.w	ip, [r1]
 80062f8:	fa1f fe82 	uxth.w	lr, r2
 80062fc:	fa1f f38c 	uxth.w	r3, ip
 8006300:	eba3 030e 	sub.w	r3, r3, lr
 8006304:	4403      	add	r3, r0
 8006306:	0c12      	lsrs	r2, r2, #16
 8006308:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800630c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006310:	b29b      	uxth	r3, r3
 8006312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006316:	45c1      	cmp	r9, r8
 8006318:	ea4f 4022 	mov.w	r0, r2, asr #16
 800631c:	f841 3b04 	str.w	r3, [r1], #4
 8006320:	d2e6      	bcs.n	80062f0 <quorem+0xa4>
 8006322:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006326:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800632a:	b922      	cbnz	r2, 8006336 <quorem+0xea>
 800632c:	3b04      	subs	r3, #4
 800632e:	429d      	cmp	r5, r3
 8006330:	461a      	mov	r2, r3
 8006332:	d30b      	bcc.n	800634c <quorem+0x100>
 8006334:	613c      	str	r4, [r7, #16]
 8006336:	3601      	adds	r6, #1
 8006338:	4630      	mov	r0, r6
 800633a:	b003      	add	sp, #12
 800633c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006340:	6812      	ldr	r2, [r2, #0]
 8006342:	3b04      	subs	r3, #4
 8006344:	2a00      	cmp	r2, #0
 8006346:	d1cb      	bne.n	80062e0 <quorem+0x94>
 8006348:	3c01      	subs	r4, #1
 800634a:	e7c6      	b.n	80062da <quorem+0x8e>
 800634c:	6812      	ldr	r2, [r2, #0]
 800634e:	3b04      	subs	r3, #4
 8006350:	2a00      	cmp	r2, #0
 8006352:	d1ef      	bne.n	8006334 <quorem+0xe8>
 8006354:	3c01      	subs	r4, #1
 8006356:	e7ea      	b.n	800632e <quorem+0xe2>
 8006358:	2000      	movs	r0, #0
 800635a:	e7ee      	b.n	800633a <quorem+0xee>
 800635c:	0000      	movs	r0, r0
	...

08006360 <_dtoa_r>:
 8006360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006364:	4614      	mov	r4, r2
 8006366:	461d      	mov	r5, r3
 8006368:	69c7      	ldr	r7, [r0, #28]
 800636a:	b097      	sub	sp, #92	@ 0x5c
 800636c:	4683      	mov	fp, r0
 800636e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006372:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006374:	b97f      	cbnz	r7, 8006396 <_dtoa_r+0x36>
 8006376:	2010      	movs	r0, #16
 8006378:	f000 fe02 	bl	8006f80 <malloc>
 800637c:	4602      	mov	r2, r0
 800637e:	f8cb 001c 	str.w	r0, [fp, #28]
 8006382:	b920      	cbnz	r0, 800638e <_dtoa_r+0x2e>
 8006384:	21ef      	movs	r1, #239	@ 0xef
 8006386:	4ba8      	ldr	r3, [pc, #672]	@ (8006628 <_dtoa_r+0x2c8>)
 8006388:	48a8      	ldr	r0, [pc, #672]	@ (800662c <_dtoa_r+0x2cc>)
 800638a:	f7ff f8bd 	bl	8005508 <__assert_func>
 800638e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006392:	6007      	str	r7, [r0, #0]
 8006394:	60c7      	str	r7, [r0, #12]
 8006396:	f8db 301c 	ldr.w	r3, [fp, #28]
 800639a:	6819      	ldr	r1, [r3, #0]
 800639c:	b159      	cbz	r1, 80063b6 <_dtoa_r+0x56>
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	2301      	movs	r3, #1
 80063a2:	4093      	lsls	r3, r2
 80063a4:	604a      	str	r2, [r1, #4]
 80063a6:	608b      	str	r3, [r1, #8]
 80063a8:	4658      	mov	r0, fp
 80063aa:	f000 fedf 	bl	800716c <_Bfree>
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	1e2b      	subs	r3, r5, #0
 80063b8:	bfaf      	iteee	ge
 80063ba:	2300      	movge	r3, #0
 80063bc:	2201      	movlt	r2, #1
 80063be:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80063c2:	9303      	strlt	r3, [sp, #12]
 80063c4:	bfa8      	it	ge
 80063c6:	6033      	strge	r3, [r6, #0]
 80063c8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80063cc:	4b98      	ldr	r3, [pc, #608]	@ (8006630 <_dtoa_r+0x2d0>)
 80063ce:	bfb8      	it	lt
 80063d0:	6032      	strlt	r2, [r6, #0]
 80063d2:	ea33 0308 	bics.w	r3, r3, r8
 80063d6:	d112      	bne.n	80063fe <_dtoa_r+0x9e>
 80063d8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80063dc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80063de:	6013      	str	r3, [r2, #0]
 80063e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80063e4:	4323      	orrs	r3, r4
 80063e6:	f000 8550 	beq.w	8006e8a <_dtoa_r+0xb2a>
 80063ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063ec:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006634 <_dtoa_r+0x2d4>
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 8552 	beq.w	8006e9a <_dtoa_r+0xb3a>
 80063f6:	f10a 0303 	add.w	r3, sl, #3
 80063fa:	f000 bd4c 	b.w	8006e96 <_dtoa_r+0xb36>
 80063fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006402:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006406:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800640a:	2200      	movs	r2, #0
 800640c:	2300      	movs	r3, #0
 800640e:	f7fa facb 	bl	80009a8 <__aeabi_dcmpeq>
 8006412:	4607      	mov	r7, r0
 8006414:	b158      	cbz	r0, 800642e <_dtoa_r+0xce>
 8006416:	2301      	movs	r3, #1
 8006418:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800641a:	6013      	str	r3, [r2, #0]
 800641c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800641e:	b113      	cbz	r3, 8006426 <_dtoa_r+0xc6>
 8006420:	4b85      	ldr	r3, [pc, #532]	@ (8006638 <_dtoa_r+0x2d8>)
 8006422:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800663c <_dtoa_r+0x2dc>
 800642a:	f000 bd36 	b.w	8006e9a <_dtoa_r+0xb3a>
 800642e:	ab14      	add	r3, sp, #80	@ 0x50
 8006430:	9301      	str	r3, [sp, #4]
 8006432:	ab15      	add	r3, sp, #84	@ 0x54
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4658      	mov	r0, fp
 8006438:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800643c:	f001 f97e 	bl	800773c <__d2b>
 8006440:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006444:	4681      	mov	r9, r0
 8006446:	2e00      	cmp	r6, #0
 8006448:	d077      	beq.n	800653a <_dtoa_r+0x1da>
 800644a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800644e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006450:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006458:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800645c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006460:	9712      	str	r7, [sp, #72]	@ 0x48
 8006462:	4619      	mov	r1, r3
 8006464:	2200      	movs	r2, #0
 8006466:	4b76      	ldr	r3, [pc, #472]	@ (8006640 <_dtoa_r+0x2e0>)
 8006468:	f7f9 fe7e 	bl	8000168 <__aeabi_dsub>
 800646c:	a368      	add	r3, pc, #416	@ (adr r3, 8006610 <_dtoa_r+0x2b0>)
 800646e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006472:	f7fa f831 	bl	80004d8 <__aeabi_dmul>
 8006476:	a368      	add	r3, pc, #416	@ (adr r3, 8006618 <_dtoa_r+0x2b8>)
 8006478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800647c:	f7f9 fe76 	bl	800016c <__adddf3>
 8006480:	4604      	mov	r4, r0
 8006482:	4630      	mov	r0, r6
 8006484:	460d      	mov	r5, r1
 8006486:	f7f9 ffbd 	bl	8000404 <__aeabi_i2d>
 800648a:	a365      	add	r3, pc, #404	@ (adr r3, 8006620 <_dtoa_r+0x2c0>)
 800648c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006490:	f7fa f822 	bl	80004d8 <__aeabi_dmul>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4620      	mov	r0, r4
 800649a:	4629      	mov	r1, r5
 800649c:	f7f9 fe66 	bl	800016c <__adddf3>
 80064a0:	4604      	mov	r4, r0
 80064a2:	460d      	mov	r5, r1
 80064a4:	f7fa fac8 	bl	8000a38 <__aeabi_d2iz>
 80064a8:	2200      	movs	r2, #0
 80064aa:	4607      	mov	r7, r0
 80064ac:	2300      	movs	r3, #0
 80064ae:	4620      	mov	r0, r4
 80064b0:	4629      	mov	r1, r5
 80064b2:	f7fa fa83 	bl	80009bc <__aeabi_dcmplt>
 80064b6:	b140      	cbz	r0, 80064ca <_dtoa_r+0x16a>
 80064b8:	4638      	mov	r0, r7
 80064ba:	f7f9 ffa3 	bl	8000404 <__aeabi_i2d>
 80064be:	4622      	mov	r2, r4
 80064c0:	462b      	mov	r3, r5
 80064c2:	f7fa fa71 	bl	80009a8 <__aeabi_dcmpeq>
 80064c6:	b900      	cbnz	r0, 80064ca <_dtoa_r+0x16a>
 80064c8:	3f01      	subs	r7, #1
 80064ca:	2f16      	cmp	r7, #22
 80064cc:	d853      	bhi.n	8006576 <_dtoa_r+0x216>
 80064ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064d2:	4b5c      	ldr	r3, [pc, #368]	@ (8006644 <_dtoa_r+0x2e4>)
 80064d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80064d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064dc:	f7fa fa6e 	bl	80009bc <__aeabi_dcmplt>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d04a      	beq.n	800657a <_dtoa_r+0x21a>
 80064e4:	2300      	movs	r3, #0
 80064e6:	3f01      	subs	r7, #1
 80064e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80064ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80064ec:	1b9b      	subs	r3, r3, r6
 80064ee:	1e5a      	subs	r2, r3, #1
 80064f0:	bf46      	itte	mi
 80064f2:	f1c3 0801 	rsbmi	r8, r3, #1
 80064f6:	2300      	movmi	r3, #0
 80064f8:	f04f 0800 	movpl.w	r8, #0
 80064fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80064fe:	bf48      	it	mi
 8006500:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006502:	2f00      	cmp	r7, #0
 8006504:	db3b      	blt.n	800657e <_dtoa_r+0x21e>
 8006506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006508:	970e      	str	r7, [sp, #56]	@ 0x38
 800650a:	443b      	add	r3, r7
 800650c:	9309      	str	r3, [sp, #36]	@ 0x24
 800650e:	2300      	movs	r3, #0
 8006510:	930a      	str	r3, [sp, #40]	@ 0x28
 8006512:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006514:	2b09      	cmp	r3, #9
 8006516:	d866      	bhi.n	80065e6 <_dtoa_r+0x286>
 8006518:	2b05      	cmp	r3, #5
 800651a:	bfc4      	itt	gt
 800651c:	3b04      	subgt	r3, #4
 800651e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006520:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006522:	bfc8      	it	gt
 8006524:	2400      	movgt	r4, #0
 8006526:	f1a3 0302 	sub.w	r3, r3, #2
 800652a:	bfd8      	it	le
 800652c:	2401      	movle	r4, #1
 800652e:	2b03      	cmp	r3, #3
 8006530:	d864      	bhi.n	80065fc <_dtoa_r+0x29c>
 8006532:	e8df f003 	tbb	[pc, r3]
 8006536:	382b      	.short	0x382b
 8006538:	5636      	.short	0x5636
 800653a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800653e:	441e      	add	r6, r3
 8006540:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006544:	2b20      	cmp	r3, #32
 8006546:	bfc1      	itttt	gt
 8006548:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800654c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006550:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006554:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006558:	bfd6      	itet	le
 800655a:	f1c3 0320 	rsble	r3, r3, #32
 800655e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006562:	fa04 f003 	lslle.w	r0, r4, r3
 8006566:	f7f9 ff3d 	bl	80003e4 <__aeabi_ui2d>
 800656a:	2201      	movs	r2, #1
 800656c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006570:	3e01      	subs	r6, #1
 8006572:	9212      	str	r2, [sp, #72]	@ 0x48
 8006574:	e775      	b.n	8006462 <_dtoa_r+0x102>
 8006576:	2301      	movs	r3, #1
 8006578:	e7b6      	b.n	80064e8 <_dtoa_r+0x188>
 800657a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800657c:	e7b5      	b.n	80064ea <_dtoa_r+0x18a>
 800657e:	427b      	negs	r3, r7
 8006580:	930a      	str	r3, [sp, #40]	@ 0x28
 8006582:	2300      	movs	r3, #0
 8006584:	eba8 0807 	sub.w	r8, r8, r7
 8006588:	930e      	str	r3, [sp, #56]	@ 0x38
 800658a:	e7c2      	b.n	8006512 <_dtoa_r+0x1b2>
 800658c:	2300      	movs	r3, #0
 800658e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006590:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006592:	2b00      	cmp	r3, #0
 8006594:	dc35      	bgt.n	8006602 <_dtoa_r+0x2a2>
 8006596:	2301      	movs	r3, #1
 8006598:	461a      	mov	r2, r3
 800659a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800659e:	9221      	str	r2, [sp, #132]	@ 0x84
 80065a0:	e00b      	b.n	80065ba <_dtoa_r+0x25a>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e7f3      	b.n	800658e <_dtoa_r+0x22e>
 80065a6:	2300      	movs	r3, #0
 80065a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065ac:	18fb      	adds	r3, r7, r3
 80065ae:	9308      	str	r3, [sp, #32]
 80065b0:	3301      	adds	r3, #1
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	9307      	str	r3, [sp, #28]
 80065b6:	bfb8      	it	lt
 80065b8:	2301      	movlt	r3, #1
 80065ba:	2100      	movs	r1, #0
 80065bc:	2204      	movs	r2, #4
 80065be:	f8db 001c 	ldr.w	r0, [fp, #28]
 80065c2:	f102 0514 	add.w	r5, r2, #20
 80065c6:	429d      	cmp	r5, r3
 80065c8:	d91f      	bls.n	800660a <_dtoa_r+0x2aa>
 80065ca:	6041      	str	r1, [r0, #4]
 80065cc:	4658      	mov	r0, fp
 80065ce:	f000 fd8d 	bl	80070ec <_Balloc>
 80065d2:	4682      	mov	sl, r0
 80065d4:	2800      	cmp	r0, #0
 80065d6:	d139      	bne.n	800664c <_dtoa_r+0x2ec>
 80065d8:	4602      	mov	r2, r0
 80065da:	f240 11af 	movw	r1, #431	@ 0x1af
 80065de:	4b1a      	ldr	r3, [pc, #104]	@ (8006648 <_dtoa_r+0x2e8>)
 80065e0:	e6d2      	b.n	8006388 <_dtoa_r+0x28>
 80065e2:	2301      	movs	r3, #1
 80065e4:	e7e0      	b.n	80065a8 <_dtoa_r+0x248>
 80065e6:	2401      	movs	r4, #1
 80065e8:	2300      	movs	r3, #0
 80065ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80065ec:	9320      	str	r3, [sp, #128]	@ 0x80
 80065ee:	f04f 33ff 	mov.w	r3, #4294967295
 80065f2:	2200      	movs	r2, #0
 80065f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80065f8:	2312      	movs	r3, #18
 80065fa:	e7d0      	b.n	800659e <_dtoa_r+0x23e>
 80065fc:	2301      	movs	r3, #1
 80065fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006600:	e7f5      	b.n	80065ee <_dtoa_r+0x28e>
 8006602:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006604:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006608:	e7d7      	b.n	80065ba <_dtoa_r+0x25a>
 800660a:	3101      	adds	r1, #1
 800660c:	0052      	lsls	r2, r2, #1
 800660e:	e7d8      	b.n	80065c2 <_dtoa_r+0x262>
 8006610:	636f4361 	.word	0x636f4361
 8006614:	3fd287a7 	.word	0x3fd287a7
 8006618:	8b60c8b3 	.word	0x8b60c8b3
 800661c:	3fc68a28 	.word	0x3fc68a28
 8006620:	509f79fb 	.word	0x509f79fb
 8006624:	3fd34413 	.word	0x3fd34413
 8006628:	080081ca 	.word	0x080081ca
 800662c:	080081e1 	.word	0x080081e1
 8006630:	7ff00000 	.word	0x7ff00000
 8006634:	080081c6 	.word	0x080081c6
 8006638:	0800819a 	.word	0x0800819a
 800663c:	08008199 	.word	0x08008199
 8006640:	3ff80000 	.word	0x3ff80000
 8006644:	080082d8 	.word	0x080082d8
 8006648:	08008239 	.word	0x08008239
 800664c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006650:	6018      	str	r0, [r3, #0]
 8006652:	9b07      	ldr	r3, [sp, #28]
 8006654:	2b0e      	cmp	r3, #14
 8006656:	f200 80a4 	bhi.w	80067a2 <_dtoa_r+0x442>
 800665a:	2c00      	cmp	r4, #0
 800665c:	f000 80a1 	beq.w	80067a2 <_dtoa_r+0x442>
 8006660:	2f00      	cmp	r7, #0
 8006662:	dd33      	ble.n	80066cc <_dtoa_r+0x36c>
 8006664:	4b86      	ldr	r3, [pc, #536]	@ (8006880 <_dtoa_r+0x520>)
 8006666:	f007 020f 	and.w	r2, r7, #15
 800666a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800666e:	05f8      	lsls	r0, r7, #23
 8006670:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006674:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006678:	ea4f 1427 	mov.w	r4, r7, asr #4
 800667c:	d516      	bpl.n	80066ac <_dtoa_r+0x34c>
 800667e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006682:	4b80      	ldr	r3, [pc, #512]	@ (8006884 <_dtoa_r+0x524>)
 8006684:	2603      	movs	r6, #3
 8006686:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800668a:	f7fa f84f 	bl	800072c <__aeabi_ddiv>
 800668e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006692:	f004 040f 	and.w	r4, r4, #15
 8006696:	4d7b      	ldr	r5, [pc, #492]	@ (8006884 <_dtoa_r+0x524>)
 8006698:	b954      	cbnz	r4, 80066b0 <_dtoa_r+0x350>
 800669a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800669e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066a2:	f7fa f843 	bl	800072c <__aeabi_ddiv>
 80066a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066aa:	e028      	b.n	80066fe <_dtoa_r+0x39e>
 80066ac:	2602      	movs	r6, #2
 80066ae:	e7f2      	b.n	8006696 <_dtoa_r+0x336>
 80066b0:	07e1      	lsls	r1, r4, #31
 80066b2:	d508      	bpl.n	80066c6 <_dtoa_r+0x366>
 80066b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80066bc:	f7f9 ff0c 	bl	80004d8 <__aeabi_dmul>
 80066c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066c4:	3601      	adds	r6, #1
 80066c6:	1064      	asrs	r4, r4, #1
 80066c8:	3508      	adds	r5, #8
 80066ca:	e7e5      	b.n	8006698 <_dtoa_r+0x338>
 80066cc:	f000 80d2 	beq.w	8006874 <_dtoa_r+0x514>
 80066d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80066d4:	427c      	negs	r4, r7
 80066d6:	4b6a      	ldr	r3, [pc, #424]	@ (8006880 <_dtoa_r+0x520>)
 80066d8:	f004 020f 	and.w	r2, r4, #15
 80066dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e4:	f7f9 fef8 	bl	80004d8 <__aeabi_dmul>
 80066e8:	2602      	movs	r6, #2
 80066ea:	2300      	movs	r3, #0
 80066ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f0:	4d64      	ldr	r5, [pc, #400]	@ (8006884 <_dtoa_r+0x524>)
 80066f2:	1124      	asrs	r4, r4, #4
 80066f4:	2c00      	cmp	r4, #0
 80066f6:	f040 80b2 	bne.w	800685e <_dtoa_r+0x4fe>
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1d3      	bne.n	80066a6 <_dtoa_r+0x346>
 80066fe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006702:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006704:	2b00      	cmp	r3, #0
 8006706:	f000 80b7 	beq.w	8006878 <_dtoa_r+0x518>
 800670a:	2200      	movs	r2, #0
 800670c:	4620      	mov	r0, r4
 800670e:	4629      	mov	r1, r5
 8006710:	4b5d      	ldr	r3, [pc, #372]	@ (8006888 <_dtoa_r+0x528>)
 8006712:	f7fa f953 	bl	80009bc <__aeabi_dcmplt>
 8006716:	2800      	cmp	r0, #0
 8006718:	f000 80ae 	beq.w	8006878 <_dtoa_r+0x518>
 800671c:	9b07      	ldr	r3, [sp, #28]
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80aa 	beq.w	8006878 <_dtoa_r+0x518>
 8006724:	9b08      	ldr	r3, [sp, #32]
 8006726:	2b00      	cmp	r3, #0
 8006728:	dd37      	ble.n	800679a <_dtoa_r+0x43a>
 800672a:	1e7b      	subs	r3, r7, #1
 800672c:	4620      	mov	r0, r4
 800672e:	9304      	str	r3, [sp, #16]
 8006730:	2200      	movs	r2, #0
 8006732:	4629      	mov	r1, r5
 8006734:	4b55      	ldr	r3, [pc, #340]	@ (800688c <_dtoa_r+0x52c>)
 8006736:	f7f9 fecf 	bl	80004d8 <__aeabi_dmul>
 800673a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800673e:	9c08      	ldr	r4, [sp, #32]
 8006740:	3601      	adds	r6, #1
 8006742:	4630      	mov	r0, r6
 8006744:	f7f9 fe5e 	bl	8000404 <__aeabi_i2d>
 8006748:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800674c:	f7f9 fec4 	bl	80004d8 <__aeabi_dmul>
 8006750:	2200      	movs	r2, #0
 8006752:	4b4f      	ldr	r3, [pc, #316]	@ (8006890 <_dtoa_r+0x530>)
 8006754:	f7f9 fd0a 	bl	800016c <__adddf3>
 8006758:	4605      	mov	r5, r0
 800675a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800675e:	2c00      	cmp	r4, #0
 8006760:	f040 809a 	bne.w	8006898 <_dtoa_r+0x538>
 8006764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006768:	2200      	movs	r2, #0
 800676a:	4b4a      	ldr	r3, [pc, #296]	@ (8006894 <_dtoa_r+0x534>)
 800676c:	f7f9 fcfc 	bl	8000168 <__aeabi_dsub>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006778:	462a      	mov	r2, r5
 800677a:	4633      	mov	r3, r6
 800677c:	f7fa f93c 	bl	80009f8 <__aeabi_dcmpgt>
 8006780:	2800      	cmp	r0, #0
 8006782:	f040 828e 	bne.w	8006ca2 <_dtoa_r+0x942>
 8006786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800678a:	462a      	mov	r2, r5
 800678c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006790:	f7fa f914 	bl	80009bc <__aeabi_dcmplt>
 8006794:	2800      	cmp	r0, #0
 8006796:	f040 8127 	bne.w	80069e8 <_dtoa_r+0x688>
 800679a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800679e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80067a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f2c0 8163 	blt.w	8006a70 <_dtoa_r+0x710>
 80067aa:	2f0e      	cmp	r7, #14
 80067ac:	f300 8160 	bgt.w	8006a70 <_dtoa_r+0x710>
 80067b0:	4b33      	ldr	r3, [pc, #204]	@ (8006880 <_dtoa_r+0x520>)
 80067b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067ba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80067be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	da03      	bge.n	80067cc <_dtoa_r+0x46c>
 80067c4:	9b07      	ldr	r3, [sp, #28]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f340 8100 	ble.w	80069cc <_dtoa_r+0x66c>
 80067cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80067d0:	4656      	mov	r6, sl
 80067d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067d6:	4620      	mov	r0, r4
 80067d8:	4629      	mov	r1, r5
 80067da:	f7f9 ffa7 	bl	800072c <__aeabi_ddiv>
 80067de:	f7fa f92b 	bl	8000a38 <__aeabi_d2iz>
 80067e2:	4680      	mov	r8, r0
 80067e4:	f7f9 fe0e 	bl	8000404 <__aeabi_i2d>
 80067e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ec:	f7f9 fe74 	bl	80004d8 <__aeabi_dmul>
 80067f0:	4602      	mov	r2, r0
 80067f2:	460b      	mov	r3, r1
 80067f4:	4620      	mov	r0, r4
 80067f6:	4629      	mov	r1, r5
 80067f8:	f7f9 fcb6 	bl	8000168 <__aeabi_dsub>
 80067fc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006800:	9d07      	ldr	r5, [sp, #28]
 8006802:	f806 4b01 	strb.w	r4, [r6], #1
 8006806:	eba6 040a 	sub.w	r4, r6, sl
 800680a:	42a5      	cmp	r5, r4
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	f040 8116 	bne.w	8006a40 <_dtoa_r+0x6e0>
 8006814:	f7f9 fcaa 	bl	800016c <__adddf3>
 8006818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800681c:	4604      	mov	r4, r0
 800681e:	460d      	mov	r5, r1
 8006820:	f7fa f8ea 	bl	80009f8 <__aeabi_dcmpgt>
 8006824:	2800      	cmp	r0, #0
 8006826:	f040 80f8 	bne.w	8006a1a <_dtoa_r+0x6ba>
 800682a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800682e:	4620      	mov	r0, r4
 8006830:	4629      	mov	r1, r5
 8006832:	f7fa f8b9 	bl	80009a8 <__aeabi_dcmpeq>
 8006836:	b118      	cbz	r0, 8006840 <_dtoa_r+0x4e0>
 8006838:	f018 0f01 	tst.w	r8, #1
 800683c:	f040 80ed 	bne.w	8006a1a <_dtoa_r+0x6ba>
 8006840:	4649      	mov	r1, r9
 8006842:	4658      	mov	r0, fp
 8006844:	f000 fc92 	bl	800716c <_Bfree>
 8006848:	2300      	movs	r3, #0
 800684a:	7033      	strb	r3, [r6, #0]
 800684c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800684e:	3701      	adds	r7, #1
 8006850:	601f      	str	r7, [r3, #0]
 8006852:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006854:	2b00      	cmp	r3, #0
 8006856:	f000 8320 	beq.w	8006e9a <_dtoa_r+0xb3a>
 800685a:	601e      	str	r6, [r3, #0]
 800685c:	e31d      	b.n	8006e9a <_dtoa_r+0xb3a>
 800685e:	07e2      	lsls	r2, r4, #31
 8006860:	d505      	bpl.n	800686e <_dtoa_r+0x50e>
 8006862:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006866:	f7f9 fe37 	bl	80004d8 <__aeabi_dmul>
 800686a:	2301      	movs	r3, #1
 800686c:	3601      	adds	r6, #1
 800686e:	1064      	asrs	r4, r4, #1
 8006870:	3508      	adds	r5, #8
 8006872:	e73f      	b.n	80066f4 <_dtoa_r+0x394>
 8006874:	2602      	movs	r6, #2
 8006876:	e742      	b.n	80066fe <_dtoa_r+0x39e>
 8006878:	9c07      	ldr	r4, [sp, #28]
 800687a:	9704      	str	r7, [sp, #16]
 800687c:	e761      	b.n	8006742 <_dtoa_r+0x3e2>
 800687e:	bf00      	nop
 8006880:	080082d8 	.word	0x080082d8
 8006884:	080082b0 	.word	0x080082b0
 8006888:	3ff00000 	.word	0x3ff00000
 800688c:	40240000 	.word	0x40240000
 8006890:	401c0000 	.word	0x401c0000
 8006894:	40140000 	.word	0x40140000
 8006898:	4b70      	ldr	r3, [pc, #448]	@ (8006a5c <_dtoa_r+0x6fc>)
 800689a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800689c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068a4:	4454      	add	r4, sl
 80068a6:	2900      	cmp	r1, #0
 80068a8:	d045      	beq.n	8006936 <_dtoa_r+0x5d6>
 80068aa:	2000      	movs	r0, #0
 80068ac:	496c      	ldr	r1, [pc, #432]	@ (8006a60 <_dtoa_r+0x700>)
 80068ae:	f7f9 ff3d 	bl	800072c <__aeabi_ddiv>
 80068b2:	4633      	mov	r3, r6
 80068b4:	462a      	mov	r2, r5
 80068b6:	f7f9 fc57 	bl	8000168 <__aeabi_dsub>
 80068ba:	4656      	mov	r6, sl
 80068bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80068c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068c4:	f7fa f8b8 	bl	8000a38 <__aeabi_d2iz>
 80068c8:	4605      	mov	r5, r0
 80068ca:	f7f9 fd9b 	bl	8000404 <__aeabi_i2d>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068d6:	f7f9 fc47 	bl	8000168 <__aeabi_dsub>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	3530      	adds	r5, #48	@ 0x30
 80068e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80068e8:	f806 5b01 	strb.w	r5, [r6], #1
 80068ec:	f7fa f866 	bl	80009bc <__aeabi_dcmplt>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d163      	bne.n	80069bc <_dtoa_r+0x65c>
 80068f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068f8:	2000      	movs	r0, #0
 80068fa:	495a      	ldr	r1, [pc, #360]	@ (8006a64 <_dtoa_r+0x704>)
 80068fc:	f7f9 fc34 	bl	8000168 <__aeabi_dsub>
 8006900:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006904:	f7fa f85a 	bl	80009bc <__aeabi_dcmplt>
 8006908:	2800      	cmp	r0, #0
 800690a:	f040 8087 	bne.w	8006a1c <_dtoa_r+0x6bc>
 800690e:	42a6      	cmp	r6, r4
 8006910:	f43f af43 	beq.w	800679a <_dtoa_r+0x43a>
 8006914:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006918:	2200      	movs	r2, #0
 800691a:	4b53      	ldr	r3, [pc, #332]	@ (8006a68 <_dtoa_r+0x708>)
 800691c:	f7f9 fddc 	bl	80004d8 <__aeabi_dmul>
 8006920:	2200      	movs	r2, #0
 8006922:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800692a:	4b4f      	ldr	r3, [pc, #316]	@ (8006a68 <_dtoa_r+0x708>)
 800692c:	f7f9 fdd4 	bl	80004d8 <__aeabi_dmul>
 8006930:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006934:	e7c4      	b.n	80068c0 <_dtoa_r+0x560>
 8006936:	4631      	mov	r1, r6
 8006938:	4628      	mov	r0, r5
 800693a:	f7f9 fdcd 	bl	80004d8 <__aeabi_dmul>
 800693e:	4656      	mov	r6, sl
 8006940:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006944:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800694a:	f7fa f875 	bl	8000a38 <__aeabi_d2iz>
 800694e:	4605      	mov	r5, r0
 8006950:	f7f9 fd58 	bl	8000404 <__aeabi_i2d>
 8006954:	4602      	mov	r2, r0
 8006956:	460b      	mov	r3, r1
 8006958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800695c:	f7f9 fc04 	bl	8000168 <__aeabi_dsub>
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	3530      	adds	r5, #48	@ 0x30
 8006966:	f806 5b01 	strb.w	r5, [r6], #1
 800696a:	42a6      	cmp	r6, r4
 800696c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006970:	f04f 0200 	mov.w	r2, #0
 8006974:	d124      	bne.n	80069c0 <_dtoa_r+0x660>
 8006976:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800697a:	4b39      	ldr	r3, [pc, #228]	@ (8006a60 <_dtoa_r+0x700>)
 800697c:	f7f9 fbf6 	bl	800016c <__adddf3>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006988:	f7fa f836 	bl	80009f8 <__aeabi_dcmpgt>
 800698c:	2800      	cmp	r0, #0
 800698e:	d145      	bne.n	8006a1c <_dtoa_r+0x6bc>
 8006990:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006994:	2000      	movs	r0, #0
 8006996:	4932      	ldr	r1, [pc, #200]	@ (8006a60 <_dtoa_r+0x700>)
 8006998:	f7f9 fbe6 	bl	8000168 <__aeabi_dsub>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069a4:	f7fa f80a 	bl	80009bc <__aeabi_dcmplt>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	f43f aef6 	beq.w	800679a <_dtoa_r+0x43a>
 80069ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80069b0:	1e73      	subs	r3, r6, #1
 80069b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80069b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80069b8:	2b30      	cmp	r3, #48	@ 0x30
 80069ba:	d0f8      	beq.n	80069ae <_dtoa_r+0x64e>
 80069bc:	9f04      	ldr	r7, [sp, #16]
 80069be:	e73f      	b.n	8006840 <_dtoa_r+0x4e0>
 80069c0:	4b29      	ldr	r3, [pc, #164]	@ (8006a68 <_dtoa_r+0x708>)
 80069c2:	f7f9 fd89 	bl	80004d8 <__aeabi_dmul>
 80069c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069ca:	e7bc      	b.n	8006946 <_dtoa_r+0x5e6>
 80069cc:	d10c      	bne.n	80069e8 <_dtoa_r+0x688>
 80069ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069d2:	2200      	movs	r2, #0
 80069d4:	4b25      	ldr	r3, [pc, #148]	@ (8006a6c <_dtoa_r+0x70c>)
 80069d6:	f7f9 fd7f 	bl	80004d8 <__aeabi_dmul>
 80069da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069de:	f7fa f801 	bl	80009e4 <__aeabi_dcmpge>
 80069e2:	2800      	cmp	r0, #0
 80069e4:	f000 815b 	beq.w	8006c9e <_dtoa_r+0x93e>
 80069e8:	2400      	movs	r4, #0
 80069ea:	4625      	mov	r5, r4
 80069ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80069ee:	4656      	mov	r6, sl
 80069f0:	43db      	mvns	r3, r3
 80069f2:	9304      	str	r3, [sp, #16]
 80069f4:	2700      	movs	r7, #0
 80069f6:	4621      	mov	r1, r4
 80069f8:	4658      	mov	r0, fp
 80069fa:	f000 fbb7 	bl	800716c <_Bfree>
 80069fe:	2d00      	cmp	r5, #0
 8006a00:	d0dc      	beq.n	80069bc <_dtoa_r+0x65c>
 8006a02:	b12f      	cbz	r7, 8006a10 <_dtoa_r+0x6b0>
 8006a04:	42af      	cmp	r7, r5
 8006a06:	d003      	beq.n	8006a10 <_dtoa_r+0x6b0>
 8006a08:	4639      	mov	r1, r7
 8006a0a:	4658      	mov	r0, fp
 8006a0c:	f000 fbae 	bl	800716c <_Bfree>
 8006a10:	4629      	mov	r1, r5
 8006a12:	4658      	mov	r0, fp
 8006a14:	f000 fbaa 	bl	800716c <_Bfree>
 8006a18:	e7d0      	b.n	80069bc <_dtoa_r+0x65c>
 8006a1a:	9704      	str	r7, [sp, #16]
 8006a1c:	4633      	mov	r3, r6
 8006a1e:	461e      	mov	r6, r3
 8006a20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a24:	2a39      	cmp	r2, #57	@ 0x39
 8006a26:	d107      	bne.n	8006a38 <_dtoa_r+0x6d8>
 8006a28:	459a      	cmp	sl, r3
 8006a2a:	d1f8      	bne.n	8006a1e <_dtoa_r+0x6be>
 8006a2c:	9a04      	ldr	r2, [sp, #16]
 8006a2e:	3201      	adds	r2, #1
 8006a30:	9204      	str	r2, [sp, #16]
 8006a32:	2230      	movs	r2, #48	@ 0x30
 8006a34:	f88a 2000 	strb.w	r2, [sl]
 8006a38:	781a      	ldrb	r2, [r3, #0]
 8006a3a:	3201      	adds	r2, #1
 8006a3c:	701a      	strb	r2, [r3, #0]
 8006a3e:	e7bd      	b.n	80069bc <_dtoa_r+0x65c>
 8006a40:	2200      	movs	r2, #0
 8006a42:	4b09      	ldr	r3, [pc, #36]	@ (8006a68 <_dtoa_r+0x708>)
 8006a44:	f7f9 fd48 	bl	80004d8 <__aeabi_dmul>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4604      	mov	r4, r0
 8006a4e:	460d      	mov	r5, r1
 8006a50:	f7f9 ffaa 	bl	80009a8 <__aeabi_dcmpeq>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f43f aebc 	beq.w	80067d2 <_dtoa_r+0x472>
 8006a5a:	e6f1      	b.n	8006840 <_dtoa_r+0x4e0>
 8006a5c:	080082d8 	.word	0x080082d8
 8006a60:	3fe00000 	.word	0x3fe00000
 8006a64:	3ff00000 	.word	0x3ff00000
 8006a68:	40240000 	.word	0x40240000
 8006a6c:	40140000 	.word	0x40140000
 8006a70:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006a72:	2a00      	cmp	r2, #0
 8006a74:	f000 80db 	beq.w	8006c2e <_dtoa_r+0x8ce>
 8006a78:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006a7a:	2a01      	cmp	r2, #1
 8006a7c:	f300 80bf 	bgt.w	8006bfe <_dtoa_r+0x89e>
 8006a80:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	f000 80b7 	beq.w	8006bf6 <_dtoa_r+0x896>
 8006a88:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006a8c:	4646      	mov	r6, r8
 8006a8e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a92:	2101      	movs	r1, #1
 8006a94:	441a      	add	r2, r3
 8006a96:	4658      	mov	r0, fp
 8006a98:	4498      	add	r8, r3
 8006a9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a9c:	f000 fc1a 	bl	80072d4 <__i2b>
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	b15e      	cbz	r6, 8006abc <_dtoa_r+0x75c>
 8006aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	dd08      	ble.n	8006abc <_dtoa_r+0x75c>
 8006aaa:	42b3      	cmp	r3, r6
 8006aac:	bfa8      	it	ge
 8006aae:	4633      	movge	r3, r6
 8006ab0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ab2:	eba8 0803 	sub.w	r8, r8, r3
 8006ab6:	1af6      	subs	r6, r6, r3
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8006abc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006abe:	b1f3      	cbz	r3, 8006afe <_dtoa_r+0x79e>
 8006ac0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 80b7 	beq.w	8006c36 <_dtoa_r+0x8d6>
 8006ac8:	b18c      	cbz	r4, 8006aee <_dtoa_r+0x78e>
 8006aca:	4629      	mov	r1, r5
 8006acc:	4622      	mov	r2, r4
 8006ace:	4658      	mov	r0, fp
 8006ad0:	f000 fcbe 	bl	8007450 <__pow5mult>
 8006ad4:	464a      	mov	r2, r9
 8006ad6:	4601      	mov	r1, r0
 8006ad8:	4605      	mov	r5, r0
 8006ada:	4658      	mov	r0, fp
 8006adc:	f000 fc10 	bl	8007300 <__multiply>
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	9004      	str	r0, [sp, #16]
 8006ae4:	4658      	mov	r0, fp
 8006ae6:	f000 fb41 	bl	800716c <_Bfree>
 8006aea:	9b04      	ldr	r3, [sp, #16]
 8006aec:	4699      	mov	r9, r3
 8006aee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006af0:	1b1a      	subs	r2, r3, r4
 8006af2:	d004      	beq.n	8006afe <_dtoa_r+0x79e>
 8006af4:	4649      	mov	r1, r9
 8006af6:	4658      	mov	r0, fp
 8006af8:	f000 fcaa 	bl	8007450 <__pow5mult>
 8006afc:	4681      	mov	r9, r0
 8006afe:	2101      	movs	r1, #1
 8006b00:	4658      	mov	r0, fp
 8006b02:	f000 fbe7 	bl	80072d4 <__i2b>
 8006b06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b08:	4604      	mov	r4, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 81c9 	beq.w	8006ea2 <_dtoa_r+0xb42>
 8006b10:	461a      	mov	r2, r3
 8006b12:	4601      	mov	r1, r0
 8006b14:	4658      	mov	r0, fp
 8006b16:	f000 fc9b 	bl	8007450 <__pow5mult>
 8006b1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	f300 808f 	bgt.w	8006c42 <_dtoa_r+0x8e2>
 8006b24:	9b02      	ldr	r3, [sp, #8]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f040 8087 	bne.w	8006c3a <_dtoa_r+0x8da>
 8006b2c:	9b03      	ldr	r3, [sp, #12]
 8006b2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f040 8083 	bne.w	8006c3e <_dtoa_r+0x8de>
 8006b38:	9b03      	ldr	r3, [sp, #12]
 8006b3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b3e:	0d1b      	lsrs	r3, r3, #20
 8006b40:	051b      	lsls	r3, r3, #20
 8006b42:	b12b      	cbz	r3, 8006b50 <_dtoa_r+0x7f0>
 8006b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b46:	f108 0801 	add.w	r8, r8, #1
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b4e:	2301      	movs	r3, #1
 8006b50:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 81aa 	beq.w	8006eae <_dtoa_r+0xb4e>
 8006b5a:	6923      	ldr	r3, [r4, #16]
 8006b5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b60:	6918      	ldr	r0, [r3, #16]
 8006b62:	f000 fb6b 	bl	800723c <__hi0bits>
 8006b66:	f1c0 0020 	rsb	r0, r0, #32
 8006b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6c:	4418      	add	r0, r3
 8006b6e:	f010 001f 	ands.w	r0, r0, #31
 8006b72:	d071      	beq.n	8006c58 <_dtoa_r+0x8f8>
 8006b74:	f1c0 0320 	rsb	r3, r0, #32
 8006b78:	2b04      	cmp	r3, #4
 8006b7a:	dd65      	ble.n	8006c48 <_dtoa_r+0x8e8>
 8006b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7e:	f1c0 001c 	rsb	r0, r0, #28
 8006b82:	4403      	add	r3, r0
 8006b84:	4480      	add	r8, r0
 8006b86:	4406      	add	r6, r0
 8006b88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b8a:	f1b8 0f00 	cmp.w	r8, #0
 8006b8e:	dd05      	ble.n	8006b9c <_dtoa_r+0x83c>
 8006b90:	4649      	mov	r1, r9
 8006b92:	4642      	mov	r2, r8
 8006b94:	4658      	mov	r0, fp
 8006b96:	f000 fcb5 	bl	8007504 <__lshift>
 8006b9a:	4681      	mov	r9, r0
 8006b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	dd05      	ble.n	8006bae <_dtoa_r+0x84e>
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	4658      	mov	r0, fp
 8006ba8:	f000 fcac 	bl	8007504 <__lshift>
 8006bac:	4604      	mov	r4, r0
 8006bae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d053      	beq.n	8006c5c <_dtoa_r+0x8fc>
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4648      	mov	r0, r9
 8006bb8:	f000 fd10 	bl	80075dc <__mcmp>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	da4d      	bge.n	8006c5c <_dtoa_r+0x8fc>
 8006bc0:	1e7b      	subs	r3, r7, #1
 8006bc2:	4649      	mov	r1, r9
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	220a      	movs	r2, #10
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4658      	mov	r0, fp
 8006bcc:	f000 faf0 	bl	80071b0 <__multadd>
 8006bd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bd2:	4681      	mov	r9, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 816c 	beq.w	8006eb2 <_dtoa_r+0xb52>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	4629      	mov	r1, r5
 8006bde:	220a      	movs	r2, #10
 8006be0:	4658      	mov	r0, fp
 8006be2:	f000 fae5 	bl	80071b0 <__multadd>
 8006be6:	9b08      	ldr	r3, [sp, #32]
 8006be8:	4605      	mov	r5, r0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	dc61      	bgt.n	8006cb2 <_dtoa_r+0x952>
 8006bee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	dc3b      	bgt.n	8006c6c <_dtoa_r+0x90c>
 8006bf4:	e05d      	b.n	8006cb2 <_dtoa_r+0x952>
 8006bf6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bf8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006bfc:	e746      	b.n	8006a8c <_dtoa_r+0x72c>
 8006bfe:	9b07      	ldr	r3, [sp, #28]
 8006c00:	1e5c      	subs	r4, r3, #1
 8006c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c04:	42a3      	cmp	r3, r4
 8006c06:	bfbf      	itttt	lt
 8006c08:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006c0a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006c0c:	1ae3      	sublt	r3, r4, r3
 8006c0e:	18d2      	addlt	r2, r2, r3
 8006c10:	bfa8      	it	ge
 8006c12:	1b1c      	subge	r4, r3, r4
 8006c14:	9b07      	ldr	r3, [sp, #28]
 8006c16:	bfbe      	ittt	lt
 8006c18:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006c1a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006c1c:	2400      	movlt	r4, #0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	bfb5      	itete	lt
 8006c22:	eba8 0603 	sublt.w	r6, r8, r3
 8006c26:	4646      	movge	r6, r8
 8006c28:	2300      	movlt	r3, #0
 8006c2a:	9b07      	ldrge	r3, [sp, #28]
 8006c2c:	e730      	b.n	8006a90 <_dtoa_r+0x730>
 8006c2e:	4646      	mov	r6, r8
 8006c30:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006c34:	e735      	b.n	8006aa2 <_dtoa_r+0x742>
 8006c36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c38:	e75c      	b.n	8006af4 <_dtoa_r+0x794>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e788      	b.n	8006b50 <_dtoa_r+0x7f0>
 8006c3e:	9b02      	ldr	r3, [sp, #8]
 8006c40:	e786      	b.n	8006b50 <_dtoa_r+0x7f0>
 8006c42:	2300      	movs	r3, #0
 8006c44:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c46:	e788      	b.n	8006b5a <_dtoa_r+0x7fa>
 8006c48:	d09f      	beq.n	8006b8a <_dtoa_r+0x82a>
 8006c4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c4c:	331c      	adds	r3, #28
 8006c4e:	441a      	add	r2, r3
 8006c50:	4498      	add	r8, r3
 8006c52:	441e      	add	r6, r3
 8006c54:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c56:	e798      	b.n	8006b8a <_dtoa_r+0x82a>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	e7f6      	b.n	8006c4a <_dtoa_r+0x8ea>
 8006c5c:	9b07      	ldr	r3, [sp, #28]
 8006c5e:	9704      	str	r7, [sp, #16]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	dc20      	bgt.n	8006ca6 <_dtoa_r+0x946>
 8006c64:	9308      	str	r3, [sp, #32]
 8006c66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	dd1e      	ble.n	8006caa <_dtoa_r+0x94a>
 8006c6c:	9b08      	ldr	r3, [sp, #32]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f47f aebc 	bne.w	80069ec <_dtoa_r+0x68c>
 8006c74:	4621      	mov	r1, r4
 8006c76:	2205      	movs	r2, #5
 8006c78:	4658      	mov	r0, fp
 8006c7a:	f000 fa99 	bl	80071b0 <__multadd>
 8006c7e:	4601      	mov	r1, r0
 8006c80:	4604      	mov	r4, r0
 8006c82:	4648      	mov	r0, r9
 8006c84:	f000 fcaa 	bl	80075dc <__mcmp>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	f77f aeaf 	ble.w	80069ec <_dtoa_r+0x68c>
 8006c8e:	2331      	movs	r3, #49	@ 0x31
 8006c90:	4656      	mov	r6, sl
 8006c92:	f806 3b01 	strb.w	r3, [r6], #1
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	3301      	adds	r3, #1
 8006c9a:	9304      	str	r3, [sp, #16]
 8006c9c:	e6aa      	b.n	80069f4 <_dtoa_r+0x694>
 8006c9e:	9c07      	ldr	r4, [sp, #28]
 8006ca0:	9704      	str	r7, [sp, #16]
 8006ca2:	4625      	mov	r5, r4
 8006ca4:	e7f3      	b.n	8006c8e <_dtoa_r+0x92e>
 8006ca6:	9b07      	ldr	r3, [sp, #28]
 8006ca8:	9308      	str	r3, [sp, #32]
 8006caa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 8104 	beq.w	8006eba <_dtoa_r+0xb5a>
 8006cb2:	2e00      	cmp	r6, #0
 8006cb4:	dd05      	ble.n	8006cc2 <_dtoa_r+0x962>
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	4632      	mov	r2, r6
 8006cba:	4658      	mov	r0, fp
 8006cbc:	f000 fc22 	bl	8007504 <__lshift>
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d05a      	beq.n	8006d7e <_dtoa_r+0xa1e>
 8006cc8:	4658      	mov	r0, fp
 8006cca:	6869      	ldr	r1, [r5, #4]
 8006ccc:	f000 fa0e 	bl	80070ec <_Balloc>
 8006cd0:	4606      	mov	r6, r0
 8006cd2:	b928      	cbnz	r0, 8006ce0 <_dtoa_r+0x980>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006cda:	4b83      	ldr	r3, [pc, #524]	@ (8006ee8 <_dtoa_r+0xb88>)
 8006cdc:	f7ff bb54 	b.w	8006388 <_dtoa_r+0x28>
 8006ce0:	692a      	ldr	r2, [r5, #16]
 8006ce2:	f105 010c 	add.w	r1, r5, #12
 8006ce6:	3202      	adds	r2, #2
 8006ce8:	0092      	lsls	r2, r2, #2
 8006cea:	300c      	adds	r0, #12
 8006cec:	f001 f84e 	bl	8007d8c <memcpy>
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	4631      	mov	r1, r6
 8006cf4:	4658      	mov	r0, fp
 8006cf6:	f000 fc05 	bl	8007504 <__lshift>
 8006cfa:	462f      	mov	r7, r5
 8006cfc:	4605      	mov	r5, r0
 8006cfe:	f10a 0301 	add.w	r3, sl, #1
 8006d02:	9307      	str	r3, [sp, #28]
 8006d04:	9b08      	ldr	r3, [sp, #32]
 8006d06:	4453      	add	r3, sl
 8006d08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d0a:	9b02      	ldr	r3, [sp, #8]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d12:	9b07      	ldr	r3, [sp, #28]
 8006d14:	4621      	mov	r1, r4
 8006d16:	3b01      	subs	r3, #1
 8006d18:	4648      	mov	r0, r9
 8006d1a:	9302      	str	r3, [sp, #8]
 8006d1c:	f7ff fa96 	bl	800624c <quorem>
 8006d20:	4639      	mov	r1, r7
 8006d22:	9008      	str	r0, [sp, #32]
 8006d24:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f000 fc57 	bl	80075dc <__mcmp>
 8006d2e:	462a      	mov	r2, r5
 8006d30:	9009      	str	r0, [sp, #36]	@ 0x24
 8006d32:	4621      	mov	r1, r4
 8006d34:	4658      	mov	r0, fp
 8006d36:	f000 fc6d 	bl	8007614 <__mdiff>
 8006d3a:	68c2      	ldr	r2, [r0, #12]
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	bb02      	cbnz	r2, 8006d82 <_dtoa_r+0xa22>
 8006d40:	4601      	mov	r1, r0
 8006d42:	4648      	mov	r0, r9
 8006d44:	f000 fc4a 	bl	80075dc <__mcmp>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4658      	mov	r0, fp
 8006d4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d50:	f000 fa0c 	bl	800716c <_Bfree>
 8006d54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d58:	9e07      	ldr	r6, [sp, #28]
 8006d5a:	ea43 0102 	orr.w	r1, r3, r2
 8006d5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d60:	4319      	orrs	r1, r3
 8006d62:	d110      	bne.n	8006d86 <_dtoa_r+0xa26>
 8006d64:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d68:	d029      	beq.n	8006dbe <_dtoa_r+0xa5e>
 8006d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dd02      	ble.n	8006d76 <_dtoa_r+0xa16>
 8006d70:	9b08      	ldr	r3, [sp, #32]
 8006d72:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006d76:	9b02      	ldr	r3, [sp, #8]
 8006d78:	f883 8000 	strb.w	r8, [r3]
 8006d7c:	e63b      	b.n	80069f6 <_dtoa_r+0x696>
 8006d7e:	4628      	mov	r0, r5
 8006d80:	e7bb      	b.n	8006cfa <_dtoa_r+0x99a>
 8006d82:	2201      	movs	r2, #1
 8006d84:	e7e1      	b.n	8006d4a <_dtoa_r+0x9ea>
 8006d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	db04      	blt.n	8006d96 <_dtoa_r+0xa36>
 8006d8c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006d8e:	430b      	orrs	r3, r1
 8006d90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d92:	430b      	orrs	r3, r1
 8006d94:	d120      	bne.n	8006dd8 <_dtoa_r+0xa78>
 8006d96:	2a00      	cmp	r2, #0
 8006d98:	dded      	ble.n	8006d76 <_dtoa_r+0xa16>
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	4658      	mov	r0, fp
 8006da0:	f000 fbb0 	bl	8007504 <__lshift>
 8006da4:	4621      	mov	r1, r4
 8006da6:	4681      	mov	r9, r0
 8006da8:	f000 fc18 	bl	80075dc <__mcmp>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	dc03      	bgt.n	8006db8 <_dtoa_r+0xa58>
 8006db0:	d1e1      	bne.n	8006d76 <_dtoa_r+0xa16>
 8006db2:	f018 0f01 	tst.w	r8, #1
 8006db6:	d0de      	beq.n	8006d76 <_dtoa_r+0xa16>
 8006db8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006dbc:	d1d8      	bne.n	8006d70 <_dtoa_r+0xa10>
 8006dbe:	2339      	movs	r3, #57	@ 0x39
 8006dc0:	9a02      	ldr	r2, [sp, #8]
 8006dc2:	7013      	strb	r3, [r2, #0]
 8006dc4:	4633      	mov	r3, r6
 8006dc6:	461e      	mov	r6, r3
 8006dc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	2a39      	cmp	r2, #57	@ 0x39
 8006dd0:	d052      	beq.n	8006e78 <_dtoa_r+0xb18>
 8006dd2:	3201      	adds	r2, #1
 8006dd4:	701a      	strb	r2, [r3, #0]
 8006dd6:	e60e      	b.n	80069f6 <_dtoa_r+0x696>
 8006dd8:	2a00      	cmp	r2, #0
 8006dda:	dd07      	ble.n	8006dec <_dtoa_r+0xa8c>
 8006ddc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006de0:	d0ed      	beq.n	8006dbe <_dtoa_r+0xa5e>
 8006de2:	9a02      	ldr	r2, [sp, #8]
 8006de4:	f108 0301 	add.w	r3, r8, #1
 8006de8:	7013      	strb	r3, [r2, #0]
 8006dea:	e604      	b.n	80069f6 <_dtoa_r+0x696>
 8006dec:	9b07      	ldr	r3, [sp, #28]
 8006dee:	9a07      	ldr	r2, [sp, #28]
 8006df0:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006df4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d028      	beq.n	8006e4c <_dtoa_r+0xaec>
 8006dfa:	4649      	mov	r1, r9
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	220a      	movs	r2, #10
 8006e00:	4658      	mov	r0, fp
 8006e02:	f000 f9d5 	bl	80071b0 <__multadd>
 8006e06:	42af      	cmp	r7, r5
 8006e08:	4681      	mov	r9, r0
 8006e0a:	f04f 0300 	mov.w	r3, #0
 8006e0e:	f04f 020a 	mov.w	r2, #10
 8006e12:	4639      	mov	r1, r7
 8006e14:	4658      	mov	r0, fp
 8006e16:	d107      	bne.n	8006e28 <_dtoa_r+0xac8>
 8006e18:	f000 f9ca 	bl	80071b0 <__multadd>
 8006e1c:	4607      	mov	r7, r0
 8006e1e:	4605      	mov	r5, r0
 8006e20:	9b07      	ldr	r3, [sp, #28]
 8006e22:	3301      	adds	r3, #1
 8006e24:	9307      	str	r3, [sp, #28]
 8006e26:	e774      	b.n	8006d12 <_dtoa_r+0x9b2>
 8006e28:	f000 f9c2 	bl	80071b0 <__multadd>
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	4607      	mov	r7, r0
 8006e30:	2300      	movs	r3, #0
 8006e32:	220a      	movs	r2, #10
 8006e34:	4658      	mov	r0, fp
 8006e36:	f000 f9bb 	bl	80071b0 <__multadd>
 8006e3a:	4605      	mov	r5, r0
 8006e3c:	e7f0      	b.n	8006e20 <_dtoa_r+0xac0>
 8006e3e:	9b08      	ldr	r3, [sp, #32]
 8006e40:	2700      	movs	r7, #0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	bfcc      	ite	gt
 8006e46:	461e      	movgt	r6, r3
 8006e48:	2601      	movle	r6, #1
 8006e4a:	4456      	add	r6, sl
 8006e4c:	4649      	mov	r1, r9
 8006e4e:	2201      	movs	r2, #1
 8006e50:	4658      	mov	r0, fp
 8006e52:	f000 fb57 	bl	8007504 <__lshift>
 8006e56:	4621      	mov	r1, r4
 8006e58:	4681      	mov	r9, r0
 8006e5a:	f000 fbbf 	bl	80075dc <__mcmp>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	dcb0      	bgt.n	8006dc4 <_dtoa_r+0xa64>
 8006e62:	d102      	bne.n	8006e6a <_dtoa_r+0xb0a>
 8006e64:	f018 0f01 	tst.w	r8, #1
 8006e68:	d1ac      	bne.n	8006dc4 <_dtoa_r+0xa64>
 8006e6a:	4633      	mov	r3, r6
 8006e6c:	461e      	mov	r6, r3
 8006e6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e72:	2a30      	cmp	r2, #48	@ 0x30
 8006e74:	d0fa      	beq.n	8006e6c <_dtoa_r+0xb0c>
 8006e76:	e5be      	b.n	80069f6 <_dtoa_r+0x696>
 8006e78:	459a      	cmp	sl, r3
 8006e7a:	d1a4      	bne.n	8006dc6 <_dtoa_r+0xa66>
 8006e7c:	9b04      	ldr	r3, [sp, #16]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	9304      	str	r3, [sp, #16]
 8006e82:	2331      	movs	r3, #49	@ 0x31
 8006e84:	f88a 3000 	strb.w	r3, [sl]
 8006e88:	e5b5      	b.n	80069f6 <_dtoa_r+0x696>
 8006e8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e8c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006eec <_dtoa_r+0xb8c>
 8006e90:	b11b      	cbz	r3, 8006e9a <_dtoa_r+0xb3a>
 8006e92:	f10a 0308 	add.w	r3, sl, #8
 8006e96:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	4650      	mov	r0, sl
 8006e9c:	b017      	add	sp, #92	@ 0x5c
 8006e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	f77f ae3d 	ble.w	8006b24 <_dtoa_r+0x7c4>
 8006eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eac:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eae:	2001      	movs	r0, #1
 8006eb0:	e65b      	b.n	8006b6a <_dtoa_r+0x80a>
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f77f aed6 	ble.w	8006c66 <_dtoa_r+0x906>
 8006eba:	4656      	mov	r6, sl
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	4648      	mov	r0, r9
 8006ec0:	f7ff f9c4 	bl	800624c <quorem>
 8006ec4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006ec8:	9b08      	ldr	r3, [sp, #32]
 8006eca:	f806 8b01 	strb.w	r8, [r6], #1
 8006ece:	eba6 020a 	sub.w	r2, r6, sl
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	ddb3      	ble.n	8006e3e <_dtoa_r+0xade>
 8006ed6:	4649      	mov	r1, r9
 8006ed8:	2300      	movs	r3, #0
 8006eda:	220a      	movs	r2, #10
 8006edc:	4658      	mov	r0, fp
 8006ede:	f000 f967 	bl	80071b0 <__multadd>
 8006ee2:	4681      	mov	r9, r0
 8006ee4:	e7ea      	b.n	8006ebc <_dtoa_r+0xb5c>
 8006ee6:	bf00      	nop
 8006ee8:	08008239 	.word	0x08008239
 8006eec:	080081bd 	.word	0x080081bd

08006ef0 <_free_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4605      	mov	r5, r0
 8006ef4:	2900      	cmp	r1, #0
 8006ef6:	d040      	beq.n	8006f7a <_free_r+0x8a>
 8006ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006efc:	1f0c      	subs	r4, r1, #4
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	bfb8      	it	lt
 8006f02:	18e4      	addlt	r4, r4, r3
 8006f04:	f000 f8e6 	bl	80070d4 <__malloc_lock>
 8006f08:	4a1c      	ldr	r2, [pc, #112]	@ (8006f7c <_free_r+0x8c>)
 8006f0a:	6813      	ldr	r3, [r2, #0]
 8006f0c:	b933      	cbnz	r3, 8006f1c <_free_r+0x2c>
 8006f0e:	6063      	str	r3, [r4, #4]
 8006f10:	6014      	str	r4, [r2, #0]
 8006f12:	4628      	mov	r0, r5
 8006f14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f18:	f000 b8e2 	b.w	80070e0 <__malloc_unlock>
 8006f1c:	42a3      	cmp	r3, r4
 8006f1e:	d908      	bls.n	8006f32 <_free_r+0x42>
 8006f20:	6820      	ldr	r0, [r4, #0]
 8006f22:	1821      	adds	r1, r4, r0
 8006f24:	428b      	cmp	r3, r1
 8006f26:	bf01      	itttt	eq
 8006f28:	6819      	ldreq	r1, [r3, #0]
 8006f2a:	685b      	ldreq	r3, [r3, #4]
 8006f2c:	1809      	addeq	r1, r1, r0
 8006f2e:	6021      	streq	r1, [r4, #0]
 8006f30:	e7ed      	b.n	8006f0e <_free_r+0x1e>
 8006f32:	461a      	mov	r2, r3
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	b10b      	cbz	r3, 8006f3c <_free_r+0x4c>
 8006f38:	42a3      	cmp	r3, r4
 8006f3a:	d9fa      	bls.n	8006f32 <_free_r+0x42>
 8006f3c:	6811      	ldr	r1, [r2, #0]
 8006f3e:	1850      	adds	r0, r2, r1
 8006f40:	42a0      	cmp	r0, r4
 8006f42:	d10b      	bne.n	8006f5c <_free_r+0x6c>
 8006f44:	6820      	ldr	r0, [r4, #0]
 8006f46:	4401      	add	r1, r0
 8006f48:	1850      	adds	r0, r2, r1
 8006f4a:	4283      	cmp	r3, r0
 8006f4c:	6011      	str	r1, [r2, #0]
 8006f4e:	d1e0      	bne.n	8006f12 <_free_r+0x22>
 8006f50:	6818      	ldr	r0, [r3, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	4408      	add	r0, r1
 8006f56:	6010      	str	r0, [r2, #0]
 8006f58:	6053      	str	r3, [r2, #4]
 8006f5a:	e7da      	b.n	8006f12 <_free_r+0x22>
 8006f5c:	d902      	bls.n	8006f64 <_free_r+0x74>
 8006f5e:	230c      	movs	r3, #12
 8006f60:	602b      	str	r3, [r5, #0]
 8006f62:	e7d6      	b.n	8006f12 <_free_r+0x22>
 8006f64:	6820      	ldr	r0, [r4, #0]
 8006f66:	1821      	adds	r1, r4, r0
 8006f68:	428b      	cmp	r3, r1
 8006f6a:	bf01      	itttt	eq
 8006f6c:	6819      	ldreq	r1, [r3, #0]
 8006f6e:	685b      	ldreq	r3, [r3, #4]
 8006f70:	1809      	addeq	r1, r1, r0
 8006f72:	6021      	streq	r1, [r4, #0]
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	6054      	str	r4, [r2, #4]
 8006f78:	e7cb      	b.n	8006f12 <_free_r+0x22>
 8006f7a:	bd38      	pop	{r3, r4, r5, pc}
 8006f7c:	20000a6c 	.word	0x20000a6c

08006f80 <malloc>:
 8006f80:	4b02      	ldr	r3, [pc, #8]	@ (8006f8c <malloc+0xc>)
 8006f82:	4601      	mov	r1, r0
 8006f84:	6818      	ldr	r0, [r3, #0]
 8006f86:	f000 b825 	b.w	8006fd4 <_malloc_r>
 8006f8a:	bf00      	nop
 8006f8c:	200000d4 	.word	0x200000d4

08006f90 <sbrk_aligned>:
 8006f90:	b570      	push	{r4, r5, r6, lr}
 8006f92:	4e0f      	ldr	r6, [pc, #60]	@ (8006fd0 <sbrk_aligned+0x40>)
 8006f94:	460c      	mov	r4, r1
 8006f96:	6831      	ldr	r1, [r6, #0]
 8006f98:	4605      	mov	r5, r0
 8006f9a:	b911      	cbnz	r1, 8006fa2 <sbrk_aligned+0x12>
 8006f9c:	f000 fee6 	bl	8007d6c <_sbrk_r>
 8006fa0:	6030      	str	r0, [r6, #0]
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	f000 fee1 	bl	8007d6c <_sbrk_r>
 8006faa:	1c43      	adds	r3, r0, #1
 8006fac:	d103      	bne.n	8006fb6 <sbrk_aligned+0x26>
 8006fae:	f04f 34ff 	mov.w	r4, #4294967295
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	bd70      	pop	{r4, r5, r6, pc}
 8006fb6:	1cc4      	adds	r4, r0, #3
 8006fb8:	f024 0403 	bic.w	r4, r4, #3
 8006fbc:	42a0      	cmp	r0, r4
 8006fbe:	d0f8      	beq.n	8006fb2 <sbrk_aligned+0x22>
 8006fc0:	1a21      	subs	r1, r4, r0
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	f000 fed2 	bl	8007d6c <_sbrk_r>
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d1f2      	bne.n	8006fb2 <sbrk_aligned+0x22>
 8006fcc:	e7ef      	b.n	8006fae <sbrk_aligned+0x1e>
 8006fce:	bf00      	nop
 8006fd0:	20000a68 	.word	0x20000a68

08006fd4 <_malloc_r>:
 8006fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd8:	1ccd      	adds	r5, r1, #3
 8006fda:	f025 0503 	bic.w	r5, r5, #3
 8006fde:	3508      	adds	r5, #8
 8006fe0:	2d0c      	cmp	r5, #12
 8006fe2:	bf38      	it	cc
 8006fe4:	250c      	movcc	r5, #12
 8006fe6:	2d00      	cmp	r5, #0
 8006fe8:	4606      	mov	r6, r0
 8006fea:	db01      	blt.n	8006ff0 <_malloc_r+0x1c>
 8006fec:	42a9      	cmp	r1, r5
 8006fee:	d904      	bls.n	8006ffa <_malloc_r+0x26>
 8006ff0:	230c      	movs	r3, #12
 8006ff2:	6033      	str	r3, [r6, #0]
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80070d0 <_malloc_r+0xfc>
 8006ffe:	f000 f869 	bl	80070d4 <__malloc_lock>
 8007002:	f8d8 3000 	ldr.w	r3, [r8]
 8007006:	461c      	mov	r4, r3
 8007008:	bb44      	cbnz	r4, 800705c <_malloc_r+0x88>
 800700a:	4629      	mov	r1, r5
 800700c:	4630      	mov	r0, r6
 800700e:	f7ff ffbf 	bl	8006f90 <sbrk_aligned>
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	4604      	mov	r4, r0
 8007016:	d158      	bne.n	80070ca <_malloc_r+0xf6>
 8007018:	f8d8 4000 	ldr.w	r4, [r8]
 800701c:	4627      	mov	r7, r4
 800701e:	2f00      	cmp	r7, #0
 8007020:	d143      	bne.n	80070aa <_malloc_r+0xd6>
 8007022:	2c00      	cmp	r4, #0
 8007024:	d04b      	beq.n	80070be <_malloc_r+0xea>
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	4639      	mov	r1, r7
 800702a:	4630      	mov	r0, r6
 800702c:	eb04 0903 	add.w	r9, r4, r3
 8007030:	f000 fe9c 	bl	8007d6c <_sbrk_r>
 8007034:	4581      	cmp	r9, r0
 8007036:	d142      	bne.n	80070be <_malloc_r+0xea>
 8007038:	6821      	ldr	r1, [r4, #0]
 800703a:	4630      	mov	r0, r6
 800703c:	1a6d      	subs	r5, r5, r1
 800703e:	4629      	mov	r1, r5
 8007040:	f7ff ffa6 	bl	8006f90 <sbrk_aligned>
 8007044:	3001      	adds	r0, #1
 8007046:	d03a      	beq.n	80070be <_malloc_r+0xea>
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	442b      	add	r3, r5
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	f8d8 3000 	ldr.w	r3, [r8]
 8007052:	685a      	ldr	r2, [r3, #4]
 8007054:	bb62      	cbnz	r2, 80070b0 <_malloc_r+0xdc>
 8007056:	f8c8 7000 	str.w	r7, [r8]
 800705a:	e00f      	b.n	800707c <_malloc_r+0xa8>
 800705c:	6822      	ldr	r2, [r4, #0]
 800705e:	1b52      	subs	r2, r2, r5
 8007060:	d420      	bmi.n	80070a4 <_malloc_r+0xd0>
 8007062:	2a0b      	cmp	r2, #11
 8007064:	d917      	bls.n	8007096 <_malloc_r+0xc2>
 8007066:	1961      	adds	r1, r4, r5
 8007068:	42a3      	cmp	r3, r4
 800706a:	6025      	str	r5, [r4, #0]
 800706c:	bf18      	it	ne
 800706e:	6059      	strne	r1, [r3, #4]
 8007070:	6863      	ldr	r3, [r4, #4]
 8007072:	bf08      	it	eq
 8007074:	f8c8 1000 	streq.w	r1, [r8]
 8007078:	5162      	str	r2, [r4, r5]
 800707a:	604b      	str	r3, [r1, #4]
 800707c:	4630      	mov	r0, r6
 800707e:	f000 f82f 	bl	80070e0 <__malloc_unlock>
 8007082:	f104 000b 	add.w	r0, r4, #11
 8007086:	1d23      	adds	r3, r4, #4
 8007088:	f020 0007 	bic.w	r0, r0, #7
 800708c:	1ac2      	subs	r2, r0, r3
 800708e:	bf1c      	itt	ne
 8007090:	1a1b      	subne	r3, r3, r0
 8007092:	50a3      	strne	r3, [r4, r2]
 8007094:	e7af      	b.n	8006ff6 <_malloc_r+0x22>
 8007096:	6862      	ldr	r2, [r4, #4]
 8007098:	42a3      	cmp	r3, r4
 800709a:	bf0c      	ite	eq
 800709c:	f8c8 2000 	streq.w	r2, [r8]
 80070a0:	605a      	strne	r2, [r3, #4]
 80070a2:	e7eb      	b.n	800707c <_malloc_r+0xa8>
 80070a4:	4623      	mov	r3, r4
 80070a6:	6864      	ldr	r4, [r4, #4]
 80070a8:	e7ae      	b.n	8007008 <_malloc_r+0x34>
 80070aa:	463c      	mov	r4, r7
 80070ac:	687f      	ldr	r7, [r7, #4]
 80070ae:	e7b6      	b.n	800701e <_malloc_r+0x4a>
 80070b0:	461a      	mov	r2, r3
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	42a3      	cmp	r3, r4
 80070b6:	d1fb      	bne.n	80070b0 <_malloc_r+0xdc>
 80070b8:	2300      	movs	r3, #0
 80070ba:	6053      	str	r3, [r2, #4]
 80070bc:	e7de      	b.n	800707c <_malloc_r+0xa8>
 80070be:	230c      	movs	r3, #12
 80070c0:	4630      	mov	r0, r6
 80070c2:	6033      	str	r3, [r6, #0]
 80070c4:	f000 f80c 	bl	80070e0 <__malloc_unlock>
 80070c8:	e794      	b.n	8006ff4 <_malloc_r+0x20>
 80070ca:	6005      	str	r5, [r0, #0]
 80070cc:	e7d6      	b.n	800707c <_malloc_r+0xa8>
 80070ce:	bf00      	nop
 80070d0:	20000a6c 	.word	0x20000a6c

080070d4 <__malloc_lock>:
 80070d4:	4801      	ldr	r0, [pc, #4]	@ (80070dc <__malloc_lock+0x8>)
 80070d6:	f7ff b8a2 	b.w	800621e <__retarget_lock_acquire_recursive>
 80070da:	bf00      	nop
 80070dc:	20000a64 	.word	0x20000a64

080070e0 <__malloc_unlock>:
 80070e0:	4801      	ldr	r0, [pc, #4]	@ (80070e8 <__malloc_unlock+0x8>)
 80070e2:	f7ff b89d 	b.w	8006220 <__retarget_lock_release_recursive>
 80070e6:	bf00      	nop
 80070e8:	20000a64 	.word	0x20000a64

080070ec <_Balloc>:
 80070ec:	b570      	push	{r4, r5, r6, lr}
 80070ee:	69c6      	ldr	r6, [r0, #28]
 80070f0:	4604      	mov	r4, r0
 80070f2:	460d      	mov	r5, r1
 80070f4:	b976      	cbnz	r6, 8007114 <_Balloc+0x28>
 80070f6:	2010      	movs	r0, #16
 80070f8:	f7ff ff42 	bl	8006f80 <malloc>
 80070fc:	4602      	mov	r2, r0
 80070fe:	61e0      	str	r0, [r4, #28]
 8007100:	b920      	cbnz	r0, 800710c <_Balloc+0x20>
 8007102:	216b      	movs	r1, #107	@ 0x6b
 8007104:	4b17      	ldr	r3, [pc, #92]	@ (8007164 <_Balloc+0x78>)
 8007106:	4818      	ldr	r0, [pc, #96]	@ (8007168 <_Balloc+0x7c>)
 8007108:	f7fe f9fe 	bl	8005508 <__assert_func>
 800710c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007110:	6006      	str	r6, [r0, #0]
 8007112:	60c6      	str	r6, [r0, #12]
 8007114:	69e6      	ldr	r6, [r4, #28]
 8007116:	68f3      	ldr	r3, [r6, #12]
 8007118:	b183      	cbz	r3, 800713c <_Balloc+0x50>
 800711a:	69e3      	ldr	r3, [r4, #28]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007122:	b9b8      	cbnz	r0, 8007154 <_Balloc+0x68>
 8007124:	2101      	movs	r1, #1
 8007126:	fa01 f605 	lsl.w	r6, r1, r5
 800712a:	1d72      	adds	r2, r6, #5
 800712c:	4620      	mov	r0, r4
 800712e:	0092      	lsls	r2, r2, #2
 8007130:	f000 fe3a 	bl	8007da8 <_calloc_r>
 8007134:	b160      	cbz	r0, 8007150 <_Balloc+0x64>
 8007136:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800713a:	e00e      	b.n	800715a <_Balloc+0x6e>
 800713c:	2221      	movs	r2, #33	@ 0x21
 800713e:	2104      	movs	r1, #4
 8007140:	4620      	mov	r0, r4
 8007142:	f000 fe31 	bl	8007da8 <_calloc_r>
 8007146:	69e3      	ldr	r3, [r4, #28]
 8007148:	60f0      	str	r0, [r6, #12]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1e4      	bne.n	800711a <_Balloc+0x2e>
 8007150:	2000      	movs	r0, #0
 8007152:	bd70      	pop	{r4, r5, r6, pc}
 8007154:	6802      	ldr	r2, [r0, #0]
 8007156:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800715a:	2300      	movs	r3, #0
 800715c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007160:	e7f7      	b.n	8007152 <_Balloc+0x66>
 8007162:	bf00      	nop
 8007164:	080081ca 	.word	0x080081ca
 8007168:	0800824a 	.word	0x0800824a

0800716c <_Bfree>:
 800716c:	b570      	push	{r4, r5, r6, lr}
 800716e:	69c6      	ldr	r6, [r0, #28]
 8007170:	4605      	mov	r5, r0
 8007172:	460c      	mov	r4, r1
 8007174:	b976      	cbnz	r6, 8007194 <_Bfree+0x28>
 8007176:	2010      	movs	r0, #16
 8007178:	f7ff ff02 	bl	8006f80 <malloc>
 800717c:	4602      	mov	r2, r0
 800717e:	61e8      	str	r0, [r5, #28]
 8007180:	b920      	cbnz	r0, 800718c <_Bfree+0x20>
 8007182:	218f      	movs	r1, #143	@ 0x8f
 8007184:	4b08      	ldr	r3, [pc, #32]	@ (80071a8 <_Bfree+0x3c>)
 8007186:	4809      	ldr	r0, [pc, #36]	@ (80071ac <_Bfree+0x40>)
 8007188:	f7fe f9be 	bl	8005508 <__assert_func>
 800718c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007190:	6006      	str	r6, [r0, #0]
 8007192:	60c6      	str	r6, [r0, #12]
 8007194:	b13c      	cbz	r4, 80071a6 <_Bfree+0x3a>
 8007196:	69eb      	ldr	r3, [r5, #28]
 8007198:	6862      	ldr	r2, [r4, #4]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071a0:	6021      	str	r1, [r4, #0]
 80071a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071a6:	bd70      	pop	{r4, r5, r6, pc}
 80071a8:	080081ca 	.word	0x080081ca
 80071ac:	0800824a 	.word	0x0800824a

080071b0 <__multadd>:
 80071b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071b4:	4607      	mov	r7, r0
 80071b6:	460c      	mov	r4, r1
 80071b8:	461e      	mov	r6, r3
 80071ba:	2000      	movs	r0, #0
 80071bc:	690d      	ldr	r5, [r1, #16]
 80071be:	f101 0c14 	add.w	ip, r1, #20
 80071c2:	f8dc 3000 	ldr.w	r3, [ip]
 80071c6:	3001      	adds	r0, #1
 80071c8:	b299      	uxth	r1, r3
 80071ca:	fb02 6101 	mla	r1, r2, r1, r6
 80071ce:	0c1e      	lsrs	r6, r3, #16
 80071d0:	0c0b      	lsrs	r3, r1, #16
 80071d2:	fb02 3306 	mla	r3, r2, r6, r3
 80071d6:	b289      	uxth	r1, r1
 80071d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80071dc:	4285      	cmp	r5, r0
 80071de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80071e2:	f84c 1b04 	str.w	r1, [ip], #4
 80071e6:	dcec      	bgt.n	80071c2 <__multadd+0x12>
 80071e8:	b30e      	cbz	r6, 800722e <__multadd+0x7e>
 80071ea:	68a3      	ldr	r3, [r4, #8]
 80071ec:	42ab      	cmp	r3, r5
 80071ee:	dc19      	bgt.n	8007224 <__multadd+0x74>
 80071f0:	6861      	ldr	r1, [r4, #4]
 80071f2:	4638      	mov	r0, r7
 80071f4:	3101      	adds	r1, #1
 80071f6:	f7ff ff79 	bl	80070ec <_Balloc>
 80071fa:	4680      	mov	r8, r0
 80071fc:	b928      	cbnz	r0, 800720a <__multadd+0x5a>
 80071fe:	4602      	mov	r2, r0
 8007200:	21ba      	movs	r1, #186	@ 0xba
 8007202:	4b0c      	ldr	r3, [pc, #48]	@ (8007234 <__multadd+0x84>)
 8007204:	480c      	ldr	r0, [pc, #48]	@ (8007238 <__multadd+0x88>)
 8007206:	f7fe f97f 	bl	8005508 <__assert_func>
 800720a:	6922      	ldr	r2, [r4, #16]
 800720c:	f104 010c 	add.w	r1, r4, #12
 8007210:	3202      	adds	r2, #2
 8007212:	0092      	lsls	r2, r2, #2
 8007214:	300c      	adds	r0, #12
 8007216:	f000 fdb9 	bl	8007d8c <memcpy>
 800721a:	4621      	mov	r1, r4
 800721c:	4638      	mov	r0, r7
 800721e:	f7ff ffa5 	bl	800716c <_Bfree>
 8007222:	4644      	mov	r4, r8
 8007224:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007228:	3501      	adds	r5, #1
 800722a:	615e      	str	r6, [r3, #20]
 800722c:	6125      	str	r5, [r4, #16]
 800722e:	4620      	mov	r0, r4
 8007230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007234:	08008239 	.word	0x08008239
 8007238:	0800824a 	.word	0x0800824a

0800723c <__hi0bits>:
 800723c:	4603      	mov	r3, r0
 800723e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007242:	bf3a      	itte	cc
 8007244:	0403      	lslcc	r3, r0, #16
 8007246:	2010      	movcc	r0, #16
 8007248:	2000      	movcs	r0, #0
 800724a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800724e:	bf3c      	itt	cc
 8007250:	021b      	lslcc	r3, r3, #8
 8007252:	3008      	addcc	r0, #8
 8007254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007258:	bf3c      	itt	cc
 800725a:	011b      	lslcc	r3, r3, #4
 800725c:	3004      	addcc	r0, #4
 800725e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007262:	bf3c      	itt	cc
 8007264:	009b      	lslcc	r3, r3, #2
 8007266:	3002      	addcc	r0, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	db05      	blt.n	8007278 <__hi0bits+0x3c>
 800726c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007270:	f100 0001 	add.w	r0, r0, #1
 8007274:	bf08      	it	eq
 8007276:	2020      	moveq	r0, #32
 8007278:	4770      	bx	lr

0800727a <__lo0bits>:
 800727a:	6803      	ldr	r3, [r0, #0]
 800727c:	4602      	mov	r2, r0
 800727e:	f013 0007 	ands.w	r0, r3, #7
 8007282:	d00b      	beq.n	800729c <__lo0bits+0x22>
 8007284:	07d9      	lsls	r1, r3, #31
 8007286:	d421      	bmi.n	80072cc <__lo0bits+0x52>
 8007288:	0798      	lsls	r0, r3, #30
 800728a:	bf49      	itett	mi
 800728c:	085b      	lsrmi	r3, r3, #1
 800728e:	089b      	lsrpl	r3, r3, #2
 8007290:	2001      	movmi	r0, #1
 8007292:	6013      	strmi	r3, [r2, #0]
 8007294:	bf5c      	itt	pl
 8007296:	2002      	movpl	r0, #2
 8007298:	6013      	strpl	r3, [r2, #0]
 800729a:	4770      	bx	lr
 800729c:	b299      	uxth	r1, r3
 800729e:	b909      	cbnz	r1, 80072a4 <__lo0bits+0x2a>
 80072a0:	2010      	movs	r0, #16
 80072a2:	0c1b      	lsrs	r3, r3, #16
 80072a4:	b2d9      	uxtb	r1, r3
 80072a6:	b909      	cbnz	r1, 80072ac <__lo0bits+0x32>
 80072a8:	3008      	adds	r0, #8
 80072aa:	0a1b      	lsrs	r3, r3, #8
 80072ac:	0719      	lsls	r1, r3, #28
 80072ae:	bf04      	itt	eq
 80072b0:	091b      	lsreq	r3, r3, #4
 80072b2:	3004      	addeq	r0, #4
 80072b4:	0799      	lsls	r1, r3, #30
 80072b6:	bf04      	itt	eq
 80072b8:	089b      	lsreq	r3, r3, #2
 80072ba:	3002      	addeq	r0, #2
 80072bc:	07d9      	lsls	r1, r3, #31
 80072be:	d403      	bmi.n	80072c8 <__lo0bits+0x4e>
 80072c0:	085b      	lsrs	r3, r3, #1
 80072c2:	f100 0001 	add.w	r0, r0, #1
 80072c6:	d003      	beq.n	80072d0 <__lo0bits+0x56>
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	4770      	bx	lr
 80072cc:	2000      	movs	r0, #0
 80072ce:	4770      	bx	lr
 80072d0:	2020      	movs	r0, #32
 80072d2:	4770      	bx	lr

080072d4 <__i2b>:
 80072d4:	b510      	push	{r4, lr}
 80072d6:	460c      	mov	r4, r1
 80072d8:	2101      	movs	r1, #1
 80072da:	f7ff ff07 	bl	80070ec <_Balloc>
 80072de:	4602      	mov	r2, r0
 80072e0:	b928      	cbnz	r0, 80072ee <__i2b+0x1a>
 80072e2:	f240 1145 	movw	r1, #325	@ 0x145
 80072e6:	4b04      	ldr	r3, [pc, #16]	@ (80072f8 <__i2b+0x24>)
 80072e8:	4804      	ldr	r0, [pc, #16]	@ (80072fc <__i2b+0x28>)
 80072ea:	f7fe f90d 	bl	8005508 <__assert_func>
 80072ee:	2301      	movs	r3, #1
 80072f0:	6144      	str	r4, [r0, #20]
 80072f2:	6103      	str	r3, [r0, #16]
 80072f4:	bd10      	pop	{r4, pc}
 80072f6:	bf00      	nop
 80072f8:	08008239 	.word	0x08008239
 80072fc:	0800824a 	.word	0x0800824a

08007300 <__multiply>:
 8007300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007304:	4614      	mov	r4, r2
 8007306:	690a      	ldr	r2, [r1, #16]
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	460f      	mov	r7, r1
 800730c:	429a      	cmp	r2, r3
 800730e:	bfa2      	ittt	ge
 8007310:	4623      	movge	r3, r4
 8007312:	460c      	movge	r4, r1
 8007314:	461f      	movge	r7, r3
 8007316:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800731a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800731e:	68a3      	ldr	r3, [r4, #8]
 8007320:	6861      	ldr	r1, [r4, #4]
 8007322:	eb0a 0609 	add.w	r6, sl, r9
 8007326:	42b3      	cmp	r3, r6
 8007328:	b085      	sub	sp, #20
 800732a:	bfb8      	it	lt
 800732c:	3101      	addlt	r1, #1
 800732e:	f7ff fedd 	bl	80070ec <_Balloc>
 8007332:	b930      	cbnz	r0, 8007342 <__multiply+0x42>
 8007334:	4602      	mov	r2, r0
 8007336:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800733a:	4b43      	ldr	r3, [pc, #268]	@ (8007448 <__multiply+0x148>)
 800733c:	4843      	ldr	r0, [pc, #268]	@ (800744c <__multiply+0x14c>)
 800733e:	f7fe f8e3 	bl	8005508 <__assert_func>
 8007342:	f100 0514 	add.w	r5, r0, #20
 8007346:	462b      	mov	r3, r5
 8007348:	2200      	movs	r2, #0
 800734a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800734e:	4543      	cmp	r3, r8
 8007350:	d321      	bcc.n	8007396 <__multiply+0x96>
 8007352:	f107 0114 	add.w	r1, r7, #20
 8007356:	f104 0214 	add.w	r2, r4, #20
 800735a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800735e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007362:	9302      	str	r3, [sp, #8]
 8007364:	1b13      	subs	r3, r2, r4
 8007366:	3b15      	subs	r3, #21
 8007368:	f023 0303 	bic.w	r3, r3, #3
 800736c:	3304      	adds	r3, #4
 800736e:	f104 0715 	add.w	r7, r4, #21
 8007372:	42ba      	cmp	r2, r7
 8007374:	bf38      	it	cc
 8007376:	2304      	movcc	r3, #4
 8007378:	9301      	str	r3, [sp, #4]
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	9103      	str	r1, [sp, #12]
 800737e:	428b      	cmp	r3, r1
 8007380:	d80c      	bhi.n	800739c <__multiply+0x9c>
 8007382:	2e00      	cmp	r6, #0
 8007384:	dd03      	ble.n	800738e <__multiply+0x8e>
 8007386:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800738a:	2b00      	cmp	r3, #0
 800738c:	d05a      	beq.n	8007444 <__multiply+0x144>
 800738e:	6106      	str	r6, [r0, #16]
 8007390:	b005      	add	sp, #20
 8007392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007396:	f843 2b04 	str.w	r2, [r3], #4
 800739a:	e7d8      	b.n	800734e <__multiply+0x4e>
 800739c:	f8b1 a000 	ldrh.w	sl, [r1]
 80073a0:	f1ba 0f00 	cmp.w	sl, #0
 80073a4:	d023      	beq.n	80073ee <__multiply+0xee>
 80073a6:	46a9      	mov	r9, r5
 80073a8:	f04f 0c00 	mov.w	ip, #0
 80073ac:	f104 0e14 	add.w	lr, r4, #20
 80073b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80073b4:	f8d9 3000 	ldr.w	r3, [r9]
 80073b8:	fa1f fb87 	uxth.w	fp, r7
 80073bc:	b29b      	uxth	r3, r3
 80073be:	fb0a 330b 	mla	r3, sl, fp, r3
 80073c2:	4463      	add	r3, ip
 80073c4:	f8d9 c000 	ldr.w	ip, [r9]
 80073c8:	0c3f      	lsrs	r7, r7, #16
 80073ca:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80073ce:	fb0a c707 	mla	r7, sl, r7, ip
 80073d2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80073dc:	4572      	cmp	r2, lr
 80073de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80073e2:	f849 3b04 	str.w	r3, [r9], #4
 80073e6:	d8e3      	bhi.n	80073b0 <__multiply+0xb0>
 80073e8:	9b01      	ldr	r3, [sp, #4]
 80073ea:	f845 c003 	str.w	ip, [r5, r3]
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	3104      	adds	r1, #4
 80073f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80073f6:	f1b9 0f00 	cmp.w	r9, #0
 80073fa:	d021      	beq.n	8007440 <__multiply+0x140>
 80073fc:	46ae      	mov	lr, r5
 80073fe:	f04f 0a00 	mov.w	sl, #0
 8007402:	682b      	ldr	r3, [r5, #0]
 8007404:	f104 0c14 	add.w	ip, r4, #20
 8007408:	f8bc b000 	ldrh.w	fp, [ip]
 800740c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007410:	b29b      	uxth	r3, r3
 8007412:	fb09 770b 	mla	r7, r9, fp, r7
 8007416:	4457      	add	r7, sl
 8007418:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800741c:	f84e 3b04 	str.w	r3, [lr], #4
 8007420:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007424:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007428:	f8be 3000 	ldrh.w	r3, [lr]
 800742c:	4562      	cmp	r2, ip
 800742e:	fb09 330a 	mla	r3, r9, sl, r3
 8007432:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007436:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800743a:	d8e5      	bhi.n	8007408 <__multiply+0x108>
 800743c:	9f01      	ldr	r7, [sp, #4]
 800743e:	51eb      	str	r3, [r5, r7]
 8007440:	3504      	adds	r5, #4
 8007442:	e79a      	b.n	800737a <__multiply+0x7a>
 8007444:	3e01      	subs	r6, #1
 8007446:	e79c      	b.n	8007382 <__multiply+0x82>
 8007448:	08008239 	.word	0x08008239
 800744c:	0800824a 	.word	0x0800824a

08007450 <__pow5mult>:
 8007450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007454:	4615      	mov	r5, r2
 8007456:	f012 0203 	ands.w	r2, r2, #3
 800745a:	4607      	mov	r7, r0
 800745c:	460e      	mov	r6, r1
 800745e:	d007      	beq.n	8007470 <__pow5mult+0x20>
 8007460:	4c25      	ldr	r4, [pc, #148]	@ (80074f8 <__pow5mult+0xa8>)
 8007462:	3a01      	subs	r2, #1
 8007464:	2300      	movs	r3, #0
 8007466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800746a:	f7ff fea1 	bl	80071b0 <__multadd>
 800746e:	4606      	mov	r6, r0
 8007470:	10ad      	asrs	r5, r5, #2
 8007472:	d03d      	beq.n	80074f0 <__pow5mult+0xa0>
 8007474:	69fc      	ldr	r4, [r7, #28]
 8007476:	b97c      	cbnz	r4, 8007498 <__pow5mult+0x48>
 8007478:	2010      	movs	r0, #16
 800747a:	f7ff fd81 	bl	8006f80 <malloc>
 800747e:	4602      	mov	r2, r0
 8007480:	61f8      	str	r0, [r7, #28]
 8007482:	b928      	cbnz	r0, 8007490 <__pow5mult+0x40>
 8007484:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007488:	4b1c      	ldr	r3, [pc, #112]	@ (80074fc <__pow5mult+0xac>)
 800748a:	481d      	ldr	r0, [pc, #116]	@ (8007500 <__pow5mult+0xb0>)
 800748c:	f7fe f83c 	bl	8005508 <__assert_func>
 8007490:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007494:	6004      	str	r4, [r0, #0]
 8007496:	60c4      	str	r4, [r0, #12]
 8007498:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800749c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074a0:	b94c      	cbnz	r4, 80074b6 <__pow5mult+0x66>
 80074a2:	f240 2171 	movw	r1, #625	@ 0x271
 80074a6:	4638      	mov	r0, r7
 80074a8:	f7ff ff14 	bl	80072d4 <__i2b>
 80074ac:	2300      	movs	r3, #0
 80074ae:	4604      	mov	r4, r0
 80074b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80074b4:	6003      	str	r3, [r0, #0]
 80074b6:	f04f 0900 	mov.w	r9, #0
 80074ba:	07eb      	lsls	r3, r5, #31
 80074bc:	d50a      	bpl.n	80074d4 <__pow5mult+0x84>
 80074be:	4631      	mov	r1, r6
 80074c0:	4622      	mov	r2, r4
 80074c2:	4638      	mov	r0, r7
 80074c4:	f7ff ff1c 	bl	8007300 <__multiply>
 80074c8:	4680      	mov	r8, r0
 80074ca:	4631      	mov	r1, r6
 80074cc:	4638      	mov	r0, r7
 80074ce:	f7ff fe4d 	bl	800716c <_Bfree>
 80074d2:	4646      	mov	r6, r8
 80074d4:	106d      	asrs	r5, r5, #1
 80074d6:	d00b      	beq.n	80074f0 <__pow5mult+0xa0>
 80074d8:	6820      	ldr	r0, [r4, #0]
 80074da:	b938      	cbnz	r0, 80074ec <__pow5mult+0x9c>
 80074dc:	4622      	mov	r2, r4
 80074de:	4621      	mov	r1, r4
 80074e0:	4638      	mov	r0, r7
 80074e2:	f7ff ff0d 	bl	8007300 <__multiply>
 80074e6:	6020      	str	r0, [r4, #0]
 80074e8:	f8c0 9000 	str.w	r9, [r0]
 80074ec:	4604      	mov	r4, r0
 80074ee:	e7e4      	b.n	80074ba <__pow5mult+0x6a>
 80074f0:	4630      	mov	r0, r6
 80074f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f6:	bf00      	nop
 80074f8:	080082a4 	.word	0x080082a4
 80074fc:	080081ca 	.word	0x080081ca
 8007500:	0800824a 	.word	0x0800824a

08007504 <__lshift>:
 8007504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007508:	460c      	mov	r4, r1
 800750a:	4607      	mov	r7, r0
 800750c:	4691      	mov	r9, r2
 800750e:	6923      	ldr	r3, [r4, #16]
 8007510:	6849      	ldr	r1, [r1, #4]
 8007512:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007516:	68a3      	ldr	r3, [r4, #8]
 8007518:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800751c:	f108 0601 	add.w	r6, r8, #1
 8007520:	42b3      	cmp	r3, r6
 8007522:	db0b      	blt.n	800753c <__lshift+0x38>
 8007524:	4638      	mov	r0, r7
 8007526:	f7ff fde1 	bl	80070ec <_Balloc>
 800752a:	4605      	mov	r5, r0
 800752c:	b948      	cbnz	r0, 8007542 <__lshift+0x3e>
 800752e:	4602      	mov	r2, r0
 8007530:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007534:	4b27      	ldr	r3, [pc, #156]	@ (80075d4 <__lshift+0xd0>)
 8007536:	4828      	ldr	r0, [pc, #160]	@ (80075d8 <__lshift+0xd4>)
 8007538:	f7fd ffe6 	bl	8005508 <__assert_func>
 800753c:	3101      	adds	r1, #1
 800753e:	005b      	lsls	r3, r3, #1
 8007540:	e7ee      	b.n	8007520 <__lshift+0x1c>
 8007542:	2300      	movs	r3, #0
 8007544:	f100 0114 	add.w	r1, r0, #20
 8007548:	f100 0210 	add.w	r2, r0, #16
 800754c:	4618      	mov	r0, r3
 800754e:	4553      	cmp	r3, sl
 8007550:	db33      	blt.n	80075ba <__lshift+0xb6>
 8007552:	6920      	ldr	r0, [r4, #16]
 8007554:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007558:	f104 0314 	add.w	r3, r4, #20
 800755c:	f019 091f 	ands.w	r9, r9, #31
 8007560:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007564:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007568:	d02b      	beq.n	80075c2 <__lshift+0xbe>
 800756a:	468a      	mov	sl, r1
 800756c:	2200      	movs	r2, #0
 800756e:	f1c9 0e20 	rsb	lr, r9, #32
 8007572:	6818      	ldr	r0, [r3, #0]
 8007574:	fa00 f009 	lsl.w	r0, r0, r9
 8007578:	4310      	orrs	r0, r2
 800757a:	f84a 0b04 	str.w	r0, [sl], #4
 800757e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007582:	459c      	cmp	ip, r3
 8007584:	fa22 f20e 	lsr.w	r2, r2, lr
 8007588:	d8f3      	bhi.n	8007572 <__lshift+0x6e>
 800758a:	ebac 0304 	sub.w	r3, ip, r4
 800758e:	3b15      	subs	r3, #21
 8007590:	f023 0303 	bic.w	r3, r3, #3
 8007594:	3304      	adds	r3, #4
 8007596:	f104 0015 	add.w	r0, r4, #21
 800759a:	4584      	cmp	ip, r0
 800759c:	bf38      	it	cc
 800759e:	2304      	movcc	r3, #4
 80075a0:	50ca      	str	r2, [r1, r3]
 80075a2:	b10a      	cbz	r2, 80075a8 <__lshift+0xa4>
 80075a4:	f108 0602 	add.w	r6, r8, #2
 80075a8:	3e01      	subs	r6, #1
 80075aa:	4638      	mov	r0, r7
 80075ac:	4621      	mov	r1, r4
 80075ae:	612e      	str	r6, [r5, #16]
 80075b0:	f7ff fddc 	bl	800716c <_Bfree>
 80075b4:	4628      	mov	r0, r5
 80075b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80075be:	3301      	adds	r3, #1
 80075c0:	e7c5      	b.n	800754e <__lshift+0x4a>
 80075c2:	3904      	subs	r1, #4
 80075c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80075c8:	459c      	cmp	ip, r3
 80075ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80075ce:	d8f9      	bhi.n	80075c4 <__lshift+0xc0>
 80075d0:	e7ea      	b.n	80075a8 <__lshift+0xa4>
 80075d2:	bf00      	nop
 80075d4:	08008239 	.word	0x08008239
 80075d8:	0800824a 	.word	0x0800824a

080075dc <__mcmp>:
 80075dc:	4603      	mov	r3, r0
 80075de:	690a      	ldr	r2, [r1, #16]
 80075e0:	6900      	ldr	r0, [r0, #16]
 80075e2:	b530      	push	{r4, r5, lr}
 80075e4:	1a80      	subs	r0, r0, r2
 80075e6:	d10e      	bne.n	8007606 <__mcmp+0x2a>
 80075e8:	3314      	adds	r3, #20
 80075ea:	3114      	adds	r1, #20
 80075ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80075f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80075f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80075f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80075fc:	4295      	cmp	r5, r2
 80075fe:	d003      	beq.n	8007608 <__mcmp+0x2c>
 8007600:	d205      	bcs.n	800760e <__mcmp+0x32>
 8007602:	f04f 30ff 	mov.w	r0, #4294967295
 8007606:	bd30      	pop	{r4, r5, pc}
 8007608:	42a3      	cmp	r3, r4
 800760a:	d3f3      	bcc.n	80075f4 <__mcmp+0x18>
 800760c:	e7fb      	b.n	8007606 <__mcmp+0x2a>
 800760e:	2001      	movs	r0, #1
 8007610:	e7f9      	b.n	8007606 <__mcmp+0x2a>
	...

08007614 <__mdiff>:
 8007614:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007618:	4689      	mov	r9, r1
 800761a:	4606      	mov	r6, r0
 800761c:	4611      	mov	r1, r2
 800761e:	4648      	mov	r0, r9
 8007620:	4614      	mov	r4, r2
 8007622:	f7ff ffdb 	bl	80075dc <__mcmp>
 8007626:	1e05      	subs	r5, r0, #0
 8007628:	d112      	bne.n	8007650 <__mdiff+0x3c>
 800762a:	4629      	mov	r1, r5
 800762c:	4630      	mov	r0, r6
 800762e:	f7ff fd5d 	bl	80070ec <_Balloc>
 8007632:	4602      	mov	r2, r0
 8007634:	b928      	cbnz	r0, 8007642 <__mdiff+0x2e>
 8007636:	f240 2137 	movw	r1, #567	@ 0x237
 800763a:	4b3e      	ldr	r3, [pc, #248]	@ (8007734 <__mdiff+0x120>)
 800763c:	483e      	ldr	r0, [pc, #248]	@ (8007738 <__mdiff+0x124>)
 800763e:	f7fd ff63 	bl	8005508 <__assert_func>
 8007642:	2301      	movs	r3, #1
 8007644:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007648:	4610      	mov	r0, r2
 800764a:	b003      	add	sp, #12
 800764c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007650:	bfbc      	itt	lt
 8007652:	464b      	movlt	r3, r9
 8007654:	46a1      	movlt	r9, r4
 8007656:	4630      	mov	r0, r6
 8007658:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800765c:	bfba      	itte	lt
 800765e:	461c      	movlt	r4, r3
 8007660:	2501      	movlt	r5, #1
 8007662:	2500      	movge	r5, #0
 8007664:	f7ff fd42 	bl	80070ec <_Balloc>
 8007668:	4602      	mov	r2, r0
 800766a:	b918      	cbnz	r0, 8007674 <__mdiff+0x60>
 800766c:	f240 2145 	movw	r1, #581	@ 0x245
 8007670:	4b30      	ldr	r3, [pc, #192]	@ (8007734 <__mdiff+0x120>)
 8007672:	e7e3      	b.n	800763c <__mdiff+0x28>
 8007674:	f100 0b14 	add.w	fp, r0, #20
 8007678:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800767c:	f109 0310 	add.w	r3, r9, #16
 8007680:	60c5      	str	r5, [r0, #12]
 8007682:	f04f 0c00 	mov.w	ip, #0
 8007686:	f109 0514 	add.w	r5, r9, #20
 800768a:	46d9      	mov	r9, fp
 800768c:	6926      	ldr	r6, [r4, #16]
 800768e:	f104 0e14 	add.w	lr, r4, #20
 8007692:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007696:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800769a:	9301      	str	r3, [sp, #4]
 800769c:	9b01      	ldr	r3, [sp, #4]
 800769e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80076a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80076a6:	b281      	uxth	r1, r0
 80076a8:	9301      	str	r3, [sp, #4]
 80076aa:	fa1f f38a 	uxth.w	r3, sl
 80076ae:	1a5b      	subs	r3, r3, r1
 80076b0:	0c00      	lsrs	r0, r0, #16
 80076b2:	4463      	add	r3, ip
 80076b4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80076b8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80076bc:	b29b      	uxth	r3, r3
 80076be:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80076c2:	4576      	cmp	r6, lr
 80076c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076c8:	f849 3b04 	str.w	r3, [r9], #4
 80076cc:	d8e6      	bhi.n	800769c <__mdiff+0x88>
 80076ce:	1b33      	subs	r3, r6, r4
 80076d0:	3b15      	subs	r3, #21
 80076d2:	f023 0303 	bic.w	r3, r3, #3
 80076d6:	3415      	adds	r4, #21
 80076d8:	3304      	adds	r3, #4
 80076da:	42a6      	cmp	r6, r4
 80076dc:	bf38      	it	cc
 80076de:	2304      	movcc	r3, #4
 80076e0:	441d      	add	r5, r3
 80076e2:	445b      	add	r3, fp
 80076e4:	461e      	mov	r6, r3
 80076e6:	462c      	mov	r4, r5
 80076e8:	4544      	cmp	r4, r8
 80076ea:	d30e      	bcc.n	800770a <__mdiff+0xf6>
 80076ec:	f108 0103 	add.w	r1, r8, #3
 80076f0:	1b49      	subs	r1, r1, r5
 80076f2:	f021 0103 	bic.w	r1, r1, #3
 80076f6:	3d03      	subs	r5, #3
 80076f8:	45a8      	cmp	r8, r5
 80076fa:	bf38      	it	cc
 80076fc:	2100      	movcc	r1, #0
 80076fe:	440b      	add	r3, r1
 8007700:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007704:	b199      	cbz	r1, 800772e <__mdiff+0x11a>
 8007706:	6117      	str	r7, [r2, #16]
 8007708:	e79e      	b.n	8007648 <__mdiff+0x34>
 800770a:	46e6      	mov	lr, ip
 800770c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007710:	fa1f fc81 	uxth.w	ip, r1
 8007714:	44f4      	add	ip, lr
 8007716:	0c08      	lsrs	r0, r1, #16
 8007718:	4471      	add	r1, lr
 800771a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800771e:	b289      	uxth	r1, r1
 8007720:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007724:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007728:	f846 1b04 	str.w	r1, [r6], #4
 800772c:	e7dc      	b.n	80076e8 <__mdiff+0xd4>
 800772e:	3f01      	subs	r7, #1
 8007730:	e7e6      	b.n	8007700 <__mdiff+0xec>
 8007732:	bf00      	nop
 8007734:	08008239 	.word	0x08008239
 8007738:	0800824a 	.word	0x0800824a

0800773c <__d2b>:
 800773c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007740:	2101      	movs	r1, #1
 8007742:	4690      	mov	r8, r2
 8007744:	4699      	mov	r9, r3
 8007746:	9e08      	ldr	r6, [sp, #32]
 8007748:	f7ff fcd0 	bl	80070ec <_Balloc>
 800774c:	4604      	mov	r4, r0
 800774e:	b930      	cbnz	r0, 800775e <__d2b+0x22>
 8007750:	4602      	mov	r2, r0
 8007752:	f240 310f 	movw	r1, #783	@ 0x30f
 8007756:	4b23      	ldr	r3, [pc, #140]	@ (80077e4 <__d2b+0xa8>)
 8007758:	4823      	ldr	r0, [pc, #140]	@ (80077e8 <__d2b+0xac>)
 800775a:	f7fd fed5 	bl	8005508 <__assert_func>
 800775e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007762:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007766:	b10d      	cbz	r5, 800776c <__d2b+0x30>
 8007768:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	f1b8 0300 	subs.w	r3, r8, #0
 8007772:	d024      	beq.n	80077be <__d2b+0x82>
 8007774:	4668      	mov	r0, sp
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	f7ff fd7f 	bl	800727a <__lo0bits>
 800777c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007780:	b1d8      	cbz	r0, 80077ba <__d2b+0x7e>
 8007782:	f1c0 0320 	rsb	r3, r0, #32
 8007786:	fa02 f303 	lsl.w	r3, r2, r3
 800778a:	430b      	orrs	r3, r1
 800778c:	40c2      	lsrs	r2, r0
 800778e:	6163      	str	r3, [r4, #20]
 8007790:	9201      	str	r2, [sp, #4]
 8007792:	9b01      	ldr	r3, [sp, #4]
 8007794:	2b00      	cmp	r3, #0
 8007796:	bf0c      	ite	eq
 8007798:	2201      	moveq	r2, #1
 800779a:	2202      	movne	r2, #2
 800779c:	61a3      	str	r3, [r4, #24]
 800779e:	6122      	str	r2, [r4, #16]
 80077a0:	b1ad      	cbz	r5, 80077ce <__d2b+0x92>
 80077a2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80077a6:	4405      	add	r5, r0
 80077a8:	6035      	str	r5, [r6, #0]
 80077aa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80077ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077b0:	6018      	str	r0, [r3, #0]
 80077b2:	4620      	mov	r0, r4
 80077b4:	b002      	add	sp, #8
 80077b6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80077ba:	6161      	str	r1, [r4, #20]
 80077bc:	e7e9      	b.n	8007792 <__d2b+0x56>
 80077be:	a801      	add	r0, sp, #4
 80077c0:	f7ff fd5b 	bl	800727a <__lo0bits>
 80077c4:	9b01      	ldr	r3, [sp, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	6163      	str	r3, [r4, #20]
 80077ca:	3020      	adds	r0, #32
 80077cc:	e7e7      	b.n	800779e <__d2b+0x62>
 80077ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80077d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80077d6:	6030      	str	r0, [r6, #0]
 80077d8:	6918      	ldr	r0, [r3, #16]
 80077da:	f7ff fd2f 	bl	800723c <__hi0bits>
 80077de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80077e2:	e7e4      	b.n	80077ae <__d2b+0x72>
 80077e4:	08008239 	.word	0x08008239
 80077e8:	0800824a 	.word	0x0800824a

080077ec <__sfputc_r>:
 80077ec:	6893      	ldr	r3, [r2, #8]
 80077ee:	b410      	push	{r4}
 80077f0:	3b01      	subs	r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	6093      	str	r3, [r2, #8]
 80077f6:	da07      	bge.n	8007808 <__sfputc_r+0x1c>
 80077f8:	6994      	ldr	r4, [r2, #24]
 80077fa:	42a3      	cmp	r3, r4
 80077fc:	db01      	blt.n	8007802 <__sfputc_r+0x16>
 80077fe:	290a      	cmp	r1, #10
 8007800:	d102      	bne.n	8007808 <__sfputc_r+0x1c>
 8007802:	bc10      	pop	{r4}
 8007804:	f000 b9da 	b.w	8007bbc <__swbuf_r>
 8007808:	6813      	ldr	r3, [r2, #0]
 800780a:	1c58      	adds	r0, r3, #1
 800780c:	6010      	str	r0, [r2, #0]
 800780e:	7019      	strb	r1, [r3, #0]
 8007810:	4608      	mov	r0, r1
 8007812:	bc10      	pop	{r4}
 8007814:	4770      	bx	lr

08007816 <__sfputs_r>:
 8007816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007818:	4606      	mov	r6, r0
 800781a:	460f      	mov	r7, r1
 800781c:	4614      	mov	r4, r2
 800781e:	18d5      	adds	r5, r2, r3
 8007820:	42ac      	cmp	r4, r5
 8007822:	d101      	bne.n	8007828 <__sfputs_r+0x12>
 8007824:	2000      	movs	r0, #0
 8007826:	e007      	b.n	8007838 <__sfputs_r+0x22>
 8007828:	463a      	mov	r2, r7
 800782a:	4630      	mov	r0, r6
 800782c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007830:	f7ff ffdc 	bl	80077ec <__sfputc_r>
 8007834:	1c43      	adds	r3, r0, #1
 8007836:	d1f3      	bne.n	8007820 <__sfputs_r+0xa>
 8007838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800783c <_vfiprintf_r>:
 800783c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007840:	460d      	mov	r5, r1
 8007842:	4614      	mov	r4, r2
 8007844:	4698      	mov	r8, r3
 8007846:	4606      	mov	r6, r0
 8007848:	b09d      	sub	sp, #116	@ 0x74
 800784a:	b118      	cbz	r0, 8007854 <_vfiprintf_r+0x18>
 800784c:	6a03      	ldr	r3, [r0, #32]
 800784e:	b90b      	cbnz	r3, 8007854 <_vfiprintf_r+0x18>
 8007850:	f7fe fbce 	bl	8005ff0 <__sinit>
 8007854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007856:	07d9      	lsls	r1, r3, #31
 8007858:	d405      	bmi.n	8007866 <_vfiprintf_r+0x2a>
 800785a:	89ab      	ldrh	r3, [r5, #12]
 800785c:	059a      	lsls	r2, r3, #22
 800785e:	d402      	bmi.n	8007866 <_vfiprintf_r+0x2a>
 8007860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007862:	f7fe fcdc 	bl	800621e <__retarget_lock_acquire_recursive>
 8007866:	89ab      	ldrh	r3, [r5, #12]
 8007868:	071b      	lsls	r3, r3, #28
 800786a:	d501      	bpl.n	8007870 <_vfiprintf_r+0x34>
 800786c:	692b      	ldr	r3, [r5, #16]
 800786e:	b99b      	cbnz	r3, 8007898 <_vfiprintf_r+0x5c>
 8007870:	4629      	mov	r1, r5
 8007872:	4630      	mov	r0, r6
 8007874:	f000 f9e0 	bl	8007c38 <__swsetup_r>
 8007878:	b170      	cbz	r0, 8007898 <_vfiprintf_r+0x5c>
 800787a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800787c:	07dc      	lsls	r4, r3, #31
 800787e:	d504      	bpl.n	800788a <_vfiprintf_r+0x4e>
 8007880:	f04f 30ff 	mov.w	r0, #4294967295
 8007884:	b01d      	add	sp, #116	@ 0x74
 8007886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788a:	89ab      	ldrh	r3, [r5, #12]
 800788c:	0598      	lsls	r0, r3, #22
 800788e:	d4f7      	bmi.n	8007880 <_vfiprintf_r+0x44>
 8007890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007892:	f7fe fcc5 	bl	8006220 <__retarget_lock_release_recursive>
 8007896:	e7f3      	b.n	8007880 <_vfiprintf_r+0x44>
 8007898:	2300      	movs	r3, #0
 800789a:	9309      	str	r3, [sp, #36]	@ 0x24
 800789c:	2320      	movs	r3, #32
 800789e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078a2:	2330      	movs	r3, #48	@ 0x30
 80078a4:	f04f 0901 	mov.w	r9, #1
 80078a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80078ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007a58 <_vfiprintf_r+0x21c>
 80078b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078b4:	4623      	mov	r3, r4
 80078b6:	469a      	mov	sl, r3
 80078b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078bc:	b10a      	cbz	r2, 80078c2 <_vfiprintf_r+0x86>
 80078be:	2a25      	cmp	r2, #37	@ 0x25
 80078c0:	d1f9      	bne.n	80078b6 <_vfiprintf_r+0x7a>
 80078c2:	ebba 0b04 	subs.w	fp, sl, r4
 80078c6:	d00b      	beq.n	80078e0 <_vfiprintf_r+0xa4>
 80078c8:	465b      	mov	r3, fp
 80078ca:	4622      	mov	r2, r4
 80078cc:	4629      	mov	r1, r5
 80078ce:	4630      	mov	r0, r6
 80078d0:	f7ff ffa1 	bl	8007816 <__sfputs_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	f000 80a7 	beq.w	8007a28 <_vfiprintf_r+0x1ec>
 80078da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078dc:	445a      	add	r2, fp
 80078de:	9209      	str	r2, [sp, #36]	@ 0x24
 80078e0:	f89a 3000 	ldrb.w	r3, [sl]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f000 809f 	beq.w	8007a28 <_vfiprintf_r+0x1ec>
 80078ea:	2300      	movs	r3, #0
 80078ec:	f04f 32ff 	mov.w	r2, #4294967295
 80078f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078f4:	f10a 0a01 	add.w	sl, sl, #1
 80078f8:	9304      	str	r3, [sp, #16]
 80078fa:	9307      	str	r3, [sp, #28]
 80078fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007900:	931a      	str	r3, [sp, #104]	@ 0x68
 8007902:	4654      	mov	r4, sl
 8007904:	2205      	movs	r2, #5
 8007906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800790a:	4853      	ldr	r0, [pc, #332]	@ (8007a58 <_vfiprintf_r+0x21c>)
 800790c:	f7fe fc89 	bl	8006222 <memchr>
 8007910:	9a04      	ldr	r2, [sp, #16]
 8007912:	b9d8      	cbnz	r0, 800794c <_vfiprintf_r+0x110>
 8007914:	06d1      	lsls	r1, r2, #27
 8007916:	bf44      	itt	mi
 8007918:	2320      	movmi	r3, #32
 800791a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800791e:	0713      	lsls	r3, r2, #28
 8007920:	bf44      	itt	mi
 8007922:	232b      	movmi	r3, #43	@ 0x2b
 8007924:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007928:	f89a 3000 	ldrb.w	r3, [sl]
 800792c:	2b2a      	cmp	r3, #42	@ 0x2a
 800792e:	d015      	beq.n	800795c <_vfiprintf_r+0x120>
 8007930:	4654      	mov	r4, sl
 8007932:	2000      	movs	r0, #0
 8007934:	f04f 0c0a 	mov.w	ip, #10
 8007938:	9a07      	ldr	r2, [sp, #28]
 800793a:	4621      	mov	r1, r4
 800793c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007940:	3b30      	subs	r3, #48	@ 0x30
 8007942:	2b09      	cmp	r3, #9
 8007944:	d94b      	bls.n	80079de <_vfiprintf_r+0x1a2>
 8007946:	b1b0      	cbz	r0, 8007976 <_vfiprintf_r+0x13a>
 8007948:	9207      	str	r2, [sp, #28]
 800794a:	e014      	b.n	8007976 <_vfiprintf_r+0x13a>
 800794c:	eba0 0308 	sub.w	r3, r0, r8
 8007950:	fa09 f303 	lsl.w	r3, r9, r3
 8007954:	4313      	orrs	r3, r2
 8007956:	46a2      	mov	sl, r4
 8007958:	9304      	str	r3, [sp, #16]
 800795a:	e7d2      	b.n	8007902 <_vfiprintf_r+0xc6>
 800795c:	9b03      	ldr	r3, [sp, #12]
 800795e:	1d19      	adds	r1, r3, #4
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	9103      	str	r1, [sp, #12]
 8007964:	2b00      	cmp	r3, #0
 8007966:	bfbb      	ittet	lt
 8007968:	425b      	neglt	r3, r3
 800796a:	f042 0202 	orrlt.w	r2, r2, #2
 800796e:	9307      	strge	r3, [sp, #28]
 8007970:	9307      	strlt	r3, [sp, #28]
 8007972:	bfb8      	it	lt
 8007974:	9204      	strlt	r2, [sp, #16]
 8007976:	7823      	ldrb	r3, [r4, #0]
 8007978:	2b2e      	cmp	r3, #46	@ 0x2e
 800797a:	d10a      	bne.n	8007992 <_vfiprintf_r+0x156>
 800797c:	7863      	ldrb	r3, [r4, #1]
 800797e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007980:	d132      	bne.n	80079e8 <_vfiprintf_r+0x1ac>
 8007982:	9b03      	ldr	r3, [sp, #12]
 8007984:	3402      	adds	r4, #2
 8007986:	1d1a      	adds	r2, r3, #4
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	9203      	str	r2, [sp, #12]
 800798c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007990:	9305      	str	r3, [sp, #20]
 8007992:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007a5c <_vfiprintf_r+0x220>
 8007996:	2203      	movs	r2, #3
 8007998:	4650      	mov	r0, sl
 800799a:	7821      	ldrb	r1, [r4, #0]
 800799c:	f7fe fc41 	bl	8006222 <memchr>
 80079a0:	b138      	cbz	r0, 80079b2 <_vfiprintf_r+0x176>
 80079a2:	2240      	movs	r2, #64	@ 0x40
 80079a4:	9b04      	ldr	r3, [sp, #16]
 80079a6:	eba0 000a 	sub.w	r0, r0, sl
 80079aa:	4082      	lsls	r2, r0
 80079ac:	4313      	orrs	r3, r2
 80079ae:	3401      	adds	r4, #1
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b6:	2206      	movs	r2, #6
 80079b8:	4829      	ldr	r0, [pc, #164]	@ (8007a60 <_vfiprintf_r+0x224>)
 80079ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079be:	f7fe fc30 	bl	8006222 <memchr>
 80079c2:	2800      	cmp	r0, #0
 80079c4:	d03f      	beq.n	8007a46 <_vfiprintf_r+0x20a>
 80079c6:	4b27      	ldr	r3, [pc, #156]	@ (8007a64 <_vfiprintf_r+0x228>)
 80079c8:	bb1b      	cbnz	r3, 8007a12 <_vfiprintf_r+0x1d6>
 80079ca:	9b03      	ldr	r3, [sp, #12]
 80079cc:	3307      	adds	r3, #7
 80079ce:	f023 0307 	bic.w	r3, r3, #7
 80079d2:	3308      	adds	r3, #8
 80079d4:	9303      	str	r3, [sp, #12]
 80079d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d8:	443b      	add	r3, r7
 80079da:	9309      	str	r3, [sp, #36]	@ 0x24
 80079dc:	e76a      	b.n	80078b4 <_vfiprintf_r+0x78>
 80079de:	460c      	mov	r4, r1
 80079e0:	2001      	movs	r0, #1
 80079e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079e6:	e7a8      	b.n	800793a <_vfiprintf_r+0xfe>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f04f 0c0a 	mov.w	ip, #10
 80079ee:	4619      	mov	r1, r3
 80079f0:	3401      	adds	r4, #1
 80079f2:	9305      	str	r3, [sp, #20]
 80079f4:	4620      	mov	r0, r4
 80079f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079fa:	3a30      	subs	r2, #48	@ 0x30
 80079fc:	2a09      	cmp	r2, #9
 80079fe:	d903      	bls.n	8007a08 <_vfiprintf_r+0x1cc>
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d0c6      	beq.n	8007992 <_vfiprintf_r+0x156>
 8007a04:	9105      	str	r1, [sp, #20]
 8007a06:	e7c4      	b.n	8007992 <_vfiprintf_r+0x156>
 8007a08:	4604      	mov	r4, r0
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a10:	e7f0      	b.n	80079f4 <_vfiprintf_r+0x1b8>
 8007a12:	ab03      	add	r3, sp, #12
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	462a      	mov	r2, r5
 8007a18:	4630      	mov	r0, r6
 8007a1a:	4b13      	ldr	r3, [pc, #76]	@ (8007a68 <_vfiprintf_r+0x22c>)
 8007a1c:	a904      	add	r1, sp, #16
 8007a1e:	f7fd fe9d 	bl	800575c <_printf_float>
 8007a22:	4607      	mov	r7, r0
 8007a24:	1c78      	adds	r0, r7, #1
 8007a26:	d1d6      	bne.n	80079d6 <_vfiprintf_r+0x19a>
 8007a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a2a:	07d9      	lsls	r1, r3, #31
 8007a2c:	d405      	bmi.n	8007a3a <_vfiprintf_r+0x1fe>
 8007a2e:	89ab      	ldrh	r3, [r5, #12]
 8007a30:	059a      	lsls	r2, r3, #22
 8007a32:	d402      	bmi.n	8007a3a <_vfiprintf_r+0x1fe>
 8007a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a36:	f7fe fbf3 	bl	8006220 <__retarget_lock_release_recursive>
 8007a3a:	89ab      	ldrh	r3, [r5, #12]
 8007a3c:	065b      	lsls	r3, r3, #25
 8007a3e:	f53f af1f 	bmi.w	8007880 <_vfiprintf_r+0x44>
 8007a42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a44:	e71e      	b.n	8007884 <_vfiprintf_r+0x48>
 8007a46:	ab03      	add	r3, sp, #12
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	462a      	mov	r2, r5
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	4b06      	ldr	r3, [pc, #24]	@ (8007a68 <_vfiprintf_r+0x22c>)
 8007a50:	a904      	add	r1, sp, #16
 8007a52:	f7fe f921 	bl	8005c98 <_printf_i>
 8007a56:	e7e4      	b.n	8007a22 <_vfiprintf_r+0x1e6>
 8007a58:	080083a0 	.word	0x080083a0
 8007a5c:	080083a6 	.word	0x080083a6
 8007a60:	080083aa 	.word	0x080083aa
 8007a64:	0800575d 	.word	0x0800575d
 8007a68:	08007817 	.word	0x08007817

08007a6c <__sflush_r>:
 8007a6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a72:	0716      	lsls	r6, r2, #28
 8007a74:	4605      	mov	r5, r0
 8007a76:	460c      	mov	r4, r1
 8007a78:	d454      	bmi.n	8007b24 <__sflush_r+0xb8>
 8007a7a:	684b      	ldr	r3, [r1, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	dc02      	bgt.n	8007a86 <__sflush_r+0x1a>
 8007a80:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	dd48      	ble.n	8007b18 <__sflush_r+0xac>
 8007a86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a88:	2e00      	cmp	r6, #0
 8007a8a:	d045      	beq.n	8007b18 <__sflush_r+0xac>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a92:	682f      	ldr	r7, [r5, #0]
 8007a94:	6a21      	ldr	r1, [r4, #32]
 8007a96:	602b      	str	r3, [r5, #0]
 8007a98:	d030      	beq.n	8007afc <__sflush_r+0x90>
 8007a9a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	0759      	lsls	r1, r3, #29
 8007aa0:	d505      	bpl.n	8007aae <__sflush_r+0x42>
 8007aa2:	6863      	ldr	r3, [r4, #4]
 8007aa4:	1ad2      	subs	r2, r2, r3
 8007aa6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007aa8:	b10b      	cbz	r3, 8007aae <__sflush_r+0x42>
 8007aaa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007aac:	1ad2      	subs	r2, r2, r3
 8007aae:	2300      	movs	r3, #0
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ab4:	6a21      	ldr	r1, [r4, #32]
 8007ab6:	47b0      	blx	r6
 8007ab8:	1c43      	adds	r3, r0, #1
 8007aba:	89a3      	ldrh	r3, [r4, #12]
 8007abc:	d106      	bne.n	8007acc <__sflush_r+0x60>
 8007abe:	6829      	ldr	r1, [r5, #0]
 8007ac0:	291d      	cmp	r1, #29
 8007ac2:	d82b      	bhi.n	8007b1c <__sflush_r+0xb0>
 8007ac4:	4a28      	ldr	r2, [pc, #160]	@ (8007b68 <__sflush_r+0xfc>)
 8007ac6:	410a      	asrs	r2, r1
 8007ac8:	07d6      	lsls	r6, r2, #31
 8007aca:	d427      	bmi.n	8007b1c <__sflush_r+0xb0>
 8007acc:	2200      	movs	r2, #0
 8007ace:	6062      	str	r2, [r4, #4]
 8007ad0:	6922      	ldr	r2, [r4, #16]
 8007ad2:	04d9      	lsls	r1, r3, #19
 8007ad4:	6022      	str	r2, [r4, #0]
 8007ad6:	d504      	bpl.n	8007ae2 <__sflush_r+0x76>
 8007ad8:	1c42      	adds	r2, r0, #1
 8007ada:	d101      	bne.n	8007ae0 <__sflush_r+0x74>
 8007adc:	682b      	ldr	r3, [r5, #0]
 8007ade:	b903      	cbnz	r3, 8007ae2 <__sflush_r+0x76>
 8007ae0:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ae2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ae4:	602f      	str	r7, [r5, #0]
 8007ae6:	b1b9      	cbz	r1, 8007b18 <__sflush_r+0xac>
 8007ae8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007aec:	4299      	cmp	r1, r3
 8007aee:	d002      	beq.n	8007af6 <__sflush_r+0x8a>
 8007af0:	4628      	mov	r0, r5
 8007af2:	f7ff f9fd 	bl	8006ef0 <_free_r>
 8007af6:	2300      	movs	r3, #0
 8007af8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007afa:	e00d      	b.n	8007b18 <__sflush_r+0xac>
 8007afc:	2301      	movs	r3, #1
 8007afe:	4628      	mov	r0, r5
 8007b00:	47b0      	blx	r6
 8007b02:	4602      	mov	r2, r0
 8007b04:	1c50      	adds	r0, r2, #1
 8007b06:	d1c9      	bne.n	8007a9c <__sflush_r+0x30>
 8007b08:	682b      	ldr	r3, [r5, #0]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d0c6      	beq.n	8007a9c <__sflush_r+0x30>
 8007b0e:	2b1d      	cmp	r3, #29
 8007b10:	d001      	beq.n	8007b16 <__sflush_r+0xaa>
 8007b12:	2b16      	cmp	r3, #22
 8007b14:	d11d      	bne.n	8007b52 <__sflush_r+0xe6>
 8007b16:	602f      	str	r7, [r5, #0]
 8007b18:	2000      	movs	r0, #0
 8007b1a:	e021      	b.n	8007b60 <__sflush_r+0xf4>
 8007b1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b20:	b21b      	sxth	r3, r3
 8007b22:	e01a      	b.n	8007b5a <__sflush_r+0xee>
 8007b24:	690f      	ldr	r7, [r1, #16]
 8007b26:	2f00      	cmp	r7, #0
 8007b28:	d0f6      	beq.n	8007b18 <__sflush_r+0xac>
 8007b2a:	0793      	lsls	r3, r2, #30
 8007b2c:	bf18      	it	ne
 8007b2e:	2300      	movne	r3, #0
 8007b30:	680e      	ldr	r6, [r1, #0]
 8007b32:	bf08      	it	eq
 8007b34:	694b      	ldreq	r3, [r1, #20]
 8007b36:	1bf6      	subs	r6, r6, r7
 8007b38:	600f      	str	r7, [r1, #0]
 8007b3a:	608b      	str	r3, [r1, #8]
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	ddeb      	ble.n	8007b18 <__sflush_r+0xac>
 8007b40:	4633      	mov	r3, r6
 8007b42:	463a      	mov	r2, r7
 8007b44:	4628      	mov	r0, r5
 8007b46:	6a21      	ldr	r1, [r4, #32]
 8007b48:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007b4c:	47e0      	blx	ip
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	dc07      	bgt.n	8007b62 <__sflush_r+0xf6>
 8007b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5e:	81a3      	strh	r3, [r4, #12]
 8007b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b62:	4407      	add	r7, r0
 8007b64:	1a36      	subs	r6, r6, r0
 8007b66:	e7e9      	b.n	8007b3c <__sflush_r+0xd0>
 8007b68:	dfbffffe 	.word	0xdfbffffe

08007b6c <_fflush_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	690b      	ldr	r3, [r1, #16]
 8007b70:	4605      	mov	r5, r0
 8007b72:	460c      	mov	r4, r1
 8007b74:	b913      	cbnz	r3, 8007b7c <_fflush_r+0x10>
 8007b76:	2500      	movs	r5, #0
 8007b78:	4628      	mov	r0, r5
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	b118      	cbz	r0, 8007b86 <_fflush_r+0x1a>
 8007b7e:	6a03      	ldr	r3, [r0, #32]
 8007b80:	b90b      	cbnz	r3, 8007b86 <_fflush_r+0x1a>
 8007b82:	f7fe fa35 	bl	8005ff0 <__sinit>
 8007b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0f3      	beq.n	8007b76 <_fflush_r+0xa>
 8007b8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b90:	07d0      	lsls	r0, r2, #31
 8007b92:	d404      	bmi.n	8007b9e <_fflush_r+0x32>
 8007b94:	0599      	lsls	r1, r3, #22
 8007b96:	d402      	bmi.n	8007b9e <_fflush_r+0x32>
 8007b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b9a:	f7fe fb40 	bl	800621e <__retarget_lock_acquire_recursive>
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	4621      	mov	r1, r4
 8007ba2:	f7ff ff63 	bl	8007a6c <__sflush_r>
 8007ba6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ba8:	4605      	mov	r5, r0
 8007baa:	07da      	lsls	r2, r3, #31
 8007bac:	d4e4      	bmi.n	8007b78 <_fflush_r+0xc>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	059b      	lsls	r3, r3, #22
 8007bb2:	d4e1      	bmi.n	8007b78 <_fflush_r+0xc>
 8007bb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bb6:	f7fe fb33 	bl	8006220 <__retarget_lock_release_recursive>
 8007bba:	e7dd      	b.n	8007b78 <_fflush_r+0xc>

08007bbc <__swbuf_r>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	460e      	mov	r6, r1
 8007bc0:	4614      	mov	r4, r2
 8007bc2:	4605      	mov	r5, r0
 8007bc4:	b118      	cbz	r0, 8007bce <__swbuf_r+0x12>
 8007bc6:	6a03      	ldr	r3, [r0, #32]
 8007bc8:	b90b      	cbnz	r3, 8007bce <__swbuf_r+0x12>
 8007bca:	f7fe fa11 	bl	8005ff0 <__sinit>
 8007bce:	69a3      	ldr	r3, [r4, #24]
 8007bd0:	60a3      	str	r3, [r4, #8]
 8007bd2:	89a3      	ldrh	r3, [r4, #12]
 8007bd4:	071a      	lsls	r2, r3, #28
 8007bd6:	d501      	bpl.n	8007bdc <__swbuf_r+0x20>
 8007bd8:	6923      	ldr	r3, [r4, #16]
 8007bda:	b943      	cbnz	r3, 8007bee <__swbuf_r+0x32>
 8007bdc:	4621      	mov	r1, r4
 8007bde:	4628      	mov	r0, r5
 8007be0:	f000 f82a 	bl	8007c38 <__swsetup_r>
 8007be4:	b118      	cbz	r0, 8007bee <__swbuf_r+0x32>
 8007be6:	f04f 37ff 	mov.w	r7, #4294967295
 8007bea:	4638      	mov	r0, r7
 8007bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bee:	6823      	ldr	r3, [r4, #0]
 8007bf0:	6922      	ldr	r2, [r4, #16]
 8007bf2:	b2f6      	uxtb	r6, r6
 8007bf4:	1a98      	subs	r0, r3, r2
 8007bf6:	6963      	ldr	r3, [r4, #20]
 8007bf8:	4637      	mov	r7, r6
 8007bfa:	4283      	cmp	r3, r0
 8007bfc:	dc05      	bgt.n	8007c0a <__swbuf_r+0x4e>
 8007bfe:	4621      	mov	r1, r4
 8007c00:	4628      	mov	r0, r5
 8007c02:	f7ff ffb3 	bl	8007b6c <_fflush_r>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d1ed      	bne.n	8007be6 <__swbuf_r+0x2a>
 8007c0a:	68a3      	ldr	r3, [r4, #8]
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	60a3      	str	r3, [r4, #8]
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	6022      	str	r2, [r4, #0]
 8007c16:	701e      	strb	r6, [r3, #0]
 8007c18:	6962      	ldr	r2, [r4, #20]
 8007c1a:	1c43      	adds	r3, r0, #1
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d004      	beq.n	8007c2a <__swbuf_r+0x6e>
 8007c20:	89a3      	ldrh	r3, [r4, #12]
 8007c22:	07db      	lsls	r3, r3, #31
 8007c24:	d5e1      	bpl.n	8007bea <__swbuf_r+0x2e>
 8007c26:	2e0a      	cmp	r6, #10
 8007c28:	d1df      	bne.n	8007bea <__swbuf_r+0x2e>
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f7ff ff9d 	bl	8007b6c <_fflush_r>
 8007c32:	2800      	cmp	r0, #0
 8007c34:	d0d9      	beq.n	8007bea <__swbuf_r+0x2e>
 8007c36:	e7d6      	b.n	8007be6 <__swbuf_r+0x2a>

08007c38 <__swsetup_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4b29      	ldr	r3, [pc, #164]	@ (8007ce0 <__swsetup_r+0xa8>)
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	6818      	ldr	r0, [r3, #0]
 8007c40:	460c      	mov	r4, r1
 8007c42:	b118      	cbz	r0, 8007c4c <__swsetup_r+0x14>
 8007c44:	6a03      	ldr	r3, [r0, #32]
 8007c46:	b90b      	cbnz	r3, 8007c4c <__swsetup_r+0x14>
 8007c48:	f7fe f9d2 	bl	8005ff0 <__sinit>
 8007c4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c50:	0719      	lsls	r1, r3, #28
 8007c52:	d422      	bmi.n	8007c9a <__swsetup_r+0x62>
 8007c54:	06da      	lsls	r2, r3, #27
 8007c56:	d407      	bmi.n	8007c68 <__swsetup_r+0x30>
 8007c58:	2209      	movs	r2, #9
 8007c5a:	602a      	str	r2, [r5, #0]
 8007c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c60:	f04f 30ff 	mov.w	r0, #4294967295
 8007c64:	81a3      	strh	r3, [r4, #12]
 8007c66:	e033      	b.n	8007cd0 <__swsetup_r+0x98>
 8007c68:	0758      	lsls	r0, r3, #29
 8007c6a:	d512      	bpl.n	8007c92 <__swsetup_r+0x5a>
 8007c6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c6e:	b141      	cbz	r1, 8007c82 <__swsetup_r+0x4a>
 8007c70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c74:	4299      	cmp	r1, r3
 8007c76:	d002      	beq.n	8007c7e <__swsetup_r+0x46>
 8007c78:	4628      	mov	r0, r5
 8007c7a:	f7ff f939 	bl	8006ef0 <_free_r>
 8007c7e:	2300      	movs	r3, #0
 8007c80:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c82:	89a3      	ldrh	r3, [r4, #12]
 8007c84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c88:	81a3      	strh	r3, [r4, #12]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	6063      	str	r3, [r4, #4]
 8007c8e:	6923      	ldr	r3, [r4, #16]
 8007c90:	6023      	str	r3, [r4, #0]
 8007c92:	89a3      	ldrh	r3, [r4, #12]
 8007c94:	f043 0308 	orr.w	r3, r3, #8
 8007c98:	81a3      	strh	r3, [r4, #12]
 8007c9a:	6923      	ldr	r3, [r4, #16]
 8007c9c:	b94b      	cbnz	r3, 8007cb2 <__swsetup_r+0x7a>
 8007c9e:	89a3      	ldrh	r3, [r4, #12]
 8007ca0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ca8:	d003      	beq.n	8007cb2 <__swsetup_r+0x7a>
 8007caa:	4621      	mov	r1, r4
 8007cac:	4628      	mov	r0, r5
 8007cae:	f000 f8d3 	bl	8007e58 <__smakebuf_r>
 8007cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cb6:	f013 0201 	ands.w	r2, r3, #1
 8007cba:	d00a      	beq.n	8007cd2 <__swsetup_r+0x9a>
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	60a2      	str	r2, [r4, #8]
 8007cc0:	6962      	ldr	r2, [r4, #20]
 8007cc2:	4252      	negs	r2, r2
 8007cc4:	61a2      	str	r2, [r4, #24]
 8007cc6:	6922      	ldr	r2, [r4, #16]
 8007cc8:	b942      	cbnz	r2, 8007cdc <__swsetup_r+0xa4>
 8007cca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007cce:	d1c5      	bne.n	8007c5c <__swsetup_r+0x24>
 8007cd0:	bd38      	pop	{r3, r4, r5, pc}
 8007cd2:	0799      	lsls	r1, r3, #30
 8007cd4:	bf58      	it	pl
 8007cd6:	6962      	ldrpl	r2, [r4, #20]
 8007cd8:	60a2      	str	r2, [r4, #8]
 8007cda:	e7f4      	b.n	8007cc6 <__swsetup_r+0x8e>
 8007cdc:	2000      	movs	r0, #0
 8007cde:	e7f7      	b.n	8007cd0 <__swsetup_r+0x98>
 8007ce0:	200000d4 	.word	0x200000d4

08007ce4 <_raise_r>:
 8007ce4:	291f      	cmp	r1, #31
 8007ce6:	b538      	push	{r3, r4, r5, lr}
 8007ce8:	4605      	mov	r5, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	d904      	bls.n	8007cf8 <_raise_r+0x14>
 8007cee:	2316      	movs	r3, #22
 8007cf0:	6003      	str	r3, [r0, #0]
 8007cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf6:	bd38      	pop	{r3, r4, r5, pc}
 8007cf8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007cfa:	b112      	cbz	r2, 8007d02 <_raise_r+0x1e>
 8007cfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d00:	b94b      	cbnz	r3, 8007d16 <_raise_r+0x32>
 8007d02:	4628      	mov	r0, r5
 8007d04:	f000 f830 	bl	8007d68 <_getpid_r>
 8007d08:	4622      	mov	r2, r4
 8007d0a:	4601      	mov	r1, r0
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d12:	f000 b817 	b.w	8007d44 <_kill_r>
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d00a      	beq.n	8007d30 <_raise_r+0x4c>
 8007d1a:	1c59      	adds	r1, r3, #1
 8007d1c:	d103      	bne.n	8007d26 <_raise_r+0x42>
 8007d1e:	2316      	movs	r3, #22
 8007d20:	6003      	str	r3, [r0, #0]
 8007d22:	2001      	movs	r0, #1
 8007d24:	e7e7      	b.n	8007cf6 <_raise_r+0x12>
 8007d26:	2100      	movs	r1, #0
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d2e:	4798      	blx	r3
 8007d30:	2000      	movs	r0, #0
 8007d32:	e7e0      	b.n	8007cf6 <_raise_r+0x12>

08007d34 <raise>:
 8007d34:	4b02      	ldr	r3, [pc, #8]	@ (8007d40 <raise+0xc>)
 8007d36:	4601      	mov	r1, r0
 8007d38:	6818      	ldr	r0, [r3, #0]
 8007d3a:	f7ff bfd3 	b.w	8007ce4 <_raise_r>
 8007d3e:	bf00      	nop
 8007d40:	200000d4 	.word	0x200000d4

08007d44 <_kill_r>:
 8007d44:	b538      	push	{r3, r4, r5, lr}
 8007d46:	2300      	movs	r3, #0
 8007d48:	4d06      	ldr	r5, [pc, #24]	@ (8007d64 <_kill_r+0x20>)
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	4611      	mov	r1, r2
 8007d50:	602b      	str	r3, [r5, #0]
 8007d52:	f7fa fd28 	bl	80027a6 <_kill>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	d102      	bne.n	8007d60 <_kill_r+0x1c>
 8007d5a:	682b      	ldr	r3, [r5, #0]
 8007d5c:	b103      	cbz	r3, 8007d60 <_kill_r+0x1c>
 8007d5e:	6023      	str	r3, [r4, #0]
 8007d60:	bd38      	pop	{r3, r4, r5, pc}
 8007d62:	bf00      	nop
 8007d64:	20000a60 	.word	0x20000a60

08007d68 <_getpid_r>:
 8007d68:	f7fa bd16 	b.w	8002798 <_getpid>

08007d6c <_sbrk_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	2300      	movs	r3, #0
 8007d70:	4d05      	ldr	r5, [pc, #20]	@ (8007d88 <_sbrk_r+0x1c>)
 8007d72:	4604      	mov	r4, r0
 8007d74:	4608      	mov	r0, r1
 8007d76:	602b      	str	r3, [r5, #0]
 8007d78:	f7fa fd9a 	bl	80028b0 <_sbrk>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d102      	bne.n	8007d86 <_sbrk_r+0x1a>
 8007d80:	682b      	ldr	r3, [r5, #0]
 8007d82:	b103      	cbz	r3, 8007d86 <_sbrk_r+0x1a>
 8007d84:	6023      	str	r3, [r4, #0]
 8007d86:	bd38      	pop	{r3, r4, r5, pc}
 8007d88:	20000a60 	.word	0x20000a60

08007d8c <memcpy>:
 8007d8c:	440a      	add	r2, r1
 8007d8e:	4291      	cmp	r1, r2
 8007d90:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d94:	d100      	bne.n	8007d98 <memcpy+0xc>
 8007d96:	4770      	bx	lr
 8007d98:	b510      	push	{r4, lr}
 8007d9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d9e:	4291      	cmp	r1, r2
 8007da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007da4:	d1f9      	bne.n	8007d9a <memcpy+0xe>
 8007da6:	bd10      	pop	{r4, pc}

08007da8 <_calloc_r>:
 8007da8:	b570      	push	{r4, r5, r6, lr}
 8007daa:	fba1 5402 	umull	r5, r4, r1, r2
 8007dae:	b93c      	cbnz	r4, 8007dc0 <_calloc_r+0x18>
 8007db0:	4629      	mov	r1, r5
 8007db2:	f7ff f90f 	bl	8006fd4 <_malloc_r>
 8007db6:	4606      	mov	r6, r0
 8007db8:	b928      	cbnz	r0, 8007dc6 <_calloc_r+0x1e>
 8007dba:	2600      	movs	r6, #0
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	bd70      	pop	{r4, r5, r6, pc}
 8007dc0:	220c      	movs	r2, #12
 8007dc2:	6002      	str	r2, [r0, #0]
 8007dc4:	e7f9      	b.n	8007dba <_calloc_r+0x12>
 8007dc6:	462a      	mov	r2, r5
 8007dc8:	4621      	mov	r1, r4
 8007dca:	f7fe f99c 	bl	8006106 <memset>
 8007dce:	e7f5      	b.n	8007dbc <_calloc_r+0x14>

08007dd0 <__ascii_mbtowc>:
 8007dd0:	b082      	sub	sp, #8
 8007dd2:	b901      	cbnz	r1, 8007dd6 <__ascii_mbtowc+0x6>
 8007dd4:	a901      	add	r1, sp, #4
 8007dd6:	b142      	cbz	r2, 8007dea <__ascii_mbtowc+0x1a>
 8007dd8:	b14b      	cbz	r3, 8007dee <__ascii_mbtowc+0x1e>
 8007dda:	7813      	ldrb	r3, [r2, #0]
 8007ddc:	600b      	str	r3, [r1, #0]
 8007dde:	7812      	ldrb	r2, [r2, #0]
 8007de0:	1e10      	subs	r0, r2, #0
 8007de2:	bf18      	it	ne
 8007de4:	2001      	movne	r0, #1
 8007de6:	b002      	add	sp, #8
 8007de8:	4770      	bx	lr
 8007dea:	4610      	mov	r0, r2
 8007dec:	e7fb      	b.n	8007de6 <__ascii_mbtowc+0x16>
 8007dee:	f06f 0001 	mvn.w	r0, #1
 8007df2:	e7f8      	b.n	8007de6 <__ascii_mbtowc+0x16>

08007df4 <__ascii_wctomb>:
 8007df4:	4603      	mov	r3, r0
 8007df6:	4608      	mov	r0, r1
 8007df8:	b141      	cbz	r1, 8007e0c <__ascii_wctomb+0x18>
 8007dfa:	2aff      	cmp	r2, #255	@ 0xff
 8007dfc:	d904      	bls.n	8007e08 <__ascii_wctomb+0x14>
 8007dfe:	228a      	movs	r2, #138	@ 0x8a
 8007e00:	f04f 30ff 	mov.w	r0, #4294967295
 8007e04:	601a      	str	r2, [r3, #0]
 8007e06:	4770      	bx	lr
 8007e08:	2001      	movs	r0, #1
 8007e0a:	700a      	strb	r2, [r1, #0]
 8007e0c:	4770      	bx	lr

08007e0e <__swhatbuf_r>:
 8007e0e:	b570      	push	{r4, r5, r6, lr}
 8007e10:	460c      	mov	r4, r1
 8007e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e16:	4615      	mov	r5, r2
 8007e18:	2900      	cmp	r1, #0
 8007e1a:	461e      	mov	r6, r3
 8007e1c:	b096      	sub	sp, #88	@ 0x58
 8007e1e:	da0c      	bge.n	8007e3a <__swhatbuf_r+0x2c>
 8007e20:	89a3      	ldrh	r3, [r4, #12]
 8007e22:	2100      	movs	r1, #0
 8007e24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e28:	bf14      	ite	ne
 8007e2a:	2340      	movne	r3, #64	@ 0x40
 8007e2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e30:	2000      	movs	r0, #0
 8007e32:	6031      	str	r1, [r6, #0]
 8007e34:	602b      	str	r3, [r5, #0]
 8007e36:	b016      	add	sp, #88	@ 0x58
 8007e38:	bd70      	pop	{r4, r5, r6, pc}
 8007e3a:	466a      	mov	r2, sp
 8007e3c:	f000 f848 	bl	8007ed0 <_fstat_r>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	dbed      	blt.n	8007e20 <__swhatbuf_r+0x12>
 8007e44:	9901      	ldr	r1, [sp, #4]
 8007e46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e4e:	4259      	negs	r1, r3
 8007e50:	4159      	adcs	r1, r3
 8007e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e56:	e7eb      	b.n	8007e30 <__swhatbuf_r+0x22>

08007e58 <__smakebuf_r>:
 8007e58:	898b      	ldrh	r3, [r1, #12]
 8007e5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e5c:	079d      	lsls	r5, r3, #30
 8007e5e:	4606      	mov	r6, r0
 8007e60:	460c      	mov	r4, r1
 8007e62:	d507      	bpl.n	8007e74 <__smakebuf_r+0x1c>
 8007e64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e68:	6023      	str	r3, [r4, #0]
 8007e6a:	6123      	str	r3, [r4, #16]
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	6163      	str	r3, [r4, #20]
 8007e70:	b003      	add	sp, #12
 8007e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e74:	466a      	mov	r2, sp
 8007e76:	ab01      	add	r3, sp, #4
 8007e78:	f7ff ffc9 	bl	8007e0e <__swhatbuf_r>
 8007e7c:	9f00      	ldr	r7, [sp, #0]
 8007e7e:	4605      	mov	r5, r0
 8007e80:	4639      	mov	r1, r7
 8007e82:	4630      	mov	r0, r6
 8007e84:	f7ff f8a6 	bl	8006fd4 <_malloc_r>
 8007e88:	b948      	cbnz	r0, 8007e9e <__smakebuf_r+0x46>
 8007e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e8e:	059a      	lsls	r2, r3, #22
 8007e90:	d4ee      	bmi.n	8007e70 <__smakebuf_r+0x18>
 8007e92:	f023 0303 	bic.w	r3, r3, #3
 8007e96:	f043 0302 	orr.w	r3, r3, #2
 8007e9a:	81a3      	strh	r3, [r4, #12]
 8007e9c:	e7e2      	b.n	8007e64 <__smakebuf_r+0xc>
 8007e9e:	89a3      	ldrh	r3, [r4, #12]
 8007ea0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ea4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ea8:	81a3      	strh	r3, [r4, #12]
 8007eaa:	9b01      	ldr	r3, [sp, #4]
 8007eac:	6020      	str	r0, [r4, #0]
 8007eae:	b15b      	cbz	r3, 8007ec8 <__smakebuf_r+0x70>
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eb6:	f000 f81d 	bl	8007ef4 <_isatty_r>
 8007eba:	b128      	cbz	r0, 8007ec8 <__smakebuf_r+0x70>
 8007ebc:	89a3      	ldrh	r3, [r4, #12]
 8007ebe:	f023 0303 	bic.w	r3, r3, #3
 8007ec2:	f043 0301 	orr.w	r3, r3, #1
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	431d      	orrs	r5, r3
 8007ecc:	81a5      	strh	r5, [r4, #12]
 8007ece:	e7cf      	b.n	8007e70 <__smakebuf_r+0x18>

08007ed0 <_fstat_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	4d06      	ldr	r5, [pc, #24]	@ (8007ef0 <_fstat_r+0x20>)
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4608      	mov	r0, r1
 8007eda:	4611      	mov	r1, r2
 8007edc:	602b      	str	r3, [r5, #0]
 8007ede:	f7fa fcc1 	bl	8002864 <_fstat>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	d102      	bne.n	8007eec <_fstat_r+0x1c>
 8007ee6:	682b      	ldr	r3, [r5, #0]
 8007ee8:	b103      	cbz	r3, 8007eec <_fstat_r+0x1c>
 8007eea:	6023      	str	r3, [r4, #0]
 8007eec:	bd38      	pop	{r3, r4, r5, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000a60 	.word	0x20000a60

08007ef4 <_isatty_r>:
 8007ef4:	b538      	push	{r3, r4, r5, lr}
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	4d05      	ldr	r5, [pc, #20]	@ (8007f10 <_isatty_r+0x1c>)
 8007efa:	4604      	mov	r4, r0
 8007efc:	4608      	mov	r0, r1
 8007efe:	602b      	str	r3, [r5, #0]
 8007f00:	f7fa fcbf 	bl	8002882 <_isatty>
 8007f04:	1c43      	adds	r3, r0, #1
 8007f06:	d102      	bne.n	8007f0e <_isatty_r+0x1a>
 8007f08:	682b      	ldr	r3, [r5, #0]
 8007f0a:	b103      	cbz	r3, 8007f0e <_isatty_r+0x1a>
 8007f0c:	6023      	str	r3, [r4, #0]
 8007f0e:	bd38      	pop	{r3, r4, r5, pc}
 8007f10:	20000a60 	.word	0x20000a60

08007f14 <_init>:
 8007f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f16:	bf00      	nop
 8007f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f1a:	bc08      	pop	{r3}
 8007f1c:	469e      	mov	lr, r3
 8007f1e:	4770      	bx	lr

08007f20 <_fini>:
 8007f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f22:	bf00      	nop
 8007f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f26:	bc08      	pop	{r3}
 8007f28:	469e      	mov	lr, r3
 8007f2a:	4770      	bx	lr
