-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--X1_new_clk is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk at FF_X31_Y4_N35
--register power-up is low

X1_new_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , X1_clk_counter[10],  , !A1L119, VCC);


--BB1_serial_audio_out_data is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data at FF_X37_Y7_N26
--register power-up is low

BB1_serial_audio_out_data = DFFEAS( , GLOBAL(A1L38),  ,  ,  , BB1_data_out_shift_reg[24],  , !A1L119, VCC);


--UB1_is_in_use_reg is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at FF_X7_Y2_N14
--register power-up is low

UB1_is_in_use_reg = AMPP_FUNCTION(A1L5, UB1L78, GND, !S1_clr_reg, S1_irf_reg[1][0]);


--UB2_ram_rom_data_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at FF_X8_Y2_N37
--register power-up is low

UB2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L5, UB2L40, UB2_ram_rom_data_reg[1], UB2L22, UB2L53);


--X1_clk_counter[10] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10] at FF_X31_Y4_N29
--register power-up is low

X1_clk_counter[10] = DFFEAS(X1L2, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--BB1_data_out_shift_reg[24] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24] at FF_X39_Y7_N4
--register power-up is low

BB1_data_out_shift_reg[24] = DFFEAS(BB1L96, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--UB1_ram_rom_addr_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at FF_X6_Y2_N1
--register power-up is low

UB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L5, UB1L7, UB1_ram_rom_addr_reg[1], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at FF_X6_Y2_N4
--register power-up is low

UB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L5, UB1L11, UB1_ram_rom_addr_reg[2], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at FF_X6_Y2_N7
--register power-up is low

UB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L5, UB1L15, UB1_ram_rom_addr_reg[3], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at FF_X6_Y2_N11
--register power-up is low

UB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L5, UB1L19, UB1_ram_rom_addr_reg[4], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at FF_X6_Y2_N13
--register power-up is low

UB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L5, UB1L23, UB1_ram_rom_addr_reg[5], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] at FF_X6_Y2_N16
--register power-up is low

UB1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L5, UB1L27, UB1_ram_rom_addr_reg[6], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] at FF_X6_Y2_N19
--register power-up is low

UB1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L5, UB1L31, UB1_ram_rom_addr_reg[7], !S1_irf_reg[1][0], UB1L83, UB1L90);


--YB1_ram_block3a16 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a16 at M10K_X41_Y3_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a16_PORT_A_data_in = VCC;
YB1_ram_block3a16_PORT_A_data_in_reg = DFFE(YB1_ram_block3a16_PORT_A_data_in, YB1_ram_block3a16_clock_0, , , );
YB1_ram_block3a16_PORT_B_data_in = UB1_ram_rom_data_reg[0];
YB1_ram_block3a16_PORT_B_data_in_reg = DFFE(YB1_ram_block3a16_PORT_B_data_in, YB1_ram_block3a16_clock_1, , , );
YB1_ram_block3a16_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a16_PORT_A_address_reg = DFFE(YB1_ram_block3a16_PORT_A_address, YB1_ram_block3a16_clock_0, , , );
YB1_ram_block3a16_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a16_PORT_B_address_reg = DFFE(YB1_ram_block3a16_PORT_B_address, YB1_ram_block3a16_clock_1, , , );
YB1_ram_block3a16_PORT_A_write_enable = GND;
YB1_ram_block3a16_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a16_PORT_A_write_enable, YB1_ram_block3a16_clock_0, , , );
YB1_ram_block3a16_PORT_A_read_enable = VCC;
YB1_ram_block3a16_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a16_PORT_A_read_enable, YB1_ram_block3a16_clock_0, , , );
YB1_ram_block3a16_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a16_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a16_PORT_B_write_enable, YB1_ram_block3a16_clock_1, , , );
YB1_ram_block3a16_PORT_B_read_enable = VCC;
YB1_ram_block3a16_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a16_PORT_B_read_enable, YB1_ram_block3a16_clock_1, , , );
YB1_ram_block3a16_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a16_clock_1 = A1L5;
YB1_ram_block3a16_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a16_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a16_PORT_A_data_out = MEMORY(YB1_ram_block3a16_PORT_A_data_in_reg, YB1_ram_block3a16_PORT_B_data_in_reg, YB1_ram_block3a16_PORT_A_address_reg, YB1_ram_block3a16_PORT_B_address_reg, YB1_ram_block3a16_PORT_A_write_enable_reg, YB1_ram_block3a16_PORT_A_read_enable_reg, YB1_ram_block3a16_PORT_B_write_enable_reg, YB1_ram_block3a16_PORT_B_read_enable_reg, , , YB1_ram_block3a16_clock_0, YB1_ram_block3a16_clock_1, YB1_ram_block3a16_clock_enable_0, YB1_ram_block3a16_clock_enable_1, , , , );
YB1_ram_block3a16_PORT_A_data_out_reg = DFFE(YB1_ram_block3a16_PORT_A_data_out, YB1_ram_block3a16_clock_0, , , );
YB1_ram_block3a16 = YB1_ram_block3a16_PORT_A_data_out_reg[0];

--YB1M1135 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a16~PORTBDATAOUT0 at M10K_X41_Y3_N0
YB1M1135_PORT_A_data_in = VCC;
YB1M1135_PORT_A_data_in_reg = DFFE(YB1M1135_PORT_A_data_in, YB1M1135_clock_0, , , );
YB1M1135_PORT_B_data_in = UB1_ram_rom_data_reg[0];
YB1M1135_PORT_B_data_in_reg = DFFE(YB1M1135_PORT_B_data_in, YB1M1135_clock_1, , , );
YB1M1135_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1135_PORT_A_address_reg = DFFE(YB1M1135_PORT_A_address, YB1M1135_clock_0, , , );
YB1M1135_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1135_PORT_B_address_reg = DFFE(YB1M1135_PORT_B_address, YB1M1135_clock_1, , , );
YB1M1135_PORT_A_write_enable = GND;
YB1M1135_PORT_A_write_enable_reg = DFFE(YB1M1135_PORT_A_write_enable, YB1M1135_clock_0, , , );
YB1M1135_PORT_A_read_enable = VCC;
YB1M1135_PORT_A_read_enable_reg = DFFE(YB1M1135_PORT_A_read_enable, YB1M1135_clock_0, , , );
YB1M1135_PORT_B_write_enable = ZB2L2;
YB1M1135_PORT_B_write_enable_reg = DFFE(YB1M1135_PORT_B_write_enable, YB1M1135_clock_1, , , );
YB1M1135_PORT_B_read_enable = VCC;
YB1M1135_PORT_B_read_enable_reg = DFFE(YB1M1135_PORT_B_read_enable, YB1M1135_clock_1, , , );
YB1M1135_clock_0 = GLOBAL(A1L38);
YB1M1135_clock_1 = A1L5;
YB1M1135_clock_enable_0 = F1_data_address_reg[13];
YB1M1135_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1135_PORT_B_data_out = MEMORY(YB1M1135_PORT_A_data_in_reg, YB1M1135_PORT_B_data_in_reg, YB1M1135_PORT_A_address_reg, YB1M1135_PORT_B_address_reg, YB1M1135_PORT_A_write_enable_reg, YB1M1135_PORT_A_read_enable_reg, YB1M1135_PORT_B_write_enable_reg, YB1M1135_PORT_B_read_enable_reg, , , YB1M1135_clock_0, YB1M1135_clock_1, YB1M1135_clock_enable_0, YB1M1135_clock_enable_1, , , , );
YB1M1135 = YB1M1135_PORT_B_data_out[0];


--YB1_ram_block3a0 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a0 at M10K_X38_Y3_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a0_PORT_A_data_in = VCC;
YB1_ram_block3a0_PORT_A_data_in_reg = DFFE(YB1_ram_block3a0_PORT_A_data_in, YB1_ram_block3a0_clock_0, , , );
YB1_ram_block3a0_PORT_B_data_in = UB1_ram_rom_data_reg[0];
YB1_ram_block3a0_PORT_B_data_in_reg = DFFE(YB1_ram_block3a0_PORT_B_data_in, YB1_ram_block3a0_clock_1, , , );
YB1_ram_block3a0_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a0_PORT_A_address_reg = DFFE(YB1_ram_block3a0_PORT_A_address, YB1_ram_block3a0_clock_0, , , );
YB1_ram_block3a0_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a0_PORT_B_address_reg = DFFE(YB1_ram_block3a0_PORT_B_address, YB1_ram_block3a0_clock_1, , , );
YB1_ram_block3a0_PORT_A_write_enable = GND;
YB1_ram_block3a0_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a0_PORT_A_write_enable, YB1_ram_block3a0_clock_0, , , );
YB1_ram_block3a0_PORT_A_read_enable = VCC;
YB1_ram_block3a0_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a0_PORT_A_read_enable, YB1_ram_block3a0_clock_0, , , );
YB1_ram_block3a0_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a0_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a0_PORT_B_write_enable, YB1_ram_block3a0_clock_1, , , );
YB1_ram_block3a0_PORT_B_read_enable = VCC;
YB1_ram_block3a0_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a0_PORT_B_read_enable, YB1_ram_block3a0_clock_1, , , );
YB1_ram_block3a0_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a0_clock_1 = A1L5;
YB1_ram_block3a0_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a0_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a0_PORT_A_data_out = MEMORY(YB1_ram_block3a0_PORT_A_data_in_reg, YB1_ram_block3a0_PORT_B_data_in_reg, YB1_ram_block3a0_PORT_A_address_reg, YB1_ram_block3a0_PORT_B_address_reg, YB1_ram_block3a0_PORT_A_write_enable_reg, YB1_ram_block3a0_PORT_A_read_enable_reg, YB1_ram_block3a0_PORT_B_write_enable_reg, YB1_ram_block3a0_PORT_B_read_enable_reg, , , YB1_ram_block3a0_clock_0, YB1_ram_block3a0_clock_1, YB1_ram_block3a0_clock_enable_0, YB1_ram_block3a0_clock_enable_1, , , , );
YB1_ram_block3a0_PORT_A_data_out_reg = DFFE(YB1_ram_block3a0_PORT_A_data_out, YB1_ram_block3a0_clock_0, , , );
YB1_ram_block3a0 = YB1_ram_block3a0_PORT_A_data_out_reg[0];

--YB1M79 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a0~PORTBDATAOUT0 at M10K_X38_Y3_N0
YB1M79_PORT_A_data_in = VCC;
YB1M79_PORT_A_data_in_reg = DFFE(YB1M79_PORT_A_data_in, YB1M79_clock_0, , , );
YB1M79_PORT_B_data_in = UB1_ram_rom_data_reg[0];
YB1M79_PORT_B_data_in_reg = DFFE(YB1M79_PORT_B_data_in, YB1M79_clock_1, , , );
YB1M79_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M79_PORT_A_address_reg = DFFE(YB1M79_PORT_A_address, YB1M79_clock_0, , , );
YB1M79_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M79_PORT_B_address_reg = DFFE(YB1M79_PORT_B_address, YB1M79_clock_1, , , );
YB1M79_PORT_A_write_enable = GND;
YB1M79_PORT_A_write_enable_reg = DFFE(YB1M79_PORT_A_write_enable, YB1M79_clock_0, , , );
YB1M79_PORT_A_read_enable = VCC;
YB1M79_PORT_A_read_enable_reg = DFFE(YB1M79_PORT_A_read_enable, YB1M79_clock_0, , , );
YB1M79_PORT_B_write_enable = ZB2L1;
YB1M79_PORT_B_write_enable_reg = DFFE(YB1M79_PORT_B_write_enable, YB1M79_clock_1, , , );
YB1M79_PORT_B_read_enable = VCC;
YB1M79_PORT_B_read_enable_reg = DFFE(YB1M79_PORT_B_read_enable, YB1M79_clock_1, , , );
YB1M79_clock_0 = GLOBAL(A1L38);
YB1M79_clock_1 = A1L5;
YB1M79_clock_enable_0 = !F1_data_address_reg[13];
YB1M79_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M79_PORT_B_data_out = MEMORY(YB1M79_PORT_A_data_in_reg, YB1M79_PORT_B_data_in_reg, YB1M79_PORT_A_address_reg, YB1M79_PORT_B_address_reg, YB1M79_PORT_A_write_enable_reg, YB1M79_PORT_A_read_enable_reg, YB1M79_PORT_B_write_enable_reg, YB1M79_PORT_B_read_enable_reg, , , YB1M79_clock_0, YB1M79_clock_1, YB1M79_clock_enable_0, YB1M79_clock_enable_1, , , , );
YB1M79 = YB1M79_PORT_B_data_out[0];


--TB1_q_a[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[0] at M10K_X14_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 20, Port B Depth: 32, Port B Width: 20
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0] = TB1_q_a[0]_PORT_A_data_out_reg[0];

--TB1_q_b[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[0] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[0] = TB1_q_b[0]_PORT_B_data_out[0];

--TB1_q_a[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[7] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[7] = TB1_q_a[0]_PORT_A_data_out_reg[7];

--TB1_q_a[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[6] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[6] = TB1_q_a[0]_PORT_A_data_out_reg[6];

--TB1_q_a[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[5] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[5] = TB1_q_a[0]_PORT_A_data_out_reg[5];

--TB1_q_a[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[4] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[4] = TB1_q_a[0]_PORT_A_data_out_reg[4];

--TB1_q_a[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[3] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[3] = TB1_q_a[0]_PORT_A_data_out_reg[3];

--TB1_q_a[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[2] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[2] = TB1_q_a[0]_PORT_A_data_out_reg[2];

--TB1_q_a[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[1] at M10K_X14_Y2_N0
TB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_a[0]_PORT_A_data_in_reg = DFFE(TB1_q_a[0]_PORT_A_data_in, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_a[0]_PORT_B_data_in_reg = DFFE(TB1_q_a[0]_PORT_B_data_in, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_a[0]_PORT_A_address_reg = DFFE(TB1_q_a[0]_PORT_A_address, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_a[0]_PORT_B_address_reg = DFFE(TB1_q_a[0]_PORT_B_address, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_A_write_enable = GND;
TB1_q_a[0]_PORT_A_write_enable_reg = DFFE(TB1_q_a[0]_PORT_A_write_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_A_read_enable = VCC;
TB1_q_a[0]_PORT_A_read_enable_reg = DFFE(TB1_q_a[0]_PORT_A_read_enable, TB1_q_a[0]_clock_0, , , );
TB1_q_a[0]_PORT_B_write_enable = UB2L9;
TB1_q_a[0]_PORT_B_write_enable_reg = DFFE(TB1_q_a[0]_PORT_B_write_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_PORT_B_read_enable = VCC;
TB1_q_a[0]_PORT_B_read_enable_reg = DFFE(TB1_q_a[0]_PORT_B_read_enable, TB1_q_a[0]_clock_1, , , );
TB1_q_a[0]_clock_0 = GLOBAL(A1L38);
TB1_q_a[0]_clock_1 = A1L5;
TB1_q_a[0]_PORT_A_data_out = MEMORY(TB1_q_a[0]_PORT_A_data_in_reg, TB1_q_a[0]_PORT_B_data_in_reg, TB1_q_a[0]_PORT_A_address_reg, TB1_q_a[0]_PORT_B_address_reg, TB1_q_a[0]_PORT_A_write_enable_reg, TB1_q_a[0]_PORT_A_read_enable_reg, TB1_q_a[0]_PORT_B_write_enable_reg, TB1_q_a[0]_PORT_B_read_enable_reg, , , TB1_q_a[0]_clock_0, TB1_q_a[0]_clock_1, , , , , , );
TB1_q_a[0]_PORT_A_data_out_reg = DFFE(TB1_q_a[0]_PORT_A_data_out, TB1_q_a[0]_clock_0, , , );
TB1_q_a[1] = TB1_q_a[0]_PORT_A_data_out_reg[1];

--TB1_q_b[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[7] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[7] = TB1_q_b[0]_PORT_B_data_out[7];

--TB1_q_b[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[6] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[6] = TB1_q_b[0]_PORT_B_data_out[6];

--TB1_q_b[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[5] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[5] = TB1_q_b[0]_PORT_B_data_out[5];

--TB1_q_b[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[4] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[4] = TB1_q_b[0]_PORT_B_data_out[4];

--TB1_q_b[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[3] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[3] = TB1_q_b[0]_PORT_B_data_out[3];

--TB1_q_b[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[2] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[2] = TB1_q_b[0]_PORT_B_data_out[2];

--TB1_q_b[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[1] at M10K_X14_Y2_N0
TB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , , , , , );
TB1_q_b[0]_PORT_A_data_in_reg = DFFE(TB1_q_b[0]_PORT_A_data_in, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_data_in = BUS(UB2_ram_rom_data_reg[0], UB2_ram_rom_data_reg[1], UB2_ram_rom_data_reg[2], UB2_ram_rom_data_reg[3], UB2_ram_rom_data_reg[4], UB2_ram_rom_data_reg[5], UB2_ram_rom_data_reg[6], UB2_ram_rom_data_reg[7], , , , , , , , , , , , );
TB1_q_b[0]_PORT_B_data_in_reg = DFFE(TB1_q_b[0]_PORT_B_data_in, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_address = BUS(F1_inst_addr[0], F1_inst_addr[1], F1_inst_addr[2], F1_inst_addr[3], F1_inst_addr[4]);
TB1_q_b[0]_PORT_A_address_reg = DFFE(TB1_q_b[0]_PORT_A_address, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_address = BUS(UB2_ram_rom_addr_reg[0], UB2L27Q, UB2_ram_rom_addr_reg[2], UB2_ram_rom_addr_reg[3], UB2_ram_rom_addr_reg[4]);
TB1_q_b[0]_PORT_B_address_reg = DFFE(TB1_q_b[0]_PORT_B_address, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_A_write_enable = GND;
TB1_q_b[0]_PORT_A_write_enable_reg = DFFE(TB1_q_b[0]_PORT_A_write_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_A_read_enable = VCC;
TB1_q_b[0]_PORT_A_read_enable_reg = DFFE(TB1_q_b[0]_PORT_A_read_enable, TB1_q_b[0]_clock_0, , , );
TB1_q_b[0]_PORT_B_write_enable = UB2L9;
TB1_q_b[0]_PORT_B_write_enable_reg = DFFE(TB1_q_b[0]_PORT_B_write_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_PORT_B_read_enable = VCC;
TB1_q_b[0]_PORT_B_read_enable_reg = DFFE(TB1_q_b[0]_PORT_B_read_enable, TB1_q_b[0]_clock_1, , , );
TB1_q_b[0]_clock_0 = GLOBAL(A1L38);
TB1_q_b[0]_clock_1 = A1L5;
TB1_q_b[0]_PORT_B_data_out = MEMORY(TB1_q_b[0]_PORT_A_data_in_reg, TB1_q_b[0]_PORT_B_data_in_reg, TB1_q_b[0]_PORT_A_address_reg, TB1_q_b[0]_PORT_B_address_reg, TB1_q_b[0]_PORT_A_write_enable_reg, TB1_q_b[0]_PORT_A_read_enable_reg, TB1_q_b[0]_PORT_B_write_enable_reg, TB1_q_b[0]_PORT_B_read_enable_reg, , , TB1_q_b[0]_clock_0, TB1_q_b[0]_clock_1, , , , , , );
TB1_q_b[1] = TB1_q_b[0]_PORT_B_data_out[1];


--UB2_ram_rom_data_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at FF_X8_Y2_N46
--register power-up is low

UB2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L5, UB2L42, UB2_ram_rom_data_reg[2], UB2L22, UB2L53);


--X1L2 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~1 at LABCELL_X31_Y4_N27
X1L2_adder_eqn = ( X1_clk_counter[10] ) + ( GND ) + ( X1L7 );
X1L2 = SUM(X1L2_adder_eqn);


--Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE at FF_X33_Y4_N26
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE = DFFEAS(Y1L18, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--E1_done_dac_channel_sync is audio_codec:codec|done_dac_channel_sync at FF_X42_Y6_N50
--register power-up is low

E1_done_dac_channel_sync = DFFEAS(E1L16, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_was_read is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read at FF_X42_Y6_N44
--register power-up is low

BB1_left_channel_was_read = DFFEAS(BB1L131, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_data_out_shift_reg[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23] at FF_X39_Y7_N20
--register power-up is low

BB1_data_out_shift_reg[23] = DFFEAS(BB1L97, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--UB1L7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~1 at MLABCELL_X6_Y2_N0
UB1L7 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[0]);

--UB1L8 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~2 at MLABCELL_X6_Y2_N0
UB1L8 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[0]);


--UB1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~5 at MLABCELL_X6_Y2_N3
UB1L11 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[1], UB1L8);

--UB1L12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~6 at MLABCELL_X6_Y2_N3
UB1L12 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[1], UB1L8);


--UB1L15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~9 at MLABCELL_X6_Y2_N6
UB1L15 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[2], UB1L12);

--UB1L16 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~10 at MLABCELL_X6_Y2_N6
UB1L16 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[2], UB1L12);


--UB1L19 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~13 at MLABCELL_X6_Y2_N9
UB1L19 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[3], UB1L16);

--UB1L20 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~14 at MLABCELL_X6_Y2_N9
UB1L20 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[3], UB1L16);


--UB1L23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~17 at MLABCELL_X6_Y2_N12
UB1L23 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[4], UB1L20);

--UB1L24 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~18 at MLABCELL_X6_Y2_N12
UB1L24 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[4], UB1L20);


--UB1L27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~21 at MLABCELL_X6_Y2_N15
UB1L27 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[5], UB1L24);

--UB1L28 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~22 at MLABCELL_X6_Y2_N15
UB1L28 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[5], UB1L24);


--UB1L31 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~25 at MLABCELL_X6_Y2_N18
UB1L31 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[6], UB1L28);

--UB1L32 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~26 at MLABCELL_X6_Y2_N18
UB1L32 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[6], UB1L28);


--UB1_ram_rom_addr_reg[7] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] at FF_X6_Y2_N22
--register power-up is low

UB1_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L5, UB1L35, UB1_ram_rom_addr_reg[8], !S1_irf_reg[1][0], UB1L83, UB1L90);


--YB1_ram_block3a17 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a17 at M10K_X5_Y1_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a17_PORT_A_data_in = VCC;
YB1_ram_block3a17_PORT_A_data_in_reg = DFFE(YB1_ram_block3a17_PORT_A_data_in, YB1_ram_block3a17_clock_0, , , );
YB1_ram_block3a17_PORT_B_data_in = UB1_ram_rom_data_reg[1];
YB1_ram_block3a17_PORT_B_data_in_reg = DFFE(YB1_ram_block3a17_PORT_B_data_in, YB1_ram_block3a17_clock_1, , , );
YB1_ram_block3a17_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a17_PORT_A_address_reg = DFFE(YB1_ram_block3a17_PORT_A_address, YB1_ram_block3a17_clock_0, , , );
YB1_ram_block3a17_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a17_PORT_B_address_reg = DFFE(YB1_ram_block3a17_PORT_B_address, YB1_ram_block3a17_clock_1, , , );
YB1_ram_block3a17_PORT_A_write_enable = GND;
YB1_ram_block3a17_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a17_PORT_A_write_enable, YB1_ram_block3a17_clock_0, , , );
YB1_ram_block3a17_PORT_A_read_enable = VCC;
YB1_ram_block3a17_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a17_PORT_A_read_enable, YB1_ram_block3a17_clock_0, , , );
YB1_ram_block3a17_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a17_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a17_PORT_B_write_enable, YB1_ram_block3a17_clock_1, , , );
YB1_ram_block3a17_PORT_B_read_enable = VCC;
YB1_ram_block3a17_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a17_PORT_B_read_enable, YB1_ram_block3a17_clock_1, , , );
YB1_ram_block3a17_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a17_clock_1 = A1L5;
YB1_ram_block3a17_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a17_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a17_PORT_A_data_out = MEMORY(YB1_ram_block3a17_PORT_A_data_in_reg, YB1_ram_block3a17_PORT_B_data_in_reg, YB1_ram_block3a17_PORT_A_address_reg, YB1_ram_block3a17_PORT_B_address_reg, YB1_ram_block3a17_PORT_A_write_enable_reg, YB1_ram_block3a17_PORT_A_read_enable_reg, YB1_ram_block3a17_PORT_B_write_enable_reg, YB1_ram_block3a17_PORT_B_read_enable_reg, , , YB1_ram_block3a17_clock_0, YB1_ram_block3a17_clock_1, YB1_ram_block3a17_clock_enable_0, YB1_ram_block3a17_clock_enable_1, , , , );
YB1_ram_block3a17_PORT_A_data_out_reg = DFFE(YB1_ram_block3a17_PORT_A_data_out, YB1_ram_block3a17_clock_0, , , );
YB1_ram_block3a17 = YB1_ram_block3a17_PORT_A_data_out_reg[0];

--YB1M1201 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a17~PORTBDATAOUT0 at M10K_X5_Y1_N0
YB1M1201_PORT_A_data_in = VCC;
YB1M1201_PORT_A_data_in_reg = DFFE(YB1M1201_PORT_A_data_in, YB1M1201_clock_0, , , );
YB1M1201_PORT_B_data_in = UB1_ram_rom_data_reg[1];
YB1M1201_PORT_B_data_in_reg = DFFE(YB1M1201_PORT_B_data_in, YB1M1201_clock_1, , , );
YB1M1201_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1201_PORT_A_address_reg = DFFE(YB1M1201_PORT_A_address, YB1M1201_clock_0, , , );
YB1M1201_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1201_PORT_B_address_reg = DFFE(YB1M1201_PORT_B_address, YB1M1201_clock_1, , , );
YB1M1201_PORT_A_write_enable = GND;
YB1M1201_PORT_A_write_enable_reg = DFFE(YB1M1201_PORT_A_write_enable, YB1M1201_clock_0, , , );
YB1M1201_PORT_A_read_enable = VCC;
YB1M1201_PORT_A_read_enable_reg = DFFE(YB1M1201_PORT_A_read_enable, YB1M1201_clock_0, , , );
YB1M1201_PORT_B_write_enable = ZB2L2;
YB1M1201_PORT_B_write_enable_reg = DFFE(YB1M1201_PORT_B_write_enable, YB1M1201_clock_1, , , );
YB1M1201_PORT_B_read_enable = VCC;
YB1M1201_PORT_B_read_enable_reg = DFFE(YB1M1201_PORT_B_read_enable, YB1M1201_clock_1, , , );
YB1M1201_clock_0 = GLOBAL(A1L38);
YB1M1201_clock_1 = A1L5;
YB1M1201_clock_enable_0 = F1_data_address_reg[13];
YB1M1201_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1201_PORT_B_data_out = MEMORY(YB1M1201_PORT_A_data_in_reg, YB1M1201_PORT_B_data_in_reg, YB1M1201_PORT_A_address_reg, YB1M1201_PORT_B_address_reg, YB1M1201_PORT_A_write_enable_reg, YB1M1201_PORT_A_read_enable_reg, YB1M1201_PORT_B_write_enable_reg, YB1M1201_PORT_B_read_enable_reg, , , YB1M1201_clock_0, YB1M1201_clock_1, YB1M1201_clock_enable_0, YB1M1201_clock_enable_1, , , , );
YB1M1201 = YB1M1201_PORT_B_data_out[0];


--YB1_ram_block3a1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a1 at M10K_X5_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a1_PORT_A_data_in = VCC;
YB1_ram_block3a1_PORT_A_data_in_reg = DFFE(YB1_ram_block3a1_PORT_A_data_in, YB1_ram_block3a1_clock_0, , , );
YB1_ram_block3a1_PORT_B_data_in = UB1_ram_rom_data_reg[1];
YB1_ram_block3a1_PORT_B_data_in_reg = DFFE(YB1_ram_block3a1_PORT_B_data_in, YB1_ram_block3a1_clock_1, , , );
YB1_ram_block3a1_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a1_PORT_A_address_reg = DFFE(YB1_ram_block3a1_PORT_A_address, YB1_ram_block3a1_clock_0, , , );
YB1_ram_block3a1_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a1_PORT_B_address_reg = DFFE(YB1_ram_block3a1_PORT_B_address, YB1_ram_block3a1_clock_1, , , );
YB1_ram_block3a1_PORT_A_write_enable = GND;
YB1_ram_block3a1_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a1_PORT_A_write_enable, YB1_ram_block3a1_clock_0, , , );
YB1_ram_block3a1_PORT_A_read_enable = VCC;
YB1_ram_block3a1_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a1_PORT_A_read_enable, YB1_ram_block3a1_clock_0, , , );
YB1_ram_block3a1_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a1_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a1_PORT_B_write_enable, YB1_ram_block3a1_clock_1, , , );
YB1_ram_block3a1_PORT_B_read_enable = VCC;
YB1_ram_block3a1_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a1_PORT_B_read_enable, YB1_ram_block3a1_clock_1, , , );
YB1_ram_block3a1_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a1_clock_1 = A1L5;
YB1_ram_block3a1_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a1_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a1_PORT_A_data_out = MEMORY(YB1_ram_block3a1_PORT_A_data_in_reg, YB1_ram_block3a1_PORT_B_data_in_reg, YB1_ram_block3a1_PORT_A_address_reg, YB1_ram_block3a1_PORT_B_address_reg, YB1_ram_block3a1_PORT_A_write_enable_reg, YB1_ram_block3a1_PORT_A_read_enable_reg, YB1_ram_block3a1_PORT_B_write_enable_reg, YB1_ram_block3a1_PORT_B_read_enable_reg, , , YB1_ram_block3a1_clock_0, YB1_ram_block3a1_clock_1, YB1_ram_block3a1_clock_enable_0, YB1_ram_block3a1_clock_enable_1, , , , );
YB1_ram_block3a1_PORT_A_data_out_reg = DFFE(YB1_ram_block3a1_PORT_A_data_out, YB1_ram_block3a1_clock_0, , , );
YB1_ram_block3a1 = YB1_ram_block3a1_PORT_A_data_out_reg[0];

--YB1M145 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a1~PORTBDATAOUT0 at M10K_X5_Y2_N0
YB1M145_PORT_A_data_in = VCC;
YB1M145_PORT_A_data_in_reg = DFFE(YB1M145_PORT_A_data_in, YB1M145_clock_0, , , );
YB1M145_PORT_B_data_in = UB1_ram_rom_data_reg[1];
YB1M145_PORT_B_data_in_reg = DFFE(YB1M145_PORT_B_data_in, YB1M145_clock_1, , , );
YB1M145_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M145_PORT_A_address_reg = DFFE(YB1M145_PORT_A_address, YB1M145_clock_0, , , );
YB1M145_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M145_PORT_B_address_reg = DFFE(YB1M145_PORT_B_address, YB1M145_clock_1, , , );
YB1M145_PORT_A_write_enable = GND;
YB1M145_PORT_A_write_enable_reg = DFFE(YB1M145_PORT_A_write_enable, YB1M145_clock_0, , , );
YB1M145_PORT_A_read_enable = VCC;
YB1M145_PORT_A_read_enable_reg = DFFE(YB1M145_PORT_A_read_enable, YB1M145_clock_0, , , );
YB1M145_PORT_B_write_enable = ZB2L1;
YB1M145_PORT_B_write_enable_reg = DFFE(YB1M145_PORT_B_write_enable, YB1M145_clock_1, , , );
YB1M145_PORT_B_read_enable = VCC;
YB1M145_PORT_B_read_enable_reg = DFFE(YB1M145_PORT_B_read_enable, YB1M145_clock_1, , , );
YB1M145_clock_0 = GLOBAL(A1L38);
YB1M145_clock_1 = A1L5;
YB1M145_clock_enable_0 = !F1_data_address_reg[13];
YB1M145_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M145_PORT_B_data_out = MEMORY(YB1M145_PORT_A_data_in_reg, YB1M145_PORT_B_data_in_reg, YB1M145_PORT_A_address_reg, YB1M145_PORT_B_address_reg, YB1M145_PORT_A_write_enable_reg, YB1M145_PORT_A_read_enable_reg, YB1M145_PORT_B_write_enable_reg, YB1M145_PORT_B_read_enable_reg, , , YB1M145_clock_0, YB1M145_clock_1, YB1M145_clock_enable_0, YB1M145_clock_enable_1, , , , );
YB1M145 = YB1M145_PORT_B_data_out[0];


--UB1_ram_rom_addr_reg[13] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13] at FF_X6_Y2_N41
--register power-up is low

UB1_ram_rom_addr_reg[13] = AMPP_FUNCTION(A1L5, UB1L39, A1L6, !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[8] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8] at FF_X6_Y2_N25
--register power-up is low

UB1_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L5, UB1L43, UB1_ram_rom_addr_reg[9], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[9] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9] at FF_X6_Y2_N28
--register power-up is low

UB1_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L5, UB1L47, UB1_ram_rom_addr_reg[10], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[10] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] at FF_X6_Y2_N31
--register power-up is low

UB1_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L5, UB1L51, UB1_ram_rom_addr_reg[11], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[11] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] at FF_X6_Y2_N35
--register power-up is low

UB1_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L5, UB1L55, UB1_ram_rom_addr_reg[12], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB1_ram_rom_addr_reg[12] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] at FF_X6_Y2_N37
--register power-up is low

UB1_ram_rom_addr_reg[12] = AMPP_FUNCTION(A1L5, UB1L59, UB1_ram_rom_addr_reg[13], !S1_irf_reg[1][0], UB1L83, UB1L90);


--UB2_ram_rom_data_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at FF_X8_Y2_N50
--register power-up is low

UB2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L5, UB2L44, UB2_ram_rom_data_reg[3], UB2L22, UB2L53);


--Y1L1 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~0 at LABCELL_X33_Y4_N54
Y1L1 = ( !Y1_current_bit[1] & ( (!Y1L6 & (((Y1_current_byte[4] & (Y1_current_bit[2]))))) # (Y1L6 & ((((!Y1_current_bit[2]) # (Y1_current_byte[5]))))) ) ) # ( Y1_current_bit[1] & ( (!Y1L6 & (((Y1_current_byte[6] & (Y1_current_bit[2]))))) # (Y1L6 & ((((!Y1_current_bit[2]))) # (Y1_current_byte[7]))) ) );


--Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT at FF_X31_Y4_N50
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT = DFFEAS(Y1L12, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT at FF_X33_Y4_N38
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT = DFFEAS(Y1L17, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE at FF_X33_Y4_N44
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE = DFFEAS(Y1L15, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--X1L6 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~5 at LABCELL_X31_Y4_N24
X1L6_adder_eqn = ( X1_clk_counter[9] ) + ( GND ) + ( X1L11 );
X1L6 = SUM(X1L6_adder_eqn);

--X1L7 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~6 at LABCELL_X31_Y4_N24
X1L7_adder_eqn = ( X1_clk_counter[9] ) + ( GND ) + ( X1L11 );
X1L7 = CARRY(X1L7_adder_eqn);


--W1_transfer_data is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data at FF_X35_Y4_N50
--register power-up is low

W1_transfer_data = DFFEAS(W1L102, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--W1_send_stop_bit is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit at FF_X35_Y4_N44
--register power-up is low

W1_send_stop_bit = DFFEAS(W1L100, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--W1_send_start_bit is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit at FF_X35_Y4_N38
--register power-up is low

W1_send_start_bit = DFFEAS(W1L98, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--X1_middle_of_high_level is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level at FF_X31_Y4_N59
--register power-up is low

X1_middle_of_high_level = DFFEAS(X1L56, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--X1_middle_of_low_level is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level at FF_X31_Y4_N32
--register power-up is low

X1_middle_of_low_level = DFFEAS(X1L58, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK at FF_X33_Y4_N49
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK = DFFEAS(Y1L16, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--GB3_full_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff at FF_X39_Y6_N26
--register power-up is low

GB3_full_dff = DFFEAS(GB3L1, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--AB1_right_audio_fifo_read_space[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1] at FF_X27_Y6_N17
--register power-up is low

AB1_right_audio_fifo_read_space[1] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB2_counter_reg_bit[1],  , !A1L119, VCC);


--AB1_right_audio_fifo_read_space[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0] at FF_X27_Y6_N11
--register power-up is low

AB1_right_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB2_counter_reg_bit[0],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] at FF_X29_Y6_N53
--register power-up is low

AB1_left_audio_fifo_read_space[6] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[6],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[7] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] at FF_X28_Y6_N41
--register power-up is low

AB1_left_audio_fifo_read_space[7] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , GB1_full_dff,  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] at FF_X28_Y6_N35
--register power-up is low

AB1_left_audio_fifo_read_space[5] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[5],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] at FF_X29_Y6_N55
--register power-up is low

AB1_left_audio_fifo_read_space[4] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[4],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] at FF_X29_Y6_N28
--register power-up is low

AB1_left_audio_fifo_read_space[3] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[3],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] at FF_X28_Y6_N38
--register power-up is low

AB1_left_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[2],  , !A1L119, VCC);


--AB1_left_audio_fifo_read_space[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] at FF_X29_Y6_N46
--register power-up is low

AB1_left_audio_fifo_read_space[1] = DFFEAS(AB1L12, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--AB1_left_audio_fifo_read_space[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] at FF_X29_Y6_N47
--register power-up is low

AB1_left_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB1_counter_reg_bit[0],  , !A1L119, VCC);


--AB1_right_audio_fifo_read_space[7] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7] at FF_X28_Y6_N29
--register power-up is low

AB1_right_audio_fifo_read_space[7] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , GB2_full_dff,  , !A1L119, VCC);


--AB1_right_audio_fifo_read_space[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6] at FF_X28_Y6_N26
--register power-up is low

AB1_right_audio_fifo_read_space[6] = DFFEAS(AB1L28, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--AB1_right_audio_fifo_read_space[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5] at FF_X27_Y6_N4
--register power-up is low

AB1_right_audio_fifo_read_space[5] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB2_counter_reg_bit[5],  , !A1L119, VCC);


--AB1_right_audio_fifo_read_space[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4] at FF_X27_Y6_N16
--register power-up is low

AB1_right_audio_fifo_read_space[4] = DFFEAS(AB1L25, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--AB1_right_audio_fifo_read_space[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3] at FF_X28_Y6_N11
--register power-up is low

AB1_right_audio_fifo_read_space[3] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB2_counter_reg_bit[3],  , !A1L119, VCC);


--AB1_right_audio_fifo_read_space[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2] at FF_X28_Y6_N8
--register power-up is low

AB1_right_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(A1L38),  ,  ,  , LB2_counter_reg_bit[2],  , !A1L119, VCC);


--BB1_left_channel_fifo_write_space[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2] at FF_X39_Y6_N38
--register power-up is low

BB1_left_channel_fifo_write_space[2] = DFFEAS(BB1L2, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1] at FF_X39_Y6_N35
--register power-up is low

BB1_left_channel_fifo_write_space[1] = DFFEAS(BB1L6, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0] at FF_X39_Y6_N32
--register power-up is low

BB1_left_channel_fifo_write_space[0] = DFFEAS(BB1L10, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7] at FF_X39_Y6_N53
--register power-up is low

BB1_left_channel_fifo_write_space[7] = DFFEAS(BB1L14, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6] at FF_X39_Y6_N49
--register power-up is low

BB1_left_channel_fifo_write_space[6] = DFFEAS(BB1L18, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5] at FF_X39_Y6_N47
--register power-up is low

BB1_left_channel_fifo_write_space[5] = DFFEAS(BB1L22, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4] at FF_X39_Y6_N44
--register power-up is low

BB1_left_channel_fifo_write_space[4] = DFFEAS(BB1L26, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_left_channel_fifo_write_space[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3] at FF_X39_Y6_N41
--register power-up is low

BB1_left_channel_fifo_write_space[3] = DFFEAS(BB1L30, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3] at FF_X36_Y5_N11
--register power-up is low

BB1_right_channel_fifo_write_space[3] = DFFEAS(BB1L34, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2] at FF_X36_Y5_N8
--register power-up is low

BB1_right_channel_fifo_write_space[2] = DFFEAS(BB1L38, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1] at FF_X36_Y5_N5
--register power-up is low

BB1_right_channel_fifo_write_space[1] = DFFEAS(BB1L42, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0] at FF_X36_Y5_N2
--register power-up is low

BB1_right_channel_fifo_write_space[0] = DFFEAS(BB1L46, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5] at FF_X36_Y5_N17
--register power-up is low

BB1_right_channel_fifo_write_space[5] = DFFEAS(BB1L50, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4] at FF_X36_Y5_N14
--register power-up is low

BB1_right_channel_fifo_write_space[4] = DFFEAS(BB1L54, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7] at FF_X36_Y5_N23
--register power-up is low

BB1_right_channel_fifo_write_space[7] = DFFEAS(BB1L58, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--BB1_right_channel_fifo_write_space[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6] at FF_X36_Y5_N20
--register power-up is low

BB1_right_channel_fifo_write_space[6] = DFFEAS(BB1L62, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--YB1_ram_block3a31 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a31 at M10K_X5_Y6_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a31_PORT_A_data_in = VCC;
YB1_ram_block3a31_PORT_A_data_in_reg = DFFE(YB1_ram_block3a31_PORT_A_data_in, YB1_ram_block3a31_clock_0, , , );
YB1_ram_block3a31_PORT_B_data_in = UB1_ram_rom_data_reg[15];
YB1_ram_block3a31_PORT_B_data_in_reg = DFFE(YB1_ram_block3a31_PORT_B_data_in, YB1_ram_block3a31_clock_1, , , );
YB1_ram_block3a31_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a31_PORT_A_address_reg = DFFE(YB1_ram_block3a31_PORT_A_address, YB1_ram_block3a31_clock_0, , , );
YB1_ram_block3a31_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a31_PORT_B_address_reg = DFFE(YB1_ram_block3a31_PORT_B_address, YB1_ram_block3a31_clock_1, , , );
YB1_ram_block3a31_PORT_A_write_enable = GND;
YB1_ram_block3a31_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a31_PORT_A_write_enable, YB1_ram_block3a31_clock_0, , , );
YB1_ram_block3a31_PORT_A_read_enable = VCC;
YB1_ram_block3a31_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a31_PORT_A_read_enable, YB1_ram_block3a31_clock_0, , , );
YB1_ram_block3a31_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a31_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a31_PORT_B_write_enable, YB1_ram_block3a31_clock_1, , , );
YB1_ram_block3a31_PORT_B_read_enable = VCC;
YB1_ram_block3a31_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a31_PORT_B_read_enable, YB1_ram_block3a31_clock_1, , , );
YB1_ram_block3a31_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a31_clock_1 = A1L5;
YB1_ram_block3a31_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a31_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a31_PORT_A_data_out = MEMORY(YB1_ram_block3a31_PORT_A_data_in_reg, YB1_ram_block3a31_PORT_B_data_in_reg, YB1_ram_block3a31_PORT_A_address_reg, YB1_ram_block3a31_PORT_B_address_reg, YB1_ram_block3a31_PORT_A_write_enable_reg, YB1_ram_block3a31_PORT_A_read_enable_reg, YB1_ram_block3a31_PORT_B_write_enable_reg, YB1_ram_block3a31_PORT_B_read_enable_reg, , , YB1_ram_block3a31_clock_0, YB1_ram_block3a31_clock_1, YB1_ram_block3a31_clock_enable_0, YB1_ram_block3a31_clock_enable_1, , , , );
YB1_ram_block3a31_PORT_A_data_out_reg = DFFE(YB1_ram_block3a31_PORT_A_data_out, YB1_ram_block3a31_clock_0, , , );
YB1_ram_block3a31 = YB1_ram_block3a31_PORT_A_data_out_reg[0];

--YB1M2125 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a31~PORTBDATAOUT0 at M10K_X5_Y6_N0
YB1M2125_PORT_A_data_in = VCC;
YB1M2125_PORT_A_data_in_reg = DFFE(YB1M2125_PORT_A_data_in, YB1M2125_clock_0, , , );
YB1M2125_PORT_B_data_in = UB1_ram_rom_data_reg[15];
YB1M2125_PORT_B_data_in_reg = DFFE(YB1M2125_PORT_B_data_in, YB1M2125_clock_1, , , );
YB1M2125_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M2125_PORT_A_address_reg = DFFE(YB1M2125_PORT_A_address, YB1M2125_clock_0, , , );
YB1M2125_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M2125_PORT_B_address_reg = DFFE(YB1M2125_PORT_B_address, YB1M2125_clock_1, , , );
YB1M2125_PORT_A_write_enable = GND;
YB1M2125_PORT_A_write_enable_reg = DFFE(YB1M2125_PORT_A_write_enable, YB1M2125_clock_0, , , );
YB1M2125_PORT_A_read_enable = VCC;
YB1M2125_PORT_A_read_enable_reg = DFFE(YB1M2125_PORT_A_read_enable, YB1M2125_clock_0, , , );
YB1M2125_PORT_B_write_enable = ZB2L2;
YB1M2125_PORT_B_write_enable_reg = DFFE(YB1M2125_PORT_B_write_enable, YB1M2125_clock_1, , , );
YB1M2125_PORT_B_read_enable = VCC;
YB1M2125_PORT_B_read_enable_reg = DFFE(YB1M2125_PORT_B_read_enable, YB1M2125_clock_1, , , );
YB1M2125_clock_0 = GLOBAL(A1L38);
YB1M2125_clock_1 = A1L5;
YB1M2125_clock_enable_0 = F1_data_address_reg[13];
YB1M2125_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M2125_PORT_B_data_out = MEMORY(YB1M2125_PORT_A_data_in_reg, YB1M2125_PORT_B_data_in_reg, YB1M2125_PORT_A_address_reg, YB1M2125_PORT_B_address_reg, YB1M2125_PORT_A_write_enable_reg, YB1M2125_PORT_A_read_enable_reg, YB1M2125_PORT_B_write_enable_reg, YB1M2125_PORT_B_read_enable_reg, , , YB1M2125_clock_0, YB1M2125_clock_1, YB1M2125_clock_enable_0, YB1M2125_clock_enable_1, , , , );
YB1M2125 = YB1M2125_PORT_B_data_out[0];


--YB1_ram_block3a15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a15 at M10K_X5_Y4_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a15_PORT_A_data_in = VCC;
YB1_ram_block3a15_PORT_A_data_in_reg = DFFE(YB1_ram_block3a15_PORT_A_data_in, YB1_ram_block3a15_clock_0, , , );
YB1_ram_block3a15_PORT_B_data_in = UB1_ram_rom_data_reg[15];
YB1_ram_block3a15_PORT_B_data_in_reg = DFFE(YB1_ram_block3a15_PORT_B_data_in, YB1_ram_block3a15_clock_1, , , );
YB1_ram_block3a15_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a15_PORT_A_address_reg = DFFE(YB1_ram_block3a15_PORT_A_address, YB1_ram_block3a15_clock_0, , , );
YB1_ram_block3a15_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a15_PORT_B_address_reg = DFFE(YB1_ram_block3a15_PORT_B_address, YB1_ram_block3a15_clock_1, , , );
YB1_ram_block3a15_PORT_A_write_enable = GND;
YB1_ram_block3a15_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a15_PORT_A_write_enable, YB1_ram_block3a15_clock_0, , , );
YB1_ram_block3a15_PORT_A_read_enable = VCC;
YB1_ram_block3a15_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a15_PORT_A_read_enable, YB1_ram_block3a15_clock_0, , , );
YB1_ram_block3a15_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a15_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a15_PORT_B_write_enable, YB1_ram_block3a15_clock_1, , , );
YB1_ram_block3a15_PORT_B_read_enable = VCC;
YB1_ram_block3a15_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a15_PORT_B_read_enable, YB1_ram_block3a15_clock_1, , , );
YB1_ram_block3a15_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a15_clock_1 = A1L5;
YB1_ram_block3a15_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a15_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a15_PORT_A_data_out = MEMORY(YB1_ram_block3a15_PORT_A_data_in_reg, YB1_ram_block3a15_PORT_B_data_in_reg, YB1_ram_block3a15_PORT_A_address_reg, YB1_ram_block3a15_PORT_B_address_reg, YB1_ram_block3a15_PORT_A_write_enable_reg, YB1_ram_block3a15_PORT_A_read_enable_reg, YB1_ram_block3a15_PORT_B_write_enable_reg, YB1_ram_block3a15_PORT_B_read_enable_reg, , , YB1_ram_block3a15_clock_0, YB1_ram_block3a15_clock_1, YB1_ram_block3a15_clock_enable_0, YB1_ram_block3a15_clock_enable_1, , , , );
YB1_ram_block3a15_PORT_A_data_out_reg = DFFE(YB1_ram_block3a15_PORT_A_data_out, YB1_ram_block3a15_clock_0, , , );
YB1_ram_block3a15 = YB1_ram_block3a15_PORT_A_data_out_reg[0];

--YB1M1069 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a15~PORTBDATAOUT0 at M10K_X5_Y4_N0
YB1M1069_PORT_A_data_in = VCC;
YB1M1069_PORT_A_data_in_reg = DFFE(YB1M1069_PORT_A_data_in, YB1M1069_clock_0, , , );
YB1M1069_PORT_B_data_in = UB1_ram_rom_data_reg[15];
YB1M1069_PORT_B_data_in_reg = DFFE(YB1M1069_PORT_B_data_in, YB1M1069_clock_1, , , );
YB1M1069_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1069_PORT_A_address_reg = DFFE(YB1M1069_PORT_A_address, YB1M1069_clock_0, , , );
YB1M1069_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1069_PORT_B_address_reg = DFFE(YB1M1069_PORT_B_address, YB1M1069_clock_1, , , );
YB1M1069_PORT_A_write_enable = GND;
YB1M1069_PORT_A_write_enable_reg = DFFE(YB1M1069_PORT_A_write_enable, YB1M1069_clock_0, , , );
YB1M1069_PORT_A_read_enable = VCC;
YB1M1069_PORT_A_read_enable_reg = DFFE(YB1M1069_PORT_A_read_enable, YB1M1069_clock_0, , , );
YB1M1069_PORT_B_write_enable = ZB2L1;
YB1M1069_PORT_B_write_enable_reg = DFFE(YB1M1069_PORT_B_write_enable, YB1M1069_clock_1, , , );
YB1M1069_PORT_B_read_enable = VCC;
YB1M1069_PORT_B_read_enable_reg = DFFE(YB1M1069_PORT_B_read_enable, YB1M1069_clock_1, , , );
YB1M1069_clock_0 = GLOBAL(A1L38);
YB1M1069_clock_1 = A1L5;
YB1M1069_clock_enable_0 = !F1_data_address_reg[13];
YB1M1069_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M1069_PORT_B_data_out = MEMORY(YB1M1069_PORT_A_data_in_reg, YB1M1069_PORT_B_data_in_reg, YB1M1069_PORT_A_address_reg, YB1M1069_PORT_B_address_reg, YB1M1069_PORT_A_write_enable_reg, YB1M1069_PORT_A_read_enable_reg, YB1M1069_PORT_B_write_enable_reg, YB1M1069_PORT_B_read_enable_reg, , , YB1M1069_clock_0, YB1M1069_clock_1, YB1M1069_clock_enable_0, YB1M1069_clock_enable_1, , , , );
YB1M1069 = YB1M1069_PORT_B_data_out[0];


--MB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X37_Y7_N31
--register power-up is low

MB3_counter_reg_bit[0] = DFFEAS(MB3_counter_comb_bita0, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X37_Y7_N34
--register power-up is low

MB3_counter_reg_bit[1] = DFFEAS(MB3_counter_comb_bita1, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X37_Y7_N37
--register power-up is low

MB3_counter_reg_bit[2] = DFFEAS(MB3_counter_comb_bita2, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X37_Y7_N40
--register power-up is low

MB3_counter_reg_bit[3] = DFFEAS(MB3_counter_comb_bita3, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X37_Y7_N43
--register power-up is low

MB3_counter_reg_bit[4] = DFFEAS(MB3_counter_comb_bita4, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X37_Y7_N46
--register power-up is low

MB3_counter_reg_bit[5] = DFFEAS(MB3_counter_comb_bita5, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--MB3_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X37_Y7_N49
--register power-up is low

MB3_counter_reg_bit[6] = DFFEAS(MB3_counter_comb_bita6, GLOBAL(A1L38),  ,  , MB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X37_Y6_N2
--register power-up is low

KB3_counter_reg_bit[0] = DFFEAS(KB3_counter_comb_bita0, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X37_Y6_N5
--register power-up is low

KB3_counter_reg_bit[1] = DFFEAS(KB3_counter_comb_bita1, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X37_Y6_N8
--register power-up is low

KB3_counter_reg_bit[2] = DFFEAS(KB3_counter_comb_bita2, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X37_Y6_N11
--register power-up is low

KB3_counter_reg_bit[3] = DFFEAS(KB3_counter_comb_bita3, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X37_Y6_N14
--register power-up is low

KB3_counter_reg_bit[4] = DFFEAS(KB3_counter_comb_bita4, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--KB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X37_Y6_N17
--register power-up is low

KB3_counter_reg_bit[5] = DFFEAS(KB3_counter_comb_bita5, GLOBAL(A1L38),  ,  , KB3L1,  ,  , !A1L119,  );


--GB3_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff at FF_X40_Y6_N49
--register power-up is low

GB3_usedw_is_2_dff = DFFEAS(GB3L43, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--GB4_full_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff at FF_X36_Y5_N26
--register power-up is low

GB4_full_dff = DFFEAS(GB4L1, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--GB4_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff at FF_X42_Y6_N26
--register power-up is low

GB4_usedw_is_2_dff = DFFEAS(GB4L43, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--MB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X37_Y7_N2
--register power-up is low

MB4_counter_reg_bit[0] = DFFEAS(MB4_counter_comb_bita0, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X37_Y7_N5
--register power-up is low

MB4_counter_reg_bit[1] = DFFEAS(MB4_counter_comb_bita1, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X37_Y7_N7
--register power-up is low

MB4_counter_reg_bit[2] = DFFEAS(MB4_counter_comb_bita2, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X37_Y7_N11
--register power-up is low

MB4_counter_reg_bit[3] = DFFEAS(MB4_counter_comb_bita3, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X37_Y7_N14
--register power-up is low

MB4_counter_reg_bit[4] = DFFEAS(MB4_counter_comb_bita4, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X37_Y7_N16
--register power-up is low

MB4_counter_reg_bit[5] = DFFEAS(MB4_counter_comb_bita5, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--MB4_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X37_Y7_N19
--register power-up is low

MB4_counter_reg_bit[6] = DFFEAS(MB4_counter_comb_bita6, GLOBAL(A1L38),  ,  , MB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X42_Y7_N2
--register power-up is low

KB4_counter_reg_bit[0] = DFFEAS(KB4_counter_comb_bita0, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X42_Y7_N5
--register power-up is low

KB4_counter_reg_bit[1] = DFFEAS(KB4_counter_comb_bita1, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X42_Y7_N7
--register power-up is low

KB4_counter_reg_bit[2] = DFFEAS(KB4_counter_comb_bita2, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X42_Y7_N10
--register power-up is low

KB4_counter_reg_bit[3] = DFFEAS(KB4_counter_comb_bita3, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X42_Y7_N14
--register power-up is low

KB4_counter_reg_bit[4] = DFFEAS(KB4_counter_comb_bita4, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--KB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X42_Y7_N16
--register power-up is low

KB4_counter_reg_bit[5] = DFFEAS(KB4_counter_comb_bita5, GLOBAL(A1L38),  ,  , KB4L1,  ,  , !A1L119,  );


--BB1_data_out_shift_reg[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22] at FF_X39_Y7_N50
--register power-up is low

BB1_data_out_shift_reg[22] = DFFEAS(BB1L98, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--UB1L35 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~29 at MLABCELL_X6_Y2_N21
UB1L35 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[7], UB1L32);

--UB1L36 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~30 at MLABCELL_X6_Y2_N21
UB1L36 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[7], UB1L32);


--YB1_ram_block3a18 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a18 at M10K_X14_Y1_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a18_PORT_A_data_in = VCC;
YB1_ram_block3a18_PORT_A_data_in_reg = DFFE(YB1_ram_block3a18_PORT_A_data_in, YB1_ram_block3a18_clock_0, , , );
YB1_ram_block3a18_PORT_B_data_in = UB1_ram_rom_data_reg[2];
YB1_ram_block3a18_PORT_B_data_in_reg = DFFE(YB1_ram_block3a18_PORT_B_data_in, YB1_ram_block3a18_clock_1, , , );
YB1_ram_block3a18_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a18_PORT_A_address_reg = DFFE(YB1_ram_block3a18_PORT_A_address, YB1_ram_block3a18_clock_0, , , );
YB1_ram_block3a18_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a18_PORT_B_address_reg = DFFE(YB1_ram_block3a18_PORT_B_address, YB1_ram_block3a18_clock_1, , , );
YB1_ram_block3a18_PORT_A_write_enable = GND;
YB1_ram_block3a18_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a18_PORT_A_write_enable, YB1_ram_block3a18_clock_0, , , );
YB1_ram_block3a18_PORT_A_read_enable = VCC;
YB1_ram_block3a18_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a18_PORT_A_read_enable, YB1_ram_block3a18_clock_0, , , );
YB1_ram_block3a18_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a18_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a18_PORT_B_write_enable, YB1_ram_block3a18_clock_1, , , );
YB1_ram_block3a18_PORT_B_read_enable = VCC;
YB1_ram_block3a18_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a18_PORT_B_read_enable, YB1_ram_block3a18_clock_1, , , );
YB1_ram_block3a18_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a18_clock_1 = A1L5;
YB1_ram_block3a18_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a18_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a18_PORT_A_data_out = MEMORY(YB1_ram_block3a18_PORT_A_data_in_reg, YB1_ram_block3a18_PORT_B_data_in_reg, YB1_ram_block3a18_PORT_A_address_reg, YB1_ram_block3a18_PORT_B_address_reg, YB1_ram_block3a18_PORT_A_write_enable_reg, YB1_ram_block3a18_PORT_A_read_enable_reg, YB1_ram_block3a18_PORT_B_write_enable_reg, YB1_ram_block3a18_PORT_B_read_enable_reg, , , YB1_ram_block3a18_clock_0, YB1_ram_block3a18_clock_1, YB1_ram_block3a18_clock_enable_0, YB1_ram_block3a18_clock_enable_1, , , , );
YB1_ram_block3a18_PORT_A_data_out_reg = DFFE(YB1_ram_block3a18_PORT_A_data_out, YB1_ram_block3a18_clock_0, , , );
YB1_ram_block3a18 = YB1_ram_block3a18_PORT_A_data_out_reg[0];

--YB1M1267 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a18~PORTBDATAOUT0 at M10K_X14_Y1_N0
YB1M1267_PORT_A_data_in = VCC;
YB1M1267_PORT_A_data_in_reg = DFFE(YB1M1267_PORT_A_data_in, YB1M1267_clock_0, , , );
YB1M1267_PORT_B_data_in = UB1_ram_rom_data_reg[2];
YB1M1267_PORT_B_data_in_reg = DFFE(YB1M1267_PORT_B_data_in, YB1M1267_clock_1, , , );
YB1M1267_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1267_PORT_A_address_reg = DFFE(YB1M1267_PORT_A_address, YB1M1267_clock_0, , , );
YB1M1267_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1267_PORT_B_address_reg = DFFE(YB1M1267_PORT_B_address, YB1M1267_clock_1, , , );
YB1M1267_PORT_A_write_enable = GND;
YB1M1267_PORT_A_write_enable_reg = DFFE(YB1M1267_PORT_A_write_enable, YB1M1267_clock_0, , , );
YB1M1267_PORT_A_read_enable = VCC;
YB1M1267_PORT_A_read_enable_reg = DFFE(YB1M1267_PORT_A_read_enable, YB1M1267_clock_0, , , );
YB1M1267_PORT_B_write_enable = ZB2L2;
YB1M1267_PORT_B_write_enable_reg = DFFE(YB1M1267_PORT_B_write_enable, YB1M1267_clock_1, , , );
YB1M1267_PORT_B_read_enable = VCC;
YB1M1267_PORT_B_read_enable_reg = DFFE(YB1M1267_PORT_B_read_enable, YB1M1267_clock_1, , , );
YB1M1267_clock_0 = GLOBAL(A1L38);
YB1M1267_clock_1 = A1L5;
YB1M1267_clock_enable_0 = F1_data_address_reg[13];
YB1M1267_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1267_PORT_B_data_out = MEMORY(YB1M1267_PORT_A_data_in_reg, YB1M1267_PORT_B_data_in_reg, YB1M1267_PORT_A_address_reg, YB1M1267_PORT_B_address_reg, YB1M1267_PORT_A_write_enable_reg, YB1M1267_PORT_A_read_enable_reg, YB1M1267_PORT_B_write_enable_reg, YB1M1267_PORT_B_read_enable_reg, , , YB1M1267_clock_0, YB1M1267_clock_1, YB1M1267_clock_enable_0, YB1M1267_clock_enable_1, , , , );
YB1M1267 = YB1M1267_PORT_B_data_out[0];


--YB1_ram_block3a2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a2 at M10K_X14_Y5_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a2_PORT_A_data_in = VCC;
YB1_ram_block3a2_PORT_A_data_in_reg = DFFE(YB1_ram_block3a2_PORT_A_data_in, YB1_ram_block3a2_clock_0, , , );
YB1_ram_block3a2_PORT_B_data_in = UB1_ram_rom_data_reg[2];
YB1_ram_block3a2_PORT_B_data_in_reg = DFFE(YB1_ram_block3a2_PORT_B_data_in, YB1_ram_block3a2_clock_1, , , );
YB1_ram_block3a2_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a2_PORT_A_address_reg = DFFE(YB1_ram_block3a2_PORT_A_address, YB1_ram_block3a2_clock_0, , , );
YB1_ram_block3a2_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a2_PORT_B_address_reg = DFFE(YB1_ram_block3a2_PORT_B_address, YB1_ram_block3a2_clock_1, , , );
YB1_ram_block3a2_PORT_A_write_enable = GND;
YB1_ram_block3a2_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a2_PORT_A_write_enable, YB1_ram_block3a2_clock_0, , , );
YB1_ram_block3a2_PORT_A_read_enable = VCC;
YB1_ram_block3a2_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a2_PORT_A_read_enable, YB1_ram_block3a2_clock_0, , , );
YB1_ram_block3a2_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a2_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a2_PORT_B_write_enable, YB1_ram_block3a2_clock_1, , , );
YB1_ram_block3a2_PORT_B_read_enable = VCC;
YB1_ram_block3a2_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a2_PORT_B_read_enable, YB1_ram_block3a2_clock_1, , , );
YB1_ram_block3a2_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a2_clock_1 = A1L5;
YB1_ram_block3a2_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a2_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a2_PORT_A_data_out = MEMORY(YB1_ram_block3a2_PORT_A_data_in_reg, YB1_ram_block3a2_PORT_B_data_in_reg, YB1_ram_block3a2_PORT_A_address_reg, YB1_ram_block3a2_PORT_B_address_reg, YB1_ram_block3a2_PORT_A_write_enable_reg, YB1_ram_block3a2_PORT_A_read_enable_reg, YB1_ram_block3a2_PORT_B_write_enable_reg, YB1_ram_block3a2_PORT_B_read_enable_reg, , , YB1_ram_block3a2_clock_0, YB1_ram_block3a2_clock_1, YB1_ram_block3a2_clock_enable_0, YB1_ram_block3a2_clock_enable_1, , , , );
YB1_ram_block3a2_PORT_A_data_out_reg = DFFE(YB1_ram_block3a2_PORT_A_data_out, YB1_ram_block3a2_clock_0, , , );
YB1_ram_block3a2 = YB1_ram_block3a2_PORT_A_data_out_reg[0];

--YB1M211 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a2~PORTBDATAOUT0 at M10K_X14_Y5_N0
YB1M211_PORT_A_data_in = VCC;
YB1M211_PORT_A_data_in_reg = DFFE(YB1M211_PORT_A_data_in, YB1M211_clock_0, , , );
YB1M211_PORT_B_data_in = UB1_ram_rom_data_reg[2];
YB1M211_PORT_B_data_in_reg = DFFE(YB1M211_PORT_B_data_in, YB1M211_clock_1, , , );
YB1M211_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M211_PORT_A_address_reg = DFFE(YB1M211_PORT_A_address, YB1M211_clock_0, , , );
YB1M211_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M211_PORT_B_address_reg = DFFE(YB1M211_PORT_B_address, YB1M211_clock_1, , , );
YB1M211_PORT_A_write_enable = GND;
YB1M211_PORT_A_write_enable_reg = DFFE(YB1M211_PORT_A_write_enable, YB1M211_clock_0, , , );
YB1M211_PORT_A_read_enable = VCC;
YB1M211_PORT_A_read_enable_reg = DFFE(YB1M211_PORT_A_read_enable, YB1M211_clock_0, , , );
YB1M211_PORT_B_write_enable = ZB2L1;
YB1M211_PORT_B_write_enable_reg = DFFE(YB1M211_PORT_B_write_enable, YB1M211_clock_1, , , );
YB1M211_PORT_B_read_enable = VCC;
YB1M211_PORT_B_read_enable_reg = DFFE(YB1M211_PORT_B_read_enable, YB1M211_clock_1, , , );
YB1M211_clock_0 = GLOBAL(A1L38);
YB1M211_clock_1 = A1L5;
YB1M211_clock_enable_0 = !F1_data_address_reg[13];
YB1M211_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M211_PORT_B_data_out = MEMORY(YB1M211_PORT_A_data_in_reg, YB1M211_PORT_B_data_in_reg, YB1M211_PORT_A_address_reg, YB1M211_PORT_B_address_reg, YB1M211_PORT_A_write_enable_reg, YB1M211_PORT_A_read_enable_reg, YB1M211_PORT_B_write_enable_reg, YB1M211_PORT_B_read_enable_reg, , , YB1M211_clock_0, YB1M211_clock_1, YB1M211_clock_enable_0, YB1M211_clock_enable_1, , , , );
YB1M211 = YB1M211_PORT_B_data_out[0];


--UB1L39 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~33 at MLABCELL_X6_Y2_N39
UB1L39 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[13], UB1L60);


--UB1L43 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~37 at MLABCELL_X6_Y2_N24
UB1L43 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[8], UB1L36);

--UB1L44 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~38 at MLABCELL_X6_Y2_N24
UB1L44 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[8], UB1L36);


--UB1L47 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~41 at MLABCELL_X6_Y2_N27
UB1L47 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[9], UB1L44);

--UB1L48 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~42 at MLABCELL_X6_Y2_N27
UB1L48 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[9], UB1L44);


--UB1L51 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~45 at MLABCELL_X6_Y2_N30
UB1L51 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[10], UB1L48);

--UB1L52 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~46 at MLABCELL_X6_Y2_N30
UB1L52 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[10], UB1L48);


--UB1L55 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~49 at MLABCELL_X6_Y2_N33
UB1L55 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[11], UB1L52);

--UB1L56 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~50 at MLABCELL_X6_Y2_N33
UB1L56 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[11], UB1L52);


--UB1L59 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~53 at MLABCELL_X6_Y2_N36
UB1L59 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[12], UB1L56);

--UB1L60 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~54 at MLABCELL_X6_Y2_N36
UB1L60 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[12], UB1L56);


--UB2_ram_rom_data_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at FF_X8_Y2_N35
--register power-up is low

UB2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L5, UB2L46, UB2_ram_rom_data_reg[4], UB2L22, UB2L53);


--Y1_current_byte[5] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5] at FF_X34_Y4_N53
--register power-up is low

Y1_current_byte[5] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[5],  , !A1L119, VCC);


--Y1_current_byte[7] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7] at FF_X33_Y4_N32
--register power-up is low

Y1_current_byte[7] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[7],  , !A1L119, VCC);


--Y1_current_byte[4] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4] at FF_X34_Y4_N34
--register power-up is low

Y1_current_byte[4] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[4],  , !A1L119, VCC);


--Y1_current_bit[2] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2] at FF_X33_Y4_N14
--register power-up is low

Y1_current_bit[2] = DFFEAS(Y1L27, GLOBAL(A1L38),  ,  , Y1L26,  ,  , !A1L119,  );


--Y1_current_bit[1] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1] at FF_X33_Y4_N8
--register power-up is low

Y1_current_bit[1] = DFFEAS(Y1L28, GLOBAL(A1L38),  ,  , Y1L26,  ,  , !A1L119,  );


--Y1L6 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~5 at LABCELL_X33_Y4_N0
Y1L6 = ( !Y1_current_bit[1] & ( (!Y1_current_bit[0] & (((Y1_current_byte[0] & (!Y1_current_bit[2]))))) # (Y1_current_bit[0] & ((((Y1_current_bit[2]))) # (Y1_current_byte[1]))) ) ) # ( Y1_current_bit[1] & ( (!Y1_current_bit[0] & (((Y1_current_byte[2] & (!Y1_current_bit[2]))))) # (Y1_current_bit[0] & ((((Y1_current_byte[3]) # (Y1_current_bit[2]))))) ) );


--Y1_current_byte[6] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6] at FF_X33_Y4_N55
--register power-up is low

Y1_current_byte[6] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[6],  , !A1L119, VCC);


--Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START at FF_X31_Y4_N38
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START = DFFEAS(Y1L10, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--Y1_current_bit[0] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0] at FF_X33_Y4_N20
--register power-up is low

Y1_current_bit[0] = DFFEAS(Y1L29, GLOBAL(A1L38),  ,  , Y1L26,  ,  , !A1L119,  );


--X1_clk_counter[9] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9] at FF_X31_Y4_N26
--register power-up is low

X1_clk_counter[9] = DFFEAS(X1L6, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1L10 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~9 at LABCELL_X31_Y4_N21
X1L10_adder_eqn = ( X1_clk_counter[8] ) + ( GND ) + ( X1L15 );
X1L10 = SUM(X1L10_adder_eqn);

--X1L11 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~10 at LABCELL_X31_Y4_N21
X1L11_adder_eqn = ( X1_clk_counter[8] ) + ( GND ) + ( X1L15 );
X1L11 = CARRY(X1L11_adder_eqn);


--W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT at FF_X35_Y4_N32
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT = DFFEAS(W1L43, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 at FF_X35_Y4_N2
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 = DFFEAS(W1L44, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 at FF_X35_Y4_N20
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 = DFFEAS(W1L46, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--X1_clk_counter[8] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8] at FF_X31_Y4_N23
--register power-up is low

X1_clk_counter[8] = DFFEAS(X1L10, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[7] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7] at FF_X31_Y4_N20
--register power-up is low

X1_clk_counter[7] = DFFEAS(X1L14, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[6] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6] at FF_X31_Y4_N17
--register power-up is low

X1_clk_counter[6] = DFFEAS(X1L18, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[5] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5] at FF_X31_Y4_N14
--register power-up is low

X1_clk_counter[5] = DFFEAS(X1L22, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[4] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4] at FF_X31_Y4_N11
--register power-up is low

X1_clk_counter[4] = DFFEAS(X1L26, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[3] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3] at FF_X31_Y4_N7
--register power-up is low

X1_clk_counter[3] = DFFEAS(X1L30, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[2] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2] at FF_X31_Y4_N5
--register power-up is low

X1_clk_counter[2] = DFFEAS(X1L34, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--X1_clk_counter[1] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1] at FF_X31_Y4_N2
--register power-up is low

X1_clk_counter[1] = DFFEAS(X1L38, GLOBAL(A1L38),  ,  , X1L52,  ,  , !A1L119,  );


--LB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X40_Y6_N8
--register power-up is low

LB3_counter_reg_bit[2] = DFFEAS(LB3_counter_comb_bita2, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X40_Y6_N5
--register power-up is low

LB3_counter_reg_bit[1] = DFFEAS(LB3_counter_comb_bita1, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X40_Y6_N2
--register power-up is low

LB3_counter_reg_bit[0] = DFFEAS(LB3_counter_comb_bita0, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X40_Y6_N20
--register power-up is low

LB3_counter_reg_bit[6] = DFFEAS(LB3_counter_comb_bita6, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X40_Y6_N17
--register power-up is low

LB3_counter_reg_bit[5] = DFFEAS(LB3_counter_comb_bita5, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X40_Y6_N14
--register power-up is low

LB3_counter_reg_bit[4] = DFFEAS(LB3_counter_comb_bita4, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X40_Y6_N11
--register power-up is low

LB3_counter_reg_bit[3] = DFFEAS(LB3_counter_comb_bita3, GLOBAL(A1L38),  ,  , GB3L42,  ,  , !A1L119,  );


--LB2_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X27_Y6_N35
--register power-up is low

LB2_counter_reg_bit[1] = DFFEAS(LB2_counter_comb_bita1, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB2_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X27_Y6_N32
--register power-up is low

LB2_counter_reg_bit[0] = DFFEAS(LB2_counter_comb_bita0, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X29_Y6_N20
--register power-up is low

LB1_counter_reg_bit[6] = DFFEAS(LB1_counter_comb_bita6, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--GB1_full_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff at FF_X29_Y6_N26
--register power-up is low

GB1_full_dff = DFFEAS(GB1L2, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--LB1_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X29_Y6_N17
--register power-up is low

LB1_counter_reg_bit[5] = DFFEAS(LB1_counter_comb_bita5, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X29_Y6_N14
--register power-up is low

LB1_counter_reg_bit[4] = DFFEAS(LB1_counter_comb_bita4, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X29_Y6_N11
--register power-up is low

LB1_counter_reg_bit[3] = DFFEAS(LB1_counter_comb_bita3, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X29_Y6_N8
--register power-up is low

LB1_counter_reg_bit[2] = DFFEAS(LB1_counter_comb_bita2, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X29_Y6_N5
--register power-up is low

LB1_counter_reg_bit[1] = DFFEAS(LB1_counter_comb_bita1, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--LB1_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X29_Y6_N2
--register power-up is low

LB1_counter_reg_bit[0] = DFFEAS(LB1_counter_comb_bita0, GLOBAL(A1L38),  ,  , GB1L17,  ,  , !A1L119,  );


--GB2_full_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff at FF_X27_Y6_N2
--register power-up is low

GB2_full_dff = DFFEAS(GB2L2, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--LB2_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X27_Y6_N50
--register power-up is low

LB2_counter_reg_bit[6] = DFFEAS(LB2_counter_comb_bita6, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB2_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X27_Y6_N47
--register power-up is low

LB2_counter_reg_bit[5] = DFFEAS(LB2_counter_comb_bita5, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB2_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X27_Y6_N44
--register power-up is low

LB2_counter_reg_bit[4] = DFFEAS(LB2_counter_comb_bita4, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB2_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X27_Y6_N41
--register power-up is low

LB2_counter_reg_bit[3] = DFFEAS(LB2_counter_comb_bita3, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--LB2_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X27_Y6_N38
--register power-up is low

LB2_counter_reg_bit[2] = DFFEAS(LB2_counter_comb_bita2, GLOBAL(A1L38),  ,  , GB2L17,  ,  , !A1L119,  );


--BB1L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~1 at MLABCELL_X39_Y6_N36
BB1L2_adder_eqn = ( !LB3_counter_reg_bit[2] ) + ( GND ) + ( BB1L7 );
BB1L2 = SUM(BB1L2_adder_eqn);

--BB1L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~2 at MLABCELL_X39_Y6_N36
BB1L3_adder_eqn = ( !LB3_counter_reg_bit[2] ) + ( GND ) + ( BB1L7 );
BB1L3 = CARRY(BB1L3_adder_eqn);


--BB1L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~5 at MLABCELL_X39_Y6_N33
BB1L6_adder_eqn = ( !LB3_counter_reg_bit[1] ) + ( GND ) + ( BB1L11 );
BB1L6 = SUM(BB1L6_adder_eqn);

--BB1L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~6 at MLABCELL_X39_Y6_N33
BB1L7_adder_eqn = ( !LB3_counter_reg_bit[1] ) + ( GND ) + ( BB1L11 );
BB1L7 = CARRY(BB1L7_adder_eqn);


--BB1L10 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~9 at MLABCELL_X39_Y6_N30
BB1L10_adder_eqn = ( !LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BB1L10 = SUM(BB1L10_adder_eqn);

--BB1L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~10 at MLABCELL_X39_Y6_N30
BB1L11_adder_eqn = ( !LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BB1L11 = CARRY(BB1L11_adder_eqn);


--BB1L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~13 at MLABCELL_X39_Y6_N51
BB1L14_adder_eqn = ( !GB3_full_dff ) + ( VCC ) + ( BB1L19 );
BB1L14 = SUM(BB1L14_adder_eqn);


--BB1L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~17 at MLABCELL_X39_Y6_N48
BB1L18_adder_eqn = ( !LB3_counter_reg_bit[6] ) + ( GND ) + ( BB1L23 );
BB1L18 = SUM(BB1L18_adder_eqn);

--BB1L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~18 at MLABCELL_X39_Y6_N48
BB1L19_adder_eqn = ( !LB3_counter_reg_bit[6] ) + ( GND ) + ( BB1L23 );
BB1L19 = CARRY(BB1L19_adder_eqn);


--BB1L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~21 at MLABCELL_X39_Y6_N45
BB1L22_adder_eqn = ( !LB3_counter_reg_bit[5] ) + ( GND ) + ( BB1L27 );
BB1L22 = SUM(BB1L22_adder_eqn);

--BB1L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~22 at MLABCELL_X39_Y6_N45
BB1L23_adder_eqn = ( !LB3_counter_reg_bit[5] ) + ( GND ) + ( BB1L27 );
BB1L23 = CARRY(BB1L23_adder_eqn);


--BB1L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~25 at MLABCELL_X39_Y6_N42
BB1L26_adder_eqn = ( !LB3_counter_reg_bit[4] ) + ( GND ) + ( BB1L31 );
BB1L26 = SUM(BB1L26_adder_eqn);

--BB1L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~26 at MLABCELL_X39_Y6_N42
BB1L27_adder_eqn = ( !LB3_counter_reg_bit[4] ) + ( GND ) + ( BB1L31 );
BB1L27 = CARRY(BB1L27_adder_eqn);


--BB1L30 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~29 at MLABCELL_X39_Y6_N39
BB1L30_adder_eqn = ( !LB3_counter_reg_bit[3] ) + ( GND ) + ( BB1L3 );
BB1L30 = SUM(BB1L30_adder_eqn);

--BB1L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~30 at MLABCELL_X39_Y6_N39
BB1L31_adder_eqn = ( !LB3_counter_reg_bit[3] ) + ( GND ) + ( BB1L3 );
BB1L31 = CARRY(BB1L31_adder_eqn);


--BB1L34 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~1 at LABCELL_X36_Y5_N9
BB1L34_adder_eqn = ( !LB4_counter_reg_bit[3] ) + ( GND ) + ( BB1L39 );
BB1L34 = SUM(BB1L34_adder_eqn);

--BB1L35 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~2 at LABCELL_X36_Y5_N9
BB1L35_adder_eqn = ( !LB4_counter_reg_bit[3] ) + ( GND ) + ( BB1L39 );
BB1L35 = CARRY(BB1L35_adder_eqn);


--BB1L38 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~5 at LABCELL_X36_Y5_N6
BB1L38_adder_eqn = ( !LB4_counter_reg_bit[2] ) + ( GND ) + ( BB1L43 );
BB1L38 = SUM(BB1L38_adder_eqn);

--BB1L39 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~6 at LABCELL_X36_Y5_N6
BB1L39_adder_eqn = ( !LB4_counter_reg_bit[2] ) + ( GND ) + ( BB1L43 );
BB1L39 = CARRY(BB1L39_adder_eqn);


--BB1L42 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~9 at LABCELL_X36_Y5_N3
BB1L42_adder_eqn = ( !LB4_counter_reg_bit[1] ) + ( GND ) + ( BB1L47 );
BB1L42 = SUM(BB1L42_adder_eqn);

--BB1L43 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~10 at LABCELL_X36_Y5_N3
BB1L43_adder_eqn = ( !LB4_counter_reg_bit[1] ) + ( GND ) + ( BB1L47 );
BB1L43 = CARRY(BB1L43_adder_eqn);


--BB1L46 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~13 at LABCELL_X36_Y5_N0
BB1L46_adder_eqn = ( !LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BB1L46 = SUM(BB1L46_adder_eqn);

--BB1L47 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~14 at LABCELL_X36_Y5_N0
BB1L47_adder_eqn = ( !LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BB1L47 = CARRY(BB1L47_adder_eqn);


--BB1L50 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~17 at LABCELL_X36_Y5_N15
BB1L50_adder_eqn = ( !LB4_counter_reg_bit[5] ) + ( GND ) + ( BB1L55 );
BB1L50 = SUM(BB1L50_adder_eqn);

--BB1L51 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~18 at LABCELL_X36_Y5_N15
BB1L51_adder_eqn = ( !LB4_counter_reg_bit[5] ) + ( GND ) + ( BB1L55 );
BB1L51 = CARRY(BB1L51_adder_eqn);


--BB1L54 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~21 at LABCELL_X36_Y5_N12
BB1L54_adder_eqn = ( !LB4_counter_reg_bit[4] ) + ( GND ) + ( BB1L35 );
BB1L54 = SUM(BB1L54_adder_eqn);

--BB1L55 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~22 at LABCELL_X36_Y5_N12
BB1L55_adder_eqn = ( !LB4_counter_reg_bit[4] ) + ( GND ) + ( BB1L35 );
BB1L55 = CARRY(BB1L55_adder_eqn);


--BB1L58 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~25 at LABCELL_X36_Y5_N21
BB1L58_adder_eqn = ( !GB4_full_dff ) + ( VCC ) + ( BB1L63 );
BB1L58 = SUM(BB1L58_adder_eqn);


--BB1L62 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~29 at LABCELL_X36_Y5_N18
BB1L62_adder_eqn = ( !LB4_counter_reg_bit[6] ) + ( GND ) + ( BB1L51 );
BB1L62 = SUM(BB1L62_adder_eqn);

--BB1L63 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~30 at LABCELL_X36_Y5_N18
BB1L63_adder_eqn = ( !LB4_counter_reg_bit[6] ) + ( GND ) + ( BB1L51 );
BB1L63 = CARRY(BB1L63_adder_eqn);


--MB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X37_Y7_N30
MB3_counter_comb_bita0_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3_counter_comb_bita0 = SUM(MB3_counter_comb_bita0_adder_eqn);

--MB3L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X37_Y7_N30
MB3L4_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3L4 = CARRY(MB3L4_adder_eqn);


--MB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X37_Y7_N33
MB3_counter_comb_bita1_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L4 );
MB3_counter_comb_bita1 = SUM(MB3_counter_comb_bita1_adder_eqn);

--MB3L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X37_Y7_N33
MB3L8_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L4 );
MB3L8 = CARRY(MB3L8_adder_eqn);


--MB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X37_Y7_N36
MB3_counter_comb_bita2_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L8 );
MB3_counter_comb_bita2 = SUM(MB3_counter_comb_bita2_adder_eqn);

--MB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X37_Y7_N36
MB3L12_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L8 );
MB3L12 = CARRY(MB3L12_adder_eqn);


--MB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X37_Y7_N39
MB3_counter_comb_bita3_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L12 );
MB3_counter_comb_bita3 = SUM(MB3_counter_comb_bita3_adder_eqn);

--MB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X37_Y7_N39
MB3L16_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L12 );
MB3L16 = CARRY(MB3L16_adder_eqn);


--MB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X37_Y7_N42
MB3_counter_comb_bita4_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L16 );
MB3_counter_comb_bita4 = SUM(MB3_counter_comb_bita4_adder_eqn);

--MB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X37_Y7_N42
MB3L20_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L16 );
MB3L20 = CARRY(MB3L20_adder_eqn);


--MB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X37_Y7_N45
MB3_counter_comb_bita5_adder_eqn = ( MB3_counter_reg_bit[5] ) + ( GND ) + ( MB3L20 );
MB3_counter_comb_bita5 = SUM(MB3_counter_comb_bita5_adder_eqn);

--MB3L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X37_Y7_N45
MB3L24_adder_eqn = ( MB3_counter_reg_bit[5] ) + ( GND ) + ( MB3L20 );
MB3L24 = CARRY(MB3L24_adder_eqn);


--MB3_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X37_Y7_N48
MB3_counter_comb_bita6_adder_eqn = ( MB3_counter_reg_bit[6] ) + ( GND ) + ( MB3L24 );
MB3_counter_comb_bita6 = SUM(MB3_counter_comb_bita6_adder_eqn);


--KB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X37_Y6_N0
KB3_counter_comb_bita0_adder_eqn = ( KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB3_counter_comb_bita0 = SUM(KB3_counter_comb_bita0_adder_eqn);

--KB3L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X37_Y6_N0
KB3L4_adder_eqn = ( KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB3L4 = CARRY(KB3L4_adder_eqn);


--KB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X37_Y6_N3
KB3_counter_comb_bita1_adder_eqn = ( KB3_counter_reg_bit[1] ) + ( GND ) + ( KB3L4 );
KB3_counter_comb_bita1 = SUM(KB3_counter_comb_bita1_adder_eqn);

--KB3L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X37_Y6_N3
KB3L8_adder_eqn = ( KB3_counter_reg_bit[1] ) + ( GND ) + ( KB3L4 );
KB3L8 = CARRY(KB3L8_adder_eqn);


--KB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X37_Y6_N6
KB3_counter_comb_bita2_adder_eqn = ( KB3_counter_reg_bit[2] ) + ( GND ) + ( KB3L8 );
KB3_counter_comb_bita2 = SUM(KB3_counter_comb_bita2_adder_eqn);

--KB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X37_Y6_N6
KB3L12_adder_eqn = ( KB3_counter_reg_bit[2] ) + ( GND ) + ( KB3L8 );
KB3L12 = CARRY(KB3L12_adder_eqn);


--KB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X37_Y6_N9
KB3_counter_comb_bita3_adder_eqn = ( KB3_counter_reg_bit[3] ) + ( GND ) + ( KB3L12 );
KB3_counter_comb_bita3 = SUM(KB3_counter_comb_bita3_adder_eqn);

--KB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X37_Y6_N9
KB3L16_adder_eqn = ( KB3_counter_reg_bit[3] ) + ( GND ) + ( KB3L12 );
KB3L16 = CARRY(KB3L16_adder_eqn);


--KB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X37_Y6_N12
KB3_counter_comb_bita4_adder_eqn = ( KB3_counter_reg_bit[4] ) + ( GND ) + ( KB3L16 );
KB3_counter_comb_bita4 = SUM(KB3_counter_comb_bita4_adder_eqn);

--KB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X37_Y6_N12
KB3L20_adder_eqn = ( KB3_counter_reg_bit[4] ) + ( GND ) + ( KB3L16 );
KB3L20 = CARRY(KB3L20_adder_eqn);


--KB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X37_Y6_N15
KB3_counter_comb_bita5_adder_eqn = ( KB3_counter_reg_bit[5] ) + ( GND ) + ( KB3L20 );
KB3_counter_comb_bita5 = SUM(KB3_counter_comb_bita5_adder_eqn);


--LB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X37_Y5_N38
--register power-up is low

LB4_counter_reg_bit[2] = DFFEAS(LB4_counter_comb_bita2, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X37_Y5_N35
--register power-up is low

LB4_counter_reg_bit[1] = DFFEAS(LB4_counter_comb_bita1, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X37_Y5_N32
--register power-up is low

LB4_counter_reg_bit[0] = DFFEAS(LB4_counter_comb_bita0, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X37_Y5_N47
--register power-up is low

LB4_counter_reg_bit[5] = DFFEAS(LB4_counter_comb_bita5, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X37_Y5_N44
--register power-up is low

LB4_counter_reg_bit[4] = DFFEAS(LB4_counter_comb_bita4, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X37_Y5_N41
--register power-up is low

LB4_counter_reg_bit[3] = DFFEAS(LB4_counter_comb_bita3, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--LB4_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X37_Y5_N50
--register power-up is low

LB4_counter_reg_bit[6] = DFFEAS(LB4_counter_comb_bita6, GLOBAL(A1L38),  ,  , GB4L42,  ,  , !A1L119,  );


--MB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X37_Y7_N0
MB4_counter_comb_bita0_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4_counter_comb_bita0 = SUM(MB4_counter_comb_bita0_adder_eqn);

--MB4L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X37_Y7_N0
MB4L4_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4L4 = CARRY(MB4L4_adder_eqn);


--MB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X37_Y7_N3
MB4_counter_comb_bita1_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L4 );
MB4_counter_comb_bita1 = SUM(MB4_counter_comb_bita1_adder_eqn);

--MB4L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X37_Y7_N3
MB4L8_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L4 );
MB4L8 = CARRY(MB4L8_adder_eqn);


--MB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X37_Y7_N6
MB4_counter_comb_bita2_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L8 );
MB4_counter_comb_bita2 = SUM(MB4_counter_comb_bita2_adder_eqn);

--MB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X37_Y7_N6
MB4L12_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L8 );
MB4L12 = CARRY(MB4L12_adder_eqn);


--MB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X37_Y7_N9
MB4_counter_comb_bita3_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L12 );
MB4_counter_comb_bita3 = SUM(MB4_counter_comb_bita3_adder_eqn);

--MB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X37_Y7_N9
MB4L16_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L12 );
MB4L16 = CARRY(MB4L16_adder_eqn);


--MB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X37_Y7_N12
MB4_counter_comb_bita4_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L16 );
MB4_counter_comb_bita4 = SUM(MB4_counter_comb_bita4_adder_eqn);

--MB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X37_Y7_N12
MB4L20_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L16 );
MB4L20 = CARRY(MB4L20_adder_eqn);


--MB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X37_Y7_N15
MB4_counter_comb_bita5_adder_eqn = ( MB4_counter_reg_bit[5] ) + ( GND ) + ( MB4L20 );
MB4_counter_comb_bita5 = SUM(MB4_counter_comb_bita5_adder_eqn);

--MB4L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X37_Y7_N15
MB4L24_adder_eqn = ( MB4_counter_reg_bit[5] ) + ( GND ) + ( MB4L20 );
MB4L24 = CARRY(MB4L24_adder_eqn);


--MB4_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X37_Y7_N18
MB4_counter_comb_bita6_adder_eqn = ( MB4_counter_reg_bit[6] ) + ( GND ) + ( MB4L24 );
MB4_counter_comb_bita6 = SUM(MB4_counter_comb_bita6_adder_eqn);


--KB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X42_Y7_N0
KB4_counter_comb_bita0_adder_eqn = ( KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB4_counter_comb_bita0 = SUM(KB4_counter_comb_bita0_adder_eqn);

--KB4L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X42_Y7_N0
KB4L4_adder_eqn = ( KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB4L4 = CARRY(KB4L4_adder_eqn);


--KB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X42_Y7_N3
KB4_counter_comb_bita1_adder_eqn = ( KB4_counter_reg_bit[1] ) + ( GND ) + ( KB4L4 );
KB4_counter_comb_bita1 = SUM(KB4_counter_comb_bita1_adder_eqn);

--KB4L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X42_Y7_N3
KB4L8_adder_eqn = ( KB4_counter_reg_bit[1] ) + ( GND ) + ( KB4L4 );
KB4L8 = CARRY(KB4L8_adder_eqn);


--KB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X42_Y7_N6
KB4_counter_comb_bita2_adder_eqn = ( KB4_counter_reg_bit[2] ) + ( GND ) + ( KB4L8 );
KB4_counter_comb_bita2 = SUM(KB4_counter_comb_bita2_adder_eqn);

--KB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X42_Y7_N6
KB4L12_adder_eqn = ( KB4_counter_reg_bit[2] ) + ( GND ) + ( KB4L8 );
KB4L12 = CARRY(KB4L12_adder_eqn);


--KB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X42_Y7_N9
KB4_counter_comb_bita3_adder_eqn = ( KB4_counter_reg_bit[3] ) + ( GND ) + ( KB4L12 );
KB4_counter_comb_bita3 = SUM(KB4_counter_comb_bita3_adder_eqn);

--KB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X42_Y7_N9
KB4L16_adder_eqn = ( KB4_counter_reg_bit[3] ) + ( GND ) + ( KB4L12 );
KB4L16 = CARRY(KB4L16_adder_eqn);


--KB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X42_Y7_N12
KB4_counter_comb_bita4_adder_eqn = ( KB4_counter_reg_bit[4] ) + ( GND ) + ( KB4L16 );
KB4_counter_comb_bita4 = SUM(KB4_counter_comb_bita4_adder_eqn);

--KB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X42_Y7_N12
KB4L20_adder_eqn = ( KB4_counter_reg_bit[4] ) + ( GND ) + ( KB4L16 );
KB4L20 = CARRY(KB4L20_adder_eqn);


--KB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X42_Y7_N15
KB4_counter_comb_bita5_adder_eqn = ( KB4_counter_reg_bit[5] ) + ( GND ) + ( KB4L20 );
KB4_counter_comb_bita5 = SUM(KB4_counter_comb_bita5_adder_eqn);


--YB1_ram_block3a30 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a30 at M10K_X26_Y7_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a30_PORT_A_data_in = VCC;
YB1_ram_block3a30_PORT_A_data_in_reg = DFFE(YB1_ram_block3a30_PORT_A_data_in, YB1_ram_block3a30_clock_0, , , );
YB1_ram_block3a30_PORT_B_data_in = UB1_ram_rom_data_reg[14];
YB1_ram_block3a30_PORT_B_data_in_reg = DFFE(YB1_ram_block3a30_PORT_B_data_in, YB1_ram_block3a30_clock_1, , , );
YB1_ram_block3a30_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a30_PORT_A_address_reg = DFFE(YB1_ram_block3a30_PORT_A_address, YB1_ram_block3a30_clock_0, , , );
YB1_ram_block3a30_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a30_PORT_B_address_reg = DFFE(YB1_ram_block3a30_PORT_B_address, YB1_ram_block3a30_clock_1, , , );
YB1_ram_block3a30_PORT_A_write_enable = GND;
YB1_ram_block3a30_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a30_PORT_A_write_enable, YB1_ram_block3a30_clock_0, , , );
YB1_ram_block3a30_PORT_A_read_enable = VCC;
YB1_ram_block3a30_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a30_PORT_A_read_enable, YB1_ram_block3a30_clock_0, , , );
YB1_ram_block3a30_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a30_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a30_PORT_B_write_enable, YB1_ram_block3a30_clock_1, , , );
YB1_ram_block3a30_PORT_B_read_enable = VCC;
YB1_ram_block3a30_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a30_PORT_B_read_enable, YB1_ram_block3a30_clock_1, , , );
YB1_ram_block3a30_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a30_clock_1 = A1L5;
YB1_ram_block3a30_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a30_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a30_PORT_A_data_out = MEMORY(YB1_ram_block3a30_PORT_A_data_in_reg, YB1_ram_block3a30_PORT_B_data_in_reg, YB1_ram_block3a30_PORT_A_address_reg, YB1_ram_block3a30_PORT_B_address_reg, YB1_ram_block3a30_PORT_A_write_enable_reg, YB1_ram_block3a30_PORT_A_read_enable_reg, YB1_ram_block3a30_PORT_B_write_enable_reg, YB1_ram_block3a30_PORT_B_read_enable_reg, , , YB1_ram_block3a30_clock_0, YB1_ram_block3a30_clock_1, YB1_ram_block3a30_clock_enable_0, YB1_ram_block3a30_clock_enable_1, , , , );
YB1_ram_block3a30_PORT_A_data_out_reg = DFFE(YB1_ram_block3a30_PORT_A_data_out, YB1_ram_block3a30_clock_0, , , );
YB1_ram_block3a30 = YB1_ram_block3a30_PORT_A_data_out_reg[0];

--YB1M2059 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a30~PORTBDATAOUT0 at M10K_X26_Y7_N0
YB1M2059_PORT_A_data_in = VCC;
YB1M2059_PORT_A_data_in_reg = DFFE(YB1M2059_PORT_A_data_in, YB1M2059_clock_0, , , );
YB1M2059_PORT_B_data_in = UB1_ram_rom_data_reg[14];
YB1M2059_PORT_B_data_in_reg = DFFE(YB1M2059_PORT_B_data_in, YB1M2059_clock_1, , , );
YB1M2059_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M2059_PORT_A_address_reg = DFFE(YB1M2059_PORT_A_address, YB1M2059_clock_0, , , );
YB1M2059_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M2059_PORT_B_address_reg = DFFE(YB1M2059_PORT_B_address, YB1M2059_clock_1, , , );
YB1M2059_PORT_A_write_enable = GND;
YB1M2059_PORT_A_write_enable_reg = DFFE(YB1M2059_PORT_A_write_enable, YB1M2059_clock_0, , , );
YB1M2059_PORT_A_read_enable = VCC;
YB1M2059_PORT_A_read_enable_reg = DFFE(YB1M2059_PORT_A_read_enable, YB1M2059_clock_0, , , );
YB1M2059_PORT_B_write_enable = ZB2L2;
YB1M2059_PORT_B_write_enable_reg = DFFE(YB1M2059_PORT_B_write_enable, YB1M2059_clock_1, , , );
YB1M2059_PORT_B_read_enable = VCC;
YB1M2059_PORT_B_read_enable_reg = DFFE(YB1M2059_PORT_B_read_enable, YB1M2059_clock_1, , , );
YB1M2059_clock_0 = GLOBAL(A1L38);
YB1M2059_clock_1 = A1L5;
YB1M2059_clock_enable_0 = F1_data_address_reg[13];
YB1M2059_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M2059_PORT_B_data_out = MEMORY(YB1M2059_PORT_A_data_in_reg, YB1M2059_PORT_B_data_in_reg, YB1M2059_PORT_A_address_reg, YB1M2059_PORT_B_address_reg, YB1M2059_PORT_A_write_enable_reg, YB1M2059_PORT_A_read_enable_reg, YB1M2059_PORT_B_write_enable_reg, YB1M2059_PORT_B_read_enable_reg, , , YB1M2059_clock_0, YB1M2059_clock_1, YB1M2059_clock_enable_0, YB1M2059_clock_enable_1, , , , );
YB1M2059 = YB1M2059_PORT_B_data_out[0];


--YB1_ram_block3a14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a14 at M10K_X26_Y8_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a14_PORT_A_data_in = VCC;
YB1_ram_block3a14_PORT_A_data_in_reg = DFFE(YB1_ram_block3a14_PORT_A_data_in, YB1_ram_block3a14_clock_0, , , );
YB1_ram_block3a14_PORT_B_data_in = UB1_ram_rom_data_reg[14];
YB1_ram_block3a14_PORT_B_data_in_reg = DFFE(YB1_ram_block3a14_PORT_B_data_in, YB1_ram_block3a14_clock_1, , , );
YB1_ram_block3a14_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a14_PORT_A_address_reg = DFFE(YB1_ram_block3a14_PORT_A_address, YB1_ram_block3a14_clock_0, , , );
YB1_ram_block3a14_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a14_PORT_B_address_reg = DFFE(YB1_ram_block3a14_PORT_B_address, YB1_ram_block3a14_clock_1, , , );
YB1_ram_block3a14_PORT_A_write_enable = GND;
YB1_ram_block3a14_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a14_PORT_A_write_enable, YB1_ram_block3a14_clock_0, , , );
YB1_ram_block3a14_PORT_A_read_enable = VCC;
YB1_ram_block3a14_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a14_PORT_A_read_enable, YB1_ram_block3a14_clock_0, , , );
YB1_ram_block3a14_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a14_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a14_PORT_B_write_enable, YB1_ram_block3a14_clock_1, , , );
YB1_ram_block3a14_PORT_B_read_enable = VCC;
YB1_ram_block3a14_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a14_PORT_B_read_enable, YB1_ram_block3a14_clock_1, , , );
YB1_ram_block3a14_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a14_clock_1 = A1L5;
YB1_ram_block3a14_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a14_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a14_PORT_A_data_out = MEMORY(YB1_ram_block3a14_PORT_A_data_in_reg, YB1_ram_block3a14_PORT_B_data_in_reg, YB1_ram_block3a14_PORT_A_address_reg, YB1_ram_block3a14_PORT_B_address_reg, YB1_ram_block3a14_PORT_A_write_enable_reg, YB1_ram_block3a14_PORT_A_read_enable_reg, YB1_ram_block3a14_PORT_B_write_enable_reg, YB1_ram_block3a14_PORT_B_read_enable_reg, , , YB1_ram_block3a14_clock_0, YB1_ram_block3a14_clock_1, YB1_ram_block3a14_clock_enable_0, YB1_ram_block3a14_clock_enable_1, , , , );
YB1_ram_block3a14_PORT_A_data_out_reg = DFFE(YB1_ram_block3a14_PORT_A_data_out, YB1_ram_block3a14_clock_0, , , );
YB1_ram_block3a14 = YB1_ram_block3a14_PORT_A_data_out_reg[0];

--YB1M1003 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a14~PORTBDATAOUT0 at M10K_X26_Y8_N0
YB1M1003_PORT_A_data_in = VCC;
YB1M1003_PORT_A_data_in_reg = DFFE(YB1M1003_PORT_A_data_in, YB1M1003_clock_0, , , );
YB1M1003_PORT_B_data_in = UB1_ram_rom_data_reg[14];
YB1M1003_PORT_B_data_in_reg = DFFE(YB1M1003_PORT_B_data_in, YB1M1003_clock_1, , , );
YB1M1003_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1003_PORT_A_address_reg = DFFE(YB1M1003_PORT_A_address, YB1M1003_clock_0, , , );
YB1M1003_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1003_PORT_B_address_reg = DFFE(YB1M1003_PORT_B_address, YB1M1003_clock_1, , , );
YB1M1003_PORT_A_write_enable = GND;
YB1M1003_PORT_A_write_enable_reg = DFFE(YB1M1003_PORT_A_write_enable, YB1M1003_clock_0, , , );
YB1M1003_PORT_A_read_enable = VCC;
YB1M1003_PORT_A_read_enable_reg = DFFE(YB1M1003_PORT_A_read_enable, YB1M1003_clock_0, , , );
YB1M1003_PORT_B_write_enable = ZB2L1;
YB1M1003_PORT_B_write_enable_reg = DFFE(YB1M1003_PORT_B_write_enable, YB1M1003_clock_1, , , );
YB1M1003_PORT_B_read_enable = VCC;
YB1M1003_PORT_B_read_enable_reg = DFFE(YB1M1003_PORT_B_read_enable, YB1M1003_clock_1, , , );
YB1M1003_clock_0 = GLOBAL(A1L38);
YB1M1003_clock_1 = A1L5;
YB1M1003_clock_enable_0 = !F1_data_address_reg[13];
YB1M1003_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M1003_PORT_B_data_out = MEMORY(YB1M1003_PORT_A_data_in_reg, YB1M1003_PORT_B_data_in_reg, YB1M1003_PORT_A_address_reg, YB1M1003_PORT_B_address_reg, YB1M1003_PORT_A_write_enable_reg, YB1M1003_PORT_A_read_enable_reg, YB1M1003_PORT_B_write_enable_reg, YB1M1003_PORT_B_read_enable_reg, , , YB1M1003_clock_0, YB1M1003_clock_1, YB1M1003_clock_enable_0, YB1M1003_clock_enable_1, , , , );
YB1M1003 = YB1M1003_PORT_B_data_out[0];


--BB1_data_out_shift_reg[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21] at FF_X39_Y7_N53
--register power-up is low

BB1_data_out_shift_reg[21] = DFFEAS(BB1L99, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a19 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a19 at M10K_X26_Y3_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a19_PORT_A_data_in = VCC;
YB1_ram_block3a19_PORT_A_data_in_reg = DFFE(YB1_ram_block3a19_PORT_A_data_in, YB1_ram_block3a19_clock_0, , , );
YB1_ram_block3a19_PORT_B_data_in = UB1_ram_rom_data_reg[3];
YB1_ram_block3a19_PORT_B_data_in_reg = DFFE(YB1_ram_block3a19_PORT_B_data_in, YB1_ram_block3a19_clock_1, , , );
YB1_ram_block3a19_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a19_PORT_A_address_reg = DFFE(YB1_ram_block3a19_PORT_A_address, YB1_ram_block3a19_clock_0, , , );
YB1_ram_block3a19_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a19_PORT_B_address_reg = DFFE(YB1_ram_block3a19_PORT_B_address, YB1_ram_block3a19_clock_1, , , );
YB1_ram_block3a19_PORT_A_write_enable = GND;
YB1_ram_block3a19_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a19_PORT_A_write_enable, YB1_ram_block3a19_clock_0, , , );
YB1_ram_block3a19_PORT_A_read_enable = VCC;
YB1_ram_block3a19_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a19_PORT_A_read_enable, YB1_ram_block3a19_clock_0, , , );
YB1_ram_block3a19_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a19_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a19_PORT_B_write_enable, YB1_ram_block3a19_clock_1, , , );
YB1_ram_block3a19_PORT_B_read_enable = VCC;
YB1_ram_block3a19_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a19_PORT_B_read_enable, YB1_ram_block3a19_clock_1, , , );
YB1_ram_block3a19_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a19_clock_1 = A1L5;
YB1_ram_block3a19_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a19_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a19_PORT_A_data_out = MEMORY(YB1_ram_block3a19_PORT_A_data_in_reg, YB1_ram_block3a19_PORT_B_data_in_reg, YB1_ram_block3a19_PORT_A_address_reg, YB1_ram_block3a19_PORT_B_address_reg, YB1_ram_block3a19_PORT_A_write_enable_reg, YB1_ram_block3a19_PORT_A_read_enable_reg, YB1_ram_block3a19_PORT_B_write_enable_reg, YB1_ram_block3a19_PORT_B_read_enable_reg, , , YB1_ram_block3a19_clock_0, YB1_ram_block3a19_clock_1, YB1_ram_block3a19_clock_enable_0, YB1_ram_block3a19_clock_enable_1, , , , );
YB1_ram_block3a19_PORT_A_data_out_reg = DFFE(YB1_ram_block3a19_PORT_A_data_out, YB1_ram_block3a19_clock_0, , , );
YB1_ram_block3a19 = YB1_ram_block3a19_PORT_A_data_out_reg[0];

--YB1M1333 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a19~PORTBDATAOUT0 at M10K_X26_Y3_N0
YB1M1333_PORT_A_data_in = VCC;
YB1M1333_PORT_A_data_in_reg = DFFE(YB1M1333_PORT_A_data_in, YB1M1333_clock_0, , , );
YB1M1333_PORT_B_data_in = UB1_ram_rom_data_reg[3];
YB1M1333_PORT_B_data_in_reg = DFFE(YB1M1333_PORT_B_data_in, YB1M1333_clock_1, , , );
YB1M1333_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1333_PORT_A_address_reg = DFFE(YB1M1333_PORT_A_address, YB1M1333_clock_0, , , );
YB1M1333_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1333_PORT_B_address_reg = DFFE(YB1M1333_PORT_B_address, YB1M1333_clock_1, , , );
YB1M1333_PORT_A_write_enable = GND;
YB1M1333_PORT_A_write_enable_reg = DFFE(YB1M1333_PORT_A_write_enable, YB1M1333_clock_0, , , );
YB1M1333_PORT_A_read_enable = VCC;
YB1M1333_PORT_A_read_enable_reg = DFFE(YB1M1333_PORT_A_read_enable, YB1M1333_clock_0, , , );
YB1M1333_PORT_B_write_enable = ZB2L2;
YB1M1333_PORT_B_write_enable_reg = DFFE(YB1M1333_PORT_B_write_enable, YB1M1333_clock_1, , , );
YB1M1333_PORT_B_read_enable = VCC;
YB1M1333_PORT_B_read_enable_reg = DFFE(YB1M1333_PORT_B_read_enable, YB1M1333_clock_1, , , );
YB1M1333_clock_0 = GLOBAL(A1L38);
YB1M1333_clock_1 = A1L5;
YB1M1333_clock_enable_0 = F1_data_address_reg[13];
YB1M1333_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1333_PORT_B_data_out = MEMORY(YB1M1333_PORT_A_data_in_reg, YB1M1333_PORT_B_data_in_reg, YB1M1333_PORT_A_address_reg, YB1M1333_PORT_B_address_reg, YB1M1333_PORT_A_write_enable_reg, YB1M1333_PORT_A_read_enable_reg, YB1M1333_PORT_B_write_enable_reg, YB1M1333_PORT_B_read_enable_reg, , , YB1M1333_clock_0, YB1M1333_clock_1, YB1M1333_clock_enable_0, YB1M1333_clock_enable_1, , , , );
YB1M1333 = YB1M1333_PORT_B_data_out[0];


--YB1_ram_block3a3 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a3 at M10K_X26_Y4_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a3_PORT_A_data_in = VCC;
YB1_ram_block3a3_PORT_A_data_in_reg = DFFE(YB1_ram_block3a3_PORT_A_data_in, YB1_ram_block3a3_clock_0, , , );
YB1_ram_block3a3_PORT_B_data_in = UB1_ram_rom_data_reg[3];
YB1_ram_block3a3_PORT_B_data_in_reg = DFFE(YB1_ram_block3a3_PORT_B_data_in, YB1_ram_block3a3_clock_1, , , );
YB1_ram_block3a3_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a3_PORT_A_address_reg = DFFE(YB1_ram_block3a3_PORT_A_address, YB1_ram_block3a3_clock_0, , , );
YB1_ram_block3a3_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a3_PORT_B_address_reg = DFFE(YB1_ram_block3a3_PORT_B_address, YB1_ram_block3a3_clock_1, , , );
YB1_ram_block3a3_PORT_A_write_enable = GND;
YB1_ram_block3a3_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a3_PORT_A_write_enable, YB1_ram_block3a3_clock_0, , , );
YB1_ram_block3a3_PORT_A_read_enable = VCC;
YB1_ram_block3a3_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a3_PORT_A_read_enable, YB1_ram_block3a3_clock_0, , , );
YB1_ram_block3a3_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a3_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a3_PORT_B_write_enable, YB1_ram_block3a3_clock_1, , , );
YB1_ram_block3a3_PORT_B_read_enable = VCC;
YB1_ram_block3a3_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a3_PORT_B_read_enable, YB1_ram_block3a3_clock_1, , , );
YB1_ram_block3a3_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a3_clock_1 = A1L5;
YB1_ram_block3a3_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a3_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a3_PORT_A_data_out = MEMORY(YB1_ram_block3a3_PORT_A_data_in_reg, YB1_ram_block3a3_PORT_B_data_in_reg, YB1_ram_block3a3_PORT_A_address_reg, YB1_ram_block3a3_PORT_B_address_reg, YB1_ram_block3a3_PORT_A_write_enable_reg, YB1_ram_block3a3_PORT_A_read_enable_reg, YB1_ram_block3a3_PORT_B_write_enable_reg, YB1_ram_block3a3_PORT_B_read_enable_reg, , , YB1_ram_block3a3_clock_0, YB1_ram_block3a3_clock_1, YB1_ram_block3a3_clock_enable_0, YB1_ram_block3a3_clock_enable_1, , , , );
YB1_ram_block3a3_PORT_A_data_out_reg = DFFE(YB1_ram_block3a3_PORT_A_data_out, YB1_ram_block3a3_clock_0, , , );
YB1_ram_block3a3 = YB1_ram_block3a3_PORT_A_data_out_reg[0];

--YB1M277 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a3~PORTBDATAOUT0 at M10K_X26_Y4_N0
YB1M277_PORT_A_data_in = VCC;
YB1M277_PORT_A_data_in_reg = DFFE(YB1M277_PORT_A_data_in, YB1M277_clock_0, , , );
YB1M277_PORT_B_data_in = UB1_ram_rom_data_reg[3];
YB1M277_PORT_B_data_in_reg = DFFE(YB1M277_PORT_B_data_in, YB1M277_clock_1, , , );
YB1M277_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M277_PORT_A_address_reg = DFFE(YB1M277_PORT_A_address, YB1M277_clock_0, , , );
YB1M277_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M277_PORT_B_address_reg = DFFE(YB1M277_PORT_B_address, YB1M277_clock_1, , , );
YB1M277_PORT_A_write_enable = GND;
YB1M277_PORT_A_write_enable_reg = DFFE(YB1M277_PORT_A_write_enable, YB1M277_clock_0, , , );
YB1M277_PORT_A_read_enable = VCC;
YB1M277_PORT_A_read_enable_reg = DFFE(YB1M277_PORT_A_read_enable, YB1M277_clock_0, , , );
YB1M277_PORT_B_write_enable = ZB2L1;
YB1M277_PORT_B_write_enable_reg = DFFE(YB1M277_PORT_B_write_enable, YB1M277_clock_1, , , );
YB1M277_PORT_B_read_enable = VCC;
YB1M277_PORT_B_read_enable_reg = DFFE(YB1M277_PORT_B_read_enable, YB1M277_clock_1, , , );
YB1M277_clock_0 = GLOBAL(A1L38);
YB1M277_clock_1 = A1L5;
YB1M277_clock_enable_0 = !F1_data_address_reg[13];
YB1M277_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M277_PORT_B_data_out = MEMORY(YB1M277_PORT_A_data_in_reg, YB1M277_PORT_B_data_in_reg, YB1M277_PORT_A_address_reg, YB1M277_PORT_B_address_reg, YB1M277_PORT_A_write_enable_reg, YB1M277_PORT_A_read_enable_reg, YB1M277_PORT_B_write_enable_reg, YB1M277_PORT_B_read_enable_reg, , , YB1M277_clock_0, YB1M277_clock_1, YB1M277_clock_enable_0, YB1M277_clock_enable_1, , , , );
YB1M277 = YB1M277_PORT_B_data_out[0];


--F1L2 is dj_roomba_3000:dj_roomba|Add1~1 at LABCELL_X16_Y6_N39
F1L2_adder_eqn = ( F1_data_address_reg[13] ) + ( GND ) + ( F1L55 );
F1L2 = SUM(F1L2_adder_eqn);


--H1_count_sig[10] is generic_counter:uut|count_sig[10] at FF_X17_Y4_N31
--register power-up is low

H1_count_sig[10] = DFFEAS(H1L2, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[3] is generic_counter:uut|count_sig[3] at FF_X17_Y4_N11
--register power-up is low

H1_count_sig[3] = DFFEAS(H1L6, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[12] is generic_counter:uut|count_sig[12] at FF_X17_Y4_N38
--register power-up is low

H1_count_sig[12] = DFFEAS(H1L10, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[7] is generic_counter:uut|count_sig[7] at FF_X17_Y4_N23
--register power-up is low

H1_count_sig[7] = DFFEAS(H1L14, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[5] is generic_counter:uut|count_sig[5] at FF_X17_Y4_N17
--register power-up is low

H1_count_sig[5] = DFFEAS(H1L18, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[6] is generic_counter:uut|count_sig[6] at FF_X17_Y4_N20
--register power-up is low

H1_count_sig[6] = DFFEAS(H1L22, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[8] is generic_counter:uut|count_sig[8] at FF_X17_Y4_N25
--register power-up is low

H1_count_sig[8] = DFFEAS(H1L26, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[9] is generic_counter:uut|count_sig[9] at FF_X17_Y4_N29
--register power-up is low

H1_count_sig[9] = DFFEAS(H1L30, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[4] is generic_counter:uut|count_sig[4] at FF_X17_Y4_N14
--register power-up is low

H1_count_sig[4] = DFFEAS(H1L34, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[11] is generic_counter:uut|count_sig[11] at FF_X17_Y4_N35
--register power-up is low

H1_count_sig[11] = DFFEAS(H1L38, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[0] is generic_counter:uut|count_sig[0] at FF_X17_Y4_N2
--register power-up is low

H1_count_sig[0] = DFFEAS(H1L42, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[1] is generic_counter:uut|count_sig[1] at FF_X17_Y4_N5
--register power-up is low

H1_count_sig[1] = DFFEAS(H1L46, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--H1_count_sig[2] is generic_counter:uut|count_sig[2] at FF_X17_Y4_N7
--register power-up is low

H1_count_sig[2] = DFFEAS(H1L50, GLOBAL(A1L38), A1L119,  ,  ,  ,  , H1L69,  );


--F1L6 is dj_roomba_3000:dj_roomba|Add1~5 at LABCELL_X16_Y6_N0
F1L6_adder_eqn = ( F1_data_address_reg[0] ) + ( VCC ) + ( !VCC );
F1L6 = SUM(F1L6_adder_eqn);

--F1L7 is dj_roomba_3000:dj_roomba|Add1~6 at LABCELL_X16_Y6_N0
F1L7_adder_eqn = ( F1_data_address_reg[0] ) + ( VCC ) + ( !VCC );
F1L7 = CARRY(F1L7_adder_eqn);


--F1L10 is dj_roomba_3000:dj_roomba|Add1~9 at LABCELL_X16_Y6_N3
F1L10_adder_eqn = ( F1_data_address_reg[1] ) + ( GND ) + ( F1L7 );
F1L10 = SUM(F1L10_adder_eqn);

--F1L11 is dj_roomba_3000:dj_roomba|Add1~10 at LABCELL_X16_Y6_N3
F1L11_adder_eqn = ( F1_data_address_reg[1] ) + ( GND ) + ( F1L7 );
F1L11 = CARRY(F1L11_adder_eqn);


--F1L14 is dj_roomba_3000:dj_roomba|Add1~13 at LABCELL_X16_Y6_N6
F1L14_adder_eqn = ( F1_data_address_reg[2] ) + ( GND ) + ( F1L11 );
F1L14 = SUM(F1L14_adder_eqn);

--F1L15 is dj_roomba_3000:dj_roomba|Add1~14 at LABCELL_X16_Y6_N6
F1L15_adder_eqn = ( F1_data_address_reg[2] ) + ( GND ) + ( F1L11 );
F1L15 = CARRY(F1L15_adder_eqn);


--F1L18 is dj_roomba_3000:dj_roomba|Add1~17 at LABCELL_X16_Y6_N9
F1L18_adder_eqn = ( F1_data_address_reg[3] ) + ( GND ) + ( F1L15 );
F1L18 = SUM(F1L18_adder_eqn);

--F1L19 is dj_roomba_3000:dj_roomba|Add1~18 at LABCELL_X16_Y6_N9
F1L19_adder_eqn = ( F1_data_address_reg[3] ) + ( GND ) + ( F1L15 );
F1L19 = CARRY(F1L19_adder_eqn);


--F1L22 is dj_roomba_3000:dj_roomba|Add1~21 at LABCELL_X16_Y6_N12
F1L22_adder_eqn = ( F1_data_address_reg[4] ) + ( GND ) + ( F1L19 );
F1L22 = SUM(F1L22_adder_eqn);

--F1L23 is dj_roomba_3000:dj_roomba|Add1~22 at LABCELL_X16_Y6_N12
F1L23_adder_eqn = ( F1_data_address_reg[4] ) + ( GND ) + ( F1L19 );
F1L23 = CARRY(F1L23_adder_eqn);


--F1L26 is dj_roomba_3000:dj_roomba|Add1~25 at LABCELL_X16_Y6_N15
F1L26_adder_eqn = ( F1_data_address_reg[5] ) + ( GND ) + ( F1L23 );
F1L26 = SUM(F1L26_adder_eqn);

--F1L27 is dj_roomba_3000:dj_roomba|Add1~26 at LABCELL_X16_Y6_N15
F1L27_adder_eqn = ( F1_data_address_reg[5] ) + ( GND ) + ( F1L23 );
F1L27 = CARRY(F1L27_adder_eqn);


--F1L30 is dj_roomba_3000:dj_roomba|Add1~29 at LABCELL_X16_Y6_N18
F1L30_adder_eqn = ( F1_data_address_reg[6] ) + ( GND ) + ( F1L27 );
F1L30 = SUM(F1L30_adder_eqn);

--F1L31 is dj_roomba_3000:dj_roomba|Add1~30 at LABCELL_X16_Y6_N18
F1L31_adder_eqn = ( F1_data_address_reg[6] ) + ( GND ) + ( F1L27 );
F1L31 = CARRY(F1L31_adder_eqn);


--F1L34 is dj_roomba_3000:dj_roomba|Add1~33 at LABCELL_X16_Y6_N21
F1L34_adder_eqn = ( F1_data_address_reg[7] ) + ( GND ) + ( F1L31 );
F1L34 = SUM(F1L34_adder_eqn);

--F1L35 is dj_roomba_3000:dj_roomba|Add1~34 at LABCELL_X16_Y6_N21
F1L35_adder_eqn = ( F1_data_address_reg[7] ) + ( GND ) + ( F1L31 );
F1L35 = CARRY(F1L35_adder_eqn);


--F1L38 is dj_roomba_3000:dj_roomba|Add1~37 at LABCELL_X16_Y6_N24
F1L38_adder_eqn = ( F1_data_address_reg[8] ) + ( GND ) + ( F1L35 );
F1L38 = SUM(F1L38_adder_eqn);

--F1L39 is dj_roomba_3000:dj_roomba|Add1~38 at LABCELL_X16_Y6_N24
F1L39_adder_eqn = ( F1_data_address_reg[8] ) + ( GND ) + ( F1L35 );
F1L39 = CARRY(F1L39_adder_eqn);


--F1L42 is dj_roomba_3000:dj_roomba|Add1~41 at LABCELL_X16_Y6_N27
F1L42_adder_eqn = ( F1_data_address_reg[9] ) + ( GND ) + ( F1L39 );
F1L42 = SUM(F1L42_adder_eqn);

--F1L43 is dj_roomba_3000:dj_roomba|Add1~42 at LABCELL_X16_Y6_N27
F1L43_adder_eqn = ( F1_data_address_reg[9] ) + ( GND ) + ( F1L39 );
F1L43 = CARRY(F1L43_adder_eqn);


--F1L46 is dj_roomba_3000:dj_roomba|Add1~45 at LABCELL_X16_Y6_N30
F1L46_adder_eqn = ( F1_data_address_reg[10] ) + ( GND ) + ( F1L43 );
F1L46 = SUM(F1L46_adder_eqn);

--F1L47 is dj_roomba_3000:dj_roomba|Add1~46 at LABCELL_X16_Y6_N30
F1L47_adder_eqn = ( F1_data_address_reg[10] ) + ( GND ) + ( F1L43 );
F1L47 = CARRY(F1L47_adder_eqn);


--F1L50 is dj_roomba_3000:dj_roomba|Add1~49 at LABCELL_X16_Y6_N33
F1L50_adder_eqn = ( F1_data_address_reg[11] ) + ( GND ) + ( F1L47 );
F1L50 = SUM(F1L50_adder_eqn);

--F1L51 is dj_roomba_3000:dj_roomba|Add1~50 at LABCELL_X16_Y6_N33
F1L51_adder_eqn = ( F1_data_address_reg[11] ) + ( GND ) + ( F1L47 );
F1L51 = CARRY(F1L51_adder_eqn);


--F1L54 is dj_roomba_3000:dj_roomba|Add1~53 at LABCELL_X16_Y6_N36
F1L54_adder_eqn = ( F1_data_address_reg[12] ) + ( GND ) + ( F1L51 );
F1L54 = SUM(F1L54_adder_eqn);

--F1L55 is dj_roomba_3000:dj_roomba|Add1~54 at LABCELL_X16_Y6_N36
F1L55_adder_eqn = ( F1_data_address_reg[12] ) + ( GND ) + ( F1L51 );
F1L55 = CARRY(F1L55_adder_eqn);


--UB2_ram_rom_data_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at FF_X8_Y2_N25
--register power-up is low

UB2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L5, UB2L48, UB2_ram_rom_data_reg[5], UB2L22, UB2L53);


--D1_data_to_transfer[5] is audio_and_video_config:cfg|data_to_transfer[5] at FF_X33_Y2_N4
--register power-up is low

D1_data_to_transfer[5] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[5],  , !A1L119, VCC);


--D1_data_to_transfer[7] is audio_and_video_config:cfg|data_to_transfer[7] at FF_X34_Y4_N29
--register power-up is low

D1_data_to_transfer[7] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[7],  , !A1L119, VCC);


--D1_data_to_transfer[4] is audio_and_video_config:cfg|data_to_transfer[4] at FF_X33_Y2_N46
--register power-up is low

D1_data_to_transfer[4] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[4],  , !A1L119, VCC);


--D1_num_bits_to_transfer[0] is audio_and_video_config:cfg|num_bits_to_transfer[0] at FF_X35_Y4_N14
--register power-up is low

D1_num_bits_to_transfer[0] = DFFEAS(D1L16, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--Y1_current_byte[1] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1] at FF_X34_Y4_N59
--register power-up is low

Y1_current_byte[1] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[1],  , !A1L119, VCC);


--Y1_current_byte[3] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3] at FF_X33_Y4_N35
--register power-up is low

Y1_current_byte[3] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[3],  , !A1L119, VCC);


--Y1_current_byte[0] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0] at FF_X34_Y4_N16
--register power-up is low

Y1_current_byte[0] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[0],  , !A1L119, VCC);


--Y1_current_byte[2] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2] at FF_X33_Y4_N1
--register power-up is low

Y1_current_byte[2] = DFFEAS( , GLOBAL(A1L38),  ,  , Y1L36, D1_data_to_transfer[2],  , !A1L119, VCC);


--D1_data_to_transfer[6] is audio_and_video_config:cfg|data_to_transfer[6] at FF_X33_Y2_N37
--register power-up is low

D1_data_to_transfer[6] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[6],  , !A1L119, VCC);


--X1L14 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~13 at LABCELL_X31_Y4_N18
X1L14_adder_eqn = ( X1_clk_counter[7] ) + ( GND ) + ( X1L19 );
X1L14 = SUM(X1L14_adder_eqn);

--X1L15 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~14 at LABCELL_X31_Y4_N18
X1L15_adder_eqn = ( X1_clk_counter[7] ) + ( GND ) + ( X1L19 );
X1L15 = CARRY(X1L15_adder_eqn);


--W1_rom_address_counter[2] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2] at FF_X33_Y3_N38
--register power-up is low

W1_rom_address_counter[2] = DFFEAS(W1L1, GLOBAL(A1L38),  ,  , W1L95,  ,  , !A1L119,  );


--W1_rom_address_counter[3] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3] at FF_X33_Y3_N56
--register power-up is low

W1_rom_address_counter[3] = DFFEAS(W1L2, GLOBAL(A1L38),  ,  , W1L95,  ,  , !A1L119,  );


--W1_rom_address_counter[4] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4] at FF_X34_Y3_N14
--register power-up is low

W1_rom_address_counter[4] = DFFEAS(W1L3, GLOBAL(A1L38),  ,  , W1L95,  ,  , !A1L119,  );


--W1_rom_address_counter[5] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5] at FF_X33_Y3_N14
--register power-up is low

W1_rom_address_counter[5] = DFFEAS(W1L4, GLOBAL(A1L38),  ,  , W1L95,  ,  , !A1L119,  );


--W1_s_i2c_auto_init.AUTO_STATE_4_WAIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT at FF_X35_Y4_N47
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_4_WAIT = DFFEAS(W1L47, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--X1L18 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~17 at LABCELL_X31_Y4_N15
X1L18_adder_eqn = ( X1_clk_counter[6] ) + ( GND ) + ( X1L23 );
X1L18 = SUM(X1L18_adder_eqn);

--X1L19 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~18 at LABCELL_X31_Y4_N15
X1L19_adder_eqn = ( X1_clk_counter[6] ) + ( GND ) + ( X1L23 );
X1L19 = CARRY(X1L19_adder_eqn);


--X1L22 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~21 at LABCELL_X31_Y4_N12
X1L22_adder_eqn = ( X1_clk_counter[5] ) + ( GND ) + ( X1L27 );
X1L22 = SUM(X1L22_adder_eqn);

--X1L23 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~22 at LABCELL_X31_Y4_N12
X1L23_adder_eqn = ( X1_clk_counter[5] ) + ( GND ) + ( X1L27 );
X1L23 = CARRY(X1L23_adder_eqn);


--X1L26 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~25 at LABCELL_X31_Y4_N9
X1L26_adder_eqn = ( X1_clk_counter[4] ) + ( GND ) + ( X1L31 );
X1L26 = SUM(X1L26_adder_eqn);

--X1L27 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~26 at LABCELL_X31_Y4_N9
X1L27_adder_eqn = ( X1_clk_counter[4] ) + ( GND ) + ( X1L31 );
X1L27 = CARRY(X1L27_adder_eqn);


--X1L30 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~29 at LABCELL_X31_Y4_N6
X1L30_adder_eqn = ( X1_clk_counter[3] ) + ( GND ) + ( X1L35 );
X1L30 = SUM(X1L30_adder_eqn);

--X1L31 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~30 at LABCELL_X31_Y4_N6
X1L31_adder_eqn = ( X1_clk_counter[3] ) + ( GND ) + ( X1L35 );
X1L31 = CARRY(X1L31_adder_eqn);


--X1L34 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~33 at LABCELL_X31_Y4_N3
X1L34_adder_eqn = ( X1_clk_counter[2] ) + ( GND ) + ( X1L39 );
X1L34 = SUM(X1L34_adder_eqn);

--X1L35 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~34 at LABCELL_X31_Y4_N3
X1L35_adder_eqn = ( X1_clk_counter[2] ) + ( GND ) + ( X1L39 );
X1L35 = CARRY(X1L35_adder_eqn);


--X1L38 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~37 at LABCELL_X31_Y4_N0
X1L38_adder_eqn = ( X1_clk_counter[1] ) + ( VCC ) + ( !VCC );
X1L38 = SUM(X1L38_adder_eqn);

--X1L39 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~38 at LABCELL_X31_Y4_N0
X1L39_adder_eqn = ( X1_clk_counter[1] ) + ( VCC ) + ( !VCC );
X1L39 = CARRY(X1L39_adder_eqn);


--LB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X40_Y6_N6
LB3_counter_comb_bita2_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( BB1L67 ) + ( LB3L7 );
LB3_counter_comb_bita2 = SUM(LB3_counter_comb_bita2_adder_eqn);

--LB3L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X40_Y6_N6
LB3L11_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( BB1L67 ) + ( LB3L7 );
LB3L11 = CARRY(LB3L11_adder_eqn);


--LB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X40_Y6_N3
LB3_counter_comb_bita1_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( BB1L67 ) + ( LB3L3 );
LB3_counter_comb_bita1 = SUM(LB3_counter_comb_bita1_adder_eqn);

--LB3L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X40_Y6_N3
LB3L7_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( BB1L67 ) + ( LB3L3 );
LB3L7 = CARRY(LB3L7_adder_eqn);


--LB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X40_Y6_N0
LB3_counter_comb_bita0_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3_counter_comb_bita0 = SUM(LB3_counter_comb_bita0_adder_eqn);

--LB3L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X40_Y6_N0
LB3L3_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3L3 = CARRY(LB3L3_adder_eqn);


--LB3_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X40_Y6_N18
LB3_counter_comb_bita6_adder_eqn = ( LB3_counter_reg_bit[6] ) + ( BB1L67 ) + ( LB3L23 );
LB3_counter_comb_bita6 = SUM(LB3_counter_comb_bita6_adder_eqn);


--LB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X40_Y6_N15
LB3_counter_comb_bita5_adder_eqn = ( LB3_counter_reg_bit[5] ) + ( BB1L67 ) + ( LB3L19 );
LB3_counter_comb_bita5 = SUM(LB3_counter_comb_bita5_adder_eqn);

--LB3L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X40_Y6_N15
LB3L23_adder_eqn = ( LB3_counter_reg_bit[5] ) + ( BB1L67 ) + ( LB3L19 );
LB3L23 = CARRY(LB3L23_adder_eqn);


--LB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X40_Y6_N12
LB3_counter_comb_bita4_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( BB1L67 ) + ( LB3L15 );
LB3_counter_comb_bita4 = SUM(LB3_counter_comb_bita4_adder_eqn);

--LB3L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X40_Y6_N12
LB3L19_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( BB1L67 ) + ( LB3L15 );
LB3L19 = CARRY(LB3L19_adder_eqn);


--LB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X40_Y6_N9
LB3_counter_comb_bita3_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( BB1L67 ) + ( LB3L11 );
LB3_counter_comb_bita3 = SUM(LB3_counter_comb_bita3_adder_eqn);

--LB3L15 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X40_Y6_N9
LB3L15_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( BB1L67 ) + ( LB3L11 );
LB3L15 = CARRY(LB3L15_adder_eqn);


--LB2_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X27_Y6_N33
LB2_counter_comb_bita1_adder_eqn = ( LB2_counter_reg_bit[1] ) + ( !AB1L6 ) + ( LB2L3 );
LB2_counter_comb_bita1 = SUM(LB2_counter_comb_bita1_adder_eqn);

--LB2L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X27_Y6_N33
LB2L7_adder_eqn = ( LB2_counter_reg_bit[1] ) + ( !AB1L6 ) + ( LB2L3 );
LB2L7 = CARRY(LB2L7_adder_eqn);


--E1_done_adc_channel_sync is audio_codec:codec|done_adc_channel_sync at FF_X28_Y6_N17
--register power-up is low

E1_done_adc_channel_sync = DFFEAS(E1L14, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--LB2_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X27_Y6_N30
LB2_counter_comb_bita0_adder_eqn = ( LB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB2_counter_comb_bita0 = SUM(LB2_counter_comb_bita0_adder_eqn);

--LB2L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X27_Y6_N30
LB2L3_adder_eqn = ( LB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB2L3 = CARRY(LB2L3_adder_eqn);


--LB1_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X29_Y6_N18
LB1_counter_comb_bita6_adder_eqn = ( LB1_counter_reg_bit[6] ) + ( !AB1L7 ) + ( LB1L23 );
LB1_counter_comb_bita6 = SUM(LB1_counter_comb_bita6_adder_eqn);


--LB1_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X29_Y6_N15
LB1_counter_comb_bita5_adder_eqn = ( LB1_counter_reg_bit[5] ) + ( !AB1L7 ) + ( LB1L19 );
LB1_counter_comb_bita5 = SUM(LB1_counter_comb_bita5_adder_eqn);

--LB1L23 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X29_Y6_N15
LB1L23_adder_eqn = ( LB1_counter_reg_bit[5] ) + ( !AB1L7 ) + ( LB1L19 );
LB1L23 = CARRY(LB1L23_adder_eqn);


--LB1_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X29_Y6_N12
LB1_counter_comb_bita4_adder_eqn = ( LB1_counter_reg_bit[4] ) + ( !AB1L7 ) + ( LB1L15 );
LB1_counter_comb_bita4 = SUM(LB1_counter_comb_bita4_adder_eqn);

--LB1L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X29_Y6_N12
LB1L19_adder_eqn = ( LB1_counter_reg_bit[4] ) + ( !AB1L7 ) + ( LB1L15 );
LB1L19 = CARRY(LB1L19_adder_eqn);


--LB1_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X29_Y6_N9
LB1_counter_comb_bita3_adder_eqn = ( LB1_counter_reg_bit[3] ) + ( !AB1L7 ) + ( LB1L11 );
LB1_counter_comb_bita3 = SUM(LB1_counter_comb_bita3_adder_eqn);

--LB1L15 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X29_Y6_N9
LB1L15_adder_eqn = ( LB1_counter_reg_bit[3] ) + ( !AB1L7 ) + ( LB1L11 );
LB1L15 = CARRY(LB1L15_adder_eqn);


--LB1_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X29_Y6_N6
LB1_counter_comb_bita2_adder_eqn = ( LB1_counter_reg_bit[2] ) + ( !AB1L7 ) + ( LB1L7 );
LB1_counter_comb_bita2 = SUM(LB1_counter_comb_bita2_adder_eqn);

--LB1L11 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X29_Y6_N6
LB1L11_adder_eqn = ( LB1_counter_reg_bit[2] ) + ( !AB1L7 ) + ( LB1L7 );
LB1L11 = CARRY(LB1L11_adder_eqn);


--LB1_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X29_Y6_N3
LB1_counter_comb_bita1_adder_eqn = ( LB1_counter_reg_bit[1] ) + ( !AB1L7 ) + ( LB1L3 );
LB1_counter_comb_bita1 = SUM(LB1_counter_comb_bita1_adder_eqn);

--LB1L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X29_Y6_N3
LB1L7_adder_eqn = ( LB1_counter_reg_bit[1] ) + ( !AB1L7 ) + ( LB1L3 );
LB1L7 = CARRY(LB1L7_adder_eqn);


--LB1_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X29_Y6_N0
LB1_counter_comb_bita0_adder_eqn = ( LB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB1_counter_comb_bita0 = SUM(LB1_counter_comb_bita0_adder_eqn);

--LB1L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X29_Y6_N0
LB1L3_adder_eqn = ( LB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB1L3 = CARRY(LB1L3_adder_eqn);


--LB2_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X27_Y6_N48
LB2_counter_comb_bita6_adder_eqn = ( LB2_counter_reg_bit[6] ) + ( !AB1L6 ) + ( LB2L23 );
LB2_counter_comb_bita6 = SUM(LB2_counter_comb_bita6_adder_eqn);


--LB2_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X27_Y6_N45
LB2_counter_comb_bita5_adder_eqn = ( LB2_counter_reg_bit[5] ) + ( !AB1L6 ) + ( LB2L19 );
LB2_counter_comb_bita5 = SUM(LB2_counter_comb_bita5_adder_eqn);

--LB2L23 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X27_Y6_N45
LB2L23_adder_eqn = ( LB2_counter_reg_bit[5] ) + ( !AB1L6 ) + ( LB2L19 );
LB2L23 = CARRY(LB2L23_adder_eqn);


--LB2_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X27_Y6_N42
LB2_counter_comb_bita4_adder_eqn = ( LB2_counter_reg_bit[4] ) + ( !AB1L6 ) + ( LB2L15 );
LB2_counter_comb_bita4 = SUM(LB2_counter_comb_bita4_adder_eqn);

--LB2L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X27_Y6_N42
LB2L19_adder_eqn = ( LB2_counter_reg_bit[4] ) + ( !AB1L6 ) + ( LB2L15 );
LB2L19 = CARRY(LB2L19_adder_eqn);


--LB2_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X27_Y6_N39
LB2_counter_comb_bita3_adder_eqn = ( LB2_counter_reg_bit[3] ) + ( !AB1L6 ) + ( LB2L11 );
LB2_counter_comb_bita3 = SUM(LB2_counter_comb_bita3_adder_eqn);

--LB2L15 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X27_Y6_N39
LB2L15_adder_eqn = ( LB2_counter_reg_bit[3] ) + ( !AB1L6 ) + ( LB2L11 );
LB2L15 = CARRY(LB2L15_adder_eqn);


--LB2_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X27_Y6_N36
LB2_counter_comb_bita2_adder_eqn = ( LB2_counter_reg_bit[2] ) + ( !AB1L6 ) + ( LB2L7 );
LB2_counter_comb_bita2 = SUM(LB2_counter_comb_bita2_adder_eqn);

--LB2L11 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X27_Y6_N36
LB2L11_adder_eqn = ( LB2_counter_reg_bit[2] ) + ( !AB1L6 ) + ( LB2L7 );
LB2L11 = CARRY(LB2L11_adder_eqn);


--LB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X37_Y5_N36
LB4_counter_comb_bita2_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( BB1L68 ) + ( LB4L7 );
LB4_counter_comb_bita2 = SUM(LB4_counter_comb_bita2_adder_eqn);

--LB4L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X37_Y5_N36
LB4L11_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( BB1L68 ) + ( LB4L7 );
LB4L11 = CARRY(LB4L11_adder_eqn);


--LB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X37_Y5_N33
LB4_counter_comb_bita1_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( BB1L68 ) + ( LB4L3 );
LB4_counter_comb_bita1 = SUM(LB4_counter_comb_bita1_adder_eqn);

--LB4L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X37_Y5_N33
LB4L7_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( BB1L68 ) + ( LB4L3 );
LB4L7 = CARRY(LB4L7_adder_eqn);


--LB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X37_Y5_N30
LB4_counter_comb_bita0_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4_counter_comb_bita0 = SUM(LB4_counter_comb_bita0_adder_eqn);

--LB4L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X37_Y5_N30
LB4L3_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4L3 = CARRY(LB4L3_adder_eqn);


--LB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X37_Y5_N45
LB4_counter_comb_bita5_adder_eqn = ( LB4_counter_reg_bit[5] ) + ( BB1L68 ) + ( LB4L19 );
LB4_counter_comb_bita5 = SUM(LB4_counter_comb_bita5_adder_eqn);

--LB4L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X37_Y5_N45
LB4L23_adder_eqn = ( LB4_counter_reg_bit[5] ) + ( BB1L68 ) + ( LB4L19 );
LB4L23 = CARRY(LB4L23_adder_eqn);


--LB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X37_Y5_N42
LB4_counter_comb_bita4_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( BB1L68 ) + ( LB4L15 );
LB4_counter_comb_bita4 = SUM(LB4_counter_comb_bita4_adder_eqn);

--LB4L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X37_Y5_N42
LB4L19_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( BB1L68 ) + ( LB4L15 );
LB4L19 = CARRY(LB4L19_adder_eqn);


--LB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X37_Y5_N39
LB4_counter_comb_bita3_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( BB1L68 ) + ( LB4L11 );
LB4_counter_comb_bita3 = SUM(LB4_counter_comb_bita3_adder_eqn);

--LB4L15 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X37_Y5_N39
LB4L15_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( BB1L68 ) + ( LB4L11 );
LB4L15 = CARRY(LB4L15_adder_eqn);


--LB4_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X37_Y5_N48
LB4_counter_comb_bita6_adder_eqn = ( LB4_counter_reg_bit[6] ) + ( BB1L68 ) + ( LB4L23 );
LB4_counter_comb_bita6 = SUM(LB4_counter_comb_bita6_adder_eqn);


--YB1_ram_block3a29 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a29 at M10K_X41_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a29_PORT_A_data_in = VCC;
YB1_ram_block3a29_PORT_A_data_in_reg = DFFE(YB1_ram_block3a29_PORT_A_data_in, YB1_ram_block3a29_clock_0, , , );
YB1_ram_block3a29_PORT_B_data_in = UB1_ram_rom_data_reg[13];
YB1_ram_block3a29_PORT_B_data_in_reg = DFFE(YB1_ram_block3a29_PORT_B_data_in, YB1_ram_block3a29_clock_1, , , );
YB1_ram_block3a29_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a29_PORT_A_address_reg = DFFE(YB1_ram_block3a29_PORT_A_address, YB1_ram_block3a29_clock_0, , , );
YB1_ram_block3a29_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a29_PORT_B_address_reg = DFFE(YB1_ram_block3a29_PORT_B_address, YB1_ram_block3a29_clock_1, , , );
YB1_ram_block3a29_PORT_A_write_enable = GND;
YB1_ram_block3a29_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a29_PORT_A_write_enable, YB1_ram_block3a29_clock_0, , , );
YB1_ram_block3a29_PORT_A_read_enable = VCC;
YB1_ram_block3a29_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a29_PORT_A_read_enable, YB1_ram_block3a29_clock_0, , , );
YB1_ram_block3a29_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a29_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a29_PORT_B_write_enable, YB1_ram_block3a29_clock_1, , , );
YB1_ram_block3a29_PORT_B_read_enable = VCC;
YB1_ram_block3a29_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a29_PORT_B_read_enable, YB1_ram_block3a29_clock_1, , , );
YB1_ram_block3a29_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a29_clock_1 = A1L5;
YB1_ram_block3a29_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a29_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a29_PORT_A_data_out = MEMORY(YB1_ram_block3a29_PORT_A_data_in_reg, YB1_ram_block3a29_PORT_B_data_in_reg, YB1_ram_block3a29_PORT_A_address_reg, YB1_ram_block3a29_PORT_B_address_reg, YB1_ram_block3a29_PORT_A_write_enable_reg, YB1_ram_block3a29_PORT_A_read_enable_reg, YB1_ram_block3a29_PORT_B_write_enable_reg, YB1_ram_block3a29_PORT_B_read_enable_reg, , , YB1_ram_block3a29_clock_0, YB1_ram_block3a29_clock_1, YB1_ram_block3a29_clock_enable_0, YB1_ram_block3a29_clock_enable_1, , , , );
YB1_ram_block3a29_PORT_A_data_out_reg = DFFE(YB1_ram_block3a29_PORT_A_data_out, YB1_ram_block3a29_clock_0, , , );
YB1_ram_block3a29 = YB1_ram_block3a29_PORT_A_data_out_reg[0];

--YB1M1993 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a29~PORTBDATAOUT0 at M10K_X41_Y2_N0
YB1M1993_PORT_A_data_in = VCC;
YB1M1993_PORT_A_data_in_reg = DFFE(YB1M1993_PORT_A_data_in, YB1M1993_clock_0, , , );
YB1M1993_PORT_B_data_in = UB1_ram_rom_data_reg[13];
YB1M1993_PORT_B_data_in_reg = DFFE(YB1M1993_PORT_B_data_in, YB1M1993_clock_1, , , );
YB1M1993_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1993_PORT_A_address_reg = DFFE(YB1M1993_PORT_A_address, YB1M1993_clock_0, , , );
YB1M1993_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1993_PORT_B_address_reg = DFFE(YB1M1993_PORT_B_address, YB1M1993_clock_1, , , );
YB1M1993_PORT_A_write_enable = GND;
YB1M1993_PORT_A_write_enable_reg = DFFE(YB1M1993_PORT_A_write_enable, YB1M1993_clock_0, , , );
YB1M1993_PORT_A_read_enable = VCC;
YB1M1993_PORT_A_read_enable_reg = DFFE(YB1M1993_PORT_A_read_enable, YB1M1993_clock_0, , , );
YB1M1993_PORT_B_write_enable = ZB2L2;
YB1M1993_PORT_B_write_enable_reg = DFFE(YB1M1993_PORT_B_write_enable, YB1M1993_clock_1, , , );
YB1M1993_PORT_B_read_enable = VCC;
YB1M1993_PORT_B_read_enable_reg = DFFE(YB1M1993_PORT_B_read_enable, YB1M1993_clock_1, , , );
YB1M1993_clock_0 = GLOBAL(A1L38);
YB1M1993_clock_1 = A1L5;
YB1M1993_clock_enable_0 = F1_data_address_reg[13];
YB1M1993_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1993_PORT_B_data_out = MEMORY(YB1M1993_PORT_A_data_in_reg, YB1M1993_PORT_B_data_in_reg, YB1M1993_PORT_A_address_reg, YB1M1993_PORT_B_address_reg, YB1M1993_PORT_A_write_enable_reg, YB1M1993_PORT_A_read_enable_reg, YB1M1993_PORT_B_write_enable_reg, YB1M1993_PORT_B_read_enable_reg, , , YB1M1993_clock_0, YB1M1993_clock_1, YB1M1993_clock_enable_0, YB1M1993_clock_enable_1, , , , );
YB1M1993 = YB1M1993_PORT_B_data_out[0];


--YB1_ram_block3a13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a13 at M10K_X38_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a13_PORT_A_data_in = VCC;
YB1_ram_block3a13_PORT_A_data_in_reg = DFFE(YB1_ram_block3a13_PORT_A_data_in, YB1_ram_block3a13_clock_0, , , );
YB1_ram_block3a13_PORT_B_data_in = UB1_ram_rom_data_reg[13];
YB1_ram_block3a13_PORT_B_data_in_reg = DFFE(YB1_ram_block3a13_PORT_B_data_in, YB1_ram_block3a13_clock_1, , , );
YB1_ram_block3a13_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a13_PORT_A_address_reg = DFFE(YB1_ram_block3a13_PORT_A_address, YB1_ram_block3a13_clock_0, , , );
YB1_ram_block3a13_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a13_PORT_B_address_reg = DFFE(YB1_ram_block3a13_PORT_B_address, YB1_ram_block3a13_clock_1, , , );
YB1_ram_block3a13_PORT_A_write_enable = GND;
YB1_ram_block3a13_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a13_PORT_A_write_enable, YB1_ram_block3a13_clock_0, , , );
YB1_ram_block3a13_PORT_A_read_enable = VCC;
YB1_ram_block3a13_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a13_PORT_A_read_enable, YB1_ram_block3a13_clock_0, , , );
YB1_ram_block3a13_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a13_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a13_PORT_B_write_enable, YB1_ram_block3a13_clock_1, , , );
YB1_ram_block3a13_PORT_B_read_enable = VCC;
YB1_ram_block3a13_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a13_PORT_B_read_enable, YB1_ram_block3a13_clock_1, , , );
YB1_ram_block3a13_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a13_clock_1 = A1L5;
YB1_ram_block3a13_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a13_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a13_PORT_A_data_out = MEMORY(YB1_ram_block3a13_PORT_A_data_in_reg, YB1_ram_block3a13_PORT_B_data_in_reg, YB1_ram_block3a13_PORT_A_address_reg, YB1_ram_block3a13_PORT_B_address_reg, YB1_ram_block3a13_PORT_A_write_enable_reg, YB1_ram_block3a13_PORT_A_read_enable_reg, YB1_ram_block3a13_PORT_B_write_enable_reg, YB1_ram_block3a13_PORT_B_read_enable_reg, , , YB1_ram_block3a13_clock_0, YB1_ram_block3a13_clock_1, YB1_ram_block3a13_clock_enable_0, YB1_ram_block3a13_clock_enable_1, , , , );
YB1_ram_block3a13_PORT_A_data_out_reg = DFFE(YB1_ram_block3a13_PORT_A_data_out, YB1_ram_block3a13_clock_0, , , );
YB1_ram_block3a13 = YB1_ram_block3a13_PORT_A_data_out_reg[0];

--YB1M937 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a13~PORTBDATAOUT0 at M10K_X38_Y2_N0
YB1M937_PORT_A_data_in = VCC;
YB1M937_PORT_A_data_in_reg = DFFE(YB1M937_PORT_A_data_in, YB1M937_clock_0, , , );
YB1M937_PORT_B_data_in = UB1_ram_rom_data_reg[13];
YB1M937_PORT_B_data_in_reg = DFFE(YB1M937_PORT_B_data_in, YB1M937_clock_1, , , );
YB1M937_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M937_PORT_A_address_reg = DFFE(YB1M937_PORT_A_address, YB1M937_clock_0, , , );
YB1M937_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M937_PORT_B_address_reg = DFFE(YB1M937_PORT_B_address, YB1M937_clock_1, , , );
YB1M937_PORT_A_write_enable = GND;
YB1M937_PORT_A_write_enable_reg = DFFE(YB1M937_PORT_A_write_enable, YB1M937_clock_0, , , );
YB1M937_PORT_A_read_enable = VCC;
YB1M937_PORT_A_read_enable_reg = DFFE(YB1M937_PORT_A_read_enable, YB1M937_clock_0, , , );
YB1M937_PORT_B_write_enable = ZB2L1;
YB1M937_PORT_B_write_enable_reg = DFFE(YB1M937_PORT_B_write_enable, YB1M937_clock_1, , , );
YB1M937_PORT_B_read_enable = VCC;
YB1M937_PORT_B_read_enable_reg = DFFE(YB1M937_PORT_B_read_enable, YB1M937_clock_1, , , );
YB1M937_clock_0 = GLOBAL(A1L38);
YB1M937_clock_1 = A1L5;
YB1M937_clock_enable_0 = !F1_data_address_reg[13];
YB1M937_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M937_PORT_B_data_out = MEMORY(YB1M937_PORT_A_data_in_reg, YB1M937_PORT_B_data_in_reg, YB1M937_PORT_A_address_reg, YB1M937_PORT_B_address_reg, YB1M937_PORT_A_write_enable_reg, YB1M937_PORT_A_read_enable_reg, YB1M937_PORT_B_write_enable_reg, YB1M937_PORT_B_read_enable_reg, , , YB1M937_clock_0, YB1M937_clock_1, YB1M937_clock_enable_0, YB1M937_clock_enable_1, , , , );
YB1M937 = YB1M937_PORT_B_data_out[0];


--BB1_data_out_shift_reg[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20] at FF_X39_Y7_N55
--register power-up is low

BB1_data_out_shift_reg[20] = DFFEAS(BB1L100, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a20 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a20 at M10K_X5_Y3_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a20_PORT_A_data_in = VCC;
YB1_ram_block3a20_PORT_A_data_in_reg = DFFE(YB1_ram_block3a20_PORT_A_data_in, YB1_ram_block3a20_clock_0, , , );
YB1_ram_block3a20_PORT_B_data_in = UB1_ram_rom_data_reg[4];
YB1_ram_block3a20_PORT_B_data_in_reg = DFFE(YB1_ram_block3a20_PORT_B_data_in, YB1_ram_block3a20_clock_1, , , );
YB1_ram_block3a20_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a20_PORT_A_address_reg = DFFE(YB1_ram_block3a20_PORT_A_address, YB1_ram_block3a20_clock_0, , , );
YB1_ram_block3a20_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a20_PORT_B_address_reg = DFFE(YB1_ram_block3a20_PORT_B_address, YB1_ram_block3a20_clock_1, , , );
YB1_ram_block3a20_PORT_A_write_enable = GND;
YB1_ram_block3a20_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a20_PORT_A_write_enable, YB1_ram_block3a20_clock_0, , , );
YB1_ram_block3a20_PORT_A_read_enable = VCC;
YB1_ram_block3a20_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a20_PORT_A_read_enable, YB1_ram_block3a20_clock_0, , , );
YB1_ram_block3a20_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a20_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a20_PORT_B_write_enable, YB1_ram_block3a20_clock_1, , , );
YB1_ram_block3a20_PORT_B_read_enable = VCC;
YB1_ram_block3a20_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a20_PORT_B_read_enable, YB1_ram_block3a20_clock_1, , , );
YB1_ram_block3a20_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a20_clock_1 = A1L5;
YB1_ram_block3a20_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a20_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a20_PORT_A_data_out = MEMORY(YB1_ram_block3a20_PORT_A_data_in_reg, YB1_ram_block3a20_PORT_B_data_in_reg, YB1_ram_block3a20_PORT_A_address_reg, YB1_ram_block3a20_PORT_B_address_reg, YB1_ram_block3a20_PORT_A_write_enable_reg, YB1_ram_block3a20_PORT_A_read_enable_reg, YB1_ram_block3a20_PORT_B_write_enable_reg, YB1_ram_block3a20_PORT_B_read_enable_reg, , , YB1_ram_block3a20_clock_0, YB1_ram_block3a20_clock_1, YB1_ram_block3a20_clock_enable_0, YB1_ram_block3a20_clock_enable_1, , , , );
YB1_ram_block3a20_PORT_A_data_out_reg = DFFE(YB1_ram_block3a20_PORT_A_data_out, YB1_ram_block3a20_clock_0, , , );
YB1_ram_block3a20 = YB1_ram_block3a20_PORT_A_data_out_reg[0];

--YB1M1399 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a20~PORTBDATAOUT0 at M10K_X5_Y3_N0
YB1M1399_PORT_A_data_in = VCC;
YB1M1399_PORT_A_data_in_reg = DFFE(YB1M1399_PORT_A_data_in, YB1M1399_clock_0, , , );
YB1M1399_PORT_B_data_in = UB1_ram_rom_data_reg[4];
YB1M1399_PORT_B_data_in_reg = DFFE(YB1M1399_PORT_B_data_in, YB1M1399_clock_1, , , );
YB1M1399_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1399_PORT_A_address_reg = DFFE(YB1M1399_PORT_A_address, YB1M1399_clock_0, , , );
YB1M1399_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1399_PORT_B_address_reg = DFFE(YB1M1399_PORT_B_address, YB1M1399_clock_1, , , );
YB1M1399_PORT_A_write_enable = GND;
YB1M1399_PORT_A_write_enable_reg = DFFE(YB1M1399_PORT_A_write_enable, YB1M1399_clock_0, , , );
YB1M1399_PORT_A_read_enable = VCC;
YB1M1399_PORT_A_read_enable_reg = DFFE(YB1M1399_PORT_A_read_enable, YB1M1399_clock_0, , , );
YB1M1399_PORT_B_write_enable = ZB2L2;
YB1M1399_PORT_B_write_enable_reg = DFFE(YB1M1399_PORT_B_write_enable, YB1M1399_clock_1, , , );
YB1M1399_PORT_B_read_enable = VCC;
YB1M1399_PORT_B_read_enable_reg = DFFE(YB1M1399_PORT_B_read_enable, YB1M1399_clock_1, , , );
YB1M1399_clock_0 = GLOBAL(A1L38);
YB1M1399_clock_1 = A1L5;
YB1M1399_clock_enable_0 = F1_data_address_reg[13];
YB1M1399_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1399_PORT_B_data_out = MEMORY(YB1M1399_PORT_A_data_in_reg, YB1M1399_PORT_B_data_in_reg, YB1M1399_PORT_A_address_reg, YB1M1399_PORT_B_address_reg, YB1M1399_PORT_A_write_enable_reg, YB1M1399_PORT_A_read_enable_reg, YB1M1399_PORT_B_write_enable_reg, YB1M1399_PORT_B_read_enable_reg, , , YB1M1399_clock_0, YB1M1399_clock_1, YB1M1399_clock_enable_0, YB1M1399_clock_enable_1, , , , );
YB1M1399 = YB1M1399_PORT_B_data_out[0];


--YB1_ram_block3a4 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a4 at M10K_X5_Y5_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a4_PORT_A_data_in = VCC;
YB1_ram_block3a4_PORT_A_data_in_reg = DFFE(YB1_ram_block3a4_PORT_A_data_in, YB1_ram_block3a4_clock_0, , , );
YB1_ram_block3a4_PORT_B_data_in = UB1_ram_rom_data_reg[4];
YB1_ram_block3a4_PORT_B_data_in_reg = DFFE(YB1_ram_block3a4_PORT_B_data_in, YB1_ram_block3a4_clock_1, , , );
YB1_ram_block3a4_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a4_PORT_A_address_reg = DFFE(YB1_ram_block3a4_PORT_A_address, YB1_ram_block3a4_clock_0, , , );
YB1_ram_block3a4_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a4_PORT_B_address_reg = DFFE(YB1_ram_block3a4_PORT_B_address, YB1_ram_block3a4_clock_1, , , );
YB1_ram_block3a4_PORT_A_write_enable = GND;
YB1_ram_block3a4_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a4_PORT_A_write_enable, YB1_ram_block3a4_clock_0, , , );
YB1_ram_block3a4_PORT_A_read_enable = VCC;
YB1_ram_block3a4_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a4_PORT_A_read_enable, YB1_ram_block3a4_clock_0, , , );
YB1_ram_block3a4_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a4_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a4_PORT_B_write_enable, YB1_ram_block3a4_clock_1, , , );
YB1_ram_block3a4_PORT_B_read_enable = VCC;
YB1_ram_block3a4_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a4_PORT_B_read_enable, YB1_ram_block3a4_clock_1, , , );
YB1_ram_block3a4_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a4_clock_1 = A1L5;
YB1_ram_block3a4_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a4_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a4_PORT_A_data_out = MEMORY(YB1_ram_block3a4_PORT_A_data_in_reg, YB1_ram_block3a4_PORT_B_data_in_reg, YB1_ram_block3a4_PORT_A_address_reg, YB1_ram_block3a4_PORT_B_address_reg, YB1_ram_block3a4_PORT_A_write_enable_reg, YB1_ram_block3a4_PORT_A_read_enable_reg, YB1_ram_block3a4_PORT_B_write_enable_reg, YB1_ram_block3a4_PORT_B_read_enable_reg, , , YB1_ram_block3a4_clock_0, YB1_ram_block3a4_clock_1, YB1_ram_block3a4_clock_enable_0, YB1_ram_block3a4_clock_enable_1, , , , );
YB1_ram_block3a4_PORT_A_data_out_reg = DFFE(YB1_ram_block3a4_PORT_A_data_out, YB1_ram_block3a4_clock_0, , , );
YB1_ram_block3a4 = YB1_ram_block3a4_PORT_A_data_out_reg[0];

--YB1M343 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a4~PORTBDATAOUT0 at M10K_X5_Y5_N0
YB1M343_PORT_A_data_in = VCC;
YB1M343_PORT_A_data_in_reg = DFFE(YB1M343_PORT_A_data_in, YB1M343_clock_0, , , );
YB1M343_PORT_B_data_in = UB1_ram_rom_data_reg[4];
YB1M343_PORT_B_data_in_reg = DFFE(YB1M343_PORT_B_data_in, YB1M343_clock_1, , , );
YB1M343_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M343_PORT_A_address_reg = DFFE(YB1M343_PORT_A_address, YB1M343_clock_0, , , );
YB1M343_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M343_PORT_B_address_reg = DFFE(YB1M343_PORT_B_address, YB1M343_clock_1, , , );
YB1M343_PORT_A_write_enable = GND;
YB1M343_PORT_A_write_enable_reg = DFFE(YB1M343_PORT_A_write_enable, YB1M343_clock_0, , , );
YB1M343_PORT_A_read_enable = VCC;
YB1M343_PORT_A_read_enable_reg = DFFE(YB1M343_PORT_A_read_enable, YB1M343_clock_0, , , );
YB1M343_PORT_B_write_enable = ZB2L1;
YB1M343_PORT_B_write_enable_reg = DFFE(YB1M343_PORT_B_write_enable, YB1M343_clock_1, , , );
YB1M343_PORT_B_read_enable = VCC;
YB1M343_PORT_B_read_enable_reg = DFFE(YB1M343_PORT_B_read_enable, YB1M343_clock_1, , , );
YB1M343_clock_0 = GLOBAL(A1L38);
YB1M343_clock_1 = A1L5;
YB1M343_clock_enable_0 = !F1_data_address_reg[13];
YB1M343_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M343_PORT_B_data_out = MEMORY(YB1M343_PORT_A_data_in_reg, YB1M343_PORT_B_data_in_reg, YB1M343_PORT_A_address_reg, YB1M343_PORT_B_address_reg, YB1M343_PORT_A_write_enable_reg, YB1M343_PORT_A_read_enable_reg, YB1M343_PORT_B_write_enable_reg, YB1M343_PORT_B_read_enable_reg, , , YB1M343_clock_0, YB1M343_clock_1, YB1M343_clock_enable_0, YB1M343_clock_enable_1, , , , );
YB1M343 = YB1M343_PORT_B_data_out[0];


--UB2_ram_rom_data_reg[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at FF_X8_Y2_N56
--register power-up is low

UB2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L5, UB2L54, UB2_ram_rom_data_reg[7], UB2L22, UB2L53);


--UB2_ram_rom_data_reg[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at FF_X8_Y2_N17
--register power-up is low

UB2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L5, UB2L56, A1L6, UB2L22, UB2L53);


--UB2_ram_rom_data_reg[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at FF_X8_Y2_N10
--register power-up is low

UB2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L5, UB2L50, UB2_ram_rom_data_reg[6], UB2L22, UB2L53);


--H1L2 is generic_counter:uut|Add0~1 at LABCELL_X17_Y4_N30
H1L2_adder_eqn = ( H1_count_sig[10] ) + ( GND ) + ( H1L31 );
H1L2 = SUM(H1L2_adder_eqn);

--H1L3 is generic_counter:uut|Add0~2 at LABCELL_X17_Y4_N30
H1L3_adder_eqn = ( H1_count_sig[10] ) + ( GND ) + ( H1L31 );
H1L3 = CARRY(H1L3_adder_eqn);


--H1L6 is generic_counter:uut|Add0~5 at LABCELL_X17_Y4_N9
H1L6_adder_eqn = ( H1_count_sig[3] ) + ( GND ) + ( H1L51 );
H1L6 = SUM(H1L6_adder_eqn);

--H1L7 is generic_counter:uut|Add0~6 at LABCELL_X17_Y4_N9
H1L7_adder_eqn = ( H1_count_sig[3] ) + ( GND ) + ( H1L51 );
H1L7 = CARRY(H1L7_adder_eqn);


--H1L10 is generic_counter:uut|Add0~9 at LABCELL_X17_Y4_N36
H1L10_adder_eqn = ( H1_count_sig[12] ) + ( GND ) + ( H1L39 );
H1L10 = SUM(H1L10_adder_eqn);


--H1L14 is generic_counter:uut|Add0~13 at LABCELL_X17_Y4_N21
H1L14_adder_eqn = ( H1_count_sig[7] ) + ( GND ) + ( H1L23 );
H1L14 = SUM(H1L14_adder_eqn);

--H1L15 is generic_counter:uut|Add0~14 at LABCELL_X17_Y4_N21
H1L15_adder_eqn = ( H1_count_sig[7] ) + ( GND ) + ( H1L23 );
H1L15 = CARRY(H1L15_adder_eqn);


--H1L18 is generic_counter:uut|Add0~17 at LABCELL_X17_Y4_N15
H1L18_adder_eqn = ( H1_count_sig[5] ) + ( GND ) + ( H1L35 );
H1L18 = SUM(H1L18_adder_eqn);

--H1L19 is generic_counter:uut|Add0~18 at LABCELL_X17_Y4_N15
H1L19_adder_eqn = ( H1_count_sig[5] ) + ( GND ) + ( H1L35 );
H1L19 = CARRY(H1L19_adder_eqn);


--H1L22 is generic_counter:uut|Add0~21 at LABCELL_X17_Y4_N18
H1L22_adder_eqn = ( H1_count_sig[6] ) + ( GND ) + ( H1L19 );
H1L22 = SUM(H1L22_adder_eqn);

--H1L23 is generic_counter:uut|Add0~22 at LABCELL_X17_Y4_N18
H1L23_adder_eqn = ( H1_count_sig[6] ) + ( GND ) + ( H1L19 );
H1L23 = CARRY(H1L23_adder_eqn);


--H1L26 is generic_counter:uut|Add0~25 at LABCELL_X17_Y4_N24
H1L26_adder_eqn = ( H1_count_sig[8] ) + ( GND ) + ( H1L15 );
H1L26 = SUM(H1L26_adder_eqn);

--H1L27 is generic_counter:uut|Add0~26 at LABCELL_X17_Y4_N24
H1L27_adder_eqn = ( H1_count_sig[8] ) + ( GND ) + ( H1L15 );
H1L27 = CARRY(H1L27_adder_eqn);


--H1L30 is generic_counter:uut|Add0~29 at LABCELL_X17_Y4_N27
H1L30_adder_eqn = ( H1_count_sig[9] ) + ( GND ) + ( H1L27 );
H1L30 = SUM(H1L30_adder_eqn);

--H1L31 is generic_counter:uut|Add0~30 at LABCELL_X17_Y4_N27
H1L31_adder_eqn = ( H1_count_sig[9] ) + ( GND ) + ( H1L27 );
H1L31 = CARRY(H1L31_adder_eqn);


--H1L34 is generic_counter:uut|Add0~33 at LABCELL_X17_Y4_N12
H1L34_adder_eqn = ( H1_count_sig[4] ) + ( GND ) + ( H1L7 );
H1L34 = SUM(H1L34_adder_eqn);

--H1L35 is generic_counter:uut|Add0~34 at LABCELL_X17_Y4_N12
H1L35_adder_eqn = ( H1_count_sig[4] ) + ( GND ) + ( H1L7 );
H1L35 = CARRY(H1L35_adder_eqn);


--H1L38 is generic_counter:uut|Add0~37 at LABCELL_X17_Y4_N33
H1L38_adder_eqn = ( H1_count_sig[11] ) + ( GND ) + ( H1L3 );
H1L38 = SUM(H1L38_adder_eqn);

--H1L39 is generic_counter:uut|Add0~38 at LABCELL_X17_Y4_N33
H1L39_adder_eqn = ( H1_count_sig[11] ) + ( GND ) + ( H1L3 );
H1L39 = CARRY(H1L39_adder_eqn);


--H1L42 is generic_counter:uut|Add0~41 at LABCELL_X17_Y4_N0
H1L42_adder_eqn = ( H1_count_sig[0] ) + ( VCC ) + ( !VCC );
H1L42 = SUM(H1L42_adder_eqn);

--H1L43 is generic_counter:uut|Add0~42 at LABCELL_X17_Y4_N0
H1L43_adder_eqn = ( H1_count_sig[0] ) + ( VCC ) + ( !VCC );
H1L43 = CARRY(H1L43_adder_eqn);


--H1L46 is generic_counter:uut|Add0~45 at LABCELL_X17_Y4_N3
H1L46_adder_eqn = ( H1_count_sig[1] ) + ( GND ) + ( H1L43 );
H1L46 = SUM(H1L46_adder_eqn);

--H1L47 is generic_counter:uut|Add0~46 at LABCELL_X17_Y4_N3
H1L47_adder_eqn = ( H1_count_sig[1] ) + ( GND ) + ( H1L43 );
H1L47 = CARRY(H1L47_adder_eqn);


--H1L50 is generic_counter:uut|Add0~49 at LABCELL_X17_Y4_N6
H1L50_adder_eqn = ( H1_count_sig[2] ) + ( GND ) + ( H1L47 );
H1L50 = SUM(H1L50_adder_eqn);

--H1L51 is generic_counter:uut|Add0~50 at LABCELL_X17_Y4_N6
H1L51_adder_eqn = ( H1_count_sig[2] ) + ( GND ) + ( H1L47 );
H1L51 = CARRY(H1L51_adder_eqn);


--W1_s_i2c_auto_init.AUTO_STATE_7_DONE is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE at FF_X35_Y4_N59
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_7_DONE = DFFEAS(W1L48, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--D1_data_to_transfer[1] is audio_and_video_config:cfg|data_to_transfer[1] at FF_X34_Y4_N7
--register power-up is low

D1_data_to_transfer[1] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[1],  , !A1L119, VCC);


--D1_data_to_transfer[3] is audio_and_video_config:cfg|data_to_transfer[3] at FF_X33_Y2_N41
--register power-up is low

D1_data_to_transfer[3] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[3],  , !A1L119, VCC);


--D1_data_to_transfer[0] is audio_and_video_config:cfg|data_to_transfer[0] at FF_X34_Y4_N38
--register power-up is low

D1_data_to_transfer[0] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[0],  , !A1L119, VCC);


--D1_data_to_transfer[2] is audio_and_video_config:cfg|data_to_transfer[2] at FF_X33_Y2_N22
--register power-up is low

D1_data_to_transfer[2] = DFFEAS( , GLOBAL(A1L38),  ,  , D1L7, W1_data_out[2],  , !A1L119, VCC);


--GB2_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff at FF_X27_Y6_N20
--register power-up is low

GB2_usedw_is_2_dff = DFFEAS(GB2L19, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--GB1_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff at FF_X29_Y6_N38
--register power-up is low

GB1_usedw_is_2_dff = DFFEAS(GB1L19, GLOBAL(A1L38),  ,  ,  ,  ,  , !A1L119,  );


--YB1_ram_block3a28 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a28 at M10K_X14_Y4_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a28_PORT_A_data_in = VCC;
YB1_ram_block3a28_PORT_A_data_in_reg = DFFE(YB1_ram_block3a28_PORT_A_data_in, YB1_ram_block3a28_clock_0, , , );
YB1_ram_block3a28_PORT_B_data_in = UB1_ram_rom_data_reg[12];
YB1_ram_block3a28_PORT_B_data_in_reg = DFFE(YB1_ram_block3a28_PORT_B_data_in, YB1_ram_block3a28_clock_1, , , );
YB1_ram_block3a28_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a28_PORT_A_address_reg = DFFE(YB1_ram_block3a28_PORT_A_address, YB1_ram_block3a28_clock_0, , , );
YB1_ram_block3a28_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a28_PORT_B_address_reg = DFFE(YB1_ram_block3a28_PORT_B_address, YB1_ram_block3a28_clock_1, , , );
YB1_ram_block3a28_PORT_A_write_enable = GND;
YB1_ram_block3a28_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a28_PORT_A_write_enable, YB1_ram_block3a28_clock_0, , , );
YB1_ram_block3a28_PORT_A_read_enable = VCC;
YB1_ram_block3a28_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a28_PORT_A_read_enable, YB1_ram_block3a28_clock_0, , , );
YB1_ram_block3a28_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a28_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a28_PORT_B_write_enable, YB1_ram_block3a28_clock_1, , , );
YB1_ram_block3a28_PORT_B_read_enable = VCC;
YB1_ram_block3a28_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a28_PORT_B_read_enable, YB1_ram_block3a28_clock_1, , , );
YB1_ram_block3a28_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a28_clock_1 = A1L5;
YB1_ram_block3a28_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a28_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a28_PORT_A_data_out = MEMORY(YB1_ram_block3a28_PORT_A_data_in_reg, YB1_ram_block3a28_PORT_B_data_in_reg, YB1_ram_block3a28_PORT_A_address_reg, YB1_ram_block3a28_PORT_B_address_reg, YB1_ram_block3a28_PORT_A_write_enable_reg, YB1_ram_block3a28_PORT_A_read_enable_reg, YB1_ram_block3a28_PORT_B_write_enable_reg, YB1_ram_block3a28_PORT_B_read_enable_reg, , , YB1_ram_block3a28_clock_0, YB1_ram_block3a28_clock_1, YB1_ram_block3a28_clock_enable_0, YB1_ram_block3a28_clock_enable_1, , , , );
YB1_ram_block3a28_PORT_A_data_out_reg = DFFE(YB1_ram_block3a28_PORT_A_data_out, YB1_ram_block3a28_clock_0, , , );
YB1_ram_block3a28 = YB1_ram_block3a28_PORT_A_data_out_reg[0];

--YB1M1927 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a28~PORTBDATAOUT0 at M10K_X14_Y4_N0
YB1M1927_PORT_A_data_in = VCC;
YB1M1927_PORT_A_data_in_reg = DFFE(YB1M1927_PORT_A_data_in, YB1M1927_clock_0, , , );
YB1M1927_PORT_B_data_in = UB1_ram_rom_data_reg[12];
YB1M1927_PORT_B_data_in_reg = DFFE(YB1M1927_PORT_B_data_in, YB1M1927_clock_1, , , );
YB1M1927_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1927_PORT_A_address_reg = DFFE(YB1M1927_PORT_A_address, YB1M1927_clock_0, , , );
YB1M1927_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1927_PORT_B_address_reg = DFFE(YB1M1927_PORT_B_address, YB1M1927_clock_1, , , );
YB1M1927_PORT_A_write_enable = GND;
YB1M1927_PORT_A_write_enable_reg = DFFE(YB1M1927_PORT_A_write_enable, YB1M1927_clock_0, , , );
YB1M1927_PORT_A_read_enable = VCC;
YB1M1927_PORT_A_read_enable_reg = DFFE(YB1M1927_PORT_A_read_enable, YB1M1927_clock_0, , , );
YB1M1927_PORT_B_write_enable = ZB2L2;
YB1M1927_PORT_B_write_enable_reg = DFFE(YB1M1927_PORT_B_write_enable, YB1M1927_clock_1, , , );
YB1M1927_PORT_B_read_enable = VCC;
YB1M1927_PORT_B_read_enable_reg = DFFE(YB1M1927_PORT_B_read_enable, YB1M1927_clock_1, , , );
YB1M1927_clock_0 = GLOBAL(A1L38);
YB1M1927_clock_1 = A1L5;
YB1M1927_clock_enable_0 = F1_data_address_reg[13];
YB1M1927_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1927_PORT_B_data_out = MEMORY(YB1M1927_PORT_A_data_in_reg, YB1M1927_PORT_B_data_in_reg, YB1M1927_PORT_A_address_reg, YB1M1927_PORT_B_address_reg, YB1M1927_PORT_A_write_enable_reg, YB1M1927_PORT_A_read_enable_reg, YB1M1927_PORT_B_write_enable_reg, YB1M1927_PORT_B_read_enable_reg, , , YB1M1927_clock_0, YB1M1927_clock_1, YB1M1927_clock_enable_0, YB1M1927_clock_enable_1, , , , );
YB1M1927 = YB1M1927_PORT_B_data_out[0];


--YB1_ram_block3a12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a12 at M10K_X14_Y7_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a12_PORT_A_data_in = VCC;
YB1_ram_block3a12_PORT_A_data_in_reg = DFFE(YB1_ram_block3a12_PORT_A_data_in, YB1_ram_block3a12_clock_0, , , );
YB1_ram_block3a12_PORT_B_data_in = UB1_ram_rom_data_reg[12];
YB1_ram_block3a12_PORT_B_data_in_reg = DFFE(YB1_ram_block3a12_PORT_B_data_in, YB1_ram_block3a12_clock_1, , , );
YB1_ram_block3a12_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a12_PORT_A_address_reg = DFFE(YB1_ram_block3a12_PORT_A_address, YB1_ram_block3a12_clock_0, , , );
YB1_ram_block3a12_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a12_PORT_B_address_reg = DFFE(YB1_ram_block3a12_PORT_B_address, YB1_ram_block3a12_clock_1, , , );
YB1_ram_block3a12_PORT_A_write_enable = GND;
YB1_ram_block3a12_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a12_PORT_A_write_enable, YB1_ram_block3a12_clock_0, , , );
YB1_ram_block3a12_PORT_A_read_enable = VCC;
YB1_ram_block3a12_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a12_PORT_A_read_enable, YB1_ram_block3a12_clock_0, , , );
YB1_ram_block3a12_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a12_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a12_PORT_B_write_enable, YB1_ram_block3a12_clock_1, , , );
YB1_ram_block3a12_PORT_B_read_enable = VCC;
YB1_ram_block3a12_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a12_PORT_B_read_enable, YB1_ram_block3a12_clock_1, , , );
YB1_ram_block3a12_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a12_clock_1 = A1L5;
YB1_ram_block3a12_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a12_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a12_PORT_A_data_out = MEMORY(YB1_ram_block3a12_PORT_A_data_in_reg, YB1_ram_block3a12_PORT_B_data_in_reg, YB1_ram_block3a12_PORT_A_address_reg, YB1_ram_block3a12_PORT_B_address_reg, YB1_ram_block3a12_PORT_A_write_enable_reg, YB1_ram_block3a12_PORT_A_read_enable_reg, YB1_ram_block3a12_PORT_B_write_enable_reg, YB1_ram_block3a12_PORT_B_read_enable_reg, , , YB1_ram_block3a12_clock_0, YB1_ram_block3a12_clock_1, YB1_ram_block3a12_clock_enable_0, YB1_ram_block3a12_clock_enable_1, , , , );
YB1_ram_block3a12_PORT_A_data_out_reg = DFFE(YB1_ram_block3a12_PORT_A_data_out, YB1_ram_block3a12_clock_0, , , );
YB1_ram_block3a12 = YB1_ram_block3a12_PORT_A_data_out_reg[0];

--YB1M871 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a12~PORTBDATAOUT0 at M10K_X14_Y7_N0
YB1M871_PORT_A_data_in = VCC;
YB1M871_PORT_A_data_in_reg = DFFE(YB1M871_PORT_A_data_in, YB1M871_clock_0, , , );
YB1M871_PORT_B_data_in = UB1_ram_rom_data_reg[12];
YB1M871_PORT_B_data_in_reg = DFFE(YB1M871_PORT_B_data_in, YB1M871_clock_1, , , );
YB1M871_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M871_PORT_A_address_reg = DFFE(YB1M871_PORT_A_address, YB1M871_clock_0, , , );
YB1M871_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M871_PORT_B_address_reg = DFFE(YB1M871_PORT_B_address, YB1M871_clock_1, , , );
YB1M871_PORT_A_write_enable = GND;
YB1M871_PORT_A_write_enable_reg = DFFE(YB1M871_PORT_A_write_enable, YB1M871_clock_0, , , );
YB1M871_PORT_A_read_enable = VCC;
YB1M871_PORT_A_read_enable_reg = DFFE(YB1M871_PORT_A_read_enable, YB1M871_clock_0, , , );
YB1M871_PORT_B_write_enable = ZB2L1;
YB1M871_PORT_B_write_enable_reg = DFFE(YB1M871_PORT_B_write_enable, YB1M871_clock_1, , , );
YB1M871_PORT_B_read_enable = VCC;
YB1M871_PORT_B_read_enable_reg = DFFE(YB1M871_PORT_B_read_enable, YB1M871_clock_1, , , );
YB1M871_clock_0 = GLOBAL(A1L38);
YB1M871_clock_1 = A1L5;
YB1M871_clock_enable_0 = !F1_data_address_reg[13];
YB1M871_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M871_PORT_B_data_out = MEMORY(YB1M871_PORT_A_data_in_reg, YB1M871_PORT_B_data_in_reg, YB1M871_PORT_A_address_reg, YB1M871_PORT_B_address_reg, YB1M871_PORT_A_write_enable_reg, YB1M871_PORT_A_read_enable_reg, YB1M871_PORT_B_write_enable_reg, YB1M871_PORT_B_read_enable_reg, , , YB1M871_clock_0, YB1M871_clock_1, YB1M871_clock_enable_0, YB1M871_clock_enable_1, , , , );
YB1M871 = YB1M871_PORT_B_data_out[0];


--BB1_data_out_shift_reg[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19] at FF_X39_Y7_N59
--register power-up is low

BB1_data_out_shift_reg[19] = DFFEAS(BB1L101, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a21 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a21 at M10K_X5_Y7_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a21_PORT_A_data_in = VCC;
YB1_ram_block3a21_PORT_A_data_in_reg = DFFE(YB1_ram_block3a21_PORT_A_data_in, YB1_ram_block3a21_clock_0, , , );
YB1_ram_block3a21_PORT_B_data_in = UB1_ram_rom_data_reg[5];
YB1_ram_block3a21_PORT_B_data_in_reg = DFFE(YB1_ram_block3a21_PORT_B_data_in, YB1_ram_block3a21_clock_1, , , );
YB1_ram_block3a21_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a21_PORT_A_address_reg = DFFE(YB1_ram_block3a21_PORT_A_address, YB1_ram_block3a21_clock_0, , , );
YB1_ram_block3a21_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a21_PORT_B_address_reg = DFFE(YB1_ram_block3a21_PORT_B_address, YB1_ram_block3a21_clock_1, , , );
YB1_ram_block3a21_PORT_A_write_enable = GND;
YB1_ram_block3a21_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a21_PORT_A_write_enable, YB1_ram_block3a21_clock_0, , , );
YB1_ram_block3a21_PORT_A_read_enable = VCC;
YB1_ram_block3a21_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a21_PORT_A_read_enable, YB1_ram_block3a21_clock_0, , , );
YB1_ram_block3a21_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a21_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a21_PORT_B_write_enable, YB1_ram_block3a21_clock_1, , , );
YB1_ram_block3a21_PORT_B_read_enable = VCC;
YB1_ram_block3a21_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a21_PORT_B_read_enable, YB1_ram_block3a21_clock_1, , , );
YB1_ram_block3a21_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a21_clock_1 = A1L5;
YB1_ram_block3a21_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a21_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a21_PORT_A_data_out = MEMORY(YB1_ram_block3a21_PORT_A_data_in_reg, YB1_ram_block3a21_PORT_B_data_in_reg, YB1_ram_block3a21_PORT_A_address_reg, YB1_ram_block3a21_PORT_B_address_reg, YB1_ram_block3a21_PORT_A_write_enable_reg, YB1_ram_block3a21_PORT_A_read_enable_reg, YB1_ram_block3a21_PORT_B_write_enable_reg, YB1_ram_block3a21_PORT_B_read_enable_reg, , , YB1_ram_block3a21_clock_0, YB1_ram_block3a21_clock_1, YB1_ram_block3a21_clock_enable_0, YB1_ram_block3a21_clock_enable_1, , , , );
YB1_ram_block3a21_PORT_A_data_out_reg = DFFE(YB1_ram_block3a21_PORT_A_data_out, YB1_ram_block3a21_clock_0, , , );
YB1_ram_block3a21 = YB1_ram_block3a21_PORT_A_data_out_reg[0];

--YB1M1465 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a21~PORTBDATAOUT0 at M10K_X5_Y7_N0
YB1M1465_PORT_A_data_in = VCC;
YB1M1465_PORT_A_data_in_reg = DFFE(YB1M1465_PORT_A_data_in, YB1M1465_clock_0, , , );
YB1M1465_PORT_B_data_in = UB1_ram_rom_data_reg[5];
YB1M1465_PORT_B_data_in_reg = DFFE(YB1M1465_PORT_B_data_in, YB1M1465_clock_1, , , );
YB1M1465_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1465_PORT_A_address_reg = DFFE(YB1M1465_PORT_A_address, YB1M1465_clock_0, , , );
YB1M1465_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1465_PORT_B_address_reg = DFFE(YB1M1465_PORT_B_address, YB1M1465_clock_1, , , );
YB1M1465_PORT_A_write_enable = GND;
YB1M1465_PORT_A_write_enable_reg = DFFE(YB1M1465_PORT_A_write_enable, YB1M1465_clock_0, , , );
YB1M1465_PORT_A_read_enable = VCC;
YB1M1465_PORT_A_read_enable_reg = DFFE(YB1M1465_PORT_A_read_enable, YB1M1465_clock_0, , , );
YB1M1465_PORT_B_write_enable = ZB2L2;
YB1M1465_PORT_B_write_enable_reg = DFFE(YB1M1465_PORT_B_write_enable, YB1M1465_clock_1, , , );
YB1M1465_PORT_B_read_enable = VCC;
YB1M1465_PORT_B_read_enable_reg = DFFE(YB1M1465_PORT_B_read_enable, YB1M1465_clock_1, , , );
YB1M1465_clock_0 = GLOBAL(A1L38);
YB1M1465_clock_1 = A1L5;
YB1M1465_clock_enable_0 = F1_data_address_reg[13];
YB1M1465_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1465_PORT_B_data_out = MEMORY(YB1M1465_PORT_A_data_in_reg, YB1M1465_PORT_B_data_in_reg, YB1M1465_PORT_A_address_reg, YB1M1465_PORT_B_address_reg, YB1M1465_PORT_A_write_enable_reg, YB1M1465_PORT_A_read_enable_reg, YB1M1465_PORT_B_write_enable_reg, YB1M1465_PORT_B_read_enable_reg, , , YB1M1465_clock_0, YB1M1465_clock_1, YB1M1465_clock_enable_0, YB1M1465_clock_enable_1, , , , );
YB1M1465 = YB1M1465_PORT_B_data_out[0];


--YB1_ram_block3a5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a5 at M10K_X5_Y8_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a5_PORT_A_data_in = VCC;
YB1_ram_block3a5_PORT_A_data_in_reg = DFFE(YB1_ram_block3a5_PORT_A_data_in, YB1_ram_block3a5_clock_0, , , );
YB1_ram_block3a5_PORT_B_data_in = UB1_ram_rom_data_reg[5];
YB1_ram_block3a5_PORT_B_data_in_reg = DFFE(YB1_ram_block3a5_PORT_B_data_in, YB1_ram_block3a5_clock_1, , , );
YB1_ram_block3a5_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a5_PORT_A_address_reg = DFFE(YB1_ram_block3a5_PORT_A_address, YB1_ram_block3a5_clock_0, , , );
YB1_ram_block3a5_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a5_PORT_B_address_reg = DFFE(YB1_ram_block3a5_PORT_B_address, YB1_ram_block3a5_clock_1, , , );
YB1_ram_block3a5_PORT_A_write_enable = GND;
YB1_ram_block3a5_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a5_PORT_A_write_enable, YB1_ram_block3a5_clock_0, , , );
YB1_ram_block3a5_PORT_A_read_enable = VCC;
YB1_ram_block3a5_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a5_PORT_A_read_enable, YB1_ram_block3a5_clock_0, , , );
YB1_ram_block3a5_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a5_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a5_PORT_B_write_enable, YB1_ram_block3a5_clock_1, , , );
YB1_ram_block3a5_PORT_B_read_enable = VCC;
YB1_ram_block3a5_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a5_PORT_B_read_enable, YB1_ram_block3a5_clock_1, , , );
YB1_ram_block3a5_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a5_clock_1 = A1L5;
YB1_ram_block3a5_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a5_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a5_PORT_A_data_out = MEMORY(YB1_ram_block3a5_PORT_A_data_in_reg, YB1_ram_block3a5_PORT_B_data_in_reg, YB1_ram_block3a5_PORT_A_address_reg, YB1_ram_block3a5_PORT_B_address_reg, YB1_ram_block3a5_PORT_A_write_enable_reg, YB1_ram_block3a5_PORT_A_read_enable_reg, YB1_ram_block3a5_PORT_B_write_enable_reg, YB1_ram_block3a5_PORT_B_read_enable_reg, , , YB1_ram_block3a5_clock_0, YB1_ram_block3a5_clock_1, YB1_ram_block3a5_clock_enable_0, YB1_ram_block3a5_clock_enable_1, , , , );
YB1_ram_block3a5_PORT_A_data_out_reg = DFFE(YB1_ram_block3a5_PORT_A_data_out, YB1_ram_block3a5_clock_0, , , );
YB1_ram_block3a5 = YB1_ram_block3a5_PORT_A_data_out_reg[0];

--YB1M409 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a5~PORTBDATAOUT0 at M10K_X5_Y8_N0
YB1M409_PORT_A_data_in = VCC;
YB1M409_PORT_A_data_in_reg = DFFE(YB1M409_PORT_A_data_in, YB1M409_clock_0, , , );
YB1M409_PORT_B_data_in = UB1_ram_rom_data_reg[5];
YB1M409_PORT_B_data_in_reg = DFFE(YB1M409_PORT_B_data_in, YB1M409_clock_1, , , );
YB1M409_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M409_PORT_A_address_reg = DFFE(YB1M409_PORT_A_address, YB1M409_clock_0, , , );
YB1M409_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M409_PORT_B_address_reg = DFFE(YB1M409_PORT_B_address, YB1M409_clock_1, , , );
YB1M409_PORT_A_write_enable = GND;
YB1M409_PORT_A_write_enable_reg = DFFE(YB1M409_PORT_A_write_enable, YB1M409_clock_0, , , );
YB1M409_PORT_A_read_enable = VCC;
YB1M409_PORT_A_read_enable_reg = DFFE(YB1M409_PORT_A_read_enable, YB1M409_clock_0, , , );
YB1M409_PORT_B_write_enable = ZB2L1;
YB1M409_PORT_B_write_enable_reg = DFFE(YB1M409_PORT_B_write_enable, YB1M409_clock_1, , , );
YB1M409_PORT_B_read_enable = VCC;
YB1M409_PORT_B_read_enable_reg = DFFE(YB1M409_PORT_B_read_enable, YB1M409_clock_1, , , );
YB1M409_clock_0 = GLOBAL(A1L38);
YB1M409_clock_1 = A1L5;
YB1M409_clock_enable_0 = !F1_data_address_reg[13];
YB1M409_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M409_PORT_B_data_out = MEMORY(YB1M409_PORT_A_data_in_reg, YB1M409_PORT_B_data_in_reg, YB1M409_PORT_A_address_reg, YB1M409_PORT_B_address_reg, YB1M409_PORT_A_write_enable_reg, YB1M409_PORT_A_read_enable_reg, YB1M409_PORT_B_write_enable_reg, YB1M409_PORT_B_read_enable_reg, , , YB1M409_clock_0, YB1M409_clock_1, YB1M409_clock_enable_0, YB1M409_clock_enable_1, , , , );
YB1M409 = YB1M409_PORT_B_data_out[0];


--YB1_ram_block3a27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a27 at M10K_X26_Y1_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a27_PORT_A_data_in = VCC;
YB1_ram_block3a27_PORT_A_data_in_reg = DFFE(YB1_ram_block3a27_PORT_A_data_in, YB1_ram_block3a27_clock_0, , , );
YB1_ram_block3a27_PORT_B_data_in = UB1_ram_rom_data_reg[11];
YB1_ram_block3a27_PORT_B_data_in_reg = DFFE(YB1_ram_block3a27_PORT_B_data_in, YB1_ram_block3a27_clock_1, , , );
YB1_ram_block3a27_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a27_PORT_A_address_reg = DFFE(YB1_ram_block3a27_PORT_A_address, YB1_ram_block3a27_clock_0, , , );
YB1_ram_block3a27_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a27_PORT_B_address_reg = DFFE(YB1_ram_block3a27_PORT_B_address, YB1_ram_block3a27_clock_1, , , );
YB1_ram_block3a27_PORT_A_write_enable = GND;
YB1_ram_block3a27_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a27_PORT_A_write_enable, YB1_ram_block3a27_clock_0, , , );
YB1_ram_block3a27_PORT_A_read_enable = VCC;
YB1_ram_block3a27_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a27_PORT_A_read_enable, YB1_ram_block3a27_clock_0, , , );
YB1_ram_block3a27_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a27_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a27_PORT_B_write_enable, YB1_ram_block3a27_clock_1, , , );
YB1_ram_block3a27_PORT_B_read_enable = VCC;
YB1_ram_block3a27_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a27_PORT_B_read_enable, YB1_ram_block3a27_clock_1, , , );
YB1_ram_block3a27_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a27_clock_1 = A1L5;
YB1_ram_block3a27_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a27_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a27_PORT_A_data_out = MEMORY(YB1_ram_block3a27_PORT_A_data_in_reg, YB1_ram_block3a27_PORT_B_data_in_reg, YB1_ram_block3a27_PORT_A_address_reg, YB1_ram_block3a27_PORT_B_address_reg, YB1_ram_block3a27_PORT_A_write_enable_reg, YB1_ram_block3a27_PORT_A_read_enable_reg, YB1_ram_block3a27_PORT_B_write_enable_reg, YB1_ram_block3a27_PORT_B_read_enable_reg, , , YB1_ram_block3a27_clock_0, YB1_ram_block3a27_clock_1, YB1_ram_block3a27_clock_enable_0, YB1_ram_block3a27_clock_enable_1, , , , );
YB1_ram_block3a27_PORT_A_data_out_reg = DFFE(YB1_ram_block3a27_PORT_A_data_out, YB1_ram_block3a27_clock_0, , , );
YB1_ram_block3a27 = YB1_ram_block3a27_PORT_A_data_out_reg[0];

--YB1M1861 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a27~PORTBDATAOUT0 at M10K_X26_Y1_N0
YB1M1861_PORT_A_data_in = VCC;
YB1M1861_PORT_A_data_in_reg = DFFE(YB1M1861_PORT_A_data_in, YB1M1861_clock_0, , , );
YB1M1861_PORT_B_data_in = UB1_ram_rom_data_reg[11];
YB1M1861_PORT_B_data_in_reg = DFFE(YB1M1861_PORT_B_data_in, YB1M1861_clock_1, , , );
YB1M1861_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1861_PORT_A_address_reg = DFFE(YB1M1861_PORT_A_address, YB1M1861_clock_0, , , );
YB1M1861_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1861_PORT_B_address_reg = DFFE(YB1M1861_PORT_B_address, YB1M1861_clock_1, , , );
YB1M1861_PORT_A_write_enable = GND;
YB1M1861_PORT_A_write_enable_reg = DFFE(YB1M1861_PORT_A_write_enable, YB1M1861_clock_0, , , );
YB1M1861_PORT_A_read_enable = VCC;
YB1M1861_PORT_A_read_enable_reg = DFFE(YB1M1861_PORT_A_read_enable, YB1M1861_clock_0, , , );
YB1M1861_PORT_B_write_enable = ZB2L2;
YB1M1861_PORT_B_write_enable_reg = DFFE(YB1M1861_PORT_B_write_enable, YB1M1861_clock_1, , , );
YB1M1861_PORT_B_read_enable = VCC;
YB1M1861_PORT_B_read_enable_reg = DFFE(YB1M1861_PORT_B_read_enable, YB1M1861_clock_1, , , );
YB1M1861_clock_0 = GLOBAL(A1L38);
YB1M1861_clock_1 = A1L5;
YB1M1861_clock_enable_0 = F1_data_address_reg[13];
YB1M1861_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1861_PORT_B_data_out = MEMORY(YB1M1861_PORT_A_data_in_reg, YB1M1861_PORT_B_data_in_reg, YB1M1861_PORT_A_address_reg, YB1M1861_PORT_B_address_reg, YB1M1861_PORT_A_write_enable_reg, YB1M1861_PORT_A_read_enable_reg, YB1M1861_PORT_B_write_enable_reg, YB1M1861_PORT_B_read_enable_reg, , , YB1M1861_clock_0, YB1M1861_clock_1, YB1M1861_clock_enable_0, YB1M1861_clock_enable_1, , , , );
YB1M1861 = YB1M1861_PORT_B_data_out[0];


--YB1_ram_block3a11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a11 at M10K_X38_Y1_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a11_PORT_A_data_in = VCC;
YB1_ram_block3a11_PORT_A_data_in_reg = DFFE(YB1_ram_block3a11_PORT_A_data_in, YB1_ram_block3a11_clock_0, , , );
YB1_ram_block3a11_PORT_B_data_in = UB1_ram_rom_data_reg[11];
YB1_ram_block3a11_PORT_B_data_in_reg = DFFE(YB1_ram_block3a11_PORT_B_data_in, YB1_ram_block3a11_clock_1, , , );
YB1_ram_block3a11_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a11_PORT_A_address_reg = DFFE(YB1_ram_block3a11_PORT_A_address, YB1_ram_block3a11_clock_0, , , );
YB1_ram_block3a11_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a11_PORT_B_address_reg = DFFE(YB1_ram_block3a11_PORT_B_address, YB1_ram_block3a11_clock_1, , , );
YB1_ram_block3a11_PORT_A_write_enable = GND;
YB1_ram_block3a11_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a11_PORT_A_write_enable, YB1_ram_block3a11_clock_0, , , );
YB1_ram_block3a11_PORT_A_read_enable = VCC;
YB1_ram_block3a11_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a11_PORT_A_read_enable, YB1_ram_block3a11_clock_0, , , );
YB1_ram_block3a11_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a11_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a11_PORT_B_write_enable, YB1_ram_block3a11_clock_1, , , );
YB1_ram_block3a11_PORT_B_read_enable = VCC;
YB1_ram_block3a11_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a11_PORT_B_read_enable, YB1_ram_block3a11_clock_1, , , );
YB1_ram_block3a11_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a11_clock_1 = A1L5;
YB1_ram_block3a11_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a11_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a11_PORT_A_data_out = MEMORY(YB1_ram_block3a11_PORT_A_data_in_reg, YB1_ram_block3a11_PORT_B_data_in_reg, YB1_ram_block3a11_PORT_A_address_reg, YB1_ram_block3a11_PORT_B_address_reg, YB1_ram_block3a11_PORT_A_write_enable_reg, YB1_ram_block3a11_PORT_A_read_enable_reg, YB1_ram_block3a11_PORT_B_write_enable_reg, YB1_ram_block3a11_PORT_B_read_enable_reg, , , YB1_ram_block3a11_clock_0, YB1_ram_block3a11_clock_1, YB1_ram_block3a11_clock_enable_0, YB1_ram_block3a11_clock_enable_1, , , , );
YB1_ram_block3a11_PORT_A_data_out_reg = DFFE(YB1_ram_block3a11_PORT_A_data_out, YB1_ram_block3a11_clock_0, , , );
YB1_ram_block3a11 = YB1_ram_block3a11_PORT_A_data_out_reg[0];

--YB1M805 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a11~PORTBDATAOUT0 at M10K_X38_Y1_N0
YB1M805_PORT_A_data_in = VCC;
YB1M805_PORT_A_data_in_reg = DFFE(YB1M805_PORT_A_data_in, YB1M805_clock_0, , , );
YB1M805_PORT_B_data_in = UB1_ram_rom_data_reg[11];
YB1M805_PORT_B_data_in_reg = DFFE(YB1M805_PORT_B_data_in, YB1M805_clock_1, , , );
YB1M805_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M805_PORT_A_address_reg = DFFE(YB1M805_PORT_A_address, YB1M805_clock_0, , , );
YB1M805_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M805_PORT_B_address_reg = DFFE(YB1M805_PORT_B_address, YB1M805_clock_1, , , );
YB1M805_PORT_A_write_enable = GND;
YB1M805_PORT_A_write_enable_reg = DFFE(YB1M805_PORT_A_write_enable, YB1M805_clock_0, , , );
YB1M805_PORT_A_read_enable = VCC;
YB1M805_PORT_A_read_enable_reg = DFFE(YB1M805_PORT_A_read_enable, YB1M805_clock_0, , , );
YB1M805_PORT_B_write_enable = ZB2L1;
YB1M805_PORT_B_write_enable_reg = DFFE(YB1M805_PORT_B_write_enable, YB1M805_clock_1, , , );
YB1M805_PORT_B_read_enable = VCC;
YB1M805_PORT_B_read_enable_reg = DFFE(YB1M805_PORT_B_read_enable, YB1M805_clock_1, , , );
YB1M805_clock_0 = GLOBAL(A1L38);
YB1M805_clock_1 = A1L5;
YB1M805_clock_enable_0 = !F1_data_address_reg[13];
YB1M805_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M805_PORT_B_data_out = MEMORY(YB1M805_PORT_A_data_in_reg, YB1M805_PORT_B_data_in_reg, YB1M805_PORT_A_address_reg, YB1M805_PORT_B_address_reg, YB1M805_PORT_A_write_enable_reg, YB1M805_PORT_A_read_enable_reg, YB1M805_PORT_B_write_enable_reg, YB1M805_PORT_B_read_enable_reg, , , YB1M805_clock_0, YB1M805_clock_1, YB1M805_clock_enable_0, YB1M805_clock_enable_1, , , , );
YB1M805 = YB1M805_PORT_B_data_out[0];


--BB1_data_out_shift_reg[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18] at FF_X39_Y7_N2
--register power-up is low

BB1_data_out_shift_reg[18] = DFFEAS(BB1L102, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a22 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a22 at M10K_X26_Y5_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a22_PORT_A_data_in = VCC;
YB1_ram_block3a22_PORT_A_data_in_reg = DFFE(YB1_ram_block3a22_PORT_A_data_in, YB1_ram_block3a22_clock_0, , , );
YB1_ram_block3a22_PORT_B_data_in = UB1_ram_rom_data_reg[6];
YB1_ram_block3a22_PORT_B_data_in_reg = DFFE(YB1_ram_block3a22_PORT_B_data_in, YB1_ram_block3a22_clock_1, , , );
YB1_ram_block3a22_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a22_PORT_A_address_reg = DFFE(YB1_ram_block3a22_PORT_A_address, YB1_ram_block3a22_clock_0, , , );
YB1_ram_block3a22_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a22_PORT_B_address_reg = DFFE(YB1_ram_block3a22_PORT_B_address, YB1_ram_block3a22_clock_1, , , );
YB1_ram_block3a22_PORT_A_write_enable = GND;
YB1_ram_block3a22_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a22_PORT_A_write_enable, YB1_ram_block3a22_clock_0, , , );
YB1_ram_block3a22_PORT_A_read_enable = VCC;
YB1_ram_block3a22_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a22_PORT_A_read_enable, YB1_ram_block3a22_clock_0, , , );
YB1_ram_block3a22_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a22_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a22_PORT_B_write_enable, YB1_ram_block3a22_clock_1, , , );
YB1_ram_block3a22_PORT_B_read_enable = VCC;
YB1_ram_block3a22_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a22_PORT_B_read_enable, YB1_ram_block3a22_clock_1, , , );
YB1_ram_block3a22_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a22_clock_1 = A1L5;
YB1_ram_block3a22_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a22_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a22_PORT_A_data_out = MEMORY(YB1_ram_block3a22_PORT_A_data_in_reg, YB1_ram_block3a22_PORT_B_data_in_reg, YB1_ram_block3a22_PORT_A_address_reg, YB1_ram_block3a22_PORT_B_address_reg, YB1_ram_block3a22_PORT_A_write_enable_reg, YB1_ram_block3a22_PORT_A_read_enable_reg, YB1_ram_block3a22_PORT_B_write_enable_reg, YB1_ram_block3a22_PORT_B_read_enable_reg, , , YB1_ram_block3a22_clock_0, YB1_ram_block3a22_clock_1, YB1_ram_block3a22_clock_enable_0, YB1_ram_block3a22_clock_enable_1, , , , );
YB1_ram_block3a22_PORT_A_data_out_reg = DFFE(YB1_ram_block3a22_PORT_A_data_out, YB1_ram_block3a22_clock_0, , , );
YB1_ram_block3a22 = YB1_ram_block3a22_PORT_A_data_out_reg[0];

--YB1M1531 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a22~PORTBDATAOUT0 at M10K_X26_Y5_N0
YB1M1531_PORT_A_data_in = VCC;
YB1M1531_PORT_A_data_in_reg = DFFE(YB1M1531_PORT_A_data_in, YB1M1531_clock_0, , , );
YB1M1531_PORT_B_data_in = UB1_ram_rom_data_reg[6];
YB1M1531_PORT_B_data_in_reg = DFFE(YB1M1531_PORT_B_data_in, YB1M1531_clock_1, , , );
YB1M1531_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1531_PORT_A_address_reg = DFFE(YB1M1531_PORT_A_address, YB1M1531_clock_0, , , );
YB1M1531_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1531_PORT_B_address_reg = DFFE(YB1M1531_PORT_B_address, YB1M1531_clock_1, , , );
YB1M1531_PORT_A_write_enable = GND;
YB1M1531_PORT_A_write_enable_reg = DFFE(YB1M1531_PORT_A_write_enable, YB1M1531_clock_0, , , );
YB1M1531_PORT_A_read_enable = VCC;
YB1M1531_PORT_A_read_enable_reg = DFFE(YB1M1531_PORT_A_read_enable, YB1M1531_clock_0, , , );
YB1M1531_PORT_B_write_enable = ZB2L2;
YB1M1531_PORT_B_write_enable_reg = DFFE(YB1M1531_PORT_B_write_enable, YB1M1531_clock_1, , , );
YB1M1531_PORT_B_read_enable = VCC;
YB1M1531_PORT_B_read_enable_reg = DFFE(YB1M1531_PORT_B_read_enable, YB1M1531_clock_1, , , );
YB1M1531_clock_0 = GLOBAL(A1L38);
YB1M1531_clock_1 = A1L5;
YB1M1531_clock_enable_0 = F1_data_address_reg[13];
YB1M1531_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1531_PORT_B_data_out = MEMORY(YB1M1531_PORT_A_data_in_reg, YB1M1531_PORT_B_data_in_reg, YB1M1531_PORT_A_address_reg, YB1M1531_PORT_B_address_reg, YB1M1531_PORT_A_write_enable_reg, YB1M1531_PORT_A_read_enable_reg, YB1M1531_PORT_B_write_enable_reg, YB1M1531_PORT_B_read_enable_reg, , , YB1M1531_clock_0, YB1M1531_clock_1, YB1M1531_clock_enable_0, YB1M1531_clock_enable_1, , , , );
YB1M1531 = YB1M1531_PORT_B_data_out[0];


--YB1_ram_block3a6 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a6 at M10K_X26_Y6_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a6_PORT_A_data_in = VCC;
YB1_ram_block3a6_PORT_A_data_in_reg = DFFE(YB1_ram_block3a6_PORT_A_data_in, YB1_ram_block3a6_clock_0, , , );
YB1_ram_block3a6_PORT_B_data_in = UB1_ram_rom_data_reg[6];
YB1_ram_block3a6_PORT_B_data_in_reg = DFFE(YB1_ram_block3a6_PORT_B_data_in, YB1_ram_block3a6_clock_1, , , );
YB1_ram_block3a6_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a6_PORT_A_address_reg = DFFE(YB1_ram_block3a6_PORT_A_address, YB1_ram_block3a6_clock_0, , , );
YB1_ram_block3a6_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a6_PORT_B_address_reg = DFFE(YB1_ram_block3a6_PORT_B_address, YB1_ram_block3a6_clock_1, , , );
YB1_ram_block3a6_PORT_A_write_enable = GND;
YB1_ram_block3a6_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a6_PORT_A_write_enable, YB1_ram_block3a6_clock_0, , , );
YB1_ram_block3a6_PORT_A_read_enable = VCC;
YB1_ram_block3a6_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a6_PORT_A_read_enable, YB1_ram_block3a6_clock_0, , , );
YB1_ram_block3a6_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a6_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a6_PORT_B_write_enable, YB1_ram_block3a6_clock_1, , , );
YB1_ram_block3a6_PORT_B_read_enable = VCC;
YB1_ram_block3a6_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a6_PORT_B_read_enable, YB1_ram_block3a6_clock_1, , , );
YB1_ram_block3a6_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a6_clock_1 = A1L5;
YB1_ram_block3a6_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a6_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a6_PORT_A_data_out = MEMORY(YB1_ram_block3a6_PORT_A_data_in_reg, YB1_ram_block3a6_PORT_B_data_in_reg, YB1_ram_block3a6_PORT_A_address_reg, YB1_ram_block3a6_PORT_B_address_reg, YB1_ram_block3a6_PORT_A_write_enable_reg, YB1_ram_block3a6_PORT_A_read_enable_reg, YB1_ram_block3a6_PORT_B_write_enable_reg, YB1_ram_block3a6_PORT_B_read_enable_reg, , , YB1_ram_block3a6_clock_0, YB1_ram_block3a6_clock_1, YB1_ram_block3a6_clock_enable_0, YB1_ram_block3a6_clock_enable_1, , , , );
YB1_ram_block3a6_PORT_A_data_out_reg = DFFE(YB1_ram_block3a6_PORT_A_data_out, YB1_ram_block3a6_clock_0, , , );
YB1_ram_block3a6 = YB1_ram_block3a6_PORT_A_data_out_reg[0];

--YB1M475 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a6~PORTBDATAOUT0 at M10K_X26_Y6_N0
YB1M475_PORT_A_data_in = VCC;
YB1M475_PORT_A_data_in_reg = DFFE(YB1M475_PORT_A_data_in, YB1M475_clock_0, , , );
YB1M475_PORT_B_data_in = UB1_ram_rom_data_reg[6];
YB1M475_PORT_B_data_in_reg = DFFE(YB1M475_PORT_B_data_in, YB1M475_clock_1, , , );
YB1M475_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M475_PORT_A_address_reg = DFFE(YB1M475_PORT_A_address, YB1M475_clock_0, , , );
YB1M475_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M475_PORT_B_address_reg = DFFE(YB1M475_PORT_B_address, YB1M475_clock_1, , , );
YB1M475_PORT_A_write_enable = GND;
YB1M475_PORT_A_write_enable_reg = DFFE(YB1M475_PORT_A_write_enable, YB1M475_clock_0, , , );
YB1M475_PORT_A_read_enable = VCC;
YB1M475_PORT_A_read_enable_reg = DFFE(YB1M475_PORT_A_read_enable, YB1M475_clock_0, , , );
YB1M475_PORT_B_write_enable = ZB2L1;
YB1M475_PORT_B_write_enable_reg = DFFE(YB1M475_PORT_B_write_enable, YB1M475_clock_1, , , );
YB1M475_PORT_B_read_enable = VCC;
YB1M475_PORT_B_read_enable_reg = DFFE(YB1M475_PORT_B_read_enable, YB1M475_clock_1, , , );
YB1M475_clock_0 = GLOBAL(A1L38);
YB1M475_clock_1 = A1L5;
YB1M475_clock_enable_0 = !F1_data_address_reg[13];
YB1M475_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M475_PORT_B_data_out = MEMORY(YB1M475_PORT_A_data_in_reg, YB1M475_PORT_B_data_in_reg, YB1M475_PORT_A_address_reg, YB1M475_PORT_B_address_reg, YB1M475_PORT_A_write_enable_reg, YB1M475_PORT_A_read_enable_reg, YB1M475_PORT_B_write_enable_reg, YB1M475_PORT_B_read_enable_reg, , , YB1M475_clock_0, YB1M475_clock_1, YB1M475_clock_enable_0, YB1M475_clock_enable_1, , , , );
YB1M475 = YB1M475_PORT_B_data_out[0];


--YB1_ram_block3a26 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a26 at M10K_X41_Y4_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a26_PORT_A_data_in = VCC;
YB1_ram_block3a26_PORT_A_data_in_reg = DFFE(YB1_ram_block3a26_PORT_A_data_in, YB1_ram_block3a26_clock_0, , , );
YB1_ram_block3a26_PORT_B_data_in = UB1_ram_rom_data_reg[10];
YB1_ram_block3a26_PORT_B_data_in_reg = DFFE(YB1_ram_block3a26_PORT_B_data_in, YB1_ram_block3a26_clock_1, , , );
YB1_ram_block3a26_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a26_PORT_A_address_reg = DFFE(YB1_ram_block3a26_PORT_A_address, YB1_ram_block3a26_clock_0, , , );
YB1_ram_block3a26_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a26_PORT_B_address_reg = DFFE(YB1_ram_block3a26_PORT_B_address, YB1_ram_block3a26_clock_1, , , );
YB1_ram_block3a26_PORT_A_write_enable = GND;
YB1_ram_block3a26_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a26_PORT_A_write_enable, YB1_ram_block3a26_clock_0, , , );
YB1_ram_block3a26_PORT_A_read_enable = VCC;
YB1_ram_block3a26_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a26_PORT_A_read_enable, YB1_ram_block3a26_clock_0, , , );
YB1_ram_block3a26_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a26_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a26_PORT_B_write_enable, YB1_ram_block3a26_clock_1, , , );
YB1_ram_block3a26_PORT_B_read_enable = VCC;
YB1_ram_block3a26_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a26_PORT_B_read_enable, YB1_ram_block3a26_clock_1, , , );
YB1_ram_block3a26_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a26_clock_1 = A1L5;
YB1_ram_block3a26_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a26_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a26_PORT_A_data_out = MEMORY(YB1_ram_block3a26_PORT_A_data_in_reg, YB1_ram_block3a26_PORT_B_data_in_reg, YB1_ram_block3a26_PORT_A_address_reg, YB1_ram_block3a26_PORT_B_address_reg, YB1_ram_block3a26_PORT_A_write_enable_reg, YB1_ram_block3a26_PORT_A_read_enable_reg, YB1_ram_block3a26_PORT_B_write_enable_reg, YB1_ram_block3a26_PORT_B_read_enable_reg, , , YB1_ram_block3a26_clock_0, YB1_ram_block3a26_clock_1, YB1_ram_block3a26_clock_enable_0, YB1_ram_block3a26_clock_enable_1, , , , );
YB1_ram_block3a26_PORT_A_data_out_reg = DFFE(YB1_ram_block3a26_PORT_A_data_out, YB1_ram_block3a26_clock_0, , , );
YB1_ram_block3a26 = YB1_ram_block3a26_PORT_A_data_out_reg[0];

--YB1M1795 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a26~PORTBDATAOUT0 at M10K_X41_Y4_N0
YB1M1795_PORT_A_data_in = VCC;
YB1M1795_PORT_A_data_in_reg = DFFE(YB1M1795_PORT_A_data_in, YB1M1795_clock_0, , , );
YB1M1795_PORT_B_data_in = UB1_ram_rom_data_reg[10];
YB1M1795_PORT_B_data_in_reg = DFFE(YB1M1795_PORT_B_data_in, YB1M1795_clock_1, , , );
YB1M1795_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1795_PORT_A_address_reg = DFFE(YB1M1795_PORT_A_address, YB1M1795_clock_0, , , );
YB1M1795_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1795_PORT_B_address_reg = DFFE(YB1M1795_PORT_B_address, YB1M1795_clock_1, , , );
YB1M1795_PORT_A_write_enable = GND;
YB1M1795_PORT_A_write_enable_reg = DFFE(YB1M1795_PORT_A_write_enable, YB1M1795_clock_0, , , );
YB1M1795_PORT_A_read_enable = VCC;
YB1M1795_PORT_A_read_enable_reg = DFFE(YB1M1795_PORT_A_read_enable, YB1M1795_clock_0, , , );
YB1M1795_PORT_B_write_enable = ZB2L2;
YB1M1795_PORT_B_write_enable_reg = DFFE(YB1M1795_PORT_B_write_enable, YB1M1795_clock_1, , , );
YB1M1795_PORT_B_read_enable = VCC;
YB1M1795_PORT_B_read_enable_reg = DFFE(YB1M1795_PORT_B_read_enable, YB1M1795_clock_1, , , );
YB1M1795_clock_0 = GLOBAL(A1L38);
YB1M1795_clock_1 = A1L5;
YB1M1795_clock_enable_0 = F1_data_address_reg[13];
YB1M1795_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1795_PORT_B_data_out = MEMORY(YB1M1795_PORT_A_data_in_reg, YB1M1795_PORT_B_data_in_reg, YB1M1795_PORT_A_address_reg, YB1M1795_PORT_B_address_reg, YB1M1795_PORT_A_write_enable_reg, YB1M1795_PORT_A_read_enable_reg, YB1M1795_PORT_B_write_enable_reg, YB1M1795_PORT_B_read_enable_reg, , , YB1M1795_clock_0, YB1M1795_clock_1, YB1M1795_clock_enable_0, YB1M1795_clock_enable_1, , , , );
YB1M1795 = YB1M1795_PORT_B_data_out[0];


--YB1_ram_block3a10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a10 at M10K_X38_Y5_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a10_PORT_A_data_in = VCC;
YB1_ram_block3a10_PORT_A_data_in_reg = DFFE(YB1_ram_block3a10_PORT_A_data_in, YB1_ram_block3a10_clock_0, , , );
YB1_ram_block3a10_PORT_B_data_in = UB1_ram_rom_data_reg[10];
YB1_ram_block3a10_PORT_B_data_in_reg = DFFE(YB1_ram_block3a10_PORT_B_data_in, YB1_ram_block3a10_clock_1, , , );
YB1_ram_block3a10_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a10_PORT_A_address_reg = DFFE(YB1_ram_block3a10_PORT_A_address, YB1_ram_block3a10_clock_0, , , );
YB1_ram_block3a10_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a10_PORT_B_address_reg = DFFE(YB1_ram_block3a10_PORT_B_address, YB1_ram_block3a10_clock_1, , , );
YB1_ram_block3a10_PORT_A_write_enable = GND;
YB1_ram_block3a10_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a10_PORT_A_write_enable, YB1_ram_block3a10_clock_0, , , );
YB1_ram_block3a10_PORT_A_read_enable = VCC;
YB1_ram_block3a10_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a10_PORT_A_read_enable, YB1_ram_block3a10_clock_0, , , );
YB1_ram_block3a10_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a10_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a10_PORT_B_write_enable, YB1_ram_block3a10_clock_1, , , );
YB1_ram_block3a10_PORT_B_read_enable = VCC;
YB1_ram_block3a10_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a10_PORT_B_read_enable, YB1_ram_block3a10_clock_1, , , );
YB1_ram_block3a10_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a10_clock_1 = A1L5;
YB1_ram_block3a10_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a10_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a10_PORT_A_data_out = MEMORY(YB1_ram_block3a10_PORT_A_data_in_reg, YB1_ram_block3a10_PORT_B_data_in_reg, YB1_ram_block3a10_PORT_A_address_reg, YB1_ram_block3a10_PORT_B_address_reg, YB1_ram_block3a10_PORT_A_write_enable_reg, YB1_ram_block3a10_PORT_A_read_enable_reg, YB1_ram_block3a10_PORT_B_write_enable_reg, YB1_ram_block3a10_PORT_B_read_enable_reg, , , YB1_ram_block3a10_clock_0, YB1_ram_block3a10_clock_1, YB1_ram_block3a10_clock_enable_0, YB1_ram_block3a10_clock_enable_1, , , , );
YB1_ram_block3a10_PORT_A_data_out_reg = DFFE(YB1_ram_block3a10_PORT_A_data_out, YB1_ram_block3a10_clock_0, , , );
YB1_ram_block3a10 = YB1_ram_block3a10_PORT_A_data_out_reg[0];

--YB1M739 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a10~PORTBDATAOUT0 at M10K_X38_Y5_N0
YB1M739_PORT_A_data_in = VCC;
YB1M739_PORT_A_data_in_reg = DFFE(YB1M739_PORT_A_data_in, YB1M739_clock_0, , , );
YB1M739_PORT_B_data_in = UB1_ram_rom_data_reg[10];
YB1M739_PORT_B_data_in_reg = DFFE(YB1M739_PORT_B_data_in, YB1M739_clock_1, , , );
YB1M739_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M739_PORT_A_address_reg = DFFE(YB1M739_PORT_A_address, YB1M739_clock_0, , , );
YB1M739_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M739_PORT_B_address_reg = DFFE(YB1M739_PORT_B_address, YB1M739_clock_1, , , );
YB1M739_PORT_A_write_enable = GND;
YB1M739_PORT_A_write_enable_reg = DFFE(YB1M739_PORT_A_write_enable, YB1M739_clock_0, , , );
YB1M739_PORT_A_read_enable = VCC;
YB1M739_PORT_A_read_enable_reg = DFFE(YB1M739_PORT_A_read_enable, YB1M739_clock_0, , , );
YB1M739_PORT_B_write_enable = ZB2L1;
YB1M739_PORT_B_write_enable_reg = DFFE(YB1M739_PORT_B_write_enable, YB1M739_clock_1, , , );
YB1M739_PORT_B_read_enable = VCC;
YB1M739_PORT_B_read_enable_reg = DFFE(YB1M739_PORT_B_read_enable, YB1M739_clock_1, , , );
YB1M739_clock_0 = GLOBAL(A1L38);
YB1M739_clock_1 = A1L5;
YB1M739_clock_enable_0 = !F1_data_address_reg[13];
YB1M739_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M739_PORT_B_data_out = MEMORY(YB1M739_PORT_A_data_in_reg, YB1M739_PORT_B_data_in_reg, YB1M739_PORT_A_address_reg, YB1M739_PORT_B_address_reg, YB1M739_PORT_A_write_enable_reg, YB1M739_PORT_A_read_enable_reg, YB1M739_PORT_B_write_enable_reg, YB1M739_PORT_B_read_enable_reg, , , YB1M739_clock_0, YB1M739_clock_1, YB1M739_clock_enable_0, YB1M739_clock_enable_1, , , , );
YB1M739 = YB1M739_PORT_B_data_out[0];


--BB1_data_out_shift_reg[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17] at FF_X39_Y7_N26
--register power-up is low

BB1_data_out_shift_reg[17] = DFFEAS(BB1L103, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a23 at M10K_X14_Y6_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a23_PORT_A_data_in = VCC;
YB1_ram_block3a23_PORT_A_data_in_reg = DFFE(YB1_ram_block3a23_PORT_A_data_in, YB1_ram_block3a23_clock_0, , , );
YB1_ram_block3a23_PORT_B_data_in = UB1_ram_rom_data_reg[7];
YB1_ram_block3a23_PORT_B_data_in_reg = DFFE(YB1_ram_block3a23_PORT_B_data_in, YB1_ram_block3a23_clock_1, , , );
YB1_ram_block3a23_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a23_PORT_A_address_reg = DFFE(YB1_ram_block3a23_PORT_A_address, YB1_ram_block3a23_clock_0, , , );
YB1_ram_block3a23_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a23_PORT_B_address_reg = DFFE(YB1_ram_block3a23_PORT_B_address, YB1_ram_block3a23_clock_1, , , );
YB1_ram_block3a23_PORT_A_write_enable = GND;
YB1_ram_block3a23_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a23_PORT_A_write_enable, YB1_ram_block3a23_clock_0, , , );
YB1_ram_block3a23_PORT_A_read_enable = VCC;
YB1_ram_block3a23_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a23_PORT_A_read_enable, YB1_ram_block3a23_clock_0, , , );
YB1_ram_block3a23_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a23_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a23_PORT_B_write_enable, YB1_ram_block3a23_clock_1, , , );
YB1_ram_block3a23_PORT_B_read_enable = VCC;
YB1_ram_block3a23_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a23_PORT_B_read_enable, YB1_ram_block3a23_clock_1, , , );
YB1_ram_block3a23_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a23_clock_1 = A1L5;
YB1_ram_block3a23_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a23_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a23_PORT_A_data_out = MEMORY(YB1_ram_block3a23_PORT_A_data_in_reg, YB1_ram_block3a23_PORT_B_data_in_reg, YB1_ram_block3a23_PORT_A_address_reg, YB1_ram_block3a23_PORT_B_address_reg, YB1_ram_block3a23_PORT_A_write_enable_reg, YB1_ram_block3a23_PORT_A_read_enable_reg, YB1_ram_block3a23_PORT_B_write_enable_reg, YB1_ram_block3a23_PORT_B_read_enable_reg, , , YB1_ram_block3a23_clock_0, YB1_ram_block3a23_clock_1, YB1_ram_block3a23_clock_enable_0, YB1_ram_block3a23_clock_enable_1, , , , );
YB1_ram_block3a23_PORT_A_data_out_reg = DFFE(YB1_ram_block3a23_PORT_A_data_out, YB1_ram_block3a23_clock_0, , , );
YB1_ram_block3a23 = YB1_ram_block3a23_PORT_A_data_out_reg[0];

--YB1M1597 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a23~PORTBDATAOUT0 at M10K_X14_Y6_N0
YB1M1597_PORT_A_data_in = VCC;
YB1M1597_PORT_A_data_in_reg = DFFE(YB1M1597_PORT_A_data_in, YB1M1597_clock_0, , , );
YB1M1597_PORT_B_data_in = UB1_ram_rom_data_reg[7];
YB1M1597_PORT_B_data_in_reg = DFFE(YB1M1597_PORT_B_data_in, YB1M1597_clock_1, , , );
YB1M1597_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1597_PORT_A_address_reg = DFFE(YB1M1597_PORT_A_address, YB1M1597_clock_0, , , );
YB1M1597_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1597_PORT_B_address_reg = DFFE(YB1M1597_PORT_B_address, YB1M1597_clock_1, , , );
YB1M1597_PORT_A_write_enable = GND;
YB1M1597_PORT_A_write_enable_reg = DFFE(YB1M1597_PORT_A_write_enable, YB1M1597_clock_0, , , );
YB1M1597_PORT_A_read_enable = VCC;
YB1M1597_PORT_A_read_enable_reg = DFFE(YB1M1597_PORT_A_read_enable, YB1M1597_clock_0, , , );
YB1M1597_PORT_B_write_enable = ZB2L2;
YB1M1597_PORT_B_write_enable_reg = DFFE(YB1M1597_PORT_B_write_enable, YB1M1597_clock_1, , , );
YB1M1597_PORT_B_read_enable = VCC;
YB1M1597_PORT_B_read_enable_reg = DFFE(YB1M1597_PORT_B_read_enable, YB1M1597_clock_1, , , );
YB1M1597_clock_0 = GLOBAL(A1L38);
YB1M1597_clock_1 = A1L5;
YB1M1597_clock_enable_0 = F1_data_address_reg[13];
YB1M1597_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1597_PORT_B_data_out = MEMORY(YB1M1597_PORT_A_data_in_reg, YB1M1597_PORT_B_data_in_reg, YB1M1597_PORT_A_address_reg, YB1M1597_PORT_B_address_reg, YB1M1597_PORT_A_write_enable_reg, YB1M1597_PORT_A_read_enable_reg, YB1M1597_PORT_B_write_enable_reg, YB1M1597_PORT_B_read_enable_reg, , , YB1M1597_clock_0, YB1M1597_clock_1, YB1M1597_clock_enable_0, YB1M1597_clock_enable_1, , , , );
YB1M1597 = YB1M1597_PORT_B_data_out[0];


--YB1_ram_block3a7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a7 at M10K_X14_Y8_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a7_PORT_A_data_in = VCC;
YB1_ram_block3a7_PORT_A_data_in_reg = DFFE(YB1_ram_block3a7_PORT_A_data_in, YB1_ram_block3a7_clock_0, , , );
YB1_ram_block3a7_PORT_B_data_in = UB1_ram_rom_data_reg[7];
YB1_ram_block3a7_PORT_B_data_in_reg = DFFE(YB1_ram_block3a7_PORT_B_data_in, YB1_ram_block3a7_clock_1, , , );
YB1_ram_block3a7_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a7_PORT_A_address_reg = DFFE(YB1_ram_block3a7_PORT_A_address, YB1_ram_block3a7_clock_0, , , );
YB1_ram_block3a7_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a7_PORT_B_address_reg = DFFE(YB1_ram_block3a7_PORT_B_address, YB1_ram_block3a7_clock_1, , , );
YB1_ram_block3a7_PORT_A_write_enable = GND;
YB1_ram_block3a7_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a7_PORT_A_write_enable, YB1_ram_block3a7_clock_0, , , );
YB1_ram_block3a7_PORT_A_read_enable = VCC;
YB1_ram_block3a7_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a7_PORT_A_read_enable, YB1_ram_block3a7_clock_0, , , );
YB1_ram_block3a7_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a7_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a7_PORT_B_write_enable, YB1_ram_block3a7_clock_1, , , );
YB1_ram_block3a7_PORT_B_read_enable = VCC;
YB1_ram_block3a7_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a7_PORT_B_read_enable, YB1_ram_block3a7_clock_1, , , );
YB1_ram_block3a7_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a7_clock_1 = A1L5;
YB1_ram_block3a7_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a7_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a7_PORT_A_data_out = MEMORY(YB1_ram_block3a7_PORT_A_data_in_reg, YB1_ram_block3a7_PORT_B_data_in_reg, YB1_ram_block3a7_PORT_A_address_reg, YB1_ram_block3a7_PORT_B_address_reg, YB1_ram_block3a7_PORT_A_write_enable_reg, YB1_ram_block3a7_PORT_A_read_enable_reg, YB1_ram_block3a7_PORT_B_write_enable_reg, YB1_ram_block3a7_PORT_B_read_enable_reg, , , YB1_ram_block3a7_clock_0, YB1_ram_block3a7_clock_1, YB1_ram_block3a7_clock_enable_0, YB1_ram_block3a7_clock_enable_1, , , , );
YB1_ram_block3a7_PORT_A_data_out_reg = DFFE(YB1_ram_block3a7_PORT_A_data_out, YB1_ram_block3a7_clock_0, , , );
YB1_ram_block3a7 = YB1_ram_block3a7_PORT_A_data_out_reg[0];

--YB1M541 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a7~PORTBDATAOUT0 at M10K_X14_Y8_N0
YB1M541_PORT_A_data_in = VCC;
YB1M541_PORT_A_data_in_reg = DFFE(YB1M541_PORT_A_data_in, YB1M541_clock_0, , , );
YB1M541_PORT_B_data_in = UB1_ram_rom_data_reg[7];
YB1M541_PORT_B_data_in_reg = DFFE(YB1M541_PORT_B_data_in, YB1M541_clock_1, , , );
YB1M541_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M541_PORT_A_address_reg = DFFE(YB1M541_PORT_A_address, YB1M541_clock_0, , , );
YB1M541_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M541_PORT_B_address_reg = DFFE(YB1M541_PORT_B_address, YB1M541_clock_1, , , );
YB1M541_PORT_A_write_enable = GND;
YB1M541_PORT_A_write_enable_reg = DFFE(YB1M541_PORT_A_write_enable, YB1M541_clock_0, , , );
YB1M541_PORT_A_read_enable = VCC;
YB1M541_PORT_A_read_enable_reg = DFFE(YB1M541_PORT_A_read_enable, YB1M541_clock_0, , , );
YB1M541_PORT_B_write_enable = ZB2L1;
YB1M541_PORT_B_write_enable_reg = DFFE(YB1M541_PORT_B_write_enable, YB1M541_clock_1, , , );
YB1M541_PORT_B_read_enable = VCC;
YB1M541_PORT_B_read_enable_reg = DFFE(YB1M541_PORT_B_read_enable, YB1M541_clock_1, , , );
YB1M541_clock_0 = GLOBAL(A1L38);
YB1M541_clock_1 = A1L5;
YB1M541_clock_enable_0 = !F1_data_address_reg[13];
YB1M541_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M541_PORT_B_data_out = MEMORY(YB1M541_PORT_A_data_in_reg, YB1M541_PORT_B_data_in_reg, YB1M541_PORT_A_address_reg, YB1M541_PORT_B_address_reg, YB1M541_PORT_A_write_enable_reg, YB1M541_PORT_A_read_enable_reg, YB1M541_PORT_B_write_enable_reg, YB1M541_PORT_B_read_enable_reg, , , YB1M541_clock_0, YB1M541_clock_1, YB1M541_clock_enable_0, YB1M541_clock_enable_1, , , , );
YB1M541 = YB1M541_PORT_B_data_out[0];


--YB1_ram_block3a25 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a25 at M10K_X38_Y6_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a25_PORT_A_data_in = VCC;
YB1_ram_block3a25_PORT_A_data_in_reg = DFFE(YB1_ram_block3a25_PORT_A_data_in, YB1_ram_block3a25_clock_0, , , );
YB1_ram_block3a25_PORT_B_data_in = UB1_ram_rom_data_reg[9];
YB1_ram_block3a25_PORT_B_data_in_reg = DFFE(YB1_ram_block3a25_PORT_B_data_in, YB1_ram_block3a25_clock_1, , , );
YB1_ram_block3a25_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a25_PORT_A_address_reg = DFFE(YB1_ram_block3a25_PORT_A_address, YB1_ram_block3a25_clock_0, , , );
YB1_ram_block3a25_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a25_PORT_B_address_reg = DFFE(YB1_ram_block3a25_PORT_B_address, YB1_ram_block3a25_clock_1, , , );
YB1_ram_block3a25_PORT_A_write_enable = GND;
YB1_ram_block3a25_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a25_PORT_A_write_enable, YB1_ram_block3a25_clock_0, , , );
YB1_ram_block3a25_PORT_A_read_enable = VCC;
YB1_ram_block3a25_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a25_PORT_A_read_enable, YB1_ram_block3a25_clock_0, , , );
YB1_ram_block3a25_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a25_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a25_PORT_B_write_enable, YB1_ram_block3a25_clock_1, , , );
YB1_ram_block3a25_PORT_B_read_enable = VCC;
YB1_ram_block3a25_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a25_PORT_B_read_enable, YB1_ram_block3a25_clock_1, , , );
YB1_ram_block3a25_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a25_clock_1 = A1L5;
YB1_ram_block3a25_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a25_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a25_PORT_A_data_out = MEMORY(YB1_ram_block3a25_PORT_A_data_in_reg, YB1_ram_block3a25_PORT_B_data_in_reg, YB1_ram_block3a25_PORT_A_address_reg, YB1_ram_block3a25_PORT_B_address_reg, YB1_ram_block3a25_PORT_A_write_enable_reg, YB1_ram_block3a25_PORT_A_read_enable_reg, YB1_ram_block3a25_PORT_B_write_enable_reg, YB1_ram_block3a25_PORT_B_read_enable_reg, , , YB1_ram_block3a25_clock_0, YB1_ram_block3a25_clock_1, YB1_ram_block3a25_clock_enable_0, YB1_ram_block3a25_clock_enable_1, , , , );
YB1_ram_block3a25_PORT_A_data_out_reg = DFFE(YB1_ram_block3a25_PORT_A_data_out, YB1_ram_block3a25_clock_0, , , );
YB1_ram_block3a25 = YB1_ram_block3a25_PORT_A_data_out_reg[0];

--YB1M1729 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a25~PORTBDATAOUT0 at M10K_X38_Y6_N0
YB1M1729_PORT_A_data_in = VCC;
YB1M1729_PORT_A_data_in_reg = DFFE(YB1M1729_PORT_A_data_in, YB1M1729_clock_0, , , );
YB1M1729_PORT_B_data_in = UB1_ram_rom_data_reg[9];
YB1M1729_PORT_B_data_in_reg = DFFE(YB1M1729_PORT_B_data_in, YB1M1729_clock_1, , , );
YB1M1729_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1729_PORT_A_address_reg = DFFE(YB1M1729_PORT_A_address, YB1M1729_clock_0, , , );
YB1M1729_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1729_PORT_B_address_reg = DFFE(YB1M1729_PORT_B_address, YB1M1729_clock_1, , , );
YB1M1729_PORT_A_write_enable = GND;
YB1M1729_PORT_A_write_enable_reg = DFFE(YB1M1729_PORT_A_write_enable, YB1M1729_clock_0, , , );
YB1M1729_PORT_A_read_enable = VCC;
YB1M1729_PORT_A_read_enable_reg = DFFE(YB1M1729_PORT_A_read_enable, YB1M1729_clock_0, , , );
YB1M1729_PORT_B_write_enable = ZB2L2;
YB1M1729_PORT_B_write_enable_reg = DFFE(YB1M1729_PORT_B_write_enable, YB1M1729_clock_1, , , );
YB1M1729_PORT_B_read_enable = VCC;
YB1M1729_PORT_B_read_enable_reg = DFFE(YB1M1729_PORT_B_read_enable, YB1M1729_clock_1, , , );
YB1M1729_clock_0 = GLOBAL(A1L38);
YB1M1729_clock_1 = A1L5;
YB1M1729_clock_enable_0 = F1_data_address_reg[13];
YB1M1729_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1729_PORT_B_data_out = MEMORY(YB1M1729_PORT_A_data_in_reg, YB1M1729_PORT_B_data_in_reg, YB1M1729_PORT_A_address_reg, YB1M1729_PORT_B_address_reg, YB1M1729_PORT_A_write_enable_reg, YB1M1729_PORT_A_read_enable_reg, YB1M1729_PORT_B_write_enable_reg, YB1M1729_PORT_B_read_enable_reg, , , YB1M1729_clock_0, YB1M1729_clock_1, YB1M1729_clock_enable_0, YB1M1729_clock_enable_1, , , , );
YB1M1729 = YB1M1729_PORT_B_data_out[0];


--YB1_ram_block3a9 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a9 at M10K_X38_Y4_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a9_PORT_A_data_in = VCC;
YB1_ram_block3a9_PORT_A_data_in_reg = DFFE(YB1_ram_block3a9_PORT_A_data_in, YB1_ram_block3a9_clock_0, , , );
YB1_ram_block3a9_PORT_B_data_in = UB1_ram_rom_data_reg[9];
YB1_ram_block3a9_PORT_B_data_in_reg = DFFE(YB1_ram_block3a9_PORT_B_data_in, YB1_ram_block3a9_clock_1, , , );
YB1_ram_block3a9_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a9_PORT_A_address_reg = DFFE(YB1_ram_block3a9_PORT_A_address, YB1_ram_block3a9_clock_0, , , );
YB1_ram_block3a9_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a9_PORT_B_address_reg = DFFE(YB1_ram_block3a9_PORT_B_address, YB1_ram_block3a9_clock_1, , , );
YB1_ram_block3a9_PORT_A_write_enable = GND;
YB1_ram_block3a9_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a9_PORT_A_write_enable, YB1_ram_block3a9_clock_0, , , );
YB1_ram_block3a9_PORT_A_read_enable = VCC;
YB1_ram_block3a9_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a9_PORT_A_read_enable, YB1_ram_block3a9_clock_0, , , );
YB1_ram_block3a9_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a9_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a9_PORT_B_write_enable, YB1_ram_block3a9_clock_1, , , );
YB1_ram_block3a9_PORT_B_read_enable = VCC;
YB1_ram_block3a9_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a9_PORT_B_read_enable, YB1_ram_block3a9_clock_1, , , );
YB1_ram_block3a9_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a9_clock_1 = A1L5;
YB1_ram_block3a9_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a9_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a9_PORT_A_data_out = MEMORY(YB1_ram_block3a9_PORT_A_data_in_reg, YB1_ram_block3a9_PORT_B_data_in_reg, YB1_ram_block3a9_PORT_A_address_reg, YB1_ram_block3a9_PORT_B_address_reg, YB1_ram_block3a9_PORT_A_write_enable_reg, YB1_ram_block3a9_PORT_A_read_enable_reg, YB1_ram_block3a9_PORT_B_write_enable_reg, YB1_ram_block3a9_PORT_B_read_enable_reg, , , YB1_ram_block3a9_clock_0, YB1_ram_block3a9_clock_1, YB1_ram_block3a9_clock_enable_0, YB1_ram_block3a9_clock_enable_1, , , , );
YB1_ram_block3a9_PORT_A_data_out_reg = DFFE(YB1_ram_block3a9_PORT_A_data_out, YB1_ram_block3a9_clock_0, , , );
YB1_ram_block3a9 = YB1_ram_block3a9_PORT_A_data_out_reg[0];

--YB1M673 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a9~PORTBDATAOUT0 at M10K_X38_Y4_N0
YB1M673_PORT_A_data_in = VCC;
YB1M673_PORT_A_data_in_reg = DFFE(YB1M673_PORT_A_data_in, YB1M673_clock_0, , , );
YB1M673_PORT_B_data_in = UB1_ram_rom_data_reg[9];
YB1M673_PORT_B_data_in_reg = DFFE(YB1M673_PORT_B_data_in, YB1M673_clock_1, , , );
YB1M673_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M673_PORT_A_address_reg = DFFE(YB1M673_PORT_A_address, YB1M673_clock_0, , , );
YB1M673_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M673_PORT_B_address_reg = DFFE(YB1M673_PORT_B_address, YB1M673_clock_1, , , );
YB1M673_PORT_A_write_enable = GND;
YB1M673_PORT_A_write_enable_reg = DFFE(YB1M673_PORT_A_write_enable, YB1M673_clock_0, , , );
YB1M673_PORT_A_read_enable = VCC;
YB1M673_PORT_A_read_enable_reg = DFFE(YB1M673_PORT_A_read_enable, YB1M673_clock_0, , , );
YB1M673_PORT_B_write_enable = ZB2L1;
YB1M673_PORT_B_write_enable_reg = DFFE(YB1M673_PORT_B_write_enable, YB1M673_clock_1, , , );
YB1M673_PORT_B_read_enable = VCC;
YB1M673_PORT_B_read_enable_reg = DFFE(YB1M673_PORT_B_read_enable, YB1M673_clock_1, , , );
YB1M673_clock_0 = GLOBAL(A1L38);
YB1M673_clock_1 = A1L5;
YB1M673_clock_enable_0 = !F1_data_address_reg[13];
YB1M673_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M673_PORT_B_data_out = MEMORY(YB1M673_PORT_A_data_in_reg, YB1M673_PORT_B_data_in_reg, YB1M673_PORT_A_address_reg, YB1M673_PORT_B_address_reg, YB1M673_PORT_A_write_enable_reg, YB1M673_PORT_A_read_enable_reg, YB1M673_PORT_B_write_enable_reg, YB1M673_PORT_B_read_enable_reg, , , YB1M673_clock_0, YB1M673_clock_1, YB1M673_clock_enable_0, YB1M673_clock_enable_1, , , , );
YB1M673 = YB1M673_PORT_B_data_out[0];


--BB1_data_out_shift_reg[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16] at FF_X39_Y7_N29
--register power-up is low

BB1_data_out_shift_reg[16] = DFFEAS(BB1L104, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--YB1_ram_block3a24 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a24 at M10K_X14_Y3_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a24_PORT_A_data_in = VCC;
YB1_ram_block3a24_PORT_A_data_in_reg = DFFE(YB1_ram_block3a24_PORT_A_data_in, YB1_ram_block3a24_clock_0, , , );
YB1_ram_block3a24_PORT_B_data_in = UB1_ram_rom_data_reg[8];
YB1_ram_block3a24_PORT_B_data_in_reg = DFFE(YB1_ram_block3a24_PORT_B_data_in, YB1_ram_block3a24_clock_1, , , );
YB1_ram_block3a24_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a24_PORT_A_address_reg = DFFE(YB1_ram_block3a24_PORT_A_address, YB1_ram_block3a24_clock_0, , , );
YB1_ram_block3a24_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a24_PORT_B_address_reg = DFFE(YB1_ram_block3a24_PORT_B_address, YB1_ram_block3a24_clock_1, , , );
YB1_ram_block3a24_PORT_A_write_enable = GND;
YB1_ram_block3a24_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a24_PORT_A_write_enable, YB1_ram_block3a24_clock_0, , , );
YB1_ram_block3a24_PORT_A_read_enable = VCC;
YB1_ram_block3a24_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a24_PORT_A_read_enable, YB1_ram_block3a24_clock_0, , , );
YB1_ram_block3a24_PORT_B_write_enable = ZB2L2;
YB1_ram_block3a24_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a24_PORT_B_write_enable, YB1_ram_block3a24_clock_1, , , );
YB1_ram_block3a24_PORT_B_read_enable = VCC;
YB1_ram_block3a24_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a24_PORT_B_read_enable, YB1_ram_block3a24_clock_1, , , );
YB1_ram_block3a24_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a24_clock_1 = A1L5;
YB1_ram_block3a24_clock_enable_0 = F1_data_address_reg[13];
YB1_ram_block3a24_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1_ram_block3a24_PORT_A_data_out = MEMORY(YB1_ram_block3a24_PORT_A_data_in_reg, YB1_ram_block3a24_PORT_B_data_in_reg, YB1_ram_block3a24_PORT_A_address_reg, YB1_ram_block3a24_PORT_B_address_reg, YB1_ram_block3a24_PORT_A_write_enable_reg, YB1_ram_block3a24_PORT_A_read_enable_reg, YB1_ram_block3a24_PORT_B_write_enable_reg, YB1_ram_block3a24_PORT_B_read_enable_reg, , , YB1_ram_block3a24_clock_0, YB1_ram_block3a24_clock_1, YB1_ram_block3a24_clock_enable_0, YB1_ram_block3a24_clock_enable_1, , , , );
YB1_ram_block3a24_PORT_A_data_out_reg = DFFE(YB1_ram_block3a24_PORT_A_data_out, YB1_ram_block3a24_clock_0, , , );
YB1_ram_block3a24 = YB1_ram_block3a24_PORT_A_data_out_reg[0];

--YB1M1663 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a24~PORTBDATAOUT0 at M10K_X14_Y3_N0
YB1M1663_PORT_A_data_in = VCC;
YB1M1663_PORT_A_data_in_reg = DFFE(YB1M1663_PORT_A_data_in, YB1M1663_clock_0, , , );
YB1M1663_PORT_B_data_in = UB1_ram_rom_data_reg[8];
YB1M1663_PORT_B_data_in_reg = DFFE(YB1M1663_PORT_B_data_in, YB1M1663_clock_1, , , );
YB1M1663_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M1663_PORT_A_address_reg = DFFE(YB1M1663_PORT_A_address, YB1M1663_clock_0, , , );
YB1M1663_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M1663_PORT_B_address_reg = DFFE(YB1M1663_PORT_B_address, YB1M1663_clock_1, , , );
YB1M1663_PORT_A_write_enable = GND;
YB1M1663_PORT_A_write_enable_reg = DFFE(YB1M1663_PORT_A_write_enable, YB1M1663_clock_0, , , );
YB1M1663_PORT_A_read_enable = VCC;
YB1M1663_PORT_A_read_enable_reg = DFFE(YB1M1663_PORT_A_read_enable, YB1M1663_clock_0, , , );
YB1M1663_PORT_B_write_enable = ZB2L2;
YB1M1663_PORT_B_write_enable_reg = DFFE(YB1M1663_PORT_B_write_enable, YB1M1663_clock_1, , , );
YB1M1663_PORT_B_read_enable = VCC;
YB1M1663_PORT_B_read_enable_reg = DFFE(YB1M1663_PORT_B_read_enable, YB1M1663_clock_1, , , );
YB1M1663_clock_0 = GLOBAL(A1L38);
YB1M1663_clock_1 = A1L5;
YB1M1663_clock_enable_0 = F1_data_address_reg[13];
YB1M1663_clock_enable_1 = UB1_ram_rom_addr_reg[13];
YB1M1663_PORT_B_data_out = MEMORY(YB1M1663_PORT_A_data_in_reg, YB1M1663_PORT_B_data_in_reg, YB1M1663_PORT_A_address_reg, YB1M1663_PORT_B_address_reg, YB1M1663_PORT_A_write_enable_reg, YB1M1663_PORT_A_read_enable_reg, YB1M1663_PORT_B_write_enable_reg, YB1M1663_PORT_B_read_enable_reg, , , YB1M1663_clock_0, YB1M1663_clock_1, YB1M1663_clock_enable_0, YB1M1663_clock_enable_1, , , , );
YB1M1663 = YB1M1663_PORT_B_data_out[0];


--YB1_ram_block3a8 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a8 at M10K_X26_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_ram_block3a8_PORT_A_data_in = VCC;
YB1_ram_block3a8_PORT_A_data_in_reg = DFFE(YB1_ram_block3a8_PORT_A_data_in, YB1_ram_block3a8_clock_0, , , );
YB1_ram_block3a8_PORT_B_data_in = UB1_ram_rom_data_reg[8];
YB1_ram_block3a8_PORT_B_data_in_reg = DFFE(YB1_ram_block3a8_PORT_B_data_in, YB1_ram_block3a8_clock_1, , , );
YB1_ram_block3a8_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1_ram_block3a8_PORT_A_address_reg = DFFE(YB1_ram_block3a8_PORT_A_address, YB1_ram_block3a8_clock_0, , , );
YB1_ram_block3a8_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1_ram_block3a8_PORT_B_address_reg = DFFE(YB1_ram_block3a8_PORT_B_address, YB1_ram_block3a8_clock_1, , , );
YB1_ram_block3a8_PORT_A_write_enable = GND;
YB1_ram_block3a8_PORT_A_write_enable_reg = DFFE(YB1_ram_block3a8_PORT_A_write_enable, YB1_ram_block3a8_clock_0, , , );
YB1_ram_block3a8_PORT_A_read_enable = VCC;
YB1_ram_block3a8_PORT_A_read_enable_reg = DFFE(YB1_ram_block3a8_PORT_A_read_enable, YB1_ram_block3a8_clock_0, , , );
YB1_ram_block3a8_PORT_B_write_enable = ZB2L1;
YB1_ram_block3a8_PORT_B_write_enable_reg = DFFE(YB1_ram_block3a8_PORT_B_write_enable, YB1_ram_block3a8_clock_1, , , );
YB1_ram_block3a8_PORT_B_read_enable = VCC;
YB1_ram_block3a8_PORT_B_read_enable_reg = DFFE(YB1_ram_block3a8_PORT_B_read_enable, YB1_ram_block3a8_clock_1, , , );
YB1_ram_block3a8_clock_0 = GLOBAL(A1L38);
YB1_ram_block3a8_clock_1 = A1L5;
YB1_ram_block3a8_clock_enable_0 = !F1_data_address_reg[13];
YB1_ram_block3a8_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1_ram_block3a8_PORT_A_data_out = MEMORY(YB1_ram_block3a8_PORT_A_data_in_reg, YB1_ram_block3a8_PORT_B_data_in_reg, YB1_ram_block3a8_PORT_A_address_reg, YB1_ram_block3a8_PORT_B_address_reg, YB1_ram_block3a8_PORT_A_write_enable_reg, YB1_ram_block3a8_PORT_A_read_enable_reg, YB1_ram_block3a8_PORT_B_write_enable_reg, YB1_ram_block3a8_PORT_B_read_enable_reg, , , YB1_ram_block3a8_clock_0, YB1_ram_block3a8_clock_1, YB1_ram_block3a8_clock_enable_0, YB1_ram_block3a8_clock_enable_1, , , , );
YB1_ram_block3a8_PORT_A_data_out_reg = DFFE(YB1_ram_block3a8_PORT_A_data_out, YB1_ram_block3a8_clock_0, , , );
YB1_ram_block3a8 = YB1_ram_block3a8_PORT_A_data_out_reg[0];

--YB1M607 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a8~PORTBDATAOUT0 at M10K_X26_Y2_N0
YB1M607_PORT_A_data_in = VCC;
YB1M607_PORT_A_data_in_reg = DFFE(YB1M607_PORT_A_data_in, YB1M607_clock_0, , , );
YB1M607_PORT_B_data_in = UB1_ram_rom_data_reg[8];
YB1M607_PORT_B_data_in_reg = DFFE(YB1M607_PORT_B_data_in, YB1M607_clock_1, , , );
YB1M607_PORT_A_address = BUS(F1_data_address_reg[0], F1_data_address_reg[1], F1_data_address_reg[2], F1_data_address_reg[3], F1_data_address_reg[4], F1_data_address_reg[5], F1_data_address_reg[6], F1_data_address_reg[7], F1_data_address_reg[8], F1_data_address_reg[9], F1_data_address_reg[10], F1_data_address_reg[11], F1_data_address_reg[12]);
YB1M607_PORT_A_address_reg = DFFE(YB1M607_PORT_A_address, YB1M607_clock_0, , , );
YB1M607_PORT_B_address = BUS(UB1_ram_rom_addr_reg[0], UB1_ram_rom_addr_reg[1], UB1_ram_rom_addr_reg[2], UB1_ram_rom_addr_reg[3], UB1_ram_rom_addr_reg[4], UB1_ram_rom_addr_reg[5], UB1_ram_rom_addr_reg[6], UB1_ram_rom_addr_reg[7], UB1_ram_rom_addr_reg[8], UB1_ram_rom_addr_reg[9], UB1_ram_rom_addr_reg[10], UB1_ram_rom_addr_reg[11], UB1_ram_rom_addr_reg[12]);
YB1M607_PORT_B_address_reg = DFFE(YB1M607_PORT_B_address, YB1M607_clock_1, , , );
YB1M607_PORT_A_write_enable = GND;
YB1M607_PORT_A_write_enable_reg = DFFE(YB1M607_PORT_A_write_enable, YB1M607_clock_0, , , );
YB1M607_PORT_A_read_enable = VCC;
YB1M607_PORT_A_read_enable_reg = DFFE(YB1M607_PORT_A_read_enable, YB1M607_clock_0, , , );
YB1M607_PORT_B_write_enable = ZB2L1;
YB1M607_PORT_B_write_enable_reg = DFFE(YB1M607_PORT_B_write_enable, YB1M607_clock_1, , , );
YB1M607_PORT_B_read_enable = VCC;
YB1M607_PORT_B_read_enable_reg = DFFE(YB1M607_PORT_B_read_enable, YB1M607_clock_1, , , );
YB1M607_clock_0 = GLOBAL(A1L38);
YB1M607_clock_1 = A1L5;
YB1M607_clock_enable_0 = !F1_data_address_reg[13];
YB1M607_clock_enable_1 = !UB1_ram_rom_addr_reg[13];
YB1M607_PORT_B_data_out = MEMORY(YB1M607_PORT_A_data_in_reg, YB1M607_PORT_B_data_in_reg, YB1M607_PORT_A_address_reg, YB1M607_PORT_B_address_reg, YB1M607_PORT_A_write_enable_reg, YB1M607_PORT_A_read_enable_reg, YB1M607_PORT_B_write_enable_reg, YB1M607_PORT_B_read_enable_reg, , , YB1M607_clock_0, YB1M607_clock_1, YB1M607_clock_enable_0, YB1M607_clock_enable_1, , , , );
YB1M607 = YB1M607_PORT_B_data_out[0];


--BB1_data_out_shift_reg[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15] at FF_X39_Y7_N47
--register power-up is low

BB1_data_out_shift_reg[15] = DFFEAS(BB1L105, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14] at FF_X39_Y7_N41
--register power-up is low

BB1_data_out_shift_reg[14] = DFFEAS(BB1L106, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13] at FF_X39_Y7_N31
--register power-up is low

BB1_data_out_shift_reg[13] = DFFEAS(BB1L107, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12] at FF_X39_Y7_N34
--register power-up is low

BB1_data_out_shift_reg[12] = DFFEAS(BB1L108, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11] at FF_X39_Y7_N14
--register power-up is low

BB1_data_out_shift_reg[11] = DFFEAS(BB1L109, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10] at FF_X39_Y7_N17
--register power-up is low

BB1_data_out_shift_reg[10] = DFFEAS(BB1L110, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9] at FF_X39_Y7_N44
--register power-up is low

BB1_data_out_shift_reg[9] = DFFEAS(BB1L111, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8] at FF_X39_Y7_N38
--register power-up is low

BB1_data_out_shift_reg[8] = DFFEAS(BB1L112, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7] at FF_X40_Y7_N25
--register power-up is low

BB1_data_out_shift_reg[7] = DFFEAS(BB1L113, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6] at FF_X40_Y7_N29
--register power-up is low

BB1_data_out_shift_reg[6] = DFFEAS(BB1L114, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5] at FF_X40_Y7_N44
--register power-up is low

BB1_data_out_shift_reg[5] = DFFEAS(BB1L115, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4] at FF_X40_Y7_N47
--register power-up is low

BB1_data_out_shift_reg[4] = DFFEAS(BB1L116, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3] at FF_X40_Y7_N37
--register power-up is low

BB1_data_out_shift_reg[3] = DFFEAS(BB1L117, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--BB1_data_out_shift_reg[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2] at FF_X40_Y7_N41
--register power-up is low

BB1_data_out_shift_reg[2] = DFFEAS(BB1L118, GLOBAL(A1L38),  ,  , BB1L84,  ,  , BB1L83,  );


--JB3_q_b[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0] at M10K_X38_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[0] = JB3_q_b[0]_PORT_B_data_out[0];

--JB3_q_b[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[23] = JB3_q_b[0]_PORT_B_data_out[23];

--JB3_q_b[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[22] = JB3_q_b[0]_PORT_B_data_out[22];

--JB3_q_b[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[21] = JB3_q_b[0]_PORT_B_data_out[21];

--JB3_q_b[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[20] = JB3_q_b[0]_PORT_B_data_out[20];

--JB3_q_b[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[19] = JB3_q_b[0]_PORT_B_data_out[19];

--JB3_q_b[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[18] = JB3_q_b[0]_PORT_B_data_out[18];

--JB3_q_b[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[17] = JB3_q_b[0]_PORT_B_data_out[17];

--JB3_q_b[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[16] = JB3_q_b[0]_PORT_B_data_out[16];

--JB3_q_b[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[15] = JB3_q_b[0]_PORT_B_data_out[15];

--JB3_q_b[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[14] = JB3_q_b[0]_PORT_B_data_out[14];

--JB3_q_b[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[13] = JB3_q_b[0]_PORT_B_data_out[13];

--JB3_q_b[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[12] = JB3_q_b[0]_PORT_B_data_out[12];

--JB3_q_b[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[11] = JB3_q_b[0]_PORT_B_data_out[11];

--JB3_q_b[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[10] = JB3_q_b[0]_PORT_B_data_out[10];

--JB3_q_b[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[9] = JB3_q_b[0]_PORT_B_data_out[9];

--JB3_q_b[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[8] = JB3_q_b[0]_PORT_B_data_out[8];

--JB3_q_b[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[7] = JB3_q_b[0]_PORT_B_data_out[7];

--JB3_q_b[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[6] = JB3_q_b[0]_PORT_B_data_out[6];

--JB3_q_b[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[5] = JB3_q_b[0]_PORT_B_data_out[5];

--JB3_q_b[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[4] = JB3_q_b[0]_PORT_B_data_out[4];

--JB3_q_b[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[3] = JB3_q_b[0]_PORT_B_data_out[3];

--JB3_q_b[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[2] = JB3_q_b[0]_PORT_B_data_out[2];

--JB3_q_b[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1] at M10K_X38_Y7_N0
JB3_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB3_q_b[0]_PORT_A_data_in_reg = DFFE(JB3_q_b[0]_PORT_A_data_in, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_A_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5], MB3_counter_reg_bit[6]);
JB3_q_b[0]_PORT_A_address_reg = DFFE(JB3_q_b[0]_PORT_A_address, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_address = BUS(GB3L25, GB3L26, GB3L27, GB3L28, GB3L29, GB3L30, GB3L31);
JB3_q_b[0]_PORT_B_address_reg = DFFE(JB3_q_b[0]_PORT_B_address, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_PORT_A_write_enable = !BB1L67;
JB3_q_b[0]_PORT_A_write_enable_reg = DFFE(JB3_q_b[0]_PORT_A_write_enable, JB3_q_b[0]_clock_0, , , );
JB3_q_b[0]_PORT_B_read_enable = VCC;
JB3_q_b[0]_PORT_B_read_enable_reg = DFFE(JB3_q_b[0]_PORT_B_read_enable, JB3_q_b[0]_clock_1, , , );
JB3_q_b[0]_clock_0 = GLOBAL(A1L38);
JB3_q_b[0]_clock_1 = GLOBAL(A1L38);
JB3_q_b[0]_clock_enable_0 = !BB1L67;
JB3_q_b[0]_PORT_B_data_out = MEMORY(JB3_q_b[0]_PORT_A_data_in_reg, , JB3_q_b[0]_PORT_A_address_reg, JB3_q_b[0]_PORT_B_address_reg, JB3_q_b[0]_PORT_A_write_enable_reg, , , JB3_q_b[0]_PORT_B_read_enable_reg, , , JB3_q_b[0]_clock_0, JB3_q_b[0]_clock_1, JB3_q_b[0]_clock_enable_0, , , , , );
JB3_q_b[1] = JB3_q_b[0]_PORT_B_data_out[1];


--JB4_q_b[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0] at M10K_X41_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[0] = JB4_q_b[0]_PORT_B_data_out[0];

--JB4_q_b[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[23] = JB4_q_b[0]_PORT_B_data_out[23];

--JB4_q_b[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[22] = JB4_q_b[0]_PORT_B_data_out[22];

--JB4_q_b[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[21] = JB4_q_b[0]_PORT_B_data_out[21];

--JB4_q_b[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[20] = JB4_q_b[0]_PORT_B_data_out[20];

--JB4_q_b[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[19] = JB4_q_b[0]_PORT_B_data_out[19];

--JB4_q_b[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[18] = JB4_q_b[0]_PORT_B_data_out[18];

--JB4_q_b[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[17] = JB4_q_b[0]_PORT_B_data_out[17];

--JB4_q_b[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[16] = JB4_q_b[0]_PORT_B_data_out[16];

--JB4_q_b[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[15] = JB4_q_b[0]_PORT_B_data_out[15];

--JB4_q_b[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[14] = JB4_q_b[0]_PORT_B_data_out[14];

--JB4_q_b[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[13] = JB4_q_b[0]_PORT_B_data_out[13];

--JB4_q_b[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[12] = JB4_q_b[0]_PORT_B_data_out[12];

--JB4_q_b[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[11] = JB4_q_b[0]_PORT_B_data_out[11];

--JB4_q_b[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[10] = JB4_q_b[0]_PORT_B_data_out[10];

--JB4_q_b[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[9] = JB4_q_b[0]_PORT_B_data_out[9];

--JB4_q_b[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[8] = JB4_q_b[0]_PORT_B_data_out[8];

--JB4_q_b[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[7] = JB4_q_b[0]_PORT_B_data_out[7];

--JB4_q_b[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[6] = JB4_q_b[0]_PORT_B_data_out[6];

--JB4_q_b[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[5] = JB4_q_b[0]_PORT_B_data_out[5];

--JB4_q_b[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[4] = JB4_q_b[0]_PORT_B_data_out[4];

--JB4_q_b[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[3] = JB4_q_b[0]_PORT_B_data_out[3];

--JB4_q_b[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[2] = JB4_q_b[0]_PORT_B_data_out[2];

--JB4_q_b[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1] at M10K_X41_Y7_N0
JB4_q_b[0]_PORT_A_data_in = BUS(A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, A1L145, AC1L1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L10, AC1L11, AC1L12, AC1L13, AC1L14, AC1L15, AC1L16, , , , , , , , , , , , , , , , );
JB4_q_b[0]_PORT_A_data_in_reg = DFFE(JB4_q_b[0]_PORT_A_data_in, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5], MB4_counter_reg_bit[6]);
JB4_q_b[0]_PORT_A_address_reg = DFFE(JB4_q_b[0]_PORT_A_address, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_address = BUS(GB4L25, GB4L26, GB4L27, GB4L28, GB4L29, GB4L30, GB4L31);
JB4_q_b[0]_PORT_B_address_reg = DFFE(JB4_q_b[0]_PORT_B_address, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_PORT_A_write_enable = !BB1L68;
JB4_q_b[0]_PORT_A_write_enable_reg = DFFE(JB4_q_b[0]_PORT_A_write_enable, JB4_q_b[0]_clock_0, , , );
JB4_q_b[0]_PORT_B_read_enable = VCC;
JB4_q_b[0]_PORT_B_read_enable_reg = DFFE(JB4_q_b[0]_PORT_B_read_enable, JB4_q_b[0]_clock_1, , , );
JB4_q_b[0]_clock_0 = GLOBAL(A1L38);
JB4_q_b[0]_clock_1 = GLOBAL(A1L38);
JB4_q_b[0]_clock_enable_0 = !BB1L68;
JB4_q_b[0]_PORT_B_data_out = MEMORY(JB4_q_b[0]_PORT_A_data_in_reg, , JB4_q_b[0]_PORT_A_address_reg, JB4_q_b[0]_PORT_B_address_reg, JB4_q_b[0]_PORT_A_write_enable_reg, , , JB4_q_b[0]_PORT_B_read_enable_reg, , , JB4_q_b[0]_clock_0, JB4_q_b[0]_clock_1, JB4_q_b[0]_clock_enable_0, , , , , );
JB4_q_b[1] = JB4_q_b[0]_PORT_B_data_out[1];


--W1L31 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~25 at LABCELL_X33_Y3_N6
W1L31 = ( !W1_rom_address_counter[5] & ( (((!W1_rom_address_counter[4] & ((W1L20))) # (W1_rom_address_counter[4] & (W1L21)))) ) ) # ( W1_rom_address_counter[5] & ( ((!W1_rom_address_counter[4] & (W1L22 & (W1_rom_address_counter[3]))) # (W1_rom_address_counter[4] & (((W1L23))))) ) );


--W1L35 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~29 at MLABCELL_X34_Y4_N42
W1L35 = ( !W1_rom_address_counter[5] & ( ((!W1_rom_address_counter[4] & (((W1L16)))) # (W1_rom_address_counter[4] & (W1L17))) ) ) # ( W1_rom_address_counter[5] & ( ((!W1_rom_address_counter[4] & (W1L18)) # (W1_rom_address_counter[4] & (((!W1_rom_address_counter[3] & !W1L19))))) ) );


--W1L72 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~14 at LABCELL_X33_Y2_N12
W1L72 = ( !W1_rom_address_counter[5] & ( ((W1L60 & ((!W1_rom_address_counter[3] & (W1L13)) # (W1_rom_address_counter[3] & ((W1L12)))))) # (W1L67) ) ) # ( W1_rom_address_counter[5] & ( (((!W1_rom_address_counter[3] & (!W1L14 & W1L60))) # (W1L67)) ) );


--Y1L18 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector6~0 at LABCELL_X33_Y4_N24
Y1L18 = ( !W1_transfer_data & ( (!X1_middle_of_low_level & (Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT & (((X1_middle_of_high_level))))) # (X1_middle_of_low_level & ((((Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT & X1_middle_of_high_level)) # (Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT)) # (Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK))) ) ) # ( W1_transfer_data & ( ((!Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT & (Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ((X1_middle_of_low_level)))) # (Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT & (((Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & X1_middle_of_low_level)) # (X1_middle_of_high_level)))) # (Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) ) );


--T1L28 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 at MLABCELL_X3_Y2_N48
T1L28 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !T1_word_counter[4], !T1_WORD_SR[2], !U1_state[8], !U1_state[4], !T1_word_counter[3], !T1L24);


--UB2L2 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0 at MLABCELL_X6_Y1_N48
UB2L2 = AMPP_FUNCTION(!S1_irf_reg[2][5], !UB2_ram_rom_data_reg[0], !T2_WORD_SR[0], !S1_irf_reg[2][1], !S1_irf_reg[2][0], !UB2_bypass_reg_out, !S1_irf_reg[2][2]);


--UB1L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0 at LABCELL_X7_Y2_N6
UB1L2 = AMPP_FUNCTION(!S1_irf_reg[1][5], !UB1_ram_rom_data_reg[0], !T1_WORD_SR[0], !S1_irf_reg[1][1], !S1_irf_reg[1][0], !UB1_bypass_reg_out, !S1_irf_reg[1][2]);


--A1L45 is FPGA_I2C_SDAT~output at IOOBUF_X12_Y81_N2
A1L45 = OUTPUT_BUFFER.O(.I(Y1L5), .OE(Y1L40), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--F1_inst_addr[0] is dj_roomba_3000:dj_roomba|inst_addr[0] at FF_X25_Y1_N16
--register power-up is low

F1_inst_addr[0] = DFFEAS(F1L109, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--F1_inst_addr[1] is dj_roomba_3000:dj_roomba|inst_addr[1] at FF_X25_Y1_N31
--register power-up is low

F1_inst_addr[1] = DFFEAS(F1L111, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--F1_inst_addr[2] is dj_roomba_3000:dj_roomba|inst_addr[2] at FF_X25_Y1_N28
--register power-up is low

F1_inst_addr[2] = DFFEAS(F1L113, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--F1_inst_addr[3] is dj_roomba_3000:dj_roomba|inst_addr[3] at FF_X25_Y1_N7
--register power-up is low

F1_inst_addr[3] = DFFEAS(F1L115, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--F1_inst_addr[4] is dj_roomba_3000:dj_roomba|inst_addr[4] at FF_X25_Y1_N37
--register power-up is low

F1_inst_addr[4] = DFFEAS(F1L117, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--UB1_ir_loaded_address_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at FF_X6_Y3_N37
--register power-up is low

UB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L5, UB1_ram_rom_addr_reg[0], !UB1L80, GND, UB1L81);


--UB1_ir_loaded_address_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at FF_X6_Y3_N10
--register power-up is low

UB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L5, UB1L67, !UB1L80, UB1L81);


--UB1_ir_loaded_address_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at FF_X6_Y3_N25
--register power-up is low

UB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L5, UB1_ram_rom_addr_reg[2], !UB1L80, GND, UB1L81);


--UB1_ir_loaded_address_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at FF_X6_Y3_N47
--register power-up is low

UB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L5, UB1L70, !UB1L80, UB1L81);


--UB1_ir_loaded_address_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4] at FF_X6_Y3_N13
--register power-up is low

UB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L5, UB1_ram_rom_addr_reg[4], !UB1L80, GND, UB1L81);


--UB1_ir_loaded_address_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5] at FF_X6_Y3_N35
--register power-up is low

UB1_ir_loaded_address_reg[5] = AMPP_FUNCTION(A1L5, UB1L73, !UB1L80, UB1L81);


--UB1_ir_loaded_address_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6] at FF_X6_Y3_N1
--register power-up is low

UB1_ir_loaded_address_reg[6] = AMPP_FUNCTION(A1L5, UB1L75, !UB1L80, UB1L81);


--T1_WORD_SR[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at FF_X3_Y2_N55
--register power-up is low

T1_WORD_SR[0] = AMPP_FUNCTION(A1L5, T1L23, T1L19);


--UB1_bypass_reg_out is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at FF_X7_Y2_N8
--register power-up is low

UB1_bypass_reg_out = AMPP_FUNCTION(A1L5, UB1L63, !S1_clr_reg, GND);


--UB1_ram_rom_data_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at FF_X10_Y2_N50
--register power-up is low

UB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L5, UB1L120, UB1L115);


--UB2_is_in_use_reg is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at FF_X1_Y1_N53
--register power-up is low

UB2_is_in_use_reg = AMPP_FUNCTION(A1L5, UB2L19, !S1_clr_reg, GND);


--UB2_ir_loaded_address_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at FF_X2_Y3_N14
--register power-up is low

UB2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L5, UB2L12, !UB2L21, S1_irf_reg[2][3]);


--UB2_ir_loaded_address_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at FF_X2_Y3_N35
--register power-up is low

UB2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L5, UB2L27Q, !UB2L21, GND, S1_irf_reg[2][3]);


--UB2_ir_loaded_address_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at FF_X2_Y3_N1
--register power-up is low

UB2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L5, UB2_ram_rom_addr_reg[2], !UB2L21, GND, S1_irf_reg[2][3]);


--UB2_ir_loaded_address_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at FF_X2_Y3_N22
--register power-up is low

UB2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L5, UB2_ram_rom_addr_reg[3], !UB2L21, GND, S1_irf_reg[2][3]);


--UB2_ir_loaded_address_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4] at FF_X2_Y3_N26
--register power-up is low

UB2_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L5, UB2L17, !UB2L21, S1_irf_reg[2][3]);


--T2_WORD_SR[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at FF_X1_Y1_N10
--register power-up is low

T2_WORD_SR[0] = AMPP_FUNCTION(A1L5, T2L23, T2L20);


--UB2_bypass_reg_out is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at FF_X6_Y1_N50
--register power-up is low

UB2_bypass_reg_out = AMPP_FUNCTION(A1L5, UB2L8, !S1_clr_reg, GND);


--NB1_edge is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|edge at FF_X19_Y4_N52
--register power-up is low

NB1_edge = DFFEAS(NB1L2, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--F1L109 is dj_roomba_3000:dj_roomba|inst_addr[0]~0 at MLABCELL_X25_Y1_N15
F1L109 = ( !F1_inst_addr[0] & ( NB1_edge ) ) # ( F1_inst_addr[0] & ( !NB1_edge ) );


--F1L111 is dj_roomba_3000:dj_roomba|inst_addr[1]~1 at MLABCELL_X25_Y1_N30
F1L111 = ( F1_inst_addr[1] & ( F1_inst_addr[0] & ( !NB1_edge ) ) ) # ( !F1_inst_addr[1] & ( F1_inst_addr[0] & ( NB1_edge ) ) ) # ( F1_inst_addr[1] & ( !F1_inst_addr[0] ) );


--F1L113 is dj_roomba_3000:dj_roomba|inst_addr[2]~2 at MLABCELL_X25_Y1_N27
F1L113 = ( F1_inst_addr[2] & ( F1_inst_addr[0] & ( (!F1_inst_addr[1]) # (!NB1_edge) ) ) ) # ( !F1_inst_addr[2] & ( F1_inst_addr[0] & ( (F1_inst_addr[1] & NB1_edge) ) ) ) # ( F1_inst_addr[2] & ( !F1_inst_addr[0] ) );


--F1L115 is dj_roomba_3000:dj_roomba|inst_addr[3]~3 at MLABCELL_X25_Y1_N6
F1L115 = ( F1_inst_addr[3] & ( F1_inst_addr[0] & ( (!NB1_edge) # ((!F1_inst_addr[1]) # (!F1_inst_addr[2])) ) ) ) # ( !F1_inst_addr[3] & ( F1_inst_addr[0] & ( (NB1_edge & (F1_inst_addr[1] & F1_inst_addr[2])) ) ) ) # ( F1_inst_addr[3] & ( !F1_inst_addr[0] ) );


--F1L117 is dj_roomba_3000:dj_roomba|inst_addr[4]~4 at MLABCELL_X25_Y1_N36
F1L117 = ( F1_inst_addr[4] & ( F1_inst_addr[0] & ( (!F1_inst_addr[3]) # ((!NB1_edge) # ((!F1_inst_addr[1]) # (!F1_inst_addr[2]))) ) ) ) # ( !F1_inst_addr[4] & ( F1_inst_addr[0] & ( (F1_inst_addr[3] & (NB1_edge & (F1_inst_addr[1] & F1_inst_addr[2]))) ) ) ) # ( F1_inst_addr[4] & ( !F1_inst_addr[0] ) );


--UB1L77 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 at LABCELL_X7_Y2_N51
UB1L77 = AMPP_FUNCTION(!S1_irf_reg[1][4], !UB1_is_in_use_reg);


--UB1L80 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 at LABCELL_X7_Y3_N36
UB1L80 = AMPP_FUNCTION(!S1_irf_reg[1][4], !S1_irf_reg[1][0]);


--UB1L81 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 at MLABCELL_X6_Y1_N9
UB1L81 = AMPP_FUNCTION(!M1_splitter_nodes_receive_0[3], !U1_state[5], !S1_virtual_ir_scan_reg, !S1_irf_reg[1][3]);


--T1_WORD_SR[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at FF_X3_Y2_N50
--register power-up is low

T1_WORD_SR[1] = AMPP_FUNCTION(A1L5, T1L28, T1L19);


--T1_word_counter[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at FF_X3_Y2_N5
--register power-up is low

T1_word_counter[1] = AMPP_FUNCTION(A1L5, T1L11, GND, T1L5);


--T1_word_counter[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at FF_X3_Y2_N20
--register power-up is low

T1_word_counter[3] = AMPP_FUNCTION(A1L5, T1L12, GND, T1L5);


--T1_word_counter[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at FF_X3_Y2_N38
--register power-up is low

T1_word_counter[4] = AMPP_FUNCTION(A1L5, T1L13, GND, T1L5);


--T1_word_counter[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at FF_X3_Y2_N23
--register power-up is low

T1_word_counter[0] = AMPP_FUNCTION(A1L5, T1L14, GND, T1L5);


--T1_word_counter[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at FF_X3_Y2_N2
--register power-up is low

T1_word_counter[2] = AMPP_FUNCTION(A1L5, T1L15, GND, T1L5);


--T1L22 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 at MLABCELL_X3_Y2_N18
T1L22 = AMPP_FUNCTION(!T1_word_counter[2], !T1_word_counter[4], !T1_word_counter[0], !T1_word_counter[3], !T1L7Q);


--T1L23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 at MLABCELL_X3_Y2_N54
T1L23 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T1_WORD_SR[1], !U1_state[4], !T1L22);


--T1L19 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 at MLABCELL_X3_Y2_N33
T1L19 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !U1_state[3], !M1_splitter_nodes_receive_0[3], !U1_state[4]);


--UB1L63 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0 at LABCELL_X7_Y2_N42
UB1L63 = AMPP_FUNCTION(!M1_splitter_nodes_receive_0[3], !A1L6, !UB1_bypass_reg_out);


--UB1_ram_rom_data_shift_cntr_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at FF_X9_Y2_N49
--register power-up is low

UB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L5, UB1L140, !S1_irf_reg[1][3], GND);


--UB1_ram_rom_data_shift_cntr_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at FF_X3_Y2_N14
--register power-up is low

UB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L5, UB1L144, !S1_irf_reg[1][3], GND);


--UB1_ram_rom_data_shift_cntr_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at FF_X9_Y2_N34
--register power-up is low

UB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L5, UB1L142, !S1_irf_reg[1][3], GND);


--UB1_ram_rom_data_shift_cntr_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at FF_X3_Y2_N11
--register power-up is low

UB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L5, UB1L138, !S1_irf_reg[1][3], GND);


--UB1L82 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 at LABCELL_X9_Y2_N30
UB1L82 = AMPP_FUNCTION(!UB1_ram_rom_data_shift_cntr_reg[0], !S1_irf_reg[1][3], !UB1_ram_rom_data_shift_cntr_reg[2], !UB1_ram_rom_data_shift_cntr_reg[3], !S1_irf_reg[1][1], !UB1_ram_rom_data_shift_cntr_reg[1]);


--UB1_ram_rom_data_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at FF_X10_Y2_N47
--register power-up is low

UB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L5, UB1L121, UB1L115);


--YB1_address_reg_b[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|address_reg_b[0] at FF_X3_Y2_N28
--register power-up is low

YB1_address_reg_b[0] = DFFEAS( , A1L5,  ,  ,  , UB1_ram_rom_addr_reg[13],  ,  , VCC);


--UB1L120 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 at LABCELL_X10_Y2_N48
UB1L120 = AMPP_FUNCTION(!UB1_ram_rom_data_reg[1], !YB1M1135, !YB1_address_reg_b[0], !YB1M79, !UB1L82);


--UB1L114 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1 at MLABCELL_X3_Y2_N45
UB1L114 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[4], !S1_irf_reg[1][1], !M1_splitter_nodes_receive_0[3], !S1_irf_reg[1][2]);


--UB1L115 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~2 at LABCELL_X9_Y2_N39
UB1L115 = AMPP_FUNCTION(!UB1L114, !UB1L82);


--UB2L19 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 at LABCELL_X7_Y3_N6
UB2L19 = AMPP_FUNCTION(!UB2_is_in_use_reg, !S1_irf_reg[2][0], !S1_irf_reg[2][4]);


--UB2_ram_rom_addr_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at FF_X2_Y2_N26
--register power-up is low

UB2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L5, UB2L33, !S1_irf_reg[2][0], GND, UB2L32);


--UB2L21 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 at MLABCELL_X6_Y3_N21
UB2L21 = AMPP_FUNCTION(!S1_irf_reg[2][0], !S1_irf_reg[2][4]);


--UB2_ram_rom_addr_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at FF_X2_Y2_N32
--register power-up is low

UB2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L5, UB2L34, !S1_irf_reg[2][0], GND, UB2L32);


--UB2_ram_rom_addr_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at FF_X2_Y2_N14
--register power-up is low

UB2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L5, UB2L35, !S1_irf_reg[2][0], GND, UB2L32);


--UB2_ram_rom_addr_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at FF_X2_Y2_N55
--register power-up is low

UB2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L5, UB2L30, !S1_irf_reg[2][0], UB2L32);


--UB2_ram_rom_addr_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at FF_X2_Y2_N2
--register power-up is low

UB2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L5, UB2L37, !S1_irf_reg[2][0], UB2L32);


--T2_WORD_SR[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at FF_X1_Y1_N40
--register power-up is low

T2_WORD_SR[1] = AMPP_FUNCTION(A1L5, T2L25, T2L20);


--T2_word_counter[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at FF_X1_Y1_N47
--register power-up is low

T2_word_counter[3] = AMPP_FUNCTION(A1L5, T2L11, GND, T2L7);


--T2_word_counter[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at FF_X1_Y1_N17
--register power-up is low

T2_word_counter[1] = AMPP_FUNCTION(A1L5, T2L12, GND, T2L7);


--T2_word_counter[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at FF_X1_Y1_N59
--register power-up is low

T2_word_counter[4] = AMPP_FUNCTION(A1L5, T2L13, GND, T2L7);


--T2_word_counter[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at FF_X1_Y1_N5
--register power-up is low

T2_word_counter[0] = AMPP_FUNCTION(A1L5, T2L14, GND, T2L7);


--T2_word_counter[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at FF_X1_Y1_N56
--register power-up is low

T2_word_counter[2] = AMPP_FUNCTION(A1L5, T2L15, GND, T2L7);


--T2L22 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 at LABCELL_X1_Y1_N54
T2L22 = AMPP_FUNCTION(!T2_word_counter[0], !T2_word_counter[1], !T2L9Q, !T2_word_counter[2], !T2_word_counter[4]);


--T2L23 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 at LABCELL_X1_Y1_N9
T2L23 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T2L22, !U1_state[4], !T2_WORD_SR[1]);


--T2L20 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 at LABCELL_X1_Y1_N6
T2L20 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !M1_splitter_nodes_receive_1[3], !U1_state[3], !U1_state[4]);


--UB2L8 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0 at MLABCELL_X6_Y1_N39
UB2L8 = AMPP_FUNCTION(!M1_splitter_nodes_receive_1[3], !A1L6, !UB2_bypass_reg_out);


--UB2_ram_rom_data_shift_cntr_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at FF_X2_Y2_N19
--register power-up is low

UB2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L5, UB2L61, !S1_irf_reg[2][3], GND);


--UB2_ram_rom_data_shift_cntr_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at FF_X2_Y2_N40
--register power-up is low

UB2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L5, UB2L63, !S1_irf_reg[2][3], GND);


--UB2_ram_rom_data_shift_cntr_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at FF_X6_Y1_N44
--register power-up is low

UB2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L5, UB2L59, !S1_irf_reg[2][3], GND);


--UB2L22 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 at MLABCELL_X6_Y1_N36
UB2L22 = AMPP_FUNCTION(!S1_irf_reg[2][3], !UB2_ram_rom_data_shift_cntr_reg[2], !S1_irf_reg[2][1], !UB2_ram_rom_data_shift_cntr_reg[1], !UB2_ram_rom_data_shift_cntr_reg[0]);


--UB2L52 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~0 at MLABCELL_X6_Y2_N42
UB2L52 = AMPP_FUNCTION(!S1_irf_reg[2][1], !S1_irf_reg[2][2], !S1_virtual_ir_scan_reg, !M1_splitter_nodes_receive_1[3], !U1_state[4]);


--UB2L53 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1 at MLABCELL_X6_Y2_N48
UB2L53 = AMPP_FUNCTION(!UB2_ram_rom_data_shift_cntr_reg[2], !UB2_ram_rom_data_shift_cntr_reg[0], !S1_irf_reg[2][1], !UB2_ram_rom_data_shift_cntr_reg[1], !S1_irf_reg[2][3], !UB2L52);


--Y1_s_i2c_transceiver.I2C_STATE_0_IDLE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE at FF_X35_Y4_N26
--register power-up is low

Y1_s_i2c_transceiver.I2C_STATE_0_IDLE = DFFEAS(Y1L48, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--X1L52 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]~0 at LABCELL_X31_Y4_N45
X1L52 = ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) # (!A1L119) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( !A1L119 ) );


--Z3_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk at FF_X39_Y8_N26
--register power-up is low

Z3_cur_test_clk = DFFEAS(Z3L2, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3_empty_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff at FF_X42_Y6_N53
--register power-up is low

GB3_empty_dff = DFFEAS(GB3L6, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4_empty_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff at FF_X42_Y6_N29
--register power-up is low

GB4_empty_dff = DFFEAS(GB4L6, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--Z3_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk at FF_X42_Y6_N35
--register power-up is low

Z3_last_test_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , Z3_cur_test_clk,  ,  , VCC);


--BB1_read_left_channel is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel at LABCELL_X42_Y6_N0
BB1_read_left_channel = ( GB3_empty_dff & ( (E1_done_dac_channel_sync & (!Z3L5Q & (Z3_cur_test_clk & GB4_empty_dff))) ) );


--BB1L134 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_right_channel~0 at LABCELL_X40_Y7_N6
BB1L134 = ( E1_done_dac_channel_sync & ( (Z3L5Q & (BB1_left_channel_was_read & !Z3_cur_test_clk)) ) );


--BB1L96 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~0 at MLABCELL_X39_Y7_N3
BB1L96 = ( BB1_data_out_shift_reg[23] & ( (!BB1_read_left_channel & ((!BB1L134) # ((JB4_q_b[23])))) # (BB1_read_left_channel & (((JB3_q_b[23])))) ) ) # ( !BB1_data_out_shift_reg[23] & ( (!BB1_read_left_channel & (BB1L134 & ((JB4_q_b[23])))) # (BB1_read_left_channel & (((JB3_q_b[23])))) ) );


--BB1L133 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel~0 at LABCELL_X42_Y6_N9
BB1L133 = ( GB3_empty_dff & ( (Z3_cur_test_clk & GB4_empty_dff) ) );


--BB1L83 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]~1 at LABCELL_X40_Y7_N12
BB1L83 = ( BB1L133 & ( E1_done_dac_channel_sync & ( !A1L119 ) ) ) # ( !BB1L133 & ( E1_done_dac_channel_sync & ( (!A1L119) # ((!Z3L5Q & (Z3_cur_test_clk)) # (Z3L5Q & (!Z3_cur_test_clk & !BB1_left_channel_was_read))) ) ) ) # ( BB1L133 & ( !E1_done_dac_channel_sync & ( !A1L119 ) ) ) # ( !BB1L133 & ( !E1_done_dac_channel_sync & ( !A1L119 ) ) );


--Z1_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk at FF_X40_Y7_N20
--register power-up is low

Z1_last_test_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , Z1_cur_test_clk,  ,  , VCC);


--Z1_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk at FF_X40_Y7_N2
--register power-up is low

Z1_cur_test_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , A1L24,  ,  , VCC);


--BB1L84 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]~2 at LABCELL_X40_Y7_N18
BB1L84 = ( Z1_cur_test_clk & ( A1L119 & ( (E1_done_dac_channel_sync & (!Z3L5Q $ (!Z3_cur_test_clk))) ) ) ) # ( !Z1_cur_test_clk & ( A1L119 & ( ((E1_done_dac_channel_sync & (!Z3L5Q $ (!Z3_cur_test_clk)))) # (Z1_last_test_clk) ) ) ) # ( Z1_cur_test_clk & ( !A1L119 ) ) # ( !Z1_cur_test_clk & ( !A1L119 ) );


--NB1_input_z is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|input_z at FF_X19_Y4_N50
--register power-up is low

NB1_input_z = DFFEAS( , GLOBAL(A1L38), A1L119,  ,  , A1L121,  ,  , VCC);


--NB1_input_zz is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|input_zz at FF_X19_Y4_N23
--register power-up is low

NB1_input_zz = DFFEAS(NB1L5, GLOBAL(A1L38), A1L119,  ,  ,  ,  ,  ,  );


--NB1L2 is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|edge~0 at LABCELL_X19_Y4_N51
NB1L2 = ( NB1_input_zz & ( !NB1_input_z ) );


--UB1L83 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 at MLABCELL_X6_Y1_N24
UB1L83 = AMPP_FUNCTION(!M1_splitter_nodes_receive_0[3], !S1_irf_reg[1][3], !U1_state[4], !S1_virtual_ir_scan_reg);


--UB1L89 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0 at MLABCELL_X6_Y1_N57
UB1L89 = AMPP_FUNCTION(!S1_irf_reg[1][2], !S1_virtual_ir_scan_reg, !S1_irf_reg[1][3], !U1_state[4], !M1_splitter_nodes_receive_0[3], !U1_state[8]);


--UB1L90 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~1 at LABCELL_X9_Y2_N51
UB1L90 = AMPP_FUNCTION(!UB1_ram_rom_data_shift_cntr_reg[0], !UB1_ram_rom_data_shift_cntr_reg[1], !UB1_ram_rom_data_shift_cntr_reg[3], !UB1L89, !S1_irf_reg[1][1], !UB1_ram_rom_data_shift_cntr_reg[2]);


--T1_WORD_SR[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at FF_X3_Y2_N31
--register power-up is low

T1_WORD_SR[2] = AMPP_FUNCTION(A1L5, T1L26, T1L19);


--T1L24 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 at MLABCELL_X3_Y2_N6
T1L24 = AMPP_FUNCTION(!T1_word_counter[0], !T1_word_counter[1], !T1_word_counter[2]);


--T1L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 at MLABCELL_X3_Y2_N36
T1L2 = AMPP_FUNCTION(!T1_word_counter[2], !T1L7Q, !T1_word_counter[0], !T1_word_counter[4], !T1_word_counter[3]);


--T1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 at MLABCELL_X3_Y2_N9
T1L11 = AMPP_FUNCTION(!T1_word_counter[0], !T1L7Q, !U1_state[8], !T1L2, !S1_virtual_ir_scan_reg);


--T1L5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 at MLABCELL_X3_Y2_N15
T1L5 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !U1_state[4], !M1_splitter_nodes_receive_0[3], !U1_state[3]);


--T1_clear_signal is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal at MLABCELL_X3_Y2_N57
T1_clear_signal = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8]);


--T1L12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 at MLABCELL_X3_Y2_N39
T1L12 = AMPP_FUNCTION(!T1_word_counter[2], !T1L7Q, !T1_clear_signal, !T1_word_counter[0], !T1_word_counter[3]);


--T1L13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 at MLABCELL_X3_Y2_N0
T1L13 = AMPP_FUNCTION(!T1_word_counter[3], !T1_word_counter[4], !T1_word_counter[0], !T1_clear_signal, !T1_word_counter[2], !T1L7Q);


--T1L14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 at MLABCELL_X3_Y2_N12
T1L14 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T1_word_counter[0], !T1L2);


--T1L15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 at MLABCELL_X3_Y2_N24
T1L15 = AMPP_FUNCTION(!T1_word_counter[2], !T1_word_counter[4], !T1_word_counter[3], !T1_clear_signal, !T1_word_counter[0], !T1L7Q);


--UB1L140 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 at LABCELL_X9_Y2_N18
UB1L140 = AMPP_FUNCTION(!UB1_ram_rom_data_shift_cntr_reg[1], !UB1L114, !UB1_ram_rom_data_shift_cntr_reg[3], !UB1_ram_rom_data_shift_cntr_reg[0], !UB1_ram_rom_data_shift_cntr_reg[2]);


--UB1L144 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 at LABCELL_X9_Y2_N0
UB1L144 = AMPP_FUNCTION(!UB1_ram_rom_data_shift_cntr_reg[1], !UB1L114, !UB1_ram_rom_data_shift_cntr_reg[3], !UB1_ram_rom_data_shift_cntr_reg[0], !UB1_ram_rom_data_shift_cntr_reg[2]);


--UB1L142 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 at LABCELL_X9_Y2_N6
UB1L142 = AMPP_FUNCTION(!UB1_ram_rom_data_shift_cntr_reg[1], !UB1L114, !UB1_ram_rom_data_shift_cntr_reg[3], !UB1_ram_rom_data_shift_cntr_reg[0], !UB1_ram_rom_data_shift_cntr_reg[2]);


--UB1L138 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 at LABCELL_X9_Y2_N15
UB1L138 = AMPP_FUNCTION(!UB1L114, !UB1_ram_rom_data_shift_cntr_reg[3], !UB1_ram_rom_data_shift_cntr_reg[1], !UB1_ram_rom_data_shift_cntr_reg[0], !UB1_ram_rom_data_shift_cntr_reg[2]);


--UB1_ram_rom_data_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at FF_X10_Y2_N2
--register power-up is low

UB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L5, UB1L122, UB1L115);


--UB1L121 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 at LABCELL_X10_Y2_N45
UB1L121 = AMPP_FUNCTION(!YB1M145, !YB1_address_reg_b[0], !YB1M1201, !UB1_ram_rom_data_reg[2], !UB1L82);


--ZB2L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|decode_5la:decode5|eq_node[1]~0 at MLABCELL_X6_Y1_N0
ZB2L2 = ( M1_splitter_nodes_receive_0[3] & ( (S1_irf_reg[1][2] & (!S1_virtual_ir_scan_reg & (UB1_ram_rom_addr_reg[13] & U1_state[5]))) ) );


--F1_data_address_reg[13] is dj_roomba_3000:dj_roomba|data_address_reg[13] at FF_X19_Y4_N14
--register power-up is low

F1_data_address_reg[13] = DFFEAS(F1_data_address[13], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[0] is dj_roomba_3000:dj_roomba|data_address_reg[0] at FF_X17_Y6_N26
--register power-up is low

F1_data_address_reg[0] = DFFEAS(F1_data_address[0], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[1] is dj_roomba_3000:dj_roomba|data_address_reg[1] at FF_X17_Y6_N29
--register power-up is low

F1_data_address_reg[1] = DFFEAS(F1_data_address[1], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[2] is dj_roomba_3000:dj_roomba|data_address_reg[2] at FF_X17_Y6_N8
--register power-up is low

F1_data_address_reg[2] = DFFEAS(F1_data_address[2], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[3] is dj_roomba_3000:dj_roomba|data_address_reg[3] at FF_X17_Y6_N11
--register power-up is low

F1_data_address_reg[3] = DFFEAS(F1_data_address[3], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[4] is dj_roomba_3000:dj_roomba|data_address_reg[4] at FF_X17_Y6_N14
--register power-up is low

F1_data_address_reg[4] = DFFEAS(F1_data_address[4], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[5] is dj_roomba_3000:dj_roomba|data_address_reg[5] at FF_X17_Y6_N17
--register power-up is low

F1_data_address_reg[5] = DFFEAS(F1_data_address[5], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[6] is dj_roomba_3000:dj_roomba|data_address_reg[6] at FF_X17_Y6_N32
--register power-up is low

F1_data_address_reg[6] = DFFEAS(F1_data_address[6], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[7] is dj_roomba_3000:dj_roomba|data_address_reg[7] at FF_X17_Y6_N35
--register power-up is low

F1_data_address_reg[7] = DFFEAS(F1_data_address[7], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[8] is dj_roomba_3000:dj_roomba|data_address_reg[8] at FF_X17_Y6_N50
--register power-up is low

F1_data_address_reg[8] = DFFEAS(F1_data_address[8], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[9] is dj_roomba_3000:dj_roomba|data_address_reg[9] at FF_X19_Y4_N11
--register power-up is low

F1_data_address_reg[9] = DFFEAS(F1_data_address[9], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[10] is dj_roomba_3000:dj_roomba|data_address_reg[10] at FF_X19_Y4_N29
--register power-up is low

F1_data_address_reg[10] = DFFEAS(F1_data_address[10], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[11] is dj_roomba_3000:dj_roomba|data_address_reg[11] at FF_X19_Y4_N44
--register power-up is low

F1_data_address_reg[11] = DFFEAS(F1_data_address[11], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--F1_data_address_reg[12] is dj_roomba_3000:dj_roomba|data_address_reg[12] at FF_X19_Y4_N26
--register power-up is low

F1_data_address_reg[12] = DFFEAS(F1_data_address[12], GLOBAL(A1L38), A1L119,  , H1_output,  ,  ,  ,  );


--ZB2L1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|decode_5la:decode5|eq_node[0]~1 at MLABCELL_X6_Y1_N3
ZB2L1 = ( M1_splitter_nodes_receive_0[3] & ( (S1_irf_reg[1][2] & (!S1_virtual_ir_scan_reg & (U1_state[5] & !UB1_ram_rom_addr_reg[13]))) ) );


--UB2L33 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 at LABCELL_X2_Y2_N21
UB2L33 = AMPP_FUNCTION(!M1_splitter_nodes_receive_1[3], !UB2_ram_rom_addr_reg[1], !U1_state[4], !S1_irf_reg[2][3], !S1_virtual_ir_scan_reg, !UB2_ram_rom_addr_reg[0]);


--UB2L23 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 at MLABCELL_X6_Y1_N18
UB2L23 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !M1_splitter_nodes_receive_1[3], !S1_irf_reg[2][3], !U1_state[4]);


--UB2L64 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0 at MLABCELL_X6_Y1_N45
UB2L64 = AMPP_FUNCTION(!S1_irf_reg[2][2], !S1_virtual_ir_scan_reg, !U1_state[8], !M1_splitter_nodes_receive_1[3]);


--UB2L32 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~1 at MLABCELL_X6_Y1_N15
UB2L32 = AMPP_FUNCTION(!UB2L23, !UB2_ram_rom_data_shift_cntr_reg[2], !UB2L64, !S1_irf_reg[2][1], !UB2_ram_rom_data_shift_cntr_reg[1], !UB2_ram_rom_data_shift_cntr_reg[0]);


--UB2L34 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~2 at LABCELL_X2_Y2_N36
UB2L34 = AMPP_FUNCTION(!UB2_ram_rom_addr_reg[2], !UB2_ram_rom_addr_reg[0], !UB2_ram_rom_addr_reg[1], !UB2L23);


--UB2L35 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~3 at LABCELL_X2_Y2_N42
UB2L35 = AMPP_FUNCTION(!UB2L23, !UB2_ram_rom_addr_reg[2], !UB2_ram_rom_addr_reg[0], !UB2_ram_rom_addr_reg[3], !UB2_ram_rom_addr_reg[1]);


--UB2L36 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~4 at LABCELL_X2_Y2_N51
UB2L36 = AMPP_FUNCTION(!UB2_ram_rom_addr_reg[0], !UB2_ram_rom_addr_reg[3], !UB2_ram_rom_addr_reg[1], !UB2_ram_rom_addr_reg[4], !UB2L23, !UB2_ram_rom_addr_reg[2]);


--UB2L6 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~0 at LABCELL_X2_Y2_N9
UB2L6 = AMPP_FUNCTION(!UB2_ram_rom_addr_reg[4], !UB2_ram_rom_addr_reg[2], !UB2_ram_rom_addr_reg[1], !UB2_ram_rom_addr_reg[3], !UB2_ram_rom_addr_reg[0]);


--UB2L37 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~5 at LABCELL_X2_Y2_N0
UB2L37 = AMPP_FUNCTION(!S1_irf_reg[2][3], !UB2L6, !A1L6, !M1_splitter_nodes_receive_1[3], !S1_virtual_ir_scan_reg, !U1_state[4]);


--T2_WORD_SR[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at FF_X1_Y1_N37
--register power-up is low

T2_WORD_SR[2] = AMPP_FUNCTION(A1L5, T2L27, T2L20);


--T2L24 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 at LABCELL_X1_Y1_N0
T2L24 = AMPP_FUNCTION(!T2_word_counter[2], !T2_word_counter[1], !T2_word_counter[0], !T2_word_counter[4], !T2L9Q);


--T2L25 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 at LABCELL_X1_Y1_N39
T2L25 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[4], !T2L24, !U1_state[8], !T2_WORD_SR[2]);


--T2_clear_signal is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal at LABCELL_X1_Y1_N18
T2_clear_signal = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8]);


--T2L11 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 at LABCELL_X1_Y1_N12
T2L11 = AMPP_FUNCTION(!T2_word_counter[0], !T2_word_counter[3], !T2_clear_signal, !T2_word_counter[2], !T2_word_counter[1]);


--T2L7 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 at LABCELL_X1_Y1_N27
T2L7 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !U1_state[3], !M1_splitter_nodes_receive_1[3], !U1_state[4]);


--T2L2 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 at LABCELL_X1_Y1_N57
T2L2 = AMPP_FUNCTION(!T2_word_counter[0], !T2_word_counter[1], !T2_word_counter[2], !T2_word_counter[4], !T2L9Q);


--T2L12 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 at LABCELL_X1_Y1_N21
T2L12 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T2_word_counter[1], !T2_word_counter[0], !T2L2);


--T2L13 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 at LABCELL_X1_Y1_N42
T2L13 = AMPP_FUNCTION(!T2L9Q, !T2_word_counter[4], !T2_clear_signal, !T2_word_counter[2], !T2_word_counter[0], !T2_word_counter[1]);


--T2L14 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 at LABCELL_X1_Y1_N24
T2L14 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T2_word_counter[0], !T2L2);


--T2L15 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 at LABCELL_X1_Y1_N48
T2L15 = AMPP_FUNCTION(!T2_clear_signal, !T2_word_counter[4], !T2_word_counter[2], !T2_word_counter[1], !T2_word_counter[0], !T2L9Q);


--UB2L9 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0 at MLABCELL_X6_Y1_N21
UB2L9 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !M1_splitter_nodes_receive_1[3], !U1_state[5], !S1_irf_reg[2][2]);


--UB2L61 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 at MLABCELL_X6_Y2_N54
UB2L61 = AMPP_FUNCTION(!UB2_ram_rom_data_shift_cntr_reg[2], !UB2_ram_rom_data_shift_cntr_reg[0], !UB2_ram_rom_data_shift_cntr_reg[1], !UB2L52);


--UB2L63 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 at MLABCELL_X6_Y1_N30
UB2L63 = AMPP_FUNCTION(!UB2L52, !UB2_ram_rom_data_shift_cntr_reg[2], !UB2_ram_rom_data_shift_cntr_reg[1], !UB2_ram_rom_data_shift_cntr_reg[0]);


--UB2L59 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 at MLABCELL_X6_Y2_N57
UB2L59 = AMPP_FUNCTION(!UB2_ram_rom_data_shift_cntr_reg[2], !UB2_ram_rom_data_shift_cntr_reg[0], !UB2_ram_rom_data_shift_cntr_reg[1], !UB2L52);


--Y1L5 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~4 at LABCELL_X33_Y4_N30
Y1L5 = (!Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT & (!Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT & Y1L1));


--Y1L40 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~1 at LABCELL_X33_Y4_N33
Y1L40 = ( Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ) # ( !Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & ( (Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT) # (Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT) ) );


--Y1L48 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~12 at LABCELL_X35_Y4_N24
Y1L48 = ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( W1_transfer_data & ( A1L119 ) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( W1_transfer_data & ( A1L119 ) ) ) # ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( !W1_transfer_data & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & A1L119) ) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( !W1_transfer_data & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (A1L119 & ((W1_send_stop_bit) # (W1_send_start_bit)))) ) ) );


--E1L6 is audio_codec:codec|Equal0~0 at MLABCELL_X28_Y6_N36
E1L6 = ( !AB1_left_audio_fifo_read_space[2] & ( !AB1_left_audio_fifo_read_space[5] & ( (!AB1_left_audio_fifo_read_space[6] & (!AB1_left_audio_fifo_read_space[4] & (!AB1_left_audio_fifo_read_space[3] & !AB1_left_audio_fifo_read_space[7]))) ) ) );


--E1L7 is audio_codec:codec|Equal0~1 at MLABCELL_X28_Y6_N54
E1L7 = (!AB1_left_audio_fifo_read_space[0] & !AB1_left_audio_fifo_read_space[1]);


--E1L8 is audio_codec:codec|Equal1~0 at MLABCELL_X28_Y6_N6
E1L8 = ( !AB1_right_audio_fifo_read_space[2] & ( !AB1_right_audio_fifo_read_space[4] & ( (!AB1_right_audio_fifo_read_space[6] & (!AB1_right_audio_fifo_read_space[3] & (!AB1_right_audio_fifo_read_space[7] & !AB1_right_audio_fifo_read_space[5]))) ) ) );


--AB1L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0 at MLABCELL_X28_Y6_N51
AB1L4 = ( E1L6 & ( E1L8 & ( ((!AB1_right_audio_fifo_read_space[0] & !AB1_right_audio_fifo_read_space[1])) # (E1L7) ) ) ) # ( !E1L6 & ( E1L8 & ( (!AB1_right_audio_fifo_read_space[0] & !AB1_right_audio_fifo_read_space[1]) ) ) ) # ( E1L6 & ( !E1L8 & ( E1L7 ) ) );


--E1L9 is audio_codec:codec|Equal2~0 at MLABCELL_X39_Y6_N21
E1L9 = ( !BB1_left_channel_fifo_write_space[6] & ( !BB1_left_channel_fifo_write_space[3] & ( (!BB1_left_channel_fifo_write_space[4] & !BB1_left_channel_fifo_write_space[5]) ) ) );


--E1L10 is audio_codec:codec|Equal2~1 at MLABCELL_X39_Y6_N0
E1L10 = ( !BB1_left_channel_fifo_write_space[2] & ( !BB1_left_channel_fifo_write_space[1] & ( (!BB1_left_channel_fifo_write_space[7] & (!BB1_left_channel_fifo_write_space[0] & E1L9)) ) ) );


--E1L11 is audio_codec:codec|Equal3~0 at LABCELL_X36_Y5_N54
E1L11 = ( !BB1_right_channel_fifo_write_space[7] & ( !BB1_right_channel_fifo_write_space[5] & ( (!BB1_right_channel_fifo_write_space[4] & !BB1_right_channel_fifo_write_space[6]) ) ) );


--E1L12 is audio_codec:codec|Equal3~1 at LABCELL_X36_Y5_N48
E1L12 = ( !BB1_right_channel_fifo_write_space[1] & ( !BB1_right_channel_fifo_write_space[3] & ( (E1L11 & (!BB1_right_channel_fifo_write_space[2] & !BB1_right_channel_fifo_write_space[0])) ) ) );


--BB1L67 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0 at MLABCELL_X39_Y6_N9
BB1L67 = ( E1L10 & ( E1L12 ) ) # ( !E1L10 & ( E1L12 ) ) # ( E1L10 & ( !E1L12 ) ) # ( !E1L10 & ( !E1L12 & ( (AB1L4) # (GB3_full_dff) ) ) );


--YB1_out_address_reg_a[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|out_address_reg_a[0] at FF_X34_Y5_N13
--register power-up is low

YB1_out_address_reg_a[0] = DFFEAS(YB1L13, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--AC1L16 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w15_n0_mux_dataout~0 at MLABCELL_X28_Y6_N45
AC1L16 = ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a31 ) ) # ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a15 ) );


--Z3L3 is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|found_edge~0 at LABCELL_X40_Y7_N57
Z3L3 = ( Z3L5Q & ( !Z3_cur_test_clk ) ) # ( !Z3L5Q & ( Z3_cur_test_clk ) );


--GB3_low_addressa[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0] at FF_X40_Y7_N49
--register power-up is low

GB3_low_addressa[0] = DFFEAS(GB3L12, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3_rd_ptr_lsb is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb at FF_X42_Y6_N5
--register power-up is low

GB3_rd_ptr_lsb = DFFEAS(GB3L33, GLOBAL(A1L38),  ,  , GB3L34,  ,  ,  ,  );


--GB3L25 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X37_Y6_N57
GB3L25 = ( GB3_rd_ptr_lsb & ( (GB3_low_addressa[0] & ((!BB1L133) # ((!E1_done_dac_channel_sync) # (!Z3L3)))) ) ) # ( !GB3_rd_ptr_lsb & ( ((BB1L133 & (E1_done_dac_channel_sync & Z3L3))) # (GB3_low_addressa[0]) ) );


--GB3_low_addressa[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1] at FF_X37_Y6_N49
--register power-up is low

GB3_low_addressa[1] = DFFEAS(GB3L14, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X37_Y6_N21
GB3L26 = ( BB1L133 & ( (!Z3L3 & (((GB3_low_addressa[1])))) # (Z3L3 & ((!E1_done_dac_channel_sync & ((GB3_low_addressa[1]))) # (E1_done_dac_channel_sync & (KB3_counter_reg_bit[0])))) ) ) # ( !BB1L133 & ( GB3_low_addressa[1] ) );


--GB3_low_addressa[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2] at FF_X37_Y6_N29
--register power-up is low

GB3_low_addressa[2] = DFFEAS(GB3L16, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X37_Y6_N54
GB3L27 = ( KB3_counter_reg_bit[1] & ( ((BB1L133 & (E1_done_dac_channel_sync & Z3L3))) # (GB3_low_addressa[2]) ) ) # ( !KB3_counter_reg_bit[1] & ( (GB3_low_addressa[2] & ((!BB1L133) # ((!E1_done_dac_channel_sync) # (!Z3L3)))) ) );


--GB3_low_addressa[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3] at FF_X37_Y6_N47
--register power-up is low

GB3_low_addressa[3] = DFFEAS(GB3L18, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L28 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X37_Y6_N36
GB3L28 = ( KB3_counter_reg_bit[2] & ( ((Z3L3 & (E1_done_dac_channel_sync & BB1L133))) # (GB3_low_addressa[3]) ) ) # ( !KB3_counter_reg_bit[2] & ( (GB3_low_addressa[3] & ((!Z3L3) # ((!E1_done_dac_channel_sync) # (!BB1L133)))) ) );


--GB3_low_addressa[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4] at FF_X37_Y6_N53
--register power-up is low

GB3_low_addressa[4] = DFFEAS(GB3L20, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L29 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X37_Y6_N30
GB3L29 = ( KB3_counter_reg_bit[3] & ( ((Z3L3 & (E1_done_dac_channel_sync & BB1L133))) # (GB3_low_addressa[4]) ) ) # ( !KB3_counter_reg_bit[3] & ( (GB3_low_addressa[4] & ((!Z3L3) # ((!E1_done_dac_channel_sync) # (!BB1L133)))) ) );


--GB3_low_addressa[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5] at FF_X37_Y6_N44
--register power-up is low

GB3_low_addressa[5] = DFFEAS(GB3L22, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L30 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X37_Y6_N33
GB3L30 = ( KB3_counter_reg_bit[4] & ( ((Z3L3 & (E1_done_dac_channel_sync & BB1L133))) # (GB3_low_addressa[5]) ) ) # ( !KB3_counter_reg_bit[4] & ( (GB3_low_addressa[5] & ((!Z3L3) # ((!E1_done_dac_channel_sync) # (!BB1L133)))) ) );


--GB3_low_addressa[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6] at FF_X37_Y6_N26
--register power-up is low

GB3_low_addressa[6] = DFFEAS(GB3L24, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X37_Y6_N39
GB3L31 = ( GB3_low_addressa[6] & ( (!Z3L3) # ((!E1_done_dac_channel_sync) # ((!BB1L133) # (KB3_counter_reg_bit[5]))) ) ) # ( !GB3_low_addressa[6] & ( (Z3L3 & (E1_done_dac_channel_sync & (KB3_counter_reg_bit[5] & BB1L133))) ) );


--GB3_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff at FF_X42_Y6_N14
--register power-up is low

GB3_usedw_is_1_dff = DFFEAS(GB3L41, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff at FF_X42_Y6_N20
--register power-up is low

GB3_usedw_is_0_dff = DFFEAS(GB3L7, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB3L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0 at LABCELL_X42_Y6_N51
GB3L6 = ( GB3_usedw_is_1_dff & ( (GB3_usedw_is_0_dff & (A1L119 & !BB1_read_left_channel)) ) ) # ( !GB3_usedw_is_1_dff & ( (A1L119 & (((BB1L67 & BB1_read_left_channel)) # (GB3_usedw_is_0_dff))) ) );


--BB1L68 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1 at LABCELL_X37_Y7_N27
BB1L68 = ( E1L10 ) # ( !E1L10 & ( ((GB4_full_dff) # (E1L12)) # (AB1L4) ) );


--GB4_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff at FF_X42_Y6_N38
--register power-up is low

GB4_usedw_is_1_dff = DFFEAS(GB4L41, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff at FF_X42_Y6_N8
--register power-up is low

GB4_usedw_is_0_dff = DFFEAS(GB4L7, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0 at LABCELL_X42_Y6_N27
GB4L6 = ( GB4_usedw_is_0_dff & ( (A1L119 & ((!GB4_usedw_is_1_dff) # (!BB1L134))) ) ) # ( !GB4_usedw_is_0_dff & ( (!GB4_usedw_is_1_dff & (BB1L134 & (A1L119 & BB1L68))) ) );


--E1L16 is audio_codec:codec|done_dac_channel_sync~0 at LABCELL_X42_Y6_N48
E1L16 = ( Z3_last_test_clk & ( (!Z3_cur_test_clk) # (E1_done_dac_channel_sync) ) ) # ( !Z3_last_test_clk & ( E1_done_dac_channel_sync ) );


--GB4_low_addressa[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0] at FF_X42_Y5_N49
--register power-up is low

GB4_low_addressa[0] = DFFEAS(GB4L12, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4_rd_ptr_lsb is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb at FF_X40_Y6_N59
--register power-up is low

GB4_rd_ptr_lsb = DFFEAS(GB4L33, GLOBAL(A1L38),  ,  , GB4L34,  ,  ,  ,  );


--GB4L25 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X42_Y6_N30
GB4L25 = ( GB4_low_addressa[0] & ( Z3_cur_test_clk ) ) # ( GB4_low_addressa[0] & ( !Z3_cur_test_clk & ( (!GB4_rd_ptr_lsb) # ((!Z3L5Q) # ((!E1_done_dac_channel_sync) # (!BB1_left_channel_was_read))) ) ) ) # ( !GB4_low_addressa[0] & ( !Z3_cur_test_clk & ( (!GB4_rd_ptr_lsb & (Z3L5Q & (E1_done_dac_channel_sync & BB1_left_channel_was_read))) ) ) );


--GB4_low_addressa[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1] at FF_X42_Y7_N22
--register power-up is low

GB4_low_addressa[1] = DFFEAS(GB4L14, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X42_Y7_N48
GB4L26 = ( KB4_counter_reg_bit[0] & ( GB4_low_addressa[1] ) ) # ( !KB4_counter_reg_bit[0] & ( GB4_low_addressa[1] & ( ((!BB1_left_channel_was_read) # ((!Z3L5Q) # (!E1_done_dac_channel_sync))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[0] & ( !GB4_low_addressa[1] & ( (!Z3_cur_test_clk & (BB1_left_channel_was_read & (Z3L5Q & E1_done_dac_channel_sync))) ) ) );


--GB4_low_addressa[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2] at FF_X42_Y7_N35
--register power-up is low

GB4_low_addressa[2] = DFFEAS(GB4L16, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X42_Y7_N24
GB4L27 = ( KB4_counter_reg_bit[1] & ( GB4_low_addressa[2] ) ) # ( !KB4_counter_reg_bit[1] & ( GB4_low_addressa[2] & ( ((!E1_done_dac_channel_sync) # ((!Z3L5Q) # (!BB1_left_channel_was_read))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[1] & ( !GB4_low_addressa[2] & ( (!Z3_cur_test_clk & (E1_done_dac_channel_sync & (Z3L5Q & BB1_left_channel_was_read))) ) ) );


--GB4_low_addressa[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3] at FF_X42_Y7_N44
--register power-up is low

GB4_low_addressa[3] = DFFEAS(GB4L18, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L28 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X42_Y7_N39
GB4L28 = ( KB4_counter_reg_bit[2] & ( GB4_low_addressa[3] ) ) # ( !KB4_counter_reg_bit[2] & ( GB4_low_addressa[3] & ( ((!E1_done_dac_channel_sync) # ((!BB1_left_channel_was_read) # (!Z3L5Q))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[2] & ( !GB4_low_addressa[3] & ( (!Z3_cur_test_clk & (E1_done_dac_channel_sync & (BB1_left_channel_was_read & Z3L5Q))) ) ) );


--GB4_low_addressa[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4] at FF_X42_Y7_N20
--register power-up is low

GB4_low_addressa[4] = DFFEAS(GB4L20, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L29 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X42_Y7_N51
GB4L29 = ( KB4_counter_reg_bit[3] & ( GB4_low_addressa[4] ) ) # ( !KB4_counter_reg_bit[3] & ( GB4_low_addressa[4] & ( ((!BB1_left_channel_was_read) # ((!E1_done_dac_channel_sync) # (!Z3L5Q))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[3] & ( !GB4_low_addressa[4] & ( (!Z3_cur_test_clk & (BB1_left_channel_was_read & (E1_done_dac_channel_sync & Z3L5Q))) ) ) );


--GB4_low_addressa[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5] at FF_X42_Y7_N32
--register power-up is low

GB4_low_addressa[5] = DFFEAS(GB4L22, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L30 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X42_Y7_N27
GB4L30 = ( KB4_counter_reg_bit[4] & ( GB4_low_addressa[5] ) ) # ( !KB4_counter_reg_bit[4] & ( GB4_low_addressa[5] & ( ((!E1_done_dac_channel_sync) # ((!BB1_left_channel_was_read) # (!Z3L5Q))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[4] & ( !GB4_low_addressa[5] & ( (!Z3_cur_test_clk & (E1_done_dac_channel_sync & (BB1_left_channel_was_read & Z3L5Q))) ) ) );


--GB4_low_addressa[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6] at FF_X42_Y7_N46
--register power-up is low

GB4_low_addressa[6] = DFFEAS(GB4L24, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB4L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X42_Y7_N36
GB4L31 = ( KB4_counter_reg_bit[5] & ( GB4_low_addressa[6] ) ) # ( !KB4_counter_reg_bit[5] & ( GB4_low_addressa[6] & ( ((!E1_done_dac_channel_sync) # ((!Z3L5Q) # (!BB1_left_channel_was_read))) # (Z3_cur_test_clk) ) ) ) # ( KB4_counter_reg_bit[5] & ( !GB4_low_addressa[6] & ( (!Z3_cur_test_clk & (E1_done_dac_channel_sync & (Z3L5Q & BB1_left_channel_was_read))) ) ) );


--BB1L131 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read~0 at LABCELL_X42_Y6_N42
BB1L131 = ( BB1_left_channel_was_read & ( E1_done_dac_channel_sync & ( (!Z3L5Q) # (Z3_cur_test_clk) ) ) ) # ( !BB1_left_channel_was_read & ( E1_done_dac_channel_sync & ( (GB4_empty_dff & (!Z3L5Q & (GB3_empty_dff & Z3_cur_test_clk))) ) ) ) # ( BB1_left_channel_was_read & ( !E1_done_dac_channel_sync ) );


--BB1L97 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~3 at MLABCELL_X39_Y7_N18
BB1L97 = ( BB1L134 & ( BB1_data_out_shift_reg[22] & ( (!BB1_read_left_channel & ((JB4_q_b[22]))) # (BB1_read_left_channel & (JB3_q_b[22])) ) ) ) # ( !BB1L134 & ( BB1_data_out_shift_reg[22] & ( (!BB1_read_left_channel) # (JB3_q_b[22]) ) ) ) # ( BB1L134 & ( !BB1_data_out_shift_reg[22] & ( (!BB1_read_left_channel & ((JB4_q_b[22]))) # (BB1_read_left_channel & (JB3_q_b[22])) ) ) ) # ( !BB1L134 & ( !BB1_data_out_shift_reg[22] & ( (JB3_q_b[22] & BB1_read_left_channel) ) ) );


--T1_WORD_SR[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at FF_X3_Y2_N43
--register power-up is low

T1_WORD_SR[3] = AMPP_FUNCTION(A1L5, T1L27, T1L19);


--T1L25 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 at MLABCELL_X3_Y2_N21
T1L25 = AMPP_FUNCTION(!T1_word_counter[2], !T1_word_counter[4], !T1L7Q, !T1_word_counter[0], !T1_word_counter[3]);


--T1L26 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 at MLABCELL_X3_Y2_N30
T1L26 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8], !T1L25, !U1_state[4], !T1_WORD_SR[3]);


--UB1_ram_rom_data_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at FF_X10_Y2_N59
--register power-up is low

UB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L5, UB1L123, UB1L115);


--UB1L122 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 at LABCELL_X10_Y2_N0
UB1L122 = AMPP_FUNCTION(!YB1_address_reg_b[0], !YB1M1267, !YB1M211, !UB1_ram_rom_data_reg[3], !UB1L82);


--H1_output is generic_counter:uut|output at FF_X17_Y4_N56
--register power-up is low

H1_output = DFFEAS( , GLOBAL(A1L38), A1L119,  ,  , H1L69,  ,  , VCC);


--T2L26 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 at LABCELL_X1_Y1_N3
T2L26 = AMPP_FUNCTION(!T2_word_counter[2], !T2_word_counter[1], !T2_word_counter[4], !T2_word_counter[0], !T2L9Q);


--T2_WORD_SR[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at FF_X1_Y1_N31
--register power-up is low

T2_WORD_SR[3] = AMPP_FUNCTION(A1L5, T2L29, T2L20);


--T2L27 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 at LABCELL_X1_Y1_N36
T2L27 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[4], !U1_state[8], !T2_WORD_SR[3], !T2L26);


--Y1L11 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector2~0 at LABCELL_X31_Y4_N39
Y1L11 = ( Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT & ( (!X1_middle_of_low_level) # ((X1_middle_of_high_level & Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START)) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT & ( (X1_middle_of_high_level & Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START) ) );


--Y1L12 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector2~1 at LABCELL_X31_Y4_N48
Y1L12 = ( W1_send_start_bit & ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( Y1L11 ) ) ) # ( !W1_send_start_bit & ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( Y1L11 ) ) ) # ( W1_send_start_bit & ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( (X1_new_clk) # (Y1L11) ) ) ) # ( !W1_send_start_bit & ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( Y1L11 ) ) );


--Y1L17 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector5~0 at LABCELL_X33_Y4_N36
Y1L17 = ( X1_middle_of_high_level & ( (!Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & (!W1_send_start_bit & W1_send_stop_bit)) ) ) # ( !X1_middle_of_high_level & ( ((!Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & (!W1_send_start_bit & W1_send_stop_bit))) # (Y1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT) ) );


--Y1L13 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~0 at LABCELL_X33_Y4_N9
Y1L13 = ( X1_middle_of_low_level & ( (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (((Y1_current_bit[1]) # (Y1_current_bit[2])) # (Y1_current_bit[0]))) ) ) # ( !X1_middle_of_low_level & ( Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ) );


--Y1L14 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~1 at LABCELL_X33_Y4_N39
Y1L14 = ( X1_middle_of_low_level & ( Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT ) );


--Y1L15 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~2 at LABCELL_X33_Y4_N42
Y1L15 = ( W1_send_start_bit & ( Y1L14 & ( (Y1L13) # (W1_transfer_data) ) ) ) # ( !W1_send_start_bit & ( Y1L14 & ( (Y1L13) # (W1_transfer_data) ) ) ) # ( W1_send_start_bit & ( !Y1L14 & ( Y1L13 ) ) ) # ( !W1_send_start_bit & ( !Y1L14 & ( ((!W1_send_stop_bit & (W1_transfer_data & !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE))) # (Y1L13) ) ) );


--W1L102 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data~0 at LABCELL_X35_Y4_N48
W1L102 = ( W1_transfer_data & ( W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) ) # ( !W1_transfer_data & ( W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) ) # ( W1_transfer_data & ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) ) # ( !W1_transfer_data & ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2) # (W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) ) ) );


--W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT at FF_X35_Y4_N11
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT = DFFEAS(W1L94, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--W1L100 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit~0 at LABCELL_X35_Y4_N42
W1L100 = ( W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT & ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & W1_send_stop_bit) ) );


--W1L98 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit~0 at LABCELL_X35_Y4_N36
W1L98 = ( W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & W1_send_start_bit) ) );


--X1L54 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~0 at LABCELL_X31_Y4_N42
X1L54 = ( X1_clk_counter[5] & ( (X1_clk_counter[2] & (X1_clk_counter[4] & (X1_clk_counter[3] & X1_clk_counter[1]))) ) );


--X1L55 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~1 at LABCELL_X31_Y4_N54
X1L55 = ( X1_clk_counter[7] & ( (X1_clk_counter[8] & (X1_clk_counter[6] & (!X1_clk_counter[9] & X1L54))) ) );


--X1L56 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~2 at LABCELL_X31_Y4_N57
X1L56 = (X1L55 & X1_clk_counter[10]);


--X1L58 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level~0 at LABCELL_X31_Y4_N30
X1L58 = ( !X1_clk_counter[10] & ( X1L55 ) );


--Y1L16 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector4~0 at LABCELL_X33_Y4_N48
Y1L16 = ( Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ( Y1_current_bit[1] & ( !X1_middle_of_low_level ) ) ) # ( Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ( !Y1_current_bit[1] & ( (!X1_middle_of_low_level) # ((Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (!Y1_current_bit[0] & !Y1_current_bit[2]))) ) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ( !Y1_current_bit[1] & ( (X1_middle_of_low_level & (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (!Y1_current_bit[0] & !Y1_current_bit[2]))) ) ) );


--HB5L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer|data_wire[0]~0 at MLABCELL_X39_Y6_N15
HB5L1 = ( LB3_counter_reg_bit[6] & ( (LB3_counter_reg_bit[3] & (LB3_counter_reg_bit[4] & LB3_counter_reg_bit[5])) ) );


--HB5L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer|data_wire[0]~1 at MLABCELL_X39_Y6_N12
HB5L2 = ( LB3_counter_reg_bit[0] & ( (HB5L1 & (LB3_counter_reg_bit[1] & LB3_counter_reg_bit[2])) ) );


--GB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0 at MLABCELL_X39_Y6_N24
GB3L1 = ( GB3_full_dff & ( AB1L4 & ( !BB1_read_left_channel ) ) ) # ( GB3_full_dff & ( !AB1L4 & ( !BB1_read_left_channel ) ) ) # ( !GB3_full_dff & ( !AB1L4 & ( (!E1L10 & (HB5L2 & (!BB1_read_left_channel & !E1L12))) ) ) );


--UB1_ram_rom_data_reg[15] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] at FF_X10_Y2_N41
--register power-up is low

UB1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L5, UB1L124, UB1L115);


--YB1_address_reg_a[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|address_reg_a[0] at FF_X34_Y5_N17
--register power-up is low

YB1_address_reg_a[0] = DFFEAS(YB1L3, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--MB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X37_Y7_N54
MB3L1 = ( A1L119 & ( (!E1L10 & (!E1L12 & (!GB3_full_dff & !AB1L4))) ) ) # ( !A1L119 );


--GB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]~0 at LABCELL_X40_Y7_N48
GB3L12 = ( GB3_low_addressa[0] & ( E1_done_dac_channel_sync & ( (A1L119 & ((!BB1L133) # ((!GB3_rd_ptr_lsb) # (!Z3L3)))) ) ) ) # ( !GB3_low_addressa[0] & ( E1_done_dac_channel_sync & ( (BB1L133 & (!GB3_rd_ptr_lsb & (Z3L3 & A1L119))) ) ) ) # ( GB3_low_addressa[0] & ( !E1_done_dac_channel_sync & ( A1L119 ) ) );


--GB3L33 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X42_Y6_N3
GB3L33 = ( A1L119 & ( !GB3_rd_ptr_lsb ) );


--GB3L34 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X42_Y6_N54
GB3L34 = ( GB4_empty_dff & ( Z3_cur_test_clk & ( (!A1L119) # ((E1_done_dac_channel_sync & (GB3_empty_dff & !Z3L5Q))) ) ) ) # ( !GB4_empty_dff & ( Z3_cur_test_clk & ( !A1L119 ) ) ) # ( GB4_empty_dff & ( !Z3_cur_test_clk & ( !A1L119 ) ) ) # ( !GB4_empty_dff & ( !Z3_cur_test_clk & ( !A1L119 ) ) );


--KB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X37_Y6_N18
KB3L1 = ( GB3_rd_ptr_lsb & ( !A1L119 ) ) # ( !GB3_rd_ptr_lsb & ( (!A1L119) # ((Z3L3 & (E1_done_dac_channel_sync & BB1L133))) ) );


--GB3L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]~1 at LABCELL_X37_Y6_N48
GB3L14 = ( GB3_low_addressa[1] & ( KB3_counter_reg_bit[0] & ( A1L119 ) ) ) # ( !GB3_low_addressa[1] & ( KB3_counter_reg_bit[0] & ( (Z3L3 & (E1_done_dac_channel_sync & (A1L119 & BB1L133))) ) ) ) # ( GB3_low_addressa[1] & ( !KB3_counter_reg_bit[0] & ( (A1L119 & ((!Z3L3) # ((!E1_done_dac_channel_sync) # (!BB1L133)))) ) ) );


--GB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]~2 at LABCELL_X37_Y6_N27
GB3L16 = ( GB3_low_addressa[2] & ( KB3_counter_reg_bit[1] & ( A1L119 ) ) ) # ( !GB3_low_addressa[2] & ( KB3_counter_reg_bit[1] & ( (A1L119 & (E1_done_dac_channel_sync & (BB1L133 & Z3L3))) ) ) ) # ( GB3_low_addressa[2] & ( !KB3_counter_reg_bit[1] & ( (A1L119 & ((!E1_done_dac_channel_sync) # ((!BB1L133) # (!Z3L3)))) ) ) );


--GB3L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]~3 at LABCELL_X37_Y6_N45
GB3L18 = ( GB3_low_addressa[3] & ( KB3_counter_reg_bit[2] & ( A1L119 ) ) ) # ( !GB3_low_addressa[3] & ( KB3_counter_reg_bit[2] & ( (A1L119 & (BB1L133 & (E1_done_dac_channel_sync & Z3L3))) ) ) ) # ( GB3_low_addressa[3] & ( !KB3_counter_reg_bit[2] & ( (A1L119 & ((!BB1L133) # ((!E1_done_dac_channel_sync) # (!Z3L3)))) ) ) );


--GB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]~4 at LABCELL_X37_Y6_N51
GB3L20 = ( GB3_low_addressa[4] & ( KB3_counter_reg_bit[3] & ( A1L119 ) ) ) # ( !GB3_low_addressa[4] & ( KB3_counter_reg_bit[3] & ( (Z3L3 & (E1_done_dac_channel_sync & (BB1L133 & A1L119))) ) ) ) # ( GB3_low_addressa[4] & ( !KB3_counter_reg_bit[3] & ( (A1L119 & ((!Z3L3) # ((!E1_done_dac_channel_sync) # (!BB1L133)))) ) ) );


--GB3L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]~5 at LABCELL_X37_Y6_N42
GB3L22 = ( GB3_low_addressa[5] & ( KB3_counter_reg_bit[4] & ( A1L119 ) ) ) # ( !GB3_low_addressa[5] & ( KB3_counter_reg_bit[4] & ( (A1L119 & (BB1L133 & (Z3L3 & E1_done_dac_channel_sync))) ) ) ) # ( GB3_low_addressa[5] & ( !KB3_counter_reg_bit[4] & ( (A1L119 & ((!BB1L133) # ((!Z3L3) # (!E1_done_dac_channel_sync)))) ) ) );


--GB3L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]~6 at LABCELL_X37_Y6_N24
GB3L24 = ( GB3_low_addressa[6] & ( KB3_counter_reg_bit[5] & ( A1L119 ) ) ) # ( !GB3_low_addressa[6] & ( KB3_counter_reg_bit[5] & ( (A1L119 & (E1_done_dac_channel_sync & (Z3L3 & BB1L133))) ) ) ) # ( GB3_low_addressa[6] & ( !KB3_counter_reg_bit[5] & ( (A1L119 & ((!E1_done_dac_channel_sync) # ((!Z3L3) # (!BB1L133)))) ) ) );


--GB3L41 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X42_Y6_N12
GB3L41 = ( GB3_usedw_is_1_dff & ( GB3_usedw_is_0_dff & ( (A1L119 & ((!BB1L67 & ((BB1_read_left_channel))) # (BB1L67 & ((!BB1_read_left_channel) # (GB3_usedw_is_2_dff))))) ) ) ) # ( !GB3_usedw_is_1_dff & ( GB3_usedw_is_0_dff & ( (GB3_usedw_is_2_dff & (BB1L67 & (BB1_read_left_channel & A1L119))) ) ) ) # ( GB3_usedw_is_1_dff & ( !GB3_usedw_is_0_dff & ( (A1L119 & (((!BB1L67) # (!BB1_read_left_channel)) # (GB3_usedw_is_2_dff))) ) ) ) # ( !GB3_usedw_is_1_dff & ( !GB3_usedw_is_0_dff & ( (A1L119 & ((!BB1L67 & ((!BB1_read_left_channel))) # (BB1L67 & (GB3_usedw_is_2_dff & BB1_read_left_channel)))) ) ) );


--GB3L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1 at LABCELL_X40_Y6_N36
GB3L2 = ( !LB3_counter_reg_bit[5] & ( (!LB3_counter_reg_bit[4] & (!LB3_counter_reg_bit[6] & !LB3_counter_reg_bit[3])) ) );


--GB3L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2 at LABCELL_X40_Y6_N33
GB3L3 = ( LB3_counter_reg_bit[1] & ( (LB3_counter_reg_bit[0] & (!LB3_counter_reg_bit[2] & GB3L2)) ) );


--GB3L43 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X40_Y6_N48
GB3L43 = ( GB3_usedw_is_2_dff & ( GB3_usedw_is_1_dff & ( (!BB1_read_left_channel) # ((!BB1L67) # (GB3L3)) ) ) ) # ( !GB3_usedw_is_2_dff & ( GB3_usedw_is_1_dff & ( (!BB1_read_left_channel & ((!BB1L67))) # (BB1_read_left_channel & (GB3L3 & BB1L67)) ) ) ) # ( GB3_usedw_is_2_dff & ( !GB3_usedw_is_1_dff & ( (!BB1_read_left_channel & ((BB1L67))) # (BB1_read_left_channel & ((!BB1L67) # (GB3L3))) ) ) ) # ( !GB3_usedw_is_2_dff & ( !GB3_usedw_is_1_dff & ( (BB1_read_left_channel & (GB3L3 & BB1L67)) ) ) );


--GB3L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1 at LABCELL_X42_Y6_N18
GB3L7 = ( GB3_usedw_is_0_dff & ( GB3_usedw_is_1_dff & ( (A1L119 & ((!BB1_read_left_channel) # (!BB1L67))) ) ) ) # ( !GB3_usedw_is_0_dff & ( GB3_usedw_is_1_dff & ( (!BB1_read_left_channel & (!BB1L67 & A1L119)) ) ) ) # ( GB3_usedw_is_0_dff & ( !GB3_usedw_is_1_dff & ( A1L119 ) ) ) # ( !GB3_usedw_is_0_dff & ( !GB3_usedw_is_1_dff & ( (A1L119 & (!BB1_read_left_channel $ (BB1L67))) ) ) );


--HB8L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison|data_wire[0]~0 at LABCELL_X36_Y5_N30
HB8L1 = ( LB4_counter_reg_bit[5] & ( (LB4_counter_reg_bit[6] & (LB4_counter_reg_bit[3] & LB4_counter_reg_bit[4])) ) );


--HB8L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison|data_wire[0]~1 at LABCELL_X36_Y5_N33
HB8L2 = ( HB8L1 & ( (LB4_counter_reg_bit[0] & (LB4_counter_reg_bit[2] & LB4_counter_reg_bit[1])) ) );


--GB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0 at LABCELL_X36_Y5_N24
GB4L1 = ( GB4_full_dff & ( HB8L2 & ( !BB1L134 ) ) ) # ( !GB4_full_dff & ( HB8L2 & ( (!E1L12 & (!AB1L4 & (!E1L10 & !BB1L134))) ) ) ) # ( GB4_full_dff & ( !HB8L2 & ( !BB1L134 ) ) );


--GB4L41 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X42_Y6_N36
GB4L41 = ( GB4_usedw_is_1_dff & ( GB4_usedw_is_0_dff & ( (A1L119 & ((!BB1L134 & ((BB1L68))) # (BB1L134 & ((!BB1L68) # (GB4_usedw_is_2_dff))))) ) ) ) # ( !GB4_usedw_is_1_dff & ( GB4_usedw_is_0_dff & ( (GB4_usedw_is_2_dff & (BB1L134 & (BB1L68 & A1L119))) ) ) ) # ( GB4_usedw_is_1_dff & ( !GB4_usedw_is_0_dff & ( (A1L119 & (((!BB1L134) # (!BB1L68)) # (GB4_usedw_is_2_dff))) ) ) ) # ( !GB4_usedw_is_1_dff & ( !GB4_usedw_is_0_dff & ( (A1L119 & ((!BB1L134 & ((!BB1L68))) # (BB1L134 & (GB4_usedw_is_2_dff & BB1L68)))) ) ) );


--GB4L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1 at LABCELL_X36_Y5_N39
GB4L2 = ( !LB4_counter_reg_bit[5] & ( (!LB4_counter_reg_bit[3] & (!LB4_counter_reg_bit[6] & !LB4_counter_reg_bit[4])) ) );


--GB4L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2 at LABCELL_X36_Y5_N36
GB4L3 = ( GB4L2 & ( (LB4_counter_reg_bit[1] & (LB4_counter_reg_bit[0] & !LB4_counter_reg_bit[2])) ) );


--GB4L43 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X42_Y6_N24
GB4L43 = ( GB4L3 & ( (!BB1L134 & ((!BB1L68 & (GB4_usedw_is_1_dff)) # (BB1L68 & ((GB4_usedw_is_2_dff))))) # (BB1L134 & (((GB4_usedw_is_2_dff) # (BB1L68)))) ) ) # ( !GB4L3 & ( (!BB1L134 & ((!BB1L68 & (GB4_usedw_is_1_dff)) # (BB1L68 & ((GB4_usedw_is_2_dff))))) # (BB1L134 & (((!BB1L68 & GB4_usedw_is_2_dff)))) ) );


--GB4L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1 at LABCELL_X42_Y6_N6
GB4L7 = ( BB1L134 & ( (A1L119 & ((!BB1L68 & ((GB4_usedw_is_0_dff))) # (BB1L68 & (!GB4_usedw_is_1_dff)))) ) ) # ( !BB1L134 & ( (A1L119 & ((!BB1L68) # (GB4_usedw_is_0_dff))) ) );


--MB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X37_Y7_N57
MB4L1 = ( A1L119 & ( (!E1L10 & (!E1L12 & (!GB4_full_dff & !AB1L4))) ) ) # ( !A1L119 );


--GB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]~0 at LABCELL_X42_Y5_N48
GB4L12 = ( A1L119 & ( GB4L25 ) );


--GB4L33 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X40_Y6_N57
GB4L33 = (A1L119 & !GB4_rd_ptr_lsb);


--GB4L34 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X40_Y6_N54
GB4L34 = ( Z3L5Q & ( (!A1L119) # ((E1_done_dac_channel_sync & (BB1_left_channel_was_read & !Z3_cur_test_clk))) ) ) # ( !Z3L5Q & ( !A1L119 ) );


--KB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X42_Y7_N54
KB4L1 = ( BB1_left_channel_was_read & ( Z3_cur_test_clk & ( !A1L119 ) ) ) # ( !BB1_left_channel_was_read & ( Z3_cur_test_clk & ( !A1L119 ) ) ) # ( BB1_left_channel_was_read & ( !Z3_cur_test_clk & ( (!A1L119) # ((!GB4_rd_ptr_lsb & (E1_done_dac_channel_sync & Z3L5Q))) ) ) ) # ( !BB1_left_channel_was_read & ( !Z3_cur_test_clk & ( !A1L119 ) ) );


--GB4L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]~1 at LABCELL_X42_Y7_N21
GB4L14 = ( GB4L26 & ( A1L119 ) );


--GB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]~2 at LABCELL_X42_Y7_N33
GB4L16 = ( GB4L27 & ( A1L119 ) );


--GB4L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]~3 at LABCELL_X42_Y7_N42
GB4L18 = ( GB4L28 & ( A1L119 ) );


--GB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]~4 at LABCELL_X42_Y7_N18
GB4L20 = ( GB4L29 & ( A1L119 ) );


--GB4L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]~5 at LABCELL_X42_Y7_N30
GB4L22 = ( GB4L30 & ( A1L119 ) );


--GB4L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]~6 at LABCELL_X42_Y7_N45
GB4L24 = (A1L119 & GB4L31);


--AC1L15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w14_n0_mux_dataout~0 at MLABCELL_X28_Y7_N15
AC1L15 = ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a30 ) ) # ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a14 ) );


--BB1L98 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~4 at MLABCELL_X39_Y7_N48
BB1L98 = ( JB4_q_b[21] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[21])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[21])))) ) ) # ( !JB4_q_b[21] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[21]))) # (BB1_read_left_channel & (((JB3_q_b[21])))) ) );


--T1L27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 at MLABCELL_X3_Y2_N42
T1L27 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[4], !A1L6, !U1_state[8]);


--UB1_ram_rom_data_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at FF_X9_Y2_N44
--register power-up is low

UB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L5, UB1L125, UB1L115);


--UB1L123 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 at LABCELL_X10_Y2_N57
UB1L123 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !YB1M277, !YB1M1333, !UB1_ram_rom_data_reg[4]);


--F1L102 is dj_roomba_3000:dj_roomba|data_address~0 at LABCELL_X16_Y6_N57
F1L102 = ( F1_data_address_reg[8] & ( F1_data_address_reg[10] & ( (F1_data_address_reg[11] & (F1_data_address_reg[12] & (F1_data_address_reg[13] & F1_data_address_reg[9]))) ) ) );


--F1L103 is dj_roomba_3000:dj_roomba|data_address~1 at LABCELL_X16_Y6_N48
F1L103 = ( F1_data_address_reg[5] & ( F1_data_address_reg[6] & ( (F1_data_address_reg[7] & (F1_data_address_reg[3] & (F1_data_address_reg[2] & F1_data_address_reg[4]))) ) ) );


--F1L104 is dj_roomba_3000:dj_roomba|data_address~2 at LABCELL_X17_Y6_N45
F1L104 = ( !TB1_q_a[5] & ( (F1L102 & (F1L103 & (F1_data_address_reg[0] & F1_data_address_reg[1]))) ) );


--F1L86 is dj_roomba_3000:dj_roomba|data_address[13]~3 at LABCELL_X19_Y4_N0
F1L86 = ( F1L2 & ( (!TB1_q_a[7]) # ((!TB1_q_a[6] & TB1_q_a[4])) ) ) # ( !F1L2 & ( (!TB1_q_a[7] & (F1L104)) # (TB1_q_a[7] & (((!TB1_q_a[6] & TB1_q_a[4])))) ) );


--F1L61 is dj_roomba_3000:dj_roomba|data_address[1]~4 at LABCELL_X19_Y4_N57
F1L61 = ( TB1_q_a[7] & ( TB1_q_a[6] ) ) # ( TB1_q_a[7] & ( !TB1_q_a[6] ) ) # ( !TB1_q_a[7] & ( !TB1_q_a[6] ) );


--H1L67 is generic_counter:uut|Equal0~0 at LABCELL_X17_Y4_N48
H1L67 = ( !H1_count_sig[9] & ( H1_count_sig[5] & ( (!H1_count_sig[7] & (!H1_count_sig[8] & H1_count_sig[6])) ) ) );


--H1L68 is generic_counter:uut|Equal0~1 at LABCELL_X17_Y4_N42
H1L68 = ( H1_count_sig[0] & ( H1_count_sig[11] & ( (!H1_count_sig[1] & (!H1_count_sig[4] & !H1_count_sig[2])) ) ) );


--H1L69 is generic_counter:uut|Equal0~2 at LABCELL_X17_Y4_N57
H1L69 = ( H1_count_sig[12] & ( !H1_count_sig[10] & ( (H1L67 & (H1_count_sig[3] & H1L68)) ) ) );


--F1L105 is dj_roomba_3000:dj_roomba|data_address~5 at LABCELL_X17_Y6_N51
F1L105 = (F1_data_address_reg[1] & (!TB1_q_a[5] & F1_data_address_reg[0]));


--F1L59 is dj_roomba_3000:dj_roomba|data_address[0]~6 at LABCELL_X17_Y6_N36
F1L59 = ( F1L6 & ( !TB1_q_a[7] ) ) # ( !F1L6 & ( (F1L105 & (!TB1_q_a[7] & (F1L102 & F1L103))) ) );


--F1L62 is dj_roomba_3000:dj_roomba|data_address[1]~7 at LABCELL_X17_Y6_N39
F1L62 = ( F1L10 & ( !TB1_q_a[7] ) ) # ( !F1L10 & ( (F1L105 & (!TB1_q_a[7] & (F1L103 & F1L102))) ) );


--F1L64 is dj_roomba_3000:dj_roomba|data_address[2]~8 at LABCELL_X17_Y6_N54
F1L64 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L14) ) );


--F1L66 is dj_roomba_3000:dj_roomba|data_address[3]~9 at LABCELL_X17_Y6_N57
F1L66 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L18) ) );


--F1L68 is dj_roomba_3000:dj_roomba|data_address[4]~10 at LABCELL_X17_Y6_N0
F1L68 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L22) ) );


--F1L70 is dj_roomba_3000:dj_roomba|data_address[5]~11 at LABCELL_X17_Y6_N3
F1L70 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L26) ) );


--F1L72 is dj_roomba_3000:dj_roomba|data_address[6]~12 at LABCELL_X17_Y6_N18
F1L72 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L30) ) );


--F1L74 is dj_roomba_3000:dj_roomba|data_address[7]~13 at LABCELL_X17_Y6_N21
F1L74 = ( !TB1_q_a[7] & ( ((F1L105 & (F1L103 & F1L102))) # (F1L34) ) );


--F1L76 is dj_roomba_3000:dj_roomba|data_address[8]~14 at LABCELL_X17_Y6_N42
F1L76 = ( !TB1_q_a[7] & ( ((F1L102 & (F1L103 & F1L105))) # (F1L38) ) );


--F1L78 is dj_roomba_3000:dj_roomba|data_address[9]~15 at LABCELL_X19_Y4_N3
F1L78 = ( TB1_q_a[0] & ( (!TB1_q_a[7] & (((F1L42)) # (F1L104))) # (TB1_q_a[7] & (((!TB1_q_a[6])))) ) ) # ( !TB1_q_a[0] & ( (!TB1_q_a[7] & ((F1L42) # (F1L104))) ) );


--F1L80 is dj_roomba_3000:dj_roomba|data_address[10]~16 at LABCELL_X19_Y4_N36
F1L80 = ( TB1_q_a[1] & ( (!TB1_q_a[7] & (((F1L46)) # (F1L104))) # (TB1_q_a[7] & (((!TB1_q_a[6])))) ) ) # ( !TB1_q_a[1] & ( (!TB1_q_a[7] & ((F1L46) # (F1L104))) ) );


--F1L82 is dj_roomba_3000:dj_roomba|data_address[11]~17 at LABCELL_X19_Y4_N39
F1L82 = ( F1L50 & ( (!TB1_q_a[7]) # ((!TB1_q_a[6] & TB1_q_a[2])) ) ) # ( !F1L50 & ( (!TB1_q_a[7] & (F1L104)) # (TB1_q_a[7] & (((!TB1_q_a[6] & TB1_q_a[2])))) ) );


--F1L84 is dj_roomba_3000:dj_roomba|data_address[12]~18 at LABCELL_X19_Y4_N33
F1L84 = ( F1L54 & ( F1L104 & ( (!TB1_q_a[7]) # ((TB1_q_a[3] & !TB1_q_a[6])) ) ) ) # ( !F1L54 & ( F1L104 & ( (!TB1_q_a[7]) # ((TB1_q_a[3] & !TB1_q_a[6])) ) ) ) # ( F1L54 & ( !F1L104 & ( (!TB1_q_a[7]) # ((TB1_q_a[3] & !TB1_q_a[6])) ) ) ) # ( !F1L54 & ( !F1L104 & ( (TB1_q_a[3] & (!TB1_q_a[6] & TB1_q_a[7])) ) ) );


--T2L28 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 at LABCELL_X1_Y1_N15
T2L28 = AMPP_FUNCTION(!T2_word_counter[0], !T2_word_counter[3], !T2_word_counter[1], !T2_word_counter[4]);


--T2L29 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 at LABCELL_X1_Y1_N30
T2L29 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !T2_word_counter[2], !U1_state[4], !A1L6, !T2L28, !U1_state[8]);


--Y1L36 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]~0 at LABCELL_X35_Y4_N54
Y1L36 = ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( (!A1L119) # (Y1_s_i2c_transceiver.I2C_STATE_2_START_BIT) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE );


--Y1L27 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~0 at LABCELL_X33_Y4_N12
Y1L27 = ( Y1_current_bit[2] & ( D1_num_bits_to_transfer[0] & ( (!X1_middle_of_low_level) # ((!Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # ((Y1_current_bit[1]) # (Y1_current_bit[0]))) ) ) ) # ( !Y1_current_bit[2] & ( D1_num_bits_to_transfer[0] & ( (!X1_middle_of_low_level) # ((!Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # ((!Y1_current_bit[0] & !Y1_current_bit[1]))) ) ) ) # ( Y1_current_bit[2] & ( !D1_num_bits_to_transfer[0] & ( (X1_middle_of_low_level & (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & ((Y1_current_bit[1]) # (Y1_current_bit[0])))) ) ) ) # ( !Y1_current_bit[2] & ( !D1_num_bits_to_transfer[0] & ( (X1_middle_of_low_level & (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (!Y1_current_bit[0] & !Y1_current_bit[1]))) ) ) );


--Y1L26 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]~1 at LABCELL_X33_Y4_N21
Y1L26 = ((!Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # (!A1L119)) # (X1_middle_of_low_level);


--Y1L28 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~2 at LABCELL_X33_Y4_N6
Y1L28 = ( D1_num_bits_to_transfer[0] & ( (!Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # ((!X1_middle_of_low_level) # (!Y1_current_bit[0] $ (Y1_current_bit[1]))) ) ) # ( !D1_num_bits_to_transfer[0] & ( (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (X1_middle_of_low_level & (!Y1_current_bit[0] $ (Y1_current_bit[1])))) ) );


--Y1L10 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector1~0 at LABCELL_X31_Y4_N36
Y1L10 = ( Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( (!X1_middle_of_high_level & Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_0_IDLE & ( (!X1_middle_of_high_level & (((W1_send_start_bit & !X1_new_clk)) # (Y1_s_i2c_transceiver.I2C_STATE_1_PRE_START))) # (X1_middle_of_high_level & (W1_send_start_bit & (!X1_new_clk))) ) );


--Y1L29 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~3 at LABCELL_X33_Y4_N18
Y1L29 = ( D1_num_bits_to_transfer[0] & ( (!X1_middle_of_low_level) # ((!Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # (!Y1_current_bit[0])) ) ) # ( !D1_num_bits_to_transfer[0] & ( (X1_middle_of_low_level & (Y1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & !Y1_current_bit[0])) ) );


--W1L42 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector0~0 at LABCELL_X35_Y4_N21
W1L42 = ( W1_transfer_data & ( (W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) ) ) # ( !W1_transfer_data & ( W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ) );


--W1_rom_address_counter[1] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1] at FF_X33_Y3_N50
--register power-up is low

W1_rom_address_counter[1] = DFFEAS(W1L83, GLOBAL(A1L38),  ,  , W1L95,  ,  ,  ,  );


--W1L6 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~0 at MLABCELL_X34_Y4_N36
W1L6 = ( W1_rom_address_counter[4] & ( ((W1_rom_address_counter[1]) # (W1_rom_address_counter[3])) # (W1_rom_address_counter[2]) ) );


--W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS at FF_X33_Y3_N20
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS = DFFEAS(W1L86, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--W1_rom_address_counter[0] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0] at FF_X33_Y3_N29
--register power-up is low

W1_rom_address_counter[0] = DFFEAS(W1L84, GLOBAL(A1L38),  ,  , W1L95,  ,  ,  ,  );


--W1L5 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Equal0~0 at MLABCELL_X34_Y4_N48
W1L5 = ( W1_rom_address_counter[5] & ( !W1_rom_address_counter[2] & ( (W1_rom_address_counter[1] & (!W1_rom_address_counter[3] & (!W1_rom_address_counter[0] & W1_rom_address_counter[4]))) ) ) );


--W1L43 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector0~1 at LABCELL_X35_Y4_N30
W1L43 = ( W1L6 & ( ((!W1_rom_address_counter[5] & !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)) # (W1L42) ) ) # ( !W1L6 & ( ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!W1_rom_address_counter[5]) # (!W1L5)))) # (W1L42) ) );


--W1L44 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector1~0 at LABCELL_X35_Y4_N0
W1L44 = ( Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ( (!W1_transfer_data & ((W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) # (W1_transfer_data & (W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT)) ) ) # ( !Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ) );


--W1L45 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector2~0 at LABCELL_X35_Y4_N15
W1L45 = ( W1_transfer_data & ( (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2)) # (Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) ) ) # ( !W1_transfer_data & ( W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ) );


--W1L46 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector2~1 at LABCELL_X35_Y4_N18
W1L46 = ( W1L45 ) # ( !W1L45 & ( (W1_rom_address_counter[5] & (!W1L5 & (W1L6 & !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))) ) );


--W1L94 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~13 at LABCELL_X35_Y4_N9
W1L94 = (A1L119 & (!Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT) # (W1_s_i2c_auto_init.AUTO_STATE_4_WAIT))));


--GB3L42 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1 at MLABCELL_X39_Y6_N54
GB3L42 = ( BB1_read_left_channel & ( AB1L4 ) ) # ( !BB1_read_left_channel & ( AB1L4 & ( !A1L119 ) ) ) # ( BB1_read_left_channel & ( !AB1L4 & ( ((!A1L119) # ((E1L12) # (GB3_full_dff))) # (E1L10) ) ) ) # ( !BB1_read_left_channel & ( !AB1L4 & ( (!A1L119) # ((!E1L10 & (!GB3_full_dff & !E1L12))) ) ) );


--GB2_empty_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff at FF_X27_Y6_N22
--register power-up is low

GB2_empty_dff = DFFEAS(GB2L7, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--AB1L5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~1 at MLABCELL_X28_Y6_N0
AB1L5 = ( E1L6 & ( E1L8 & ( (GB2_empty_dff & (!E1L7 & ((AB1_right_audio_fifo_read_space[0]) # (AB1_right_audio_fifo_read_space[1])))) ) ) ) # ( !E1L6 & ( E1L8 & ( (GB2_empty_dff & ((AB1_right_audio_fifo_read_space[0]) # (AB1_right_audio_fifo_read_space[1]))) ) ) ) # ( E1L6 & ( !E1L8 & ( (GB2_empty_dff & !E1L7) ) ) ) # ( !E1L6 & ( !E1L8 & ( GB2_empty_dff ) ) );


--Z2_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk at FF_X28_Y6_N14
--register power-up is low

Z2_last_test_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , Z2_cur_test_clk,  ,  , VCC);


--Z2_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk at FF_X28_Y6_N5
--register power-up is low

Z2_cur_test_clk = DFFEAS( , GLOBAL(A1L38),  ,  ,  , A1L22,  ,  , VCC);


--AB1L6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~2 at MLABCELL_X28_Y6_N42
AB1L6 = ( !Z2_last_test_clk & ( (E1_done_adc_channel_sync & (!GB2_full_dff & Z2_cur_test_clk)) ) );


--GB2L17 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X27_Y6_N27
GB2L17 = (!A1L119) # (!AB1L5 $ (!AB1L6));


--AB1L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~3 at MLABCELL_X28_Y6_N57
AB1L7 = ( E1_done_adc_channel_sync & ( (Z2_last_test_clk & (!GB1_full_dff & !Z2_cur_test_clk)) ) );


--GB1_empty_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff at FF_X29_Y6_N40
--register power-up is low

GB1_empty_dff = DFFEAS(GB1L7, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--AB1L8 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~4 at MLABCELL_X28_Y6_N30
AB1L8 = ( E1L6 & ( E1L8 & ( (!E1L7 & (GB1_empty_dff & ((AB1_right_audio_fifo_read_space[0]) # (AB1_right_audio_fifo_read_space[1])))) ) ) ) # ( !E1L6 & ( E1L8 & ( (GB1_empty_dff & ((AB1_right_audio_fifo_read_space[0]) # (AB1_right_audio_fifo_read_space[1]))) ) ) ) # ( E1L6 & ( !E1L8 & ( (!E1L7 & GB1_empty_dff) ) ) ) # ( !E1L6 & ( !E1L8 & ( GB1_empty_dff ) ) );


--GB1L17 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X29_Y6_N57
GB1L17 = ( AB1L8 & ( (!A1L119) # (!AB1L7) ) ) # ( !AB1L8 & ( (!A1L119) # (AB1L7) ) );


--GB1L1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0 at LABCELL_X29_Y6_N54
GB1L1 = ( LB1_counter_reg_bit[2] & ( (LB1_counter_reg_bit[0] & (LB1_counter_reg_bit[3] & (LB1_counter_reg_bit[1] & LB1_counter_reg_bit[4]))) ) );


--GB1L2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1 at LABCELL_X29_Y6_N24
GB1L2 = ( GB1_full_dff & ( LB1_counter_reg_bit[5] & ( !AB1L8 ) ) ) # ( !GB1_full_dff & ( LB1_counter_reg_bit[5] & ( (!AB1L8 & (LB1_counter_reg_bit[6] & (GB1L1 & AB1L7))) ) ) ) # ( GB1_full_dff & ( !LB1_counter_reg_bit[5] & ( !AB1L8 ) ) );


--GB2L1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0 at LABCELL_X27_Y6_N54
GB2L1 = ( LB2_counter_reg_bit[4] & ( (LB2_counter_reg_bit[6] & (LB2_counter_reg_bit[3] & (LB2_counter_reg_bit[2] & LB2_counter_reg_bit[5]))) ) );


--GB2L2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1 at LABCELL_X27_Y6_N0
GB2L2 = ( GB2_full_dff & ( LB2_counter_reg_bit[1] & ( !AB1L5 ) ) ) # ( !GB2_full_dff & ( LB2_counter_reg_bit[1] & ( (GB2L1 & (AB1L6 & (!AB1L5 & LB2_counter_reg_bit[0]))) ) ) ) # ( GB2_full_dff & ( !LB2_counter_reg_bit[1] & ( !AB1L5 ) ) );


--UB1L124 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 at LABCELL_X10_Y2_N39
UB1L124 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !YB1M1069, !YB1M2125, !A1L6);


--GB4L42 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1 at LABCELL_X36_Y5_N45
GB4L42 = ( E1L12 & ( E1L10 & ( (!A1L119) # (BB1L134) ) ) ) # ( !E1L12 & ( E1L10 & ( (!A1L119) # (BB1L134) ) ) ) # ( E1L12 & ( !E1L10 & ( (!A1L119) # (BB1L134) ) ) ) # ( !E1L12 & ( !E1L10 & ( (!A1L119) # (!BB1L134 $ (((AB1L4) # (GB4_full_dff)))) ) ) );


--UB1_ram_rom_data_reg[14] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] at FF_X10_Y2_N56
--register power-up is low

UB1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L5, UB1L126, UB1L115);


--AC1L14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w13_n0_mux_dataout~0 at LABCELL_X37_Y4_N12
AC1L14 = ( YB1_ram_block3a29 & ( YB1_out_address_reg_a[0] ) ) # ( YB1_ram_block3a29 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a13 ) ) ) # ( !YB1_ram_block3a29 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a13 ) ) );


--BB1L99 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~5 at MLABCELL_X39_Y7_N51
BB1L99 = ( JB3_q_b[20] & ( ((!BB1L134 & (BB1_data_out_shift_reg[20])) # (BB1L134 & ((JB4_q_b[20])))) # (BB1_read_left_channel) ) ) # ( !JB3_q_b[20] & ( (!BB1_read_left_channel & ((!BB1L134 & (BB1_data_out_shift_reg[20])) # (BB1L134 & ((JB4_q_b[20]))))) ) );


--UB1_ram_rom_data_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at FF_X9_Y2_N29
--register power-up is low

UB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L5, UB1L127, UB1L115);


--UB1L125 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7 at LABCELL_X9_Y2_N42
UB1L125 = AMPP_FUNCTION(!YB1M1399, !YB1_address_reg_b[0], !YB1M343, !UB1_ram_rom_data_reg[5], !UB1L82);


--W1_data_out[5] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5] at FF_X33_Y2_N56
--register power-up is low

W1_data_out[5] = DFFEAS(W1L62, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--D1L7 is audio_and_video_config:cfg|data_to_transfer[1]~0 at LABCELL_X35_Y4_N39
D1L7 = (!A1L119) # (!W1_s_i2c_auto_init.AUTO_STATE_7_DONE);


--W1_data_out[7] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7] at FF_X34_Y4_N5
--register power-up is low

W1_data_out[7] = DFFEAS(W1L64, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1_data_out[4] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4] at FF_X33_Y2_N59
--register power-up is low

W1_data_out[4] = DFFEAS(W1L65, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--D1L16 is audio_and_video_config:cfg|num_bits_to_transfer~0 at LABCELL_X35_Y4_N12
D1L16 = (!W1_s_i2c_auto_init.AUTO_STATE_7_DONE) # (D1_num_bits_to_transfer[0]);


--W1_data_out[6] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6] at FF_X33_Y2_N13
--register power-up is low

W1_data_out[6] = DFFEAS(W1L72, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1L83 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~0 at LABCELL_X33_Y3_N48
W1L83 = ( W1_rom_address_counter[0] & ( (A1L119 & !W1_rom_address_counter[1]) ) ) # ( !W1_rom_address_counter[0] & ( (A1L119 & W1_rom_address_counter[1]) ) );


--W1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER at FF_X35_Y4_N7
--register power-up is low

W1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER = DFFEAS(W1L96, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--W1L95 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14 at LABCELL_X33_Y3_N51
W1L95 = ( W1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ) # ( !W1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER & ( !A1L119 ) );


--W1L1 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~0 at LABCELL_X33_Y3_N36
W1L1 = ( W1_rom_address_counter[2] & ( W1_rom_address_counter[1] & ( !W1_rom_address_counter[0] ) ) ) # ( !W1_rom_address_counter[2] & ( W1_rom_address_counter[1] & ( W1_rom_address_counter[0] ) ) ) # ( W1_rom_address_counter[2] & ( !W1_rom_address_counter[1] ) );


--W1L2 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~1 at LABCELL_X33_Y3_N54
W1L2 = !W1_rom_address_counter[3] $ (((!W1_rom_address_counter[1]) # ((!W1_rom_address_counter[0]) # (!W1_rom_address_counter[2]))));


--W1L3 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~2 at MLABCELL_X34_Y3_N12
W1L3 = ( W1_rom_address_counter[4] & ( W1_rom_address_counter[0] & ( (!W1_rom_address_counter[1]) # ((!W1_rom_address_counter[2]) # (!W1_rom_address_counter[3])) ) ) ) # ( !W1_rom_address_counter[4] & ( W1_rom_address_counter[0] & ( (W1_rom_address_counter[1] & (W1_rom_address_counter[2] & W1_rom_address_counter[3])) ) ) ) # ( W1_rom_address_counter[4] & ( !W1_rom_address_counter[0] ) );


--W1L4 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~3 at LABCELL_X33_Y3_N12
W1L4 = ( W1_rom_address_counter[5] & ( W1_rom_address_counter[1] & ( (!W1_rom_address_counter[2]) # ((!W1_rom_address_counter[0]) # ((!W1_rom_address_counter[3]) # (!W1_rom_address_counter[4]))) ) ) ) # ( !W1_rom_address_counter[5] & ( W1_rom_address_counter[1] & ( (W1_rom_address_counter[2] & (W1_rom_address_counter[0] & (W1_rom_address_counter[3] & W1_rom_address_counter[4]))) ) ) ) # ( W1_rom_address_counter[5] & ( !W1_rom_address_counter[1] ) );


--W1L84 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~1 at LABCELL_X33_Y3_N27
W1L84 = ( !W1_rom_address_counter[0] & ( A1L119 ) );


--W1L47 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector3~0 at LABCELL_X35_Y4_N45
W1L47 = ( W1_transfer_data & ( (Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((W1_s_i2c_auto_init.AUTO_STATE_4_WAIT) # (W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2))) ) ) # ( !W1_transfer_data & ( (Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & W1_s_i2c_auto_init.AUTO_STATE_4_WAIT) ) );


--GB2_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff at FF_X27_Y6_N8
--register power-up is low

GB2_usedw_is_1_dff = DFFEAS(GB2L18, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB2_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff at FF_X27_Y6_N14
--register power-up is low

GB2_usedw_is_0_dff = DFFEAS(GB2L8, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB2L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0 at LABCELL_X27_Y6_N21
GB2L7 = ( GB2_usedw_is_0_dff & ( (A1L119 & ((!AB1L5) # (!GB2_usedw_is_1_dff))) ) ) # ( !GB2_usedw_is_0_dff & ( (AB1L5 & (!GB2_usedw_is_1_dff & (A1L119 & !AB1L6))) ) );


--E1L14 is audio_codec:codec|done_adc_channel_sync~0 at MLABCELL_X28_Y6_N15
E1L14 = ( E1_done_adc_channel_sync ) # ( !E1_done_adc_channel_sync & ( (!Z2_last_test_clk & Z2_cur_test_clk) ) );


--GB1_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff at FF_X29_Y6_N50
--register power-up is low

GB1_usedw_is_1_dff = DFFEAS(GB1L18, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB1_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff at FF_X29_Y6_N44
--register power-up is low

GB1_usedw_is_0_dff = DFFEAS(GB1L8, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--GB1L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0 at LABCELL_X29_Y6_N39
GB1L7 = ( AB1L8 & ( (!GB1_usedw_is_1_dff & (A1L119 & ((!AB1L7) # (GB1_usedw_is_0_dff)))) ) ) # ( !AB1L8 & ( (GB1_usedw_is_0_dff & A1L119) ) );


--UB1L126 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8 at LABCELL_X10_Y2_N54
UB1L126 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !UB1_ram_rom_data_reg[15], !YB1M1003, !YB1M2059);


--UB1_ram_rom_data_reg[13] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] at FF_X10_Y2_N11
--register power-up is low

UB1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L5, UB1L128, UB1L115);


--AC1L13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w12_n0_mux_dataout~0 at LABCELL_X30_Y7_N51
AC1L13 = ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a28 ) ) # ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a12 ) );


--BB1L100 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~6 at MLABCELL_X39_Y7_N54
BB1L100 = ( JB4_q_b[19] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[19])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[19])))) ) ) # ( !JB4_q_b[19] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[19])))) # (BB1_read_left_channel & (((JB3_q_b[19])))) ) );


--UB1_ram_rom_data_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at FF_X9_Y2_N56
--register power-up is low

UB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L5, UB1L129, UB1L115);


--UB1L127 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9 at LABCELL_X9_Y2_N27
UB1L127 = AMPP_FUNCTION(!UB1_ram_rom_data_reg[6], !YB1_address_reg_b[0], !YB1M1465, !YB1M409, !UB1L82);


--W1L7 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~1 at MLABCELL_X34_Y2_N0
W1L7 = ( W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[5] & (!W1_rom_address_counter[2] $ (((W1_rom_address_counter[3] & W1_rom_address_counter[1]))))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (W1_rom_address_counter[3] & (!W1_rom_address_counter[2] & !W1_rom_address_counter[5])) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[2] & (!W1_rom_address_counter[3] & (W1_rom_address_counter[1] & !W1_rom_address_counter[5]))) # (W1_rom_address_counter[2] & (W1_rom_address_counter[5] & ((!W1_rom_address_counter[1]) # (W1_rom_address_counter[3])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & (W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & !W1_rom_address_counter[5]))) # (W1_rom_address_counter[3] & (W1_rom_address_counter[5] & (!W1_rom_address_counter[1] $ (W1_rom_address_counter[2])))) ) ) );


--W1L59 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~0 at MLABCELL_X34_Y3_N33
W1L59 = ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & A1L119)) ) );


--W1L8 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~2 at MLABCELL_X34_Y2_N42
W1L8 = ( W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[5] & ((!W1_rom_address_counter[1] & ((W1_rom_address_counter[2]))) # (W1_rom_address_counter[1] & (W1_rom_address_counter[3])))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[2] & ((!W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & W1_rom_address_counter[5])) # (W1_rom_address_counter[3] & (W1_rom_address_counter[1] & !W1_rom_address_counter[5])))) # (W1_rom_address_counter[2] & (((!W1_rom_address_counter[5])))) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (W1_rom_address_counter[5] & (!W1_rom_address_counter[3] $ (((W1_rom_address_counter[2]) # (W1_rom_address_counter[1]))))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & (((!W1_rom_address_counter[2] & W1_rom_address_counter[5])))) # (W1_rom_address_counter[3] & (W1_rom_address_counter[2] & ((!W1_rom_address_counter[1]) # (W1_rom_address_counter[5])))) ) ) );


--W1L60 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~1 at LABCELL_X33_Y2_N24
W1L60 = (A1L119 & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)));


--W1L9 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~3 at LABCELL_X33_Y2_N27
W1L9 = ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3]) # ((!W1_rom_address_counter[1] & !W1_rom_address_counter[2])) ) );


--W1L61 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~2 at LABCELL_X35_Y4_N33
W1L61 = ( A1L119 & ( (!W1_rom_address_counter[5] & (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) ) );


--W1L62 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~3 at LABCELL_X33_Y2_N54
W1L62 = ( W1L8 & ( W1L7 & ( (((W1L61 & W1L9)) # (W1L60)) # (W1L59) ) ) ) # ( !W1L8 & ( W1L7 & ( ((W1L61 & W1L9)) # (W1L59) ) ) ) # ( W1L8 & ( !W1L7 & ( ((W1L61 & W1L9)) # (W1L60) ) ) ) # ( !W1L8 & ( !W1L7 & ( (W1L61 & W1L9) ) ) );


--W1L51 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]~4 at LABCELL_X35_Y4_N3
W1L51 = ( A1L119 & ( (((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)) # (W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT)) # (W1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2) ) ) # ( !A1L119 );


--W1L48 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector6~0 at LABCELL_X35_Y4_N57
W1L48 = ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & W1L5)) # (W1_s_i2c_auto_init.AUTO_STATE_7_DONE);


--W1L63 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~5 at MLABCELL_X34_Y4_N30
W1L63 = ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ) );


--W1L64 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~6 at MLABCELL_X34_Y4_N3
W1L64 = ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( (A1L119 & W1L41) ) );


--W1L10 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~4 at MLABCELL_X34_Y2_N24
W1L10 = ( W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & (W1_rom_address_counter[2] & !W1_rom_address_counter[5]))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[2] & (!W1_rom_address_counter[1] $ (!W1_rom_address_counter[5])))) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[5] & (!W1_rom_address_counter[1] $ (!W1_rom_address_counter[2])))) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & ((!W1_rom_address_counter[2] & ((!W1_rom_address_counter[5]))) # (W1_rom_address_counter[2] & (!W1_rom_address_counter[1] & W1_rom_address_counter[5])))) # (W1_rom_address_counter[3] & (W1_rom_address_counter[5] & ((!W1_rom_address_counter[1]) # (W1_rom_address_counter[2])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[5] $ (((W1_rom_address_counter[1] & W1_rom_address_counter[2]))))) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & (W1_rom_address_counter[2] & !W1_rom_address_counter[5]))) ) ) );


--W1L11 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~5 at LABCELL_X33_Y2_N42
W1L11 = ( W1_rom_address_counter[3] & ( W1_rom_address_counter[5] & ( (!W1_rom_address_counter[0] & (!W1_rom_address_counter[4] & (!W1_rom_address_counter[2] & W1_rom_address_counter[1]))) ) ) ) # ( !W1_rom_address_counter[3] & ( W1_rom_address_counter[5] & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[0] & (!W1_rom_address_counter[4] $ (!W1_rom_address_counter[2])))) # (W1_rom_address_counter[1] & (!W1_rom_address_counter[4] & (!W1_rom_address_counter[0] $ (!W1_rom_address_counter[2])))) ) ) ) # ( W1_rom_address_counter[3] & ( !W1_rom_address_counter[5] & ( (!W1_rom_address_counter[1]) # (!W1_rom_address_counter[4] $ (W1_rom_address_counter[2])) ) ) ) # ( !W1_rom_address_counter[3] & ( !W1_rom_address_counter[5] & ( (W1_rom_address_counter[4] & (((W1_rom_address_counter[1]) # (W1_rom_address_counter[2])) # (W1_rom_address_counter[0]))) ) ) );


--W1L65 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~7 at LABCELL_X33_Y2_N57
W1L65 = ( W1L11 & ( W1L10 & ( (((W1L61 & W1L9)) # (W1L60)) # (W1L59) ) ) ) # ( !W1L11 & ( W1L10 & ( ((W1L61 & W1L9)) # (W1L59) ) ) ) # ( W1L11 & ( !W1L10 & ( ((W1L61 & W1L9)) # (W1L60) ) ) ) # ( !W1L11 & ( !W1L10 & ( (W1L61 & W1L9) ) ) );


--W1_data_out[1] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1] at FF_X34_Y3_N37
--register power-up is low

W1_data_out[1] = DFFEAS(W1L68, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1_data_out[3] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3] at FF_X33_Y2_N32
--register power-up is low

W1_data_out[3] = DFFEAS(W1L69, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1_data_out[0] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0] at FF_X34_Y2_N55
--register power-up is low

W1_data_out[0] = DFFEAS(W1L70, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1_data_out[2] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2] at FF_X33_Y2_N49
--register power-up is low

W1_data_out[2] = DFFEAS(W1L71, GLOBAL(A1L38),  ,  , W1L51,  ,  ,  ,  );


--W1L12 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~6 at LABCELL_X33_Y2_N6
W1L12 = ( W1_rom_address_counter[0] & ( !W1_rom_address_counter[2] $ (!W1_rom_address_counter[4]) ) ) # ( !W1_rom_address_counter[0] & ( (!W1_rom_address_counter[2] & (W1_rom_address_counter[4])) # (W1_rom_address_counter[2] & (!W1_rom_address_counter[4] & W1_rom_address_counter[1])) ) );


--W1L13 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~7 at LABCELL_X33_Y2_N9
W1L13 = ( W1_rom_address_counter[0] & ( W1_rom_address_counter[4] ) ) # ( !W1_rom_address_counter[0] & ( (W1_rom_address_counter[4] & ((W1_rom_address_counter[1]) # (W1_rom_address_counter[2]))) ) );


--W1L14 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~8 at LABCELL_X33_Y2_N0
W1L14 = ( W1_rom_address_counter[2] & ( ((W1_rom_address_counter[4]) # (W1_rom_address_counter[0])) # (W1_rom_address_counter[1]) ) ) # ( !W1_rom_address_counter[2] & ( W1_rom_address_counter[4] ) );


--W1L15 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~9 at LABCELL_X33_Y3_N42
W1L15 = ( W1_rom_address_counter[3] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[1] & (W1_rom_address_counter[0] & (!W1_rom_address_counter[2] & !W1_rom_address_counter[5]))) ) ) ) # ( !W1_rom_address_counter[3] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[0] & (!W1_rom_address_counter[2] $ (!W1_rom_address_counter[5])))) # (W1_rom_address_counter[1] & (W1_rom_address_counter[0] & ((!W1_rom_address_counter[5])))) ) ) ) # ( W1_rom_address_counter[3] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[5] & (W1_rom_address_counter[1] & (W1_rom_address_counter[0] & !W1_rom_address_counter[2]))) # (W1_rom_address_counter[5] & (!W1_rom_address_counter[2] $ (((W1_rom_address_counter[0]) # (W1_rom_address_counter[1]))))) ) ) ) # ( !W1_rom_address_counter[3] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[2] & (W1_rom_address_counter[1] & ((!W1_rom_address_counter[5])))) # (W1_rom_address_counter[2] & (W1_rom_address_counter[0] & (!W1_rom_address_counter[1] $ (!W1_rom_address_counter[5])))) ) ) );


--W1L66 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~8 at LABCELL_X33_Y2_N36
W1L66 = ( W1_rom_address_counter[3] & ( (!W1_rom_address_counter[5] & (!W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & !W1_rom_address_counter[4]))) # (W1_rom_address_counter[5] & (((W1_rom_address_counter[4])))) ) ) # ( !W1_rom_address_counter[3] & ( (!W1_rom_address_counter[5] & (((!W1_rom_address_counter[4])))) # (W1_rom_address_counter[5] & (W1_rom_address_counter[4] & ((W1_rom_address_counter[2]) # (W1_rom_address_counter[1])))) ) );


--W1L67 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~9 at LABCELL_X33_Y2_N33
W1L67 = ( W1L63 & ( (A1L119 & ((!W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & (W1L15)) # (W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ((!W1L66))))) ) );


--W1L96 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~15 at LABCELL_X35_Y4_N6
W1L96 = ( W1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT & ( (A1L119 & Y1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) ) );


--GB2L18 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1 at LABCELL_X27_Y6_N6
GB2L18 = ( GB2_usedw_is_1_dff & ( AB1L6 & ( (A1L119 & ((!GB2_usedw_is_0_dff) # (AB1L5))) ) ) ) # ( !GB2_usedw_is_1_dff & ( AB1L6 & ( (!GB2_usedw_is_0_dff & (!AB1L5 & A1L119)) ) ) ) # ( GB2_usedw_is_1_dff & ( !AB1L6 & ( (A1L119 & ((!AB1L5) # (GB2_usedw_is_2_dff))) ) ) ) # ( !GB2_usedw_is_1_dff & ( !AB1L6 & ( (GB2_usedw_is_2_dff & (AB1L5 & A1L119)) ) ) );


--GB2L8 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1 at LABCELL_X27_Y6_N12
GB2L8 = ( GB2_usedw_is_1_dff & ( (A1L119 & ((!AB1L6 & (!AB1L5 & GB2_usedw_is_0_dff)) # (AB1L6 & ((!AB1L5) # (GB2_usedw_is_0_dff))))) ) ) # ( !GB2_usedw_is_1_dff & ( (A1L119 & ((!AB1L6 $ (!AB1L5)) # (GB2_usedw_is_0_dff))) ) );


--GB2L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2 at LABCELL_X27_Y6_N57
GB2L3 = ( !LB2_counter_reg_bit[4] & ( (!LB2_counter_reg_bit[6] & (!LB2_counter_reg_bit[3] & !LB2_counter_reg_bit[5])) ) );


--GB2L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~3 at LABCELL_X27_Y6_N24
GB2L4 = ( LB2_counter_reg_bit[0] & ( (GB2L3 & (LB2_counter_reg_bit[1] & !LB2_counter_reg_bit[2])) ) );


--GB2L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X27_Y6_N18
GB2L19 = ( AB1L6 & ( (!AB1L5 & (GB2_usedw_is_1_dff)) # (AB1L5 & ((GB2_usedw_is_2_dff))) ) ) # ( !AB1L6 & ( (!AB1L5 & ((GB2_usedw_is_2_dff))) # (AB1L5 & (GB2L4)) ) );


--GB1L18 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1 at LABCELL_X29_Y6_N48
GB1L18 = ( GB1_usedw_is_1_dff & ( GB1_usedw_is_0_dff & ( (A1L119 & ((!AB1L7 & ((!AB1L8) # (GB1_usedw_is_2_dff))) # (AB1L7 & ((AB1L8))))) ) ) ) # ( !GB1_usedw_is_1_dff & ( GB1_usedw_is_0_dff & ( (GB1_usedw_is_2_dff & (!AB1L7 & (A1L119 & AB1L8))) ) ) ) # ( GB1_usedw_is_1_dff & ( !GB1_usedw_is_0_dff & ( (A1L119 & (((!AB1L8) # (AB1L7)) # (GB1_usedw_is_2_dff))) ) ) ) # ( !GB1_usedw_is_1_dff & ( !GB1_usedw_is_0_dff & ( (A1L119 & ((!AB1L7 & (GB1_usedw_is_2_dff & AB1L8)) # (AB1L7 & ((!AB1L8))))) ) ) );


--GB1L8 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1 at LABCELL_X29_Y6_N42
GB1L8 = ( GB1_usedw_is_1_dff & ( (A1L119 & ((!AB1L8 & ((GB1_usedw_is_0_dff) # (AB1L7))) # (AB1L8 & (AB1L7 & GB1_usedw_is_0_dff)))) ) ) # ( !GB1_usedw_is_1_dff & ( (A1L119 & ((!AB1L8 $ (!AB1L7)) # (GB1_usedw_is_0_dff))) ) );


--GB1L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2 at LABCELL_X29_Y6_N33
GB1L3 = ( !LB1_counter_reg_bit[5] & ( (!LB1_counter_reg_bit[6] & (!LB1_counter_reg_bit[3] & !LB1_counter_reg_bit[4])) ) );


--GB1L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~3 at LABCELL_X29_Y6_N30
GB1L4 = ( GB1L3 & ( (!LB1_counter_reg_bit[2] & (LB1_counter_reg_bit[1] & LB1_counter_reg_bit[0])) ) );


--GB1L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X29_Y6_N36
GB1L19 = ( GB1L4 & ( (!AB1L7 & (((GB1_usedw_is_2_dff) # (AB1L8)))) # (AB1L7 & ((!AB1L8 & (GB1_usedw_is_1_dff)) # (AB1L8 & ((GB1_usedw_is_2_dff))))) ) ) # ( !GB1L4 & ( (!AB1L7 & (((!AB1L8 & GB1_usedw_is_2_dff)))) # (AB1L7 & ((!AB1L8 & (GB1_usedw_is_1_dff)) # (AB1L8 & ((GB1_usedw_is_2_dff))))) ) );


--UB1L128 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10 at LABCELL_X10_Y2_N9
UB1L128 = AMPP_FUNCTION(!YB1M937, !YB1_address_reg_b[0], !YB1M1993, !UB1_ram_rom_data_reg[14], !UB1L82);


--UB1_ram_rom_data_reg[12] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] at FF_X10_Y2_N26
--register power-up is low

UB1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L5, UB1L130, UB1L115);


--AC1L12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w11_n0_mux_dataout~0 at MLABCELL_X34_Y5_N54
AC1L12 = ( YB1_ram_block3a11 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a27 ) ) ) # ( !YB1_ram_block3a11 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a27 ) ) ) # ( YB1_ram_block3a11 & ( !YB1_out_address_reg_a[0] ) );


--BB1L101 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~7 at MLABCELL_X39_Y7_N57
BB1L101 = ( JB4_q_b[18] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[18])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[18])))) ) ) # ( !JB4_q_b[18] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[18])))) # (BB1_read_left_channel & (((JB3_q_b[18])))) ) );


--UB1_ram_rom_data_reg[7] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at FF_X10_Y2_N20
--register power-up is low

UB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L5, UB1L131, UB1L115);


--UB1L129 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11 at LABCELL_X9_Y2_N54
UB1L129 = AMPP_FUNCTION(!YB1M1531, !UB1_ram_rom_data_reg[7], !YB1M475, !YB1_address_reg_b[0], !UB1L82);


--W1L16 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~10 at MLABCELL_X34_Y4_N54
W1L16 = ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( !W1_rom_address_counter[3] $ (!W1_rom_address_counter[0]) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[3] $ ((!W1_rom_address_counter[0])))) # (W1_rom_address_counter[1] & (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!W1_rom_address_counter[3] $ (!W1_rom_address_counter[0])))) ) ) ) # ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( W1_rom_address_counter[0] ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (((W1_rom_address_counter[0])))) # (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!W1_rom_address_counter[3]) # ((!W1_rom_address_counter[1] & !W1_rom_address_counter[0])))) ) ) );


--W1L17 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~11 at MLABCELL_X34_Y4_N18
W1L17 = ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( !W1_rom_address_counter[3] $ (((W1_rom_address_counter[0]) # (W1_rom_address_counter[1]))) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[3] $ (!W1_rom_address_counter[0] $ (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) # (W1_rom_address_counter[1] & (W1_rom_address_counter[3] & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) ) ) ) # ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( !W1_rom_address_counter[3] $ (W1_rom_address_counter[0]) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( (!W1_rom_address_counter[3] & (((!W1_rom_address_counter[0] & !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) # (W1_rom_address_counter[3] & (((W1_rom_address_counter[1] & W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)) # (W1_rom_address_counter[0]))) ) ) );


--W1L18 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~12 at MLABCELL_X34_Y4_N12
W1L18 = ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( (W1_rom_address_counter[1] & W1_rom_address_counter[3]) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[2] & ( (!W1_rom_address_counter[1] & (W1_rom_address_counter[3] & (W1_rom_address_counter[0] & W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))) # (W1_rom_address_counter[1] & (!W1_rom_address_counter[3] $ (((!W1_rom_address_counter[0]) # (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))))) ) ) ) # ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( !W1_rom_address_counter[0] $ (((!W1_rom_address_counter[1]) # (W1_rom_address_counter[3]))) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[2] & ( (!W1_rom_address_counter[1] & (W1_rom_address_counter[0] & ((!W1_rom_address_counter[3]) # (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) # (W1_rom_address_counter[1] & (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!W1_rom_address_counter[3] $ (W1_rom_address_counter[0])))) ) ) );


--W1L19 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~13 at MLABCELL_X34_Y4_N39
W1L19 = ( W1_rom_address_counter[0] & ( ((W1_rom_address_counter[1]) # (W1L63)) # (W1_rom_address_counter[2]) ) ) # ( !W1_rom_address_counter[0] & ( ((!W1L63) # (W1_rom_address_counter[1])) # (W1_rom_address_counter[2]) ) );


--W1L68 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~10 at MLABCELL_X34_Y3_N36
W1L68 = ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( W1L35 & ( A1L119 ) ) );


--W1L20 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~14 at MLABCELL_X34_Y3_N21
W1L20 = ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[0] & ( (W1_rom_address_counter[2] & !W1_rom_address_counter[3]) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( W1_rom_address_counter[0] & ( (!W1_rom_address_counter[3] & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((W1_rom_address_counter[2]))) # (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!W1_rom_address_counter[2]) # (W1_rom_address_counter[1]))))) ) ) ) # ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[0] & ( (W1_rom_address_counter[2] & ((!W1_rom_address_counter[1]) # (!W1_rom_address_counter[3]))) ) ) ) # ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( !W1_rom_address_counter[0] & ( (!W1_rom_address_counter[1] & (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS $ ((!W1_rom_address_counter[2])))) # (W1_rom_address_counter[1] & (!W1_rom_address_counter[3] & (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS $ (!W1_rom_address_counter[2])))) ) ) );


--W1L21 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~15 at LABCELL_X33_Y3_N0
W1L21 = ( W1_rom_address_counter[3] & ( W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!W1_rom_address_counter[2] & ((!W1_rom_address_counter[1] & (W1_rom_address_counter[0] & !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)) # (W1_rom_address_counter[1] & ((!W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1) # (W1_rom_address_counter[0]))))) ) ) ) # ( !W1_rom_address_counter[3] & ( W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (W1_rom_address_counter[1] & ((!W1_rom_address_counter[2]) # (W1_rom_address_counter[0])))) # (W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!W1_rom_address_counter[1] $ (!W1_rom_address_counter[0] $ (!W1_rom_address_counter[2])))) ) ) ) # ( W1_rom_address_counter[3] & ( !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (W1_rom_address_counter[1] & (W1_rom_address_counter[0] & !W1_rom_address_counter[2])) ) ) ) # ( !W1_rom_address_counter[3] & ( !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( !W1_rom_address_counter[1] $ (!W1_rom_address_counter[0] $ (!W1_rom_address_counter[2])) ) ) );


--W1L22 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~16 at LABCELL_X33_Y3_N57
W1L22 = ( W1L63 & ( (!W1_rom_address_counter[0] & ((W1_rom_address_counter[2]))) # (W1_rom_address_counter[0] & (!W1_rom_address_counter[1] & !W1_rom_address_counter[2])) ) ) # ( !W1L63 & ( (!W1_rom_address_counter[1]) # ((W1_rom_address_counter[2]) # (W1_rom_address_counter[0])) ) );


--W1L23 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~17 at LABCELL_X33_Y3_N30
W1L23 = ( !W1_rom_address_counter[3] & ( W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!W1_rom_address_counter[1] & (W1_rom_address_counter[0] & (!W1_rom_address_counter[2] & W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) ) ) ) # ( !W1_rom_address_counter[3] & ( !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!W1_rom_address_counter[1] & (W1_rom_address_counter[0] & !W1_rom_address_counter[2])) ) ) );


--W1L69 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~11 at LABCELL_X33_Y2_N30
W1L69 = ( W1L31 & ( (A1L119 & !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT) ) );


--W1L24 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~18 at MLABCELL_X34_Y2_N48
W1L24 = ( W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (W1_rom_address_counter[3] & (W1_rom_address_counter[1] & !W1_rom_address_counter[2])) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (W1_rom_address_counter[3] & W1_rom_address_counter[1]) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[3] & (W1_rom_address_counter[1] & ((W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[2] & ((W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (W1_rom_address_counter[1])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[3] & (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!W1_rom_address_counter[1] $ (!W1_rom_address_counter[2])))) # (W1_rom_address_counter[3] & (W1_rom_address_counter[1] & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (W1_rom_address_counter[2])))) ) ) );


--W1L25 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~19 at MLABCELL_X34_Y2_N30
W1L25 = ( W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (W1_rom_address_counter[3] & (!W1_rom_address_counter[1] $ (W1_rom_address_counter[2]))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( ((W1_rom_address_counter[3] & !W1_rom_address_counter[1])) # (W1_rom_address_counter[2]) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (W1_rom_address_counter[3] & (!W1_rom_address_counter[1] $ (W1_rom_address_counter[2])))) # (W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!W1_rom_address_counter[1] $ (!W1_rom_address_counter[2])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[1] & ((!W1_rom_address_counter[3] & (W1_rom_address_counter[2])) # (W1_rom_address_counter[3] & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))))) # (W1_rom_address_counter[1] & (((W1_rom_address_counter[2] & !W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) ) ) );


--W1L26 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~20 at MLABCELL_X34_Y2_N36
W1L26 = ( W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (W1_rom_address_counter[3] & ((W1_rom_address_counter[2]) # (W1_rom_address_counter[1]))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[3])) # (W1_rom_address_counter[1] & ((!W1_rom_address_counter[2]))) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))) # (W1_rom_address_counter[3] & (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((W1_rom_address_counter[2]) # (W1_rom_address_counter[1])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[1] & (!W1_rom_address_counter[3] & ((!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) # (W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & ((!W1_rom_address_counter[3]) # (!W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)))) ) ) );


--W1L27 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~21 at MLABCELL_X34_Y2_N6
W1L27 = ( W1_rom_address_counter[0] & ( !W1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & W1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))) ) ) );


--W1L28 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~22 at MLABCELL_X34_Y2_N12
W1L28 = ( W1_rom_address_counter[5] & ( W1_rom_address_counter[4] & ( W1L27 ) ) ) # ( !W1_rom_address_counter[5] & ( W1_rom_address_counter[4] & ( W1L25 ) ) ) # ( W1_rom_address_counter[5] & ( !W1_rom_address_counter[4] & ( W1L26 ) ) ) # ( !W1_rom_address_counter[5] & ( !W1_rom_address_counter[4] & ( W1L24 ) ) );


--W1L70 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~12 at MLABCELL_X34_Y2_N54
W1L70 = ( !W1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ( (W1L28 & A1L119) ) );


--W1L29 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~23 at MLABCELL_X34_Y2_N18
W1L29 = ( W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[2] & ((!W1_rom_address_counter[1] & (!W1_rom_address_counter[3] & W1_rom_address_counter[5])) # (W1_rom_address_counter[1] & ((!W1_rom_address_counter[5]))))) ) ) ) # ( !W1_rom_address_counter[0] & ( W1_rom_address_counter[4] & ( (!W1_rom_address_counter[5] & ((!W1_rom_address_counter[3] & (!W1_rom_address_counter[1] & W1_rom_address_counter[2])) # (W1_rom_address_counter[3] & (W1_rom_address_counter[1])))) ) ) ) # ( W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (W1_rom_address_counter[2] & ((!W1_rom_address_counter[1] & ((!W1_rom_address_counter[5]))) # (W1_rom_address_counter[1] & (W1_rom_address_counter[3] & W1_rom_address_counter[5])))) ) ) ) # ( !W1_rom_address_counter[0] & ( !W1_rom_address_counter[4] & ( (!W1_rom_address_counter[3] & ((!W1_rom_address_counter[1] & (W1_rom_address_counter[2] & !W1_rom_address_counter[5])) # (W1_rom_address_counter[1] & (!W1_rom_address_counter[2] & W1_rom_address_counter[5])))) # (W1_rom_address_counter[3] & (((!W1_rom_address_counter[1] & !W1_rom_address_counter[5])) # (W1_rom_address_counter[2]))) ) ) );


--W1L30 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~24 at LABCELL_X33_Y2_N18
W1L30 = ( W1_rom_address_counter[2] & ( W1_rom_address_counter[0] & ( (!W1_rom_address_counter[5] & (!W1_rom_address_counter[1] $ (((!W1_rom_address_counter[4]) # (W1_rom_address_counter[3]))))) # (W1_rom_address_counter[5] & (!W1_rom_address_counter[4] & ((W1_rom_address_counter[1]) # (W1_rom_address_counter[3])))) ) ) ) # ( !W1_rom_address_counter[2] & ( W1_rom_address_counter[0] & ( (!W1_rom_address_counter[1] & ((!W1_rom_address_counter[3] & (W1_rom_address_counter[5])) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[5] & W1_rom_address_counter[4])))) # (W1_rom_address_counter[1] & (((!W1_rom_address_counter[5] & !W1_rom_address_counter[4])))) ) ) ) # ( W1_rom_address_counter[2] & ( !W1_rom_address_counter[0] & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[5] & ((W1_rom_address_counter[4]) # (W1_rom_address_counter[1])))) # (W1_rom_address_counter[3] & (((W1_rom_address_counter[5] & !W1_rom_address_counter[4])))) ) ) ) # ( !W1_rom_address_counter[2] & ( !W1_rom_address_counter[0] & ( (!W1_rom_address_counter[3] & (!W1_rom_address_counter[4] $ (((!W1_rom_address_counter[1] & !W1_rom_address_counter[5]))))) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[5] & ((W1_rom_address_counter[4]) # (W1_rom_address_counter[1])))) ) ) );


--W1L71 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~13 at LABCELL_X33_Y2_N48
W1L71 = ( W1L9 & ( W1L61 ) ) # ( !W1L9 & ( W1L61 & ( (!W1L30 & (W1L59 & ((W1L29)))) # (W1L30 & (((W1L59 & W1L29)) # (W1L60))) ) ) ) # ( W1L9 & ( !W1L61 & ( (!W1L30 & (W1L59 & ((W1L29)))) # (W1L30 & (((W1L59 & W1L29)) # (W1L60))) ) ) ) # ( !W1L9 & ( !W1L61 & ( (!W1L30 & (W1L59 & ((W1L29)))) # (W1L30 & (((W1L59 & W1L29)) # (W1L60))) ) ) );


--UB1L130 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12 at LABCELL_X10_Y2_N24
UB1L130 = AMPP_FUNCTION(!YB1M1927, !UB1_ram_rom_data_reg[13], !YB1_address_reg_b[0], !YB1M871, !UB1L82);


--UB1_ram_rom_data_reg[11] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at FF_X10_Y2_N17
--register power-up is low

UB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L5, UB1L132, UB1L115);


--AC1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w10_n0_mux_dataout~0 at LABCELL_X37_Y5_N24
AC1L11 = ( YB1_ram_block3a10 & ( (!YB1_out_address_reg_a[0]) # (YB1_ram_block3a26) ) ) # ( !YB1_ram_block3a10 & ( (YB1_out_address_reg_a[0] & YB1_ram_block3a26) ) );


--BB1L102 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~8 at MLABCELL_X39_Y7_N0
BB1L102 = ( JB4_q_b[17] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[17])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[17])))) ) ) # ( !JB4_q_b[17] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[17]))) # (BB1_read_left_channel & (((JB3_q_b[17])))) ) );


--UB1_ram_rom_data_reg[8] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at FF_X10_Y2_N23
--register power-up is low

UB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L5, UB1L133, UB1L115);


--UB1L131 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13 at LABCELL_X10_Y2_N18
UB1L131 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !YB1M1597, !YB1M541, !UB1_ram_rom_data_reg[8]);


--UB1L132 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14 at LABCELL_X10_Y2_N15
UB1L132 = AMPP_FUNCTION(!YB1M805, !YB1M1861, !YB1_address_reg_b[0], !UB1_ram_rom_data_reg[12], !UB1L82);


--UB1_ram_rom_data_reg[10] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at FF_X10_Y2_N38
--register power-up is low

UB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L5, UB1L134, UB1L115);


--AC1L10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w9_n0_mux_dataout~0 at LABCELL_X37_Y4_N42
AC1L10 = ( YB1_ram_block3a25 & ( YB1_out_address_reg_a[0] ) ) # ( YB1_ram_block3a25 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a9 ) ) ) # ( !YB1_ram_block3a25 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a9 ) ) );


--BB1L103 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~9 at MLABCELL_X39_Y7_N24
BB1L103 = ( JB4_q_b[16] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[16])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[16])))) ) ) # ( !JB4_q_b[16] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[16])))) # (BB1_read_left_channel & (((JB3_q_b[16])))) ) );


--UB1_ram_rom_data_reg[9] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at FF_X10_Y2_N35
--register power-up is low

UB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L5, UB1L135, UB1L115);


--UB1L133 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15 at LABCELL_X10_Y2_N21
UB1L133 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !YB1M1663, !YB1M607, !UB1_ram_rom_data_reg[9]);


--UB1L134 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16 at LABCELL_X10_Y2_N36
UB1L134 = AMPP_FUNCTION(!UB1L82, !YB1_address_reg_b[0], !YB1M1795, !YB1M739, !UB1_ram_rom_data_reg[11]);


--AC1L9 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w8_n0_mux_dataout~0 at MLABCELL_X28_Y7_N30
AC1L9 = ( YB1_ram_block3a24 & ( YB1_ram_block3a8 ) ) # ( !YB1_ram_block3a24 & ( YB1_ram_block3a8 & ( !YB1_out_address_reg_a[0] ) ) ) # ( YB1_ram_block3a24 & ( !YB1_ram_block3a8 & ( YB1_out_address_reg_a[0] ) ) );


--BB1L104 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~10 at MLABCELL_X39_Y7_N27
BB1L104 = ( JB3_q_b[15] & ( ((!BB1L134 & ((BB1_data_out_shift_reg[15]))) # (BB1L134 & (JB4_q_b[15]))) # (BB1_read_left_channel) ) ) # ( !JB3_q_b[15] & ( (!BB1_read_left_channel & ((!BB1L134 & ((BB1_data_out_shift_reg[15]))) # (BB1L134 & (JB4_q_b[15])))) ) );


--UB1L135 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17 at LABCELL_X10_Y2_N33
UB1L135 = AMPP_FUNCTION(!YB1M1729, !YB1_address_reg_b[0], !YB1M673, !UB1_ram_rom_data_reg[10], !UB1L82);


--AC1L8 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w7_n0_mux_dataout~0 at MLABCELL_X28_Y6_N18
AC1L8 = (!YB1_out_address_reg_a[0] & ((YB1_ram_block3a7))) # (YB1_out_address_reg_a[0] & (YB1_ram_block3a23));


--BB1L105 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~11 at MLABCELL_X39_Y7_N45
BB1L105 = ( BB1_data_out_shift_reg[14] & ( (!BB1_read_left_channel & ((!BB1L134) # ((JB4_q_b[14])))) # (BB1_read_left_channel & (((JB3_q_b[14])))) ) ) # ( !BB1_data_out_shift_reg[14] & ( (!BB1_read_left_channel & (BB1L134 & (JB4_q_b[14]))) # (BB1_read_left_channel & (((JB3_q_b[14])))) ) );


--AC1L7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w6_n0_mux_dataout~0 at MLABCELL_X28_Y6_N21
AC1L7 = ( YB1_ram_block3a6 & ( (!YB1_out_address_reg_a[0]) # (YB1_ram_block3a22) ) ) # ( !YB1_ram_block3a6 & ( (YB1_out_address_reg_a[0] & YB1_ram_block3a22) ) );


--BB1L106 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~12 at MLABCELL_X39_Y7_N39
BB1L106 = ( JB4_q_b[13] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[13])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[13])))) ) ) # ( !JB4_q_b[13] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[13])))) # (BB1_read_left_channel & (((JB3_q_b[13])))) ) );


--AC1L6 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w5_n0_mux_dataout~0 at LABCELL_X35_Y7_N15
AC1L6 = ( YB1_ram_block3a21 & ( YB1_ram_block3a5 ) ) # ( !YB1_ram_block3a21 & ( YB1_ram_block3a5 & ( !YB1_out_address_reg_a[0] ) ) ) # ( YB1_ram_block3a21 & ( !YB1_ram_block3a5 & ( YB1_out_address_reg_a[0] ) ) );


--BB1L107 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~13 at MLABCELL_X39_Y7_N30
BB1L107 = ( JB4_q_b[12] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[12])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[12])))) ) ) # ( !JB4_q_b[12] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[12])))) # (BB1_read_left_channel & (((JB3_q_b[12])))) ) );


--AC1L5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w4_n0_mux_dataout~0 at MLABCELL_X28_Y7_N51
AC1L5 = ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a4 & ( YB1_ram_block3a20 ) ) ) # ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a4 ) ) # ( YB1_out_address_reg_a[0] & ( !YB1_ram_block3a4 & ( YB1_ram_block3a20 ) ) );


--BB1L108 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~14 at MLABCELL_X39_Y7_N33
BB1L108 = ( JB3_q_b[11] & ( ((!BB1L134 & (BB1_data_out_shift_reg[11])) # (BB1L134 & ((JB4_q_b[11])))) # (BB1_read_left_channel) ) ) # ( !JB3_q_b[11] & ( (!BB1_read_left_channel & ((!BB1L134 & (BB1_data_out_shift_reg[11])) # (BB1L134 & ((JB4_q_b[11]))))) ) );


--AC1L4 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w3_n0_mux_dataout~0 at LABCELL_X27_Y4_N24
AC1L4 = ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a19 ) ) # ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a3 ) );


--BB1L109 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~15 at MLABCELL_X39_Y7_N12
BB1L109 = ( BB1_data_out_shift_reg[10] & ( (!BB1_read_left_channel & ((!BB1L134) # ((JB4_q_b[10])))) # (BB1_read_left_channel & (((JB3_q_b[10])))) ) ) # ( !BB1_data_out_shift_reg[10] & ( (!BB1_read_left_channel & (BB1L134 & ((JB4_q_b[10])))) # (BB1_read_left_channel & (((JB3_q_b[10])))) ) );


--AC1L3 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w2_n0_mux_dataout~0 at MLABCELL_X34_Y5_N39
AC1L3 = ( YB1_ram_block3a2 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a18 ) ) ) # ( !YB1_ram_block3a2 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a18 ) ) ) # ( YB1_ram_block3a2 & ( !YB1_out_address_reg_a[0] ) );


--BB1L110 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~16 at MLABCELL_X39_Y7_N15
BB1L110 = ( JB4_q_b[9] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[9])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[9])))) ) ) # ( !JB4_q_b[9] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[9]))) # (BB1_read_left_channel & (((JB3_q_b[9])))) ) );


--AC1L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w1_n0_mux_dataout~0 at MLABCELL_X34_Y5_N33
AC1L2 = ( YB1_ram_block3a17 & ( YB1_out_address_reg_a[0] ) ) # ( YB1_ram_block3a17 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a1 ) ) ) # ( !YB1_ram_block3a17 & ( !YB1_out_address_reg_a[0] & ( YB1_ram_block3a1 ) ) );


--BB1L111 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~17 at MLABCELL_X39_Y7_N42
BB1L111 = ( JB4_q_b[8] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[8])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[8])))) ) ) # ( !JB4_q_b[8] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[8]))) # (BB1_read_left_channel & (((JB3_q_b[8])))) ) );


--AC1L1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w0_n0_mux_dataout~0 at LABCELL_X37_Y5_N54
AC1L1 = ( YB1_ram_block3a0 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a16 ) ) ) # ( !YB1_ram_block3a0 & ( YB1_out_address_reg_a[0] & ( YB1_ram_block3a16 ) ) ) # ( YB1_ram_block3a0 & ( !YB1_out_address_reg_a[0] ) );


--BB1L112 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~18 at MLABCELL_X39_Y7_N36
BB1L112 = ( JB3_q_b[7] & ( ((!BB1L134 & (BB1_data_out_shift_reg[7])) # (BB1L134 & ((JB4_q_b[7])))) # (BB1_read_left_channel) ) ) # ( !JB3_q_b[7] & ( (!BB1_read_left_channel & ((!BB1L134 & (BB1_data_out_shift_reg[7])) # (BB1L134 & ((JB4_q_b[7]))))) ) );


--BB1L113 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~19 at LABCELL_X40_Y7_N24
BB1L113 = ( JB4_q_b[6] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[6])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[6])))) ) ) # ( !JB4_q_b[6] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[6]))) # (BB1_read_left_channel & (((JB3_q_b[6])))) ) );


--BB1L114 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~20 at LABCELL_X40_Y7_N27
BB1L114 = ( BB1_data_out_shift_reg[5] & ( (!BB1_read_left_channel & ((!BB1L134) # ((JB4_q_b[5])))) # (BB1_read_left_channel & (((JB3_q_b[5])))) ) ) # ( !BB1_data_out_shift_reg[5] & ( (!BB1_read_left_channel & (BB1L134 & ((JB4_q_b[5])))) # (BB1_read_left_channel & (((JB3_q_b[5])))) ) );


--BB1L115 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~21 at LABCELL_X40_Y7_N42
BB1L115 = ( JB4_q_b[4] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[4])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[4])))) ) ) # ( !JB4_q_b[4] & ( (!BB1_read_left_channel & (!BB1L134 & ((BB1_data_out_shift_reg[4])))) # (BB1_read_left_channel & (((JB3_q_b[4])))) ) );


--BB1L116 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~22 at LABCELL_X40_Y7_N45
BB1L116 = ( JB4_q_b[3] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[3])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[3])))) ) ) # ( !JB4_q_b[3] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[3]))) # (BB1_read_left_channel & (((JB3_q_b[3])))) ) );


--BB1L117 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~23 at LABCELL_X40_Y7_N36
BB1L117 = ( BB1_data_out_shift_reg[2] & ( (!BB1_read_left_channel & ((!BB1L134) # ((JB4_q_b[2])))) # (BB1_read_left_channel & (((JB3_q_b[2])))) ) ) # ( !BB1_data_out_shift_reg[2] & ( (!BB1_read_left_channel & (BB1L134 & (JB4_q_b[2]))) # (BB1_read_left_channel & (((JB3_q_b[2])))) ) );


--BB1_data_out_shift_reg[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1] at FF_X40_Y7_N32
--register power-up is low

BB1_data_out_shift_reg[1] = DFFEAS(BB1L120, GLOBAL(A1L38),  ,  ,  ,  ,  ,  ,  );


--BB1L118 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~24 at LABCELL_X40_Y7_N39
BB1L118 = ( JB4_q_b[1] & ( (!BB1_read_left_channel & (((BB1_data_out_shift_reg[1])) # (BB1L134))) # (BB1_read_left_channel & (((JB3_q_b[1])))) ) ) # ( !JB4_q_b[1] & ( (!BB1_read_left_channel & (!BB1L134 & (BB1_data_out_shift_reg[1]))) # (BB1_read_left_channel & (((JB3_q_b[1])))) ) );


--BB1L119 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~25 at LABCELL_X40_Y7_N3
BB1L119 = ( Z3_cur_test_clk & ( Z3L5Q & ( (BB1_data_out_shift_reg[1] & ((!Z1_last_test_clk) # (Z1_cur_test_clk))) ) ) ) # ( !Z3_cur_test_clk & ( Z3L5Q & ( (!E1_done_dac_channel_sync & (BB1_data_out_shift_reg[1] & ((!Z1_last_test_clk) # (Z1_cur_test_clk)))) ) ) ) # ( Z3_cur_test_clk & ( !Z3L5Q & ( (!E1_done_dac_channel_sync & (BB1_data_out_shift_reg[1] & ((!Z1_last_test_clk) # (Z1_cur_test_clk)))) ) ) ) # ( !Z3_cur_test_clk & ( !Z3L5Q & ( (BB1_data_out_shift_reg[1] & ((!Z1_last_test_clk) # (Z1_cur_test_clk))) ) ) );


--BB1L120 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~26 at LABCELL_X40_Y7_N30
BB1L120 = ( JB4_q_b[0] & ( BB1_read_left_channel & ( (JB3_q_b[0] & A1L119) ) ) ) # ( !JB4_q_b[0] & ( BB1_read_left_channel & ( (JB3_q_b[0] & A1L119) ) ) ) # ( JB4_q_b[0] & ( !BB1_read_left_channel & ( (A1L119 & ((BB1L134) # (BB1L119))) ) ) ) # ( !JB4_q_b[0] & ( !BB1_read_left_channel & ( (BB1L119 & (!BB1L134 & A1L119)) ) ) );


--W1L39 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~33 at MLABCELL_X34_Y4_N6
W1L39 = ( W1_rom_address_counter[1] & ( W1L63 & ( (!W1_rom_address_counter[2] & (W1_rom_address_counter[4] & (W1_rom_address_counter[0] & !W1_rom_address_counter[3]))) # (W1_rom_address_counter[2] & (W1_rom_address_counter[3] & ((W1_rom_address_counter[0]) # (W1_rom_address_counter[4])))) ) ) ) # ( !W1_rom_address_counter[1] & ( W1L63 & ( (!W1_rom_address_counter[2] & (W1_rom_address_counter[4] & ((!W1_rom_address_counter[0]) # (W1_rom_address_counter[3])))) # (W1_rom_address_counter[2] & ((!W1_rom_address_counter[0] & ((!W1_rom_address_counter[3]))) # (W1_rom_address_counter[0] & (W1_rom_address_counter[4])))) ) ) ) # ( W1_rom_address_counter[1] & ( !W1L63 & ( (!W1_rom_address_counter[3] & (W1_rom_address_counter[2] & (W1_rom_address_counter[4] & W1_rom_address_counter[0]))) # (W1_rom_address_counter[3] & (!W1_rom_address_counter[2] $ ((!W1_rom_address_counter[4])))) ) ) ) # ( !W1_rom_address_counter[1] & ( !W1L63 & ( (!W1_rom_address_counter[2] & (W1_rom_address_counter[4] & W1_rom_address_counter[3])) ) ) );


--W1L40 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~34 at MLABCELL_X34_Y4_N24
W1L40 = ( W1_rom_address_counter[1] & ( W1L63 & ( (!W1_rom_address_counter[4] & (!W1_rom_address_counter[2] $ (((W1_rom_address_counter[3]) # (W1_rom_address_counter[0]))))) ) ) ) # ( !W1_rom_address_counter[1] & ( W1L63 & ( (!W1_rom_address_counter[2] & (((!W1_rom_address_counter[0] & !W1_rom_address_counter[3])))) # (W1_rom_address_counter[2] & (!W1_rom_address_counter[4] & ((W1_rom_address_counter[3])))) ) ) ) # ( W1_rom_address_counter[1] & ( !W1L63 & ( (!W1_rom_address_counter[2] & (!W1_rom_address_counter[4] & (!W1_rom_address_counter[0] & !W1_rom_address_counter[3]))) ) ) ) # ( !W1_rom_address_counter[1] & ( !W1L63 & ( (!W1_rom_address_counter[2] & (!W1_rom_address_counter[4] & !W1_rom_address_counter[3])) ) ) );


--W1L41 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~35 at MLABCELL_X34_Y4_N0
W1L41 = ( W1L40 & ( (W1_rom_address_counter[5]) # (W1L39) ) ) # ( !W1L40 & ( (W1L39 & !W1_rom_address_counter[5]) ) );


--W1L86 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 at LABCELL_X33_Y3_N18
W1L86 = ( !W1L95 );


--F1_data_address[13] is dj_roomba_3000:dj_roomba|data_address[13] at LABCELL_X19_Y4_N12
F1_data_address[13] = ( F1L61 & ( F1_data_address[13] & ( (F1L86 & A1L119) ) ) ) # ( !F1L61 & ( F1_data_address[13] & ( A1L119 ) ) ) # ( F1L61 & ( !F1_data_address[13] & ( (F1L86 & A1L119) ) ) );


--F1_data_address[0] is dj_roomba_3000:dj_roomba|data_address[0] at LABCELL_X17_Y6_N24
F1_data_address[0] = ( F1_data_address[0] & ( (A1L119 & ((!F1L61) # (F1L59))) ) ) # ( !F1_data_address[0] & ( (A1L119 & (F1L61 & F1L59)) ) );


--F1_data_address[1] is dj_roomba_3000:dj_roomba|data_address[1] at LABCELL_X17_Y6_N27
F1_data_address[1] = ( F1_data_address[1] & ( (A1L119 & ((!F1L61) # (F1L62))) ) ) # ( !F1_data_address[1] & ( (A1L119 & (F1L61 & F1L62)) ) );


--F1_data_address[2] is dj_roomba_3000:dj_roomba|data_address[2] at LABCELL_X17_Y6_N6
F1_data_address[2] = ( F1_data_address[2] & ( (A1L119 & ((!F1L61) # (F1L64))) ) ) # ( !F1_data_address[2] & ( (A1L119 & (F1L61 & F1L64)) ) );


--F1_data_address[3] is dj_roomba_3000:dj_roomba|data_address[3] at LABCELL_X17_Y6_N9
F1_data_address[3] = ( F1_data_address[3] & ( (A1L119 & ((!F1L61) # (F1L66))) ) ) # ( !F1_data_address[3] & ( (A1L119 & (F1L61 & F1L66)) ) );


--F1_data_address[4] is dj_roomba_3000:dj_roomba|data_address[4] at LABCELL_X17_Y6_N12
F1_data_address[4] = ( F1_data_address[4] & ( (A1L119 & ((!F1L61) # (F1L68))) ) ) # ( !F1_data_address[4] & ( (A1L119 & (F1L61 & F1L68)) ) );


--F1_data_address[5] is dj_roomba_3000:dj_roomba|data_address[5] at LABCELL_X17_Y6_N15
F1_data_address[5] = ( F1_data_address[5] & ( (A1L119 & ((!F1L61) # (F1L70))) ) ) # ( !F1_data_address[5] & ( (A1L119 & (F1L61 & F1L70)) ) );


--F1_data_address[6] is dj_roomba_3000:dj_roomba|data_address[6] at LABCELL_X17_Y6_N30
F1_data_address[6] = ( F1_data_address[6] & ( (A1L119 & ((!F1L61) # (F1L72))) ) ) # ( !F1_data_address[6] & ( (A1L119 & (F1L61 & F1L72)) ) );


--F1_data_address[7] is dj_roomba_3000:dj_roomba|data_address[7] at LABCELL_X17_Y6_N33
F1_data_address[7] = ( F1_data_address[7] & ( (A1L119 & ((!F1L61) # (F1L74))) ) ) # ( !F1_data_address[7] & ( (A1L119 & (F1L61 & F1L74)) ) );


--F1_data_address[8] is dj_roomba_3000:dj_roomba|data_address[8] at LABCELL_X17_Y6_N48
F1_data_address[8] = ( F1_data_address[8] & ( (A1L119 & ((!F1L61) # (F1L76))) ) ) # ( !F1_data_address[8] & ( (F1L76 & (A1L119 & F1L61)) ) );


--F1_data_address[9] is dj_roomba_3000:dj_roomba|data_address[9] at LABCELL_X19_Y4_N9
F1_data_address[9] = ( F1L78 & ( F1_data_address[9] & ( A1L119 ) ) ) # ( !F1L78 & ( F1_data_address[9] & ( (A1L119 & !F1L61) ) ) ) # ( F1L78 & ( !F1_data_address[9] & ( (A1L119 & F1L61) ) ) );


--F1_data_address[10] is dj_roomba_3000:dj_roomba|data_address[10] at LABCELL_X19_Y4_N27
F1_data_address[10] = ( F1_data_address[10] & ( (A1L119 & ((!F1L61) # (F1L80))) ) ) # ( !F1_data_address[10] & ( (A1L119 & (F1L61 & F1L80)) ) );


--F1_data_address[11] is dj_roomba_3000:dj_roomba|data_address[11] at LABCELL_X19_Y4_N42
F1_data_address[11] = ( F1L61 & ( F1_data_address[11] & ( (F1L82 & A1L119) ) ) ) # ( !F1L61 & ( F1_data_address[11] & ( A1L119 ) ) ) # ( F1L61 & ( !F1_data_address[11] & ( (F1L82 & A1L119) ) ) );


--F1_data_address[12] is dj_roomba_3000:dj_roomba|data_address[12] at LABCELL_X19_Y4_N24
F1_data_address[12] = ( F1_data_address[12] & ( (A1L119 & ((!F1L61) # (F1L84))) ) ) # ( !F1_data_address[12] & ( (A1L119 & (F1L61 & F1L84)) ) );


--A1L145 is ~GND at LABCELL_X36_Y4_N12
A1L145 = GND;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--U1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X4_Y3_N41
--register power-up is low

U1_state[1] = AMPP_FUNCTION(A1L5, U1L22, A1L8, GND);


--U1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y3_N32
--register power-up is low

U1_state[4] = AMPP_FUNCTION(A1L5, U1L25, A1L8, GND);


--U1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y4_N38
--register power-up is low

U1_state[6] = AMPP_FUNCTION(A1L5, U1L27, A1L8, GND);


--U1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X4_Y3_N29
--register power-up is low

U1_state[11] = AMPP_FUNCTION(A1L5, U1L31, A1L8, GND);


--U1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y4_N35
--register power-up is low

U1_state[13] = AMPP_FUNCTION(A1L5, U1L18, A1L8);


--S1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X4_Y1_N14
--register power-up is low

S1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, S1L57, S1_irsr_reg[0], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] at FF_X4_Y1_N11
--register power-up is low

S1_irf_reg[1][1] = AMPP_FUNCTION(A1L5, S1L59, S1_irsr_reg[1], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] at FF_X4_Y1_N38
--register power-up is low

S1_irf_reg[1][2] = AMPP_FUNCTION(A1L5, S1L61, S1_irsr_reg[2], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] at FF_X4_Y1_N56
--register power-up is low

S1_irf_reg[1][3] = AMPP_FUNCTION(A1L5, S1L63, S1_irsr_reg[3], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] at FF_X4_Y1_N29
--register power-up is low

S1_irf_reg[1][4] = AMPP_FUNCTION(A1L5, S1L65, S1_irsr_reg[4], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] at FF_X4_Y1_N23
--register power-up is low

S1_irf_reg[1][5] = AMPP_FUNCTION(A1L5, S1L67, S1_irsr_reg[5], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] at FF_X4_Y1_N52
--register power-up is low

S1_irf_reg[1][6] = AMPP_FUNCTION(A1L5, S1L69, S1_irsr_reg[6], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[1][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] at FF_X4_Y1_N19
--register power-up is low

S1_irf_reg[1][7] = AMPP_FUNCTION(A1L5, S1L71, S1_irsr_reg[7], !S1_clr_reg, !S1_hub_mode_reg[1], S1L56);


--S1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y4_N2
--register power-up is low

S1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, S1L76, S1_irsr_reg[0], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y4_N56
--register power-up is low

S1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, S1L78, S1_irsr_reg[1], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] at FF_X3_Y4_N17
--register power-up is low

S1_irf_reg[2][2] = AMPP_FUNCTION(A1L5, S1L80, S1_irsr_reg[2], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] at FF_X3_Y4_N23
--register power-up is low

S1_irf_reg[2][3] = AMPP_FUNCTION(A1L5, S1L82, S1_irsr_reg[3], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] at FF_X3_Y4_N41
--register power-up is low

S1_irf_reg[2][4] = AMPP_FUNCTION(A1L5, S1L84, S1_irsr_reg[4], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] at FF_X3_Y4_N32
--register power-up is low

S1_irf_reg[2][5] = AMPP_FUNCTION(A1L5, S1L86, S1_irsr_reg[5], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] at FF_X3_Y4_N25
--register power-up is low

S1_irf_reg[2][6] = AMPP_FUNCTION(A1L5, S1L88, S1_irsr_reg[6], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irf_reg[2][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] at FF_X3_Y4_N46
--register power-up is low

S1_irf_reg[2][7] = AMPP_FUNCTION(A1L5, S1L90, S1_irsr_reg[7], !S1_clr_reg, !S1_hub_mode_reg[1], S1L75);


--S1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y3_N49
--register power-up is low

S1_irsr_reg[0] = AMPP_FUNCTION(A1L5, S1L113, S1_irsr_reg[1], !S1_clr_reg, !U1_state[3], S1L97);


--S1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y3_N43
--register power-up is low

S1_irsr_reg[2] = AMPP_FUNCTION(A1L5, S1L114, S1_irsr_reg[3], !S1_clr_reg, !U1_state[3], S1L97);


--S1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y3_N37
--register power-up is low

S1_irsr_reg[1] = AMPP_FUNCTION(A1L5, S1L115, S1_irsr_reg[2], !S1_clr_reg, !U1_state[3], S1L97);


--U1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X1_Y5_N26
--register power-up is low

U1_tms_cnt[2] = AMPP_FUNCTION(A1L5, U1L41, !A1L8, GND);


--S1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X3_Y1_N37
--register power-up is low

S1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, S1L159, S1_irsr_reg[0], !S1_clr_reg, !U1_state[3], S1L158);


--S1_shadow_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] at FF_X3_Y1_N23
--register power-up is low

S1_shadow_irf_reg[1][1] = AMPP_FUNCTION(A1L5, S1L161, S1_irsr_reg[1], !S1_clr_reg, !U1_state[3], S1L158);


--S1_shadow_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] at FF_X3_Y1_N49
--register power-up is low

S1_shadow_irf_reg[1][2] = AMPP_FUNCTION(A1L5, S1L163, S1_irsr_reg[2], !S1_clr_reg, !U1_state[3], S1L158);


--S1_shadow_irf_reg[1][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] at FF_X3_Y1_N46
--register power-up is low

S1_shadow_irf_reg[1][3] = AMPP_FUNCTION(A1L5, S1L165, S1_irsr_reg[3], !S1_clr_reg, !U1_state[3], S1L158);


--S1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y3_N34
--register power-up is low

S1_irsr_reg[3] = AMPP_FUNCTION(A1L5, S1L116, S1_irsr_reg[4], !S1_clr_reg, !U1_state[3], S1L97);


--S1_shadow_irf_reg[1][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] at FF_X3_Y1_N13
--register power-up is low

S1_shadow_irf_reg[1][4] = AMPP_FUNCTION(A1L5, S1L167, S1_irsr_reg[4], !S1_clr_reg, !U1_state[3], S1L158);


--S1_shadow_irf_reg[1][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] at FF_X3_Y1_N58
--register power-up is low

S1_shadow_irf_reg[1][5] = AMPP_FUNCTION(A1L5, S1L169, S1_irsr_reg[5], !S1_clr_reg, !U1_state[3], S1L158);


--S1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X3_Y3_N26
--register power-up is low

S1_irsr_reg[5] = AMPP_FUNCTION(A1L5, S1L117, S1_irsr_reg[6], !S1_clr_reg, !U1_state[3], S1L97);


--S1_shadow_irf_reg[1][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] at FF_X3_Y1_N25
--register power-up is low

S1_shadow_irf_reg[1][6] = AMPP_FUNCTION(A1L5, S1L171, S1_irsr_reg[6], !S1_clr_reg, !U1_state[3], S1L158);


--S1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X3_Y3_N19
--register power-up is low

S1_irsr_reg[6] = AMPP_FUNCTION(A1L5, S1L118, S1_irsr_reg[7], !S1_clr_reg, !U1_state[3], S1L97);


--S1_shadow_irf_reg[1][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] at FF_X3_Y1_N35
--register power-up is low

S1_shadow_irf_reg[1][7] = AMPP_FUNCTION(A1L5, S1L173, S1_irsr_reg[7], !S1_clr_reg, !U1_state[3], S1L158);


--S1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X3_Y3_N1
--register power-up is low

S1_irsr_reg[7] = AMPP_FUNCTION(A1L5, S1L119, S1_irsr_reg[8], !S1_clr_reg, !U1_state[3], S1L97);


--S1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X4_Y4_N25
--register power-up is low

S1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, S1L178, S1_irsr_reg[0], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X4_Y4_N58
--register power-up is low

S1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, S1L180, S1_irsr_reg[1], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] at FF_X4_Y4_N49
--register power-up is low

S1_shadow_irf_reg[2][2] = AMPP_FUNCTION(A1L5, S1L182, S1_irsr_reg[2], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] at FF_X4_Y4_N46
--register power-up is low

S1_shadow_irf_reg[2][3] = AMPP_FUNCTION(A1L5, S1L184, S1_irsr_reg[3], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] at FF_X4_Y4_N13
--register power-up is low

S1_shadow_irf_reg[2][4] = AMPP_FUNCTION(A1L5, S1L186, S1_irsr_reg[4], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] at FF_X4_Y4_N22
--register power-up is low

S1_shadow_irf_reg[2][5] = AMPP_FUNCTION(A1L5, S1L188, S1_irsr_reg[5], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] at FF_X4_Y4_N37
--register power-up is low

S1_shadow_irf_reg[2][6] = AMPP_FUNCTION(A1L5, S1L190, S1_irsr_reg[6], !S1_clr_reg, !U1_state[3], S1L177);


--S1_shadow_irf_reg[2][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] at FF_X4_Y4_N34
--register power-up is low

S1_shadow_irf_reg[2][7] = AMPP_FUNCTION(A1L5, S1L192, S1_irsr_reg[7], !S1_clr_reg, !U1_state[3], S1L177);


--U1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X1_Y5_N11
--register power-up is low

U1_tms_cnt[1] = AMPP_FUNCTION(A1L5, U1L43, !A1L8, GND);


--S1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 at LABCELL_X4_Y2_N12
S1L41 = AMPP_FUNCTION(!S1_hub_mode_reg[1], !S1_irsr_reg[0], !S1L23, !S1_irsr_reg[2], !S1_reset_ena_reg, !S1_irsr_reg[1], !S1_hub_mode_reg[2]);


--S1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 at LABCELL_X4_Y2_N6
S1L109 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !S1_irsr_reg[9], !A1L146, !A1L146, !U1_state[3], !A1L6, !U1_state[4]);


--S1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

S1_tdo = AMPP_FUNCTION(!A1L5, S1L204);


--M1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y3_N8
--register power-up is low

M1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, S1L150, !S1_clr_reg, S1L151);


--S1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y1_N2
--register power-up is low

S1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, S1L22, U1_state[0], S1L206);


--S1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X7_Y2_N26
--register power-up is low

S1_clr_reg = AMPP_FUNCTION(A1L5, S1L2);


--U1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y2_N59
--register power-up is low

U1_state[0] = AMPP_FUNCTION(A1L5, U1L21, GND);


--U1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N47
--register power-up is low

U1_state[2] = AMPP_FUNCTION(A1L5, U1L23);


--U1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y2_N14
--register power-up is low

U1_state[3] = AMPP_FUNCTION(A1L5, U1L24);


--U1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X7_Y2_N20
--register power-up is low

U1_state[5] = AMPP_FUNCTION(A1L5, U1L9);


--U1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N44
--register power-up is low

U1_state[7] = AMPP_FUNCTION(A1L5, U1L28);


--U1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N17
--register power-up is low

U1_state[8] = AMPP_FUNCTION(A1L5, U1L29);


--U1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N41
--register power-up is low

U1_state[9] = AMPP_FUNCTION(A1L5, S1L148);


--U1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y1_N44
--register power-up is low

U1_state[10] = AMPP_FUNCTION(A1L5, U1L30);


--U1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y2_N26
--register power-up is low

U1_state[12] = AMPP_FUNCTION(A1L5, U1L32);


--U1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N29
--register power-up is low

U1_state[14] = AMPP_FUNCTION(A1L5, U1L34);


--U1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N38
--register power-up is low

U1_state[15] = AMPP_FUNCTION(A1L5, S1L206, GND);


--M1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y3_N14
--register power-up is low

M1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, S1L152, !S1_clr_reg, S1L151);


--S1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y3_N36
S1L25 = AMPP_FUNCTION(!U1_state[4], !U1_state[3]);


--S1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N23
--register power-up is low

S1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, S1_irsr_reg[9], !S1_clr_reg, GND, S1L154);


--S1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N8
--register power-up is low

S1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, S1_irsr_reg[8], !S1_clr_reg, GND, S1L154);


--S1L197 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N6
S1L197 = AMPP_FUNCTION(!S1_virtual_ir_tdo_sel_reg[1], !S1_irsr_reg[0], !UB1L2, !S1_virtual_ir_tdo_sel_reg[0], !S1_virtual_ir_scan_reg);


--S1_irsr_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] at FF_X4_Y2_N8
--register power-up is low

S1_irsr_reg[9] = AMPP_FUNCTION(A1L5, S1L109, !S1_clr_reg);


--S1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X4_Y2_N25
--register power-up is low

S1_irsr_reg[8] = AMPP_FUNCTION(A1L5, S1L107, !S1_clr_reg, GND);


--S1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N3
S1L23 = AMPP_FUNCTION(!S1_irsr_reg[8], !S1_irsr_reg[9]);


--T3_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y3_N16
--register power-up is low

T3_WORD_SR[0] = AMPP_FUNCTION(A1L5, T3L23, T3L18);


--S1L198 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X4_Y2_N42
S1L198 = AMPP_FUNCTION(!S1_irsr_reg[0], !S1_irsr_reg[2], !T3_WORD_SR[0], !S1_irsr_reg[1], !S1L23, !S1_virtual_ir_scan_reg);


--S1L199 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N21
S1L199 = AMPP_FUNCTION(!UB1L2, !UB2L2, !S1_irsr_reg[9], !S1_virtual_ir_tdo_sel_reg[1], !S1_irsr_reg[8], !S1_virtual_ir_scan_reg);


--S1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N56
--register power-up is low

S1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, S1L196, GND);


--S1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X2_Y4_N4
--register power-up is low

S1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, S1L31, S1L25);


--S1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y4_N40
--register power-up is low

S1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, S1L13, S1L8);


--S1L200 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N51
S1L200 = AMPP_FUNCTION(!S1_hub_minor_ver_reg[0], !S1_irsr_reg[0], !S1_design_hash_reg[0]);


--S1L201 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X4_Y2_N0
S1L201 = AMPP_FUNCTION(!S1_irsr_reg[2], !S1_irsr_reg[1]);


--S1L202 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X4_Y2_N54
S1L202 = AMPP_FUNCTION(!S1_irsr_reg[8], !S1_irsr_reg[9], !S1_virtual_ir_scan_reg, !S1_irsr_reg[1], !S1_irsr_reg[2], !S1_irsr_reg[0]);


--S1L203 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N54
S1L203 = AMPP_FUNCTION(!S1L201, !U1_state[8], !S1L25, !S1L202, !S1_tdo_bypass_reg, !S1L200);


--S1L204 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
S1L204 = AMPP_FUNCTION(!S1L198, !S1L199, !S1L203, !S1L197, !S1L25);


--S1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y2_N5
--register power-up is low

S1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, S1L38, !S1_clr_reg, GND);


--S1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y3_N42
S1L149 = AMPP_FUNCTION(!A1L8, !U1_state[2], !S1_hub_mode_reg[1]);


--S1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y3_N6
S1L150 = AMPP_FUNCTION(!A1L8, !S1L149, !S1_irsr_reg[8], !S1_irsr_reg[9], !A1L6, !U1_state[4]);


--S1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y1_N26
--register power-up is low

S1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, S1L21, U1_state[0], S1L206);


--S1L151 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X4_Y3_N24
S1L151 = AMPP_FUNCTION(!U1_state[2], !S1_virtual_ir_scan_reg, !S1_virtual_dr_scan_reg, !U1_state[4], !A1L8, !U1_state[15]);


--S1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X2_Y1_N23
--register power-up is low

S1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, S1_jtag_ir_reg[2], U1_state[0], GND, U1_state[11]);


--S1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X2_Y1_N16
--register power-up is low

S1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, S1L128, U1_state[0], U1_state[11]);


--S1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X2_Y1_N31
--register power-up is low

S1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, S1_jtag_ir_reg[4], U1_state[0], GND, U1_state[11]);


--S1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X2_Y1_N34
--register power-up is low

S1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, S1L125, U1_state[0], U1_state[11]);


--S1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X2_Y1_N50
--register power-up is low

S1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, S1L122, U1_state[0], U1_state[11]);


--S1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X2_Y1_N56
--register power-up is low

S1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, U1_state[0], GND, U1_state[11]);


--S1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X2_Y1_N58
--register power-up is low

S1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, S1_jtag_ir_reg[9], U1_state[0], GND, U1_state[11]);


--S1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X2_Y1_N38
--register power-up is low

S1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, S1L133, U1_state[0], U1_state[11]);


--S1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X2_Y1_N40
--register power-up is low

S1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, S1L132Q, U1_state[0], GND, U1_state[11]);


--S1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X2_Y1_N8
--register power-up is low

S1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, S1_jtag_ir_reg[6], U1_state[0], GND, U1_state[11]);


--S1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X2_Y1_N6
S1L20 = AMPP_FUNCTION(!S1_jtag_ir_reg[9], !S1_jtag_ir_reg[5], !S1_jtag_ir_reg[7], !S1_jtag_ir_reg[6], !S1_jtag_ir_reg[8]);


--S1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y1_N0
S1L22 = AMPP_FUNCTION(!S1_jtag_ir_reg[3], !S1L20, !S1_jtag_ir_reg[2], !S1_jtag_ir_reg[0], !S1_jtag_ir_reg[4], !S1_jtag_ir_reg[1]);


--S1L206 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X4_Y3_N0
S1L206 = AMPP_FUNCTION(!U1_state[14], !U1_state[12], !A1L8);


--S1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X4_Y2_N14
--register power-up is low

S1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, S1L41, S1_virtual_ir_scan_reg);


--S1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X7_Y2_N24
S1L2 = AMPP_FUNCTION(!U1_state[1], !S1_hub_mode_reg[2]);


--U1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X1_Y5_N24
U1L21 = AMPP_FUNCTION(!U1_state[0], !U1_state[9], !U1_tms_cnt[2], !A1L8);


--U1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X4_Y3_N18
U1L22 = AMPP_FUNCTION(!U1_state[15], !U1_state[8], !U1_state[0], !U1_state[1]);


--U1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N45
U1L23 = AMPP_FUNCTION(!U1_state[1], !A1L8, !U1_state[15], !U1_state[8]);


--U1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y2_N12
U1L24 = AMPP_FUNCTION(!A1L8, !U1_state[2]);


--U1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y3_N48
U1L25 = AMPP_FUNCTION(!U1_state[3], !U1_state[4], !U1_state[7]);


--U1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X1_Y2_N0
U1L26 = AMPP_FUNCTION(!U1_state[3], !U1_state[4], !A1L8);


--U1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X1_Y2_N9
U1L27 = AMPP_FUNCTION(!U1_state[6], !U1_state[5]);


--U1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y2_N42
U1L28 = AMPP_FUNCTION(!A1L8, !U1_state[6]);


--U1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y2_N15
U1L29 = AMPP_FUNCTION(!U1_state[5], !A1L8, !U1_state[7]);


--S1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N39
S1L148 = AMPP_FUNCTION(!A1L8, !U1_state[2]);


--U1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y1_N42
U1L30 = AMPP_FUNCTION(!U1_state[9], !A1L8);


--U1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X4_Y3_N3
U1L31 = AMPP_FUNCTION(!U1_state[14], !U1_state[10], !U1_state[11]);


--U1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y2_N24
U1L32 = AMPP_FUNCTION(!A1L8, !U1_state[10], !U1_state[11]);


--U1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y4_N57
U1L33 = AMPP_FUNCTION(!U1_state[12], !U1_state[13]);


--U1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X1_Y2_N27
U1L34 = AMPP_FUNCTION(!U1_state[13], !A1L8);


--U1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y1_N48
U1L35 = AMPP_FUNCTION(!U1_state[5], !U1_state[7]);


--S1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X4_Y2_N39
S1L55 = AMPP_FUNCTION(!S1_irsr_reg[8], !S1_irsr_reg[0], !S1_irsr_reg[2], !S1_hub_mode_reg[1], !S1_irsr_reg[1]);


--S1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y1_N42
S1L56 = AMPP_FUNCTION(!A1L8, !U1L35, !S1_irsr_reg[9], !U1_state[3], !S1_virtual_ir_scan_reg, !S1L55);


--S1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X4_Y2_N22
--register power-up is low

S1_irsr_reg[4] = AMPP_FUNCTION(A1L5, S1L102, !S1_clr_reg, GND);


--S1L152 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y3_N12
S1L152 = AMPP_FUNCTION(!A1L8, !S1L149, !S1_irsr_reg[8], !S1_irsr_reg[9], !A1L6, !U1_state[4]);


--S1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 at LABCELL_X4_Y2_N27
S1L74 = AMPP_FUNCTION(!S1_irsr_reg[0], !S1_hub_mode_reg[1], !S1_irsr_reg[9], !S1_irsr_reg[1], !S1_irsr_reg[2], !S1_irsr_reg[8]);


--S1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 at LABCELL_X4_Y2_N51
S1L75 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[3], !U1L35, !S1L74, !A1L8);


--S1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X4_Y2_N38
--register power-up is low

S1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, S1L45, !S1_clr_reg, S1L154);


--S1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y3_N48
S1L113 = AMPP_FUNCTION(!S1_hub_mode_reg[0], !S1_irsr_reg[9], !UB1_is_in_use_reg, !UB2_is_in_use_reg, !S1_irsr_reg[4]);


--S1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at MLABCELL_X3_Y3_N57
S1L95 = AMPP_FUNCTION(!S1_hub_mode_reg[0], !S1_irsr_reg[9], !S1_irsr_reg[8], !S1_irsr_reg[3], !S1_irsr_reg[4]);


--S1L176 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at MLABCELL_X3_Y3_N45
S1L176 = AMPP_FUNCTION(!U1_state[3], !S1_virtual_ir_scan_reg);


--S1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X4_Y3_N51
S1L96 = AMPP_FUNCTION(!U1_state[3], !U1_state[4], !S1_virtual_ir_scan_reg);


--S1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 at MLABCELL_X3_Y3_N30
S1L97 = AMPP_FUNCTION(!S1L96, !S1L176, !S1L95);


--S1L154 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X4_Y1_N0
S1L154 = AMPP_FUNCTION(!U1_state[5], !U1_state[7], !S1_virtual_ir_scan_reg, !A1L8);


--S1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y3_N42
S1L114 = AMPP_FUNCTION(!UB2_ir_loaded_address_reg[1], !UB1_ir_loaded_address_reg[1], !S1_hub_mode_reg[0], !S1_irsr_reg[4], !S1_irsr_reg[9]);


--S1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 at MLABCELL_X3_Y3_N36
S1L115 = AMPP_FUNCTION(!UB2_ir_loaded_address_reg[0], !S1_irsr_reg[9], !S1_hub_mode_reg[0], !S1_irsr_reg[4], !UB1_ir_loaded_address_reg[0]);


--S1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6 at LABCELL_X4_Y2_N48
S1L107 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[3], !S1_irsr_reg[9], !U1_state[4], !S1_irsr_reg[8]);


--T3_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X4_Y3_N33
T3_clear_signal = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[8]);


--T3_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y3_N31
--register power-up is low

T3_WORD_SR[1] = AMPP_FUNCTION(A1L5, T3L24, T3L18);


--T3_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y3_N25
--register power-up is low

T3_word_counter[0] = AMPP_FUNCTION(A1L5, T3L11, GND, T3L4);


--T3_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y3_N23
--register power-up is low

T3_word_counter[2] = AMPP_FUNCTION(A1L5, T3L12, GND, T3L4);


--T3_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y3_N5
--register power-up is low

T3_word_counter[3] = AMPP_FUNCTION(A1L5, T3L13, GND, T3L4);


--T3_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y3_N59
--register power-up is low

T3_word_counter[1] = AMPP_FUNCTION(A1L5, T3L14, GND, T3L4);


--T3_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y3_N52
--register power-up is low

T3_word_counter[4] = AMPP_FUNCTION(A1L5, T3L15, GND, T3L4);


--T3L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y3_N48
T3L22 = AMPP_FUNCTION(!T3_word_counter[4], !T3_word_counter[2], !T3_word_counter[1], !T3_word_counter[3], !T3_word_counter[0]);


--T3L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y3_N15
T3L23 = AMPP_FUNCTION(!T3L22, !T3_WORD_SR[1], !T3_clear_signal, !U1_state[4]);


--T3L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y3_N42
T3L18 = AMPP_FUNCTION(!U1_state[4], !U1_state[8], !U1_state[3], !S1_virtual_dr_scan_reg, !S1_virtual_ir_scan_reg);


--S1L196 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X7_Y2_N36
S1L196 = AMPP_FUNCTION(!S1_tdo_bypass_reg, !A1L6, !U1_state[4]);


--S1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X2_Y4_N13
--register power-up is low

S1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, S1L32, S1L25);


--S1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X2_Y4_N3
S1L31 = AMPP_FUNCTION(!U1_state[3], !S1_hub_minor_ver_reg[1]);


--S1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X3_Y3_N21
S1L4 = AMPP_FUNCTION(!S1_virtual_dr_scan_reg, !U1_state[3]);


--S1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y4_N20
--register power-up is low

S1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, S1L143, GND, S1L142);


--S1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y4_N23
--register power-up is low

S1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, S1L144, GND, S1L142);


--S1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y4_N26
--register power-up is low

S1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, S1L145, GND, S1L142);


--S1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y4_N44
--register power-up is low

S1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, S1L146, GND, S1L142);


--S1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y4_N29
--register power-up is low

S1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, S1L147, GND, S1L142);


--S1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 at LABCELL_X1_Y4_N21
S1L7 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[4]);


--S1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y4_N24
S1L12 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[4], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[0]);


--S1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y4_N49
--register power-up is low

S1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, S1L15, S1L8);


--M1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y4_N58
--register power-up is low

M1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, S1_identity_contrib_shift_reg[0], GND, M1L6);


--S1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y4_N39
S1L13 = AMPP_FUNCTION(!S1_design_hash_reg[1], !S1L7, !S1L4, !M1_sldfabric_ident_writedata[0], !S1L12);


--S1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 at LABCELL_X2_Y3_N54
S1L8 = AMPP_FUNCTION(!U1_state[3], !S1_virtual_dr_scan_reg, !U1_state[4]);


--S1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X4_Y2_N18
S1L38 = AMPP_FUNCTION(!S1L23, !S1_irsr_reg[2], !S1_irsr_reg[1], !S1L154, !S1_hub_mode_reg[1], !S1_irsr_reg[0]);


--S1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y1_N24
S1L21 = AMPP_FUNCTION(!S1_jtag_ir_reg[3], !S1L20, !S1_jtag_ir_reg[2], !S1_jtag_ir_reg[0], !S1_jtag_ir_reg[4], !S1_jtag_ir_reg[1]);


--S1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N34
--register power-up is low

S1_reset_ena_reg = AMPP_FUNCTION(A1L5, S1L154, GND);


--U1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y2_N32
--register power-up is low

U1_tms_cnt[0] = AMPP_FUNCTION(A1L5, U1L38);


--U1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X1_Y5_N9
U1L41 = AMPP_FUNCTION(!U1_tms_cnt[0], !U1_tms_cnt[1], !U1_tms_cnt[2]);


--S1L157 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X4_Y2_N3
S1L157 = AMPP_FUNCTION(!S1_irsr_reg[8], !S1_irsr_reg[9]);


--S1L158 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X4_Y1_N33
S1L158 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[3], !U1L35, !S1_hub_mode_reg[1], !S1L157, !A1L8);


--S1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y3_N33
S1L116 = AMPP_FUNCTION(!S1_hub_mode_reg[0], !UB2_ir_loaded_address_reg[2], !UB1_ir_loaded_address_reg[2], !S1_irsr_reg[4], !S1_irsr_reg[9]);


--S1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 at MLABCELL_X3_Y3_N54
S1L100 = AMPP_FUNCTION(!S1_hub_mode_reg[0], !S1_irsr_reg[9], !UB1_ir_loaded_address_reg[3], !U1_state[3], !S1_irsr_reg[4]);


--S1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 at MLABCELL_X3_Y3_N15
S1L101 = AMPP_FUNCTION(!S1_irsr_reg[5], !S1_irsr_reg[4], !U1_state[3], !UB2_ir_loaded_address_reg[3], !S1_hub_mode_reg[0], !S1_irsr_reg[9]);


--S1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 at MLABCELL_X3_Y3_N6
S1L102 = AMPP_FUNCTION(!S1L100, !S1L101, !S1L96, !S1L95, !S1L176, !S1_irsr_reg[4]);


--S1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 at MLABCELL_X3_Y3_N24
S1L117 = AMPP_FUNCTION(!UB1_ir_loaded_address_reg[4], !UB2_ir_loaded_address_reg[4], !S1_hub_mode_reg[0], !S1_irsr_reg[9], !S1_irsr_reg[4]);


--S1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 at MLABCELL_X3_Y3_N18
S1L118 = AMPP_FUNCTION(!UB1_ir_loaded_address_reg[5], !S1_irsr_reg[9], !S1_hub_mode_reg[0], !S1_irsr_reg[4], !A1L145);


--S1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 at MLABCELL_X3_Y3_N0
S1L119 = AMPP_FUNCTION(!S1_hub_mode_reg[0], !UB1_ir_loaded_address_reg[6], !S1_irsr_reg[4], !S1_irsr_reg[9], !A1L145);


--S1L177 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 at LABCELL_X4_Y1_N30
S1L177 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[3], !S1_hub_mode_reg[1], !U1L35, !S1_irsr_reg[9], !A1L8);


--S1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 at LABCELL_X4_Y2_N36
S1L45 = AMPP_FUNCTION(!S1_irsr_reg[8], !S1_irsr_reg[0], !S1_irsr_reg[9], !S1_irsr_reg[2], !S1_irsr_reg[1]);


--T3_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y3_N34
--register power-up is low

T3_WORD_SR[2] = AMPP_FUNCTION(A1L5, T3L25, T3L18);


--T3L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y3_N30
T3L24 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !T3L8Q, !U1_state[4], !U1_state[8], !T3L6Q, !T3_WORD_SR[2]);


--T3L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y3_N18
T3L11 = AMPP_FUNCTION(!T3L6Q, !T3_word_counter[0], !T3_word_counter[3], !T3L8Q, !T3_word_counter[4], !T3_clear_signal);


--T3L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 at LABCELL_X1_Y3_N0
T3L4 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !U1_state[3], !U1_state[4], !U1_state[8], !S1_virtual_dr_scan_reg);


--T3L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y3_N39
T3L12 = AMPP_FUNCTION(!T3_clear_signal, !T3_word_counter[0], !T3L8Q, !T3L6Q);


--T3L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y3_N54
T3L13 = AMPP_FUNCTION(!T3_clear_signal, !T3_word_counter[0], !T3_word_counter[3], !T3L8Q, !T3_word_counter[4], !T3L6Q);


--T3L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y3_N45
T3L14 = AMPP_FUNCTION(!T3_word_counter[0], !T3_word_counter[1], !T3_clear_signal);


--T3L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y3_N27
T3L15 = AMPP_FUNCTION(!T3L6Q, !T3L8Q, !T3_word_counter[0], !T3_word_counter[3], !T3_word_counter[4], !T3_clear_signal);


--S1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X2_Y4_N46
--register power-up is low

S1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, S1L33, S1L25);


--S1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X2_Y4_N12
S1L32 = AMPP_FUNCTION(!U1_state[3], !S1_hub_minor_ver_reg[2]);


--S1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X1_Y4_N54
S1L143 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[0], !T3_clear_signal, !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[4]);


--S1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 at LABCELL_X1_Y3_N9
S1L142 = AMPP_FUNCTION(!S1_virtual_dr_scan_reg, !U1_state[8], !U1_state[3], !S1_virtual_ir_scan_reg);


--S1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X1_Y4_N0
S1L144 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[0], !T3_clear_signal);


--S1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y4_N33
S1L145 = AMPP_FUNCTION(!T3_clear_signal, !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[1]);


--S1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y4_N30
S1L146 = AMPP_FUNCTION(!T3_clear_signal, !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[2]);


--S1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y4_N45
S1L147 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[3], !T3_clear_signal);


--S1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y4_N16
--register power-up is low

S1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, S1L17, S1L8);


--M1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y4_N4
--register power-up is low

M1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, S1_identity_contrib_shift_reg[1], GND, M1L6);


--S1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X1_Y4_N27
S1L14 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[4], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[1]);


--S1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y4_N48
S1L15 = AMPP_FUNCTION(!S1L4, !S1L7, !S1L14, !M1_sldfabric_ident_writedata[1], !S1_design_hash_reg[2]);


--S1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X2_Y4_N49
--register power-up is low

S1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, S1_identity_contrib_shift_reg[1], GND, S1L48);


--S1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y3_N39
S1L40 = AMPP_FUNCTION(!S1_irsr_reg[9], !S1_irsr_reg[1], !S1_irsr_reg[8], !S1_irsr_reg[2]);


--M1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X4_Y3_N54
M1L6 = AMPP_FUNCTION(!S1L40, !S1_irsr_reg[0], !S1_virtual_dr_scan_reg, !U1_state[4], !U1_state[8]);


--U1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X1_Y5_N51
U1L42 = AMPP_FUNCTION(!U1_tms_cnt[0], !A1L8);


--U1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y5_N18
U1L43 = AMPP_FUNCTION(!U1_tms_cnt[0], !U1_tms_cnt[1]);


--T3_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y3_N37
--register power-up is low

T3_WORD_SR[3] = AMPP_FUNCTION(A1L5, T3L27, T3L18);


--T3L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y3_N33
T3L25 = AMPP_FUNCTION(!S1_virtual_ir_scan_reg, !T3L8Q, !U1_state[8], !U1_state[4], !T3L6Q, !T3_WORD_SR[3]);


--S1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X2_Y4_N19
--register power-up is low

S1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, S1L34, S1L25);


--S1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X2_Y4_N45
S1L33 = AMPP_FUNCTION(!U1_state[3], !S1_hub_minor_ver_reg[3]);


--S1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y4_N42
S1L16 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[0], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[4]);


--S1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y4_N13
--register power-up is low

S1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, S1L19, S1L8);


--M1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y4_N7
--register power-up is low

M1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, M1L9, M1L6);


--S1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y4_N15
S1L17 = AMPP_FUNCTION(!S1L4, !S1L7, !S1_design_hash_reg[3], !M1_sldfabric_ident_writedata[2], !S1L16);


--S1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X2_Y4_N52
--register power-up is low

S1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, S1_identity_contrib_shift_reg[2], GND, S1L48);


--S1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X4_Y2_N30
S1L48 = AMPP_FUNCTION(!S1_irsr_reg[1], !S1_irsr_reg[2], !U1_state[4], !S1_irsr_reg[0], !S1L23, !S1_virtual_dr_scan_reg);


--T3L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y3_N12
T3L26 = AMPP_FUNCTION(!T3_word_counter[1], !T3_word_counter[3], !T3_word_counter[4], !T3L8Q);


--T3L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X1_Y3_N36
T3L27 = AMPP_FUNCTION(!T3_clear_signal, !T3_word_counter[0], !T3L26, !A1L6, !U1_state[4]);


--S1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X2_Y4_N18
S1L34 = AMPP_FUNCTION(!U1_state[3], !A1L6);


--M1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y4_N10
--register power-up is low

M1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, M1L11, M1L6);


--S1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y4_N18
S1L18 = AMPP_FUNCTION(!S1_mixer_addr_reg_internal[1], !S1_mixer_addr_reg_internal[2], !S1_mixer_addr_reg_internal[3], !S1_mixer_addr_reg_internal[4], !S1_mixer_addr_reg_internal[0]);


--S1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y4_N12
S1L19 = AMPP_FUNCTION(!S1L4, !S1L7, !M1_sldfabric_ident_writedata[3], !S1L18, !A1L6);


--S1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X2_Y4_N25
--register power-up is low

S1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, S1L51, S1L48);


--S1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y3_N8
--register power-up is low

S1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, S1L48);


--S1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X2_Y1_N33
S1L125 = AMPP_FUNCTION(!S1_jtag_ir_reg[3]);


--S1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X2_Y1_N48
S1L122 = AMPP_FUNCTION(!S1_jtag_ir_reg[1]);






--AUD_ADCDAT is AUD_ADCDAT at PIN_K7
AUD_ADCDAT = INPUT();


--A1L42 is FPGA_I2C_SCLK~output at IOOBUF_X12_Y81_N19
A1L42 = OUTPUT_BUFFER.O(.I(X1_new_clk), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FPGA_I2C_SCLK is FPGA_I2C_SCLK at PIN_J12
FPGA_I2C_SCLK = OUTPUT();


--A1L26 is AUD_DACDAT~output at IOOBUF_X16_Y81_N2
A1L26 = OUTPUT_BUFFER.O(.I(BB1_serial_audio_out_data), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_DACDAT is AUD_DACDAT at PIN_J7
AUD_DACDAT = OUTPUT();


--A1L30 is AUD_XCK~output at IOOBUF_X2_Y81_N76
A1L30 = OUTPUT_BUFFER.O(.I(GLOBAL(DC1L3)), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_XCK is AUD_XCK at PIN_G7
AUD_XCK = OUTPUT();


--A1L124 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L124 = OUTPUT_BUFFER.O(.I(F1_inst_addr[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L126 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L126 = OUTPUT_BUFFER.O(.I(F1_inst_addr[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L128 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L128 = OUTPUT_BUFFER.O(.I(F1_inst_addr[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L130 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L130 = OUTPUT_BUFFER.O(.I(F1_inst_addr[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L132 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L132 = OUTPUT_BUFFER.O(.I(F1_inst_addr[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L134 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L134 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L136 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L136 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L138 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L138 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L140 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L140 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L142 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L142 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--FPGA_I2C_SDAT is FPGA_I2C_SDAT at PIN_K12
FPGA_I2C_SDAT = BIDIR();



--A1L37 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L37 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L119 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L119 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L35 is CLOCK2_50~input at IOIBUF_X56_Y0_N1
A1L35 = INPUT_BUFFER(.I(CLOCK2_50), );


--CLOCK2_50 is CLOCK2_50 at PIN_AA16
CLOCK2_50 = INPUT();


--A1L28 is AUD_DACLRCK~input at IOIBUF_X24_Y81_N1
A1L28 = INPUT_BUFFER(.I(AUD_DACLRCK), );


--AUD_DACLRCK is AUD_DACLRCK at PIN_H8
AUD_DACLRCK = INPUT();


--A1L24 is AUD_BCLK~input at IOIBUF_X16_Y81_N18
A1L24 = INPUT_BUFFER(.I(AUD_BCLK), );


--AUD_BCLK is AUD_BCLK at PIN_H7
AUD_BCLK = INPUT();


--A1L121 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L121 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();


--A1L22 is AUD_ADCLRCK~input at IOIBUF_X8_Y81_N18
A1L22 = INPUT_BUFFER(.I(AUD_ADCLRCK), );


--AUD_ADCLRCK is AUD_ADCLRCK at PIN_K8
AUD_ADCLRCK = INPUT();










--A1L146 is ~QIC_CREATED_GND~I at LABCELL_X7_Y2_N57
A1L146 = GND;


--DC1L7 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN at FRACTIONALPLL_X89_Y1_N0
DC1L7 = EQUATION NOT SUPPORTED;

--DC1_fb_clkin is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|fb_clkin at FRACTIONALPLL_X89_Y1_N0
DC1_fb_clkin = EQUATION NOT SUPPORTED;

--DC1L16 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK at FRACTIONALPLL_X89_Y1_N0
DC1L16 = EQUATION NOT SUPPORTED;

--DC1L8 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 at FRACTIONALPLL_X89_Y1_N0
DC1L8 = EQUATION NOT SUPPORTED;

--DC1L9 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 at FRACTIONALPLL_X89_Y1_N0
DC1L9 = EQUATION NOT SUPPORTED;

--DC1L10 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 at FRACTIONALPLL_X89_Y1_N0
DC1L10 = EQUATION NOT SUPPORTED;

--DC1L11 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 at FRACTIONALPLL_X89_Y1_N0
DC1L11 = EQUATION NOT SUPPORTED;

--DC1L12 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 at FRACTIONALPLL_X89_Y1_N0
DC1L12 = EQUATION NOT SUPPORTED;

--DC1L13 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 at FRACTIONALPLL_X89_Y1_N0
DC1L13 = EQUATION NOT SUPPORTED;

--DC1L14 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 at FRACTIONALPLL_X89_Y1_N0
DC1L14 = EQUATION NOT SUPPORTED;

--DC1L15 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 at FRACTIONALPLL_X89_Y1_N0
DC1L15 = EQUATION NOT SUPPORTED;

--DC1L17 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 at FRACTIONALPLL_X89_Y1_N0
DC1L17 = EQUATION NOT SUPPORTED;

--DC1L18 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 at FRACTIONALPLL_X89_Y1_N0
DC1L18 = EQUATION NOT SUPPORTED;

--DC1L19 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 at FRACTIONALPLL_X89_Y1_N0
DC1L19 = EQUATION NOT SUPPORTED;

--DC1L20 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 at FRACTIONALPLL_X89_Y1_N0
DC1L20 = EQUATION NOT SUPPORTED;

--DC1L21 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 at FRACTIONALPLL_X89_Y1_N0
DC1L21 = EQUATION NOT SUPPORTED;

--DC1L22 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 at FRACTIONALPLL_X89_Y1_N0
DC1L22 = EQUATION NOT SUPPORTED;

--DC1L23 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 at FRACTIONALPLL_X89_Y1_N0
DC1L23 = EQUATION NOT SUPPORTED;

--DC1L24 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 at FRACTIONALPLL_X89_Y1_N0
DC1L24 = EQUATION NOT SUPPORTED;


--DC1L289 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT at PLLREFCLKSELECT_X89_Y7_N0
DC1L289 = EQUATION NOT SUPPORTED;

--DC1L290 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF at PLLREFCLKSELECT_X89_Y7_N0
DC1L290 = EQUATION NOT SUPPORTED;


--DC1L283 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT at PLLRECONFIG_X89_Y5_N0
DC1L283 = EQUATION NOT SUPPORTED;

--DC1L285 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM at PLLRECONFIG_X89_Y5_N0
DC1L285 = EQUATION NOT SUPPORTED;

--DC1L286 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_RECONFIG_O_UP at PLLRECONFIG_X89_Y5_N0
DC1L286 = EQUATION NOT SUPPORTED;

--DC1L287 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 at PLLRECONFIG_X89_Y5_N0
DC1L287 = EQUATION NOT SUPPORTED;


--DC1_clk[0] is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0] at PLLOUTPUTCOUNTER_X89_Y2_N1
DC1_clk[0] = EQUATION NOT SUPPORTED;



--DC1L3 is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0]~CLKENA0 at CLKCTRL_G11
DC1L3 = cyclonev_clkena(.INCLK = DC1_clk[0]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L38 is CLOCK_50~inputCLKENA0 at CLKCTRL_G7
A1L38 = cyclonev_clkena(.INCLK = A1L37) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--UB1L67 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]~feeder at MLABCELL_X6_Y3_N9
UB1L67 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[1]);


--UB1L70 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]~feeder at MLABCELL_X6_Y3_N45
UB1L70 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[3]);


--UB1L73 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]~feeder at MLABCELL_X6_Y3_N33
UB1L73 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[5]);


--UB1L75 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]~feeder at MLABCELL_X6_Y3_N0
UB1L75 = AMPP_FUNCTION(!UB1_ram_rom_addr_reg[6]);


--UB2L40 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~feeder at MLABCELL_X8_Y2_N36
UB2L40 = AMPP_FUNCTION(!TB1_q_b[0]);


--UB2L42 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~feeder at MLABCELL_X8_Y2_N45
UB2L42 = AMPP_FUNCTION(!TB1_q_b[1]);


--UB2L44 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~feeder at MLABCELL_X8_Y2_N48
UB2L44 = AMPP_FUNCTION(!TB1_q_b[2]);


--AB1L12 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]~feeder at LABCELL_X29_Y6_N45
AB1L12 = ( LB1_counter_reg_bit[1] );


--AB1L28 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]~feeder at MLABCELL_X28_Y6_N24
AB1L28 = ( LB2_counter_reg_bit[6] );


--AB1L25 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]~feeder at LABCELL_X27_Y6_N15
AB1L25 = LB2_counter_reg_bit[4];


--UB2L48 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~feeder at MLABCELL_X8_Y2_N24
UB2L48 = AMPP_FUNCTION(!TB1_q_b[4]);


--UB2L54 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~feeder at MLABCELL_X8_Y2_N54
UB2L54 = AMPP_FUNCTION(!TB1_q_b[6]);


--UB2L56 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~feeder at MLABCELL_X8_Y2_N15
UB2L56 = AMPP_FUNCTION(!TB1_q_b[7]);


--UB2L50 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~feeder at MLABCELL_X8_Y2_N9
UB2L50 = AMPP_FUNCTION(!TB1_q_b[5]);


--UB2L46 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~feeder at MLABCELL_X8_Y2_N33
UB2L46 = AMPP_FUNCTION(!TB1_q_b[3]);


--UB1L78 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~feeder at LABCELL_X7_Y2_N12
UB1L78 = AMPP_FUNCTION(!UB1L77);


--UB2L12 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder at LABCELL_X2_Y3_N12
UB2L12 = AMPP_FUNCTION(!UB2_ram_rom_addr_reg[0]);


--UB2L17 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]~feeder at LABCELL_X2_Y3_N24
UB2L17 = AMPP_FUNCTION(!UB2_ram_rom_addr_reg[4]);


--NB1L5 is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|input_zz~feeder at LABCELL_X19_Y4_N21
NB1L5 = ( NB1_input_z );


--YB1L3 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|address_reg_a[0]~feeder at MLABCELL_X34_Y5_N15
YB1L3 = ( F1_data_address_reg[13] );


--UB2L30 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~feeder at LABCELL_X2_Y2_N54
UB2L30 = AMPP_FUNCTION(!UB2L36);


--YB1L13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|out_address_reg_a[0]~feeder at MLABCELL_X34_Y5_N12
YB1L13 = ( YB1_address_reg_a[0] );


--S1L159 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder at MLABCELL_X3_Y1_N36
S1L159 = AMPP_FUNCTION(!S1_irf_reg[1][0]);


--S1L161 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder at MLABCELL_X3_Y1_N21
S1L161 = AMPP_FUNCTION(!S1_irf_reg[1][1]);


--S1L163 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder at MLABCELL_X3_Y1_N48
S1L163 = AMPP_FUNCTION(!S1_irf_reg[1][2]);


--S1L165 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder at MLABCELL_X3_Y1_N45
S1L165 = AMPP_FUNCTION(!S1_irf_reg[1][3]);


--S1L167 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder at MLABCELL_X3_Y1_N12
S1L167 = AMPP_FUNCTION(!S1_irf_reg[1][4]);


--S1L169 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder at MLABCELL_X3_Y1_N57
S1L169 = AMPP_FUNCTION(!S1_irf_reg[1][5]);


--S1L171 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder at MLABCELL_X3_Y1_N24
S1L171 = AMPP_FUNCTION(!S1_irf_reg[1][6]);


--S1L173 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder at MLABCELL_X3_Y1_N33
S1L173 = AMPP_FUNCTION(!S1_irf_reg[1][7]);


--S1L178 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder at LABCELL_X4_Y4_N24
S1L178 = AMPP_FUNCTION(!S1_irf_reg[2][0]);


--S1L180 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder at LABCELL_X4_Y4_N57
S1L180 = AMPP_FUNCTION(!S1_irf_reg[2][1]);


--S1L182 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder at LABCELL_X4_Y4_N48
S1L182 = AMPP_FUNCTION(!S1_irf_reg[2][2]);


--S1L184 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder at LABCELL_X4_Y4_N45
S1L184 = AMPP_FUNCTION(!S1_irf_reg[2][3]);


--S1L186 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder at LABCELL_X4_Y4_N12
S1L186 = AMPP_FUNCTION(!S1_irf_reg[2][4]);


--S1L188 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder at LABCELL_X4_Y4_N21
S1L188 = AMPP_FUNCTION(!S1_irf_reg[2][5]);


--S1L190 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder at LABCELL_X4_Y4_N36
S1L190 = AMPP_FUNCTION(!S1_irf_reg[2][6]);


--S1L192 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder at LABCELL_X4_Y4_N33
S1L192 = AMPP_FUNCTION(!S1_irf_reg[2][7]);


--S1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder at LABCELL_X4_Y1_N12
S1L57 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][0]);


--S1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder at LABCELL_X4_Y1_N9
S1L59 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][1]);


--S1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder at LABCELL_X4_Y1_N36
S1L61 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][2]);


--S1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder at LABCELL_X4_Y1_N54
S1L63 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][3]);


--S1L65 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder at LABCELL_X4_Y1_N27
S1L65 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][4]);


--S1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder at LABCELL_X4_Y1_N21
S1L67 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][5]);


--S1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder at LABCELL_X4_Y1_N51
S1L69 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][6]);


--S1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder at LABCELL_X4_Y1_N18
S1L71 = AMPP_FUNCTION(!S1_shadow_irf_reg[1][7]);


--S1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder at MLABCELL_X3_Y4_N0
S1L76 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][0]);


--S1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder at MLABCELL_X3_Y4_N54
S1L78 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][1]);


--S1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder at MLABCELL_X3_Y4_N15
S1L80 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][2]);


--S1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder at MLABCELL_X3_Y4_N21
S1L82 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][3]);


--S1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder at MLABCELL_X3_Y4_N39
S1L84 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][4]);


--S1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder at MLABCELL_X3_Y4_N30
S1L86 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][5]);


--S1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder at MLABCELL_X3_Y4_N24
S1L88 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][6]);


--S1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder at MLABCELL_X3_Y4_N45
S1L90 = AMPP_FUNCTION(!S1_shadow_irf_reg[2][7]);


--S1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X2_Y1_N36
S1L133 = AMPP_FUNCTION(!S1_jtag_ir_reg[8]);


--S1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at LABCELL_X2_Y1_N15
S1L128 = AMPP_FUNCTION(!S1_jtag_ir_reg[5]);


--U1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]~feeder at LABCELL_X7_Y2_N18
U1L9 = AMPP_FUNCTION(!U1L26);


--U1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]~feeder at LABCELL_X2_Y4_N33
U1L18 = AMPP_FUNCTION(!U1L33);


--U1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]~feeder at LABCELL_X1_Y2_N30
U1L38 = AMPP_FUNCTION(!U1L42);


--M1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y4_N6
M1L9 = AMPP_FUNCTION(!S1_identity_contrib_shift_reg[2]);


--M1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y4_N9
M1L11 = AMPP_FUNCTION(!S1_identity_contrib_shift_reg[3]);


--S1L51 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X2_Y4_N24
S1L51 = AMPP_FUNCTION(!S1_identity_contrib_shift_reg[3]);


--Z3L2 is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk~feeder at MLABCELL_X39_Y8_N24
Z3L2 = ( A1L28 );


--T1L7Q is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE at FF_X3_Y2_N4
--register power-up is low

T1L7Q = AMPP_FUNCTION(A1L5, T1L11, GND, T1L5);


--UB2L27Q is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE at FF_X2_Y2_N31
--register power-up is low

UB2L27Q = AMPP_FUNCTION(A1L5, UB2L34, !S1_irf_reg[2][0], GND, UB2L32);


--T2L9Q is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE at FF_X1_Y1_N46
--register power-up is low

T2L9Q = AMPP_FUNCTION(A1L5, T2L11, GND, T2L7);


--Z3L5Q is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE at FF_X42_Y6_N34
--register power-up is low

Z3L5Q = DFFEAS( , GLOBAL(A1L38),  ,  ,  , Z3_cur_test_clk,  ,  , VCC);


--S1L132Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE at FF_X2_Y1_N37
--register power-up is low

S1L132Q = AMPP_FUNCTION(A1L5, S1L133, U1_state[0], U1_state[11]);


--T3L8Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y3_N22
--register power-up is low

T3L8Q = AMPP_FUNCTION(A1L5, T3L12, GND, T3L4);


--T3L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE at FF_X1_Y3_N58
--register power-up is low

T3L6Q = AMPP_FUNCTION(A1L5, T3L14, GND, T3L4);


