read -sv run_verilog_mid/adder_32b_12_71_f7e45b830996623d67aa538ddd287a67.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_71_f7e45b830996623d67aa538ddd287a67_yosys.v
