$date
	Mon Jun 23 23:34:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var wire 1 " flag $end
$var wire 1 # carry $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 4 & select [3:0] $end
$var integer 32 ' i [31:0] $end
$scope module al $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 4 * select [3:0] $end
$var wire 9 + temp [8:0] $end
$var wire 1 # carry $end
$var reg 1 " flag $end
$var reg 8 , out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 ,
b1111 +
b0 *
b101 )
b1010 (
b0 '
b0 &
b101 %
b1010 $
0#
0"
b1111 !
$end
#10000
b101 !
b101 ,
b1 &
b1 *
b1 '
#20000
1"
b0 !
b0 ,
b10 &
b10 *
b10 '
#30000
0"
b1111 !
b1111 ,
b11 &
b11 *
b11 '
#40000
b100 &
b100 *
b100 '
#50000
b11110101 !
b11110101 ,
b101 &
b101 *
b101 '
#60000
b10100 !
b10100 ,
b110 &
b110 *
b110 '
#70000
b101 !
b101 ,
b111 &
b111 *
b111 '
#80000
1"
b0 !
b0 ,
b1000 &
b1000 *
b1000 '
#90000
b1001 '
#110000
