<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>IO_TYPE</title><link rel="Prev" href="INITVAL.htm" title="Previous" /><link rel="Next" href="LOAD.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/attributes.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="poIvrso78M6NCbrdb4IMzkw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/IO_TYPE.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1273511">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_attributes.htm#1273511">HDL Attributes</a> &gt; IO_TYPE</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1273511" class="Heading2"><span></span>IO_TYPE</h3><h5 id="ww1263987" class="HeadingRunIn"><span></span>Convention</h5><p id="ww1219749" class="Body"><span></span>IO_TYPE= buffer type </p><h5 id="ww1219750" class="HeadingRunIn"><span></span>Description</h5><p id="ww1219751" class="BodyAfterHead"><span></span>This is used to set the I/O standard for an I/O (input, output, and bidirectional buffers, e.g., IB, OB, and BB). It can takes multiple values that differ slightly depending on which element you are using. The VCCIO required to set these IO standards are embedded in the attribute names. There is no separate attribute to set the VCCIO requirements.</p><p id="ww1235552" class="Body"><span></span>This attribute is used in conjunction with the IOBUF preference. Refer to IOBUF to see how global preferences are honored for IO_TYPE. For valid buffer types, refer to the specific element in the FPGA Libraries Help. See the <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/IO_TYPE.htm#ww1219762" title="IO_TYPE">sysIO usage guides </a></span>for legal IO_TYPE for inputs and outputs.</p><p id="ww1267778" class="Body"><span></span>Examples of attribute usage for <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/IO_TYPE.htm#ww1235606" title="IO_TYPE">VHDL</a></span> and <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/IO_TYPE.htm#ww1219778" title="IO_TYPE">Verilog</a></span> are included in this topic.</p><h5 id="ww1279352" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1279353" class="Body"><span></span>All</p><h5 id="ww1219757" class="HeadingRunIn"><span></span><span class="GUI">Values</span></h5><p id="ww1267779" class="Body"><span></span>LVDS, BLVDS25, MLVDS25, RSDS, LVPECL25, LVPECL33, HSTL15_I, HSTL15_II, HSTL15_III, HSTL15_IV, HSTL15D_I, HSTL15D_II, HSTL18_I, HSTL18_II, HSTL18_III, HSTL18_IV, HSTL18D_I, HSTL18D_II, SSTL18_I, SSTL18_II, SSTL18D_I, SSTL18D_II, SSTL25_I, SSTL25_II, SSTL25D_I, SSTL25D_II, SSTL33_I, SSTL_II, SSTL33D_I, SSTL33D_II, GTLPLUS15, GTL12, LVTTL33, LVTTL33D, &nbsp;LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, PCI33, PCIX33, PCIX15, AGP1X33, AGP2X33, LVCMOS25D, LVCMOS33D, LVCMOS18D, LVCMOS15D, LVCMOS12D</p><h5 id="ww1219758" class="HeadingRunIn"><span></span><span class="GUI">Default</span></h5><p id="ww1267784" class="Body"><span></span>LVCMOS25<span class="GUI"> </span></p><h5 id="ww1219762" class="HeadingRunIn"><span></span>sysIO Usage Guides</h5><p id="ww1219763" class="BodyAfterHead"><span></span>Refer to the following usage guides for information on legal combinations. Contact technical support for more detailed information on standard support.</p><p id="ww1298077" class="BodyAfterHead"><span></span>&nbsp;</p><div id="ww1298079" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=50464" target="_blank">TN1262</a></span>, <span style="font-style: italic">ECP5 sysIO Usage Guide</span></div><div id="ww1298081" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8524" target="_blank">TN1056</a></span>, <span style="font-style: italic">LatticeECP/EC sysIO Usage Guide</span></div><div id="ww1298083" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=28642" target="_blank">TN1088</a></span>, <span style="font-style: italic">LatticeSC PURESPEED I/O Usage Guide</span></div><div id="ww1298085" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21639" target="_blank">TN1102</a></span>, <span style="font-style: italic">LatticeECP2/M sysIO Usage Guide</span></div><div id="ww1298087" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32317" target="_blank">TN1177</a></span>, <span style="font-style: italic">LatticeECP3 sysIO Usage Guide</span></div><div id="ww1298089" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=9920" target="_blank">TN1091</a></span>, <span style="font-style: italic">MachXO sysIO Usage Guide</span></div><div id="ww1298091" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=39083" target="_blank">TN1202</a></span>, <span style="font-style: italic">MachXO2 sysIO Usage Guide</span></div><div id="ww1298093" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=50125" target="_blank">TN1280</a></span>, <span style="font-style: italic">MachXO3L sysIO Usage Guide</span></div><div id="ww1298142" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=51657" target="_blank">TN1305</a></span>, <span style="font-style: italic">CrossLink sysI/O Usage Guide</span></div><div id="ww1298723" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>FPGA TN-02065, Implementing High-Speed Interfaces with MachXO3D Device</div><div id="ww1235603" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/products/fpga/sc/purespeediotechnology.cfm" target="_blank">PURESPEED I/O Technology</a></span> web page (for LatticeSC/M)</div><div id="ww1235604" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=18924" target="_blank">WP</a></span> - <span style="font-style: italic">Designing 2Gbps Parallel I/O with the LatticeSC FPGA</span></div><h5 id="ww1235606" class="HeadingRunIn"><span></span>VHDL Syntax</h5><p id="ww1219770" class="Body"><span></span>ATTRIBUTE IO_TYPE : string;<br />ATTRIBUTE IO_TYPE OF [pin_name]: SIGNAL IS "[type_name]";</p><h5 id="ww1266048" class="HeadingRunIn"><span></span>Example Code: </h5><pre id="ww1219773" class="Code">ATTRIBUTE IO_TYPE OF portA: SIGNAL IS "PCI33";</pre><pre id="ww1279342" class="Code">ATTRIBUTE IO_TYPE OF portB: SIGNAL IS "LVCMOS33";</pre><pre id="ww1279343" class="Code">ATTRIBUTE IO_TYPE OF portC: SIGNAL IS "SSTL33_II"; </pre><pre id="ww1279344" class="Code">ATTRIBUTE IO_TYPE OF portD: SIGNAL IS "LVCMOS25";</pre><h5 id="ww1219778" class="HeadingRunIn"><span></span>Verilog Syntax – Precision</h5><p id="ww1219780" class="Body"><span></span>//pragma attribute [pin_name] IO_TYPE [type_name] <br />[type_name] = (valid I/O type, e.g., LVCMSO18)</p><h5 id="ww1219782" class="HeadingRunIn"><span></span>Verilog Example Code – Precision</h5><pre id="ww1219783" class="Code">//pragma attribute d_lvds25e IO_TYPE LVDS25E</pre><h5 id="ww1219784" class="HeadingRunIn"><span></span>Verilog Syntax – Synplify</h5><p id="ww1219785" class="Body"><span></span>PinType [pin_name] /* synthesis IO_TYPE="[type_name]" DRIVE="[drive_strength]" PULLMODE="[mode]" SLEWRATE="[value]"*/; <br />[value] = (valid I/O type, e.g., LVCMSO18)</p><p id="ww1219787" class="Body"><span></span><span class="GUI">Note</span>: Example given for Pin I/O Type configuration.</p><h5 id="ww1219788" class="HeadingRunIn"><span></span>Verilog Example Code – Synplify</h5><pre id="ww1219789" class="Code">output [4:0] portA /* synthesis IO_TYPE="LVTTL33" DRIVE="16" PULLMODE="UP" SLEWRATE="FAST"*/;</pre><h5 id="ww1219791" class="HeadingRunIn"><span></span>More Examples</h5><p id="ww1219792" class="BodyAfterHead"><span></span>The following examples demonstrate I/O Type settings using the LatticeEC device family: </p><div id="ww1219793" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>VHDL source attribute example</div><div id="ww1219794" class="Indented">Path: <span style="font-style: italic">&lt;install_dir&gt;/examples/fpga/LatticeEC/preferences_attributes/iotype_drive_pullmode_slewrate/VHDL/iovhdl.vhd</span></div><div id="ww1219795" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Verilog source attributes example (Precision)</div><div id="ww1219796" class="Indented">Path: <span style="font-style: italic">&lt;install_dir&gt;/examples/fpga/LatticeEC/preferences_attributes/iotype_drive_pullmode_slewrate/verilog_mentor/vlogio.v</span></div><div id="ww1219798" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Verilog source attribute example (Synplify)</div><div id="ww1219799" class="Indented">Path: <span style="font-style: italic">&lt;install_dir&gt;/examples/fpga/LatticeEC/preferences_attributes/iotype_drive_pullmode_slewrate/verilog_synplify/vlogio.v</span></div><h5 id="ww1219803" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1262502" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=28642" target="_blank">TN1088 - LatticeSC PURESPEED I/O Usage Guide</a></span></div><div id="ww1267819" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #000000"><a href="../../User%20Guides/Constraints/adding_fpga_attributes_to_hdl.htm#ww1308538" title="Adding FPGA Attributes to HDL">Adding FPGA Attributes to HDL</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>