Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\3d_printer\hps+fpga_marlin\hps.qsys --synthesis=VERILOG --output-directory=D:\GitHub\3d_printer\hps+fpga_marlin\hps\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading hps+fpga_marlin/hps.qsys
Progress: Reading input file
Progress: Adding Arduino_io [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_io
Progress: Adding HPS [altera_hps 18.1]
Progress: Parameterizing module HPS
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio0 [altera_avalon_pio 18.1]
Progress: Parameterizing module gpio0
Progress: Adding gpio1 [altera_avalon_pio 18.1]
Progress: Parameterizing module gpio1
Progress: Adding keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keys
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.Arduino_io: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: hps.HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps.gpio0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.gpio1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: hps.Arduino_io: Arduino_io.external_connection must be exported, or connected to a matching conduit.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: Arduino_io: Starting RTL generation for module 'hps_Arduino_io'
Info: Arduino_io:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_Arduino_io --dir=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0002_Arduino_io_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0002_Arduino_io_gen//hps_Arduino_io_component_configuration.pl  --do_build_sim=0  ]
Info: Arduino_io: Done RTL generation for module 'hps_Arduino_io'
Info: Arduino_io: "hps" instantiated altera_avalon_pio "Arduino_io"
Info: HPS: "Running  for module: HPS"
Info: HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: HPS: "hps" instantiated altera_hps "HPS"
Info: gpio0: Starting RTL generation for module 'hps_gpio0'
Info: gpio0:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_gpio0 --dir=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0003_gpio0_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0003_gpio0_gen//hps_gpio0_component_configuration.pl  --do_build_sim=0  ]
Info: gpio0: Done RTL generation for module 'hps_gpio0'
Info: gpio0: "hps" instantiated altera_avalon_pio "gpio0"
Info: keys: Starting RTL generation for module 'hps_keys'
Info: keys:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_keys --dir=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0004_keys_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0004_keys_gen//hps_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'hps_keys'
Info: keys: "hps" instantiated altera_avalon_pio "keys"
Info: led: Starting RTL generation for module 'hps_led'
Info: led:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_led --dir=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0005_led_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0005_led_gen//hps_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'hps_led'
Info: led: "hps" instantiated altera_avalon_pio "led"
Info: sw: Starting RTL generation for module 'hps_sw'
Info: sw:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sw --dir=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0006_sw_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7881_7861638600530210988.dir/0006_sw_gen//hps_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'hps_sw'
Info: sw: "hps" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "HPS" instantiated altera_hps_io "hps_io"
Info: keys_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "keys_s1_translator"
Info: HPS_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "HPS_h2f_lw_axi_master_agent"
Info: keys_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "keys_s1_agent"
Info: keys_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "keys_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: keys_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "keys_s1_burst_adapter"
Info: Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 26 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
