Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 28 15:27:30 2024
| Host         : Maria running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   258 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           22 |
| No           | No                    | Yes                    |             217 |           92 |
| No           | Yes                   | No                     |              40 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------+----------------------------------------------+------------------+----------------+
|               Clock Signal              |  Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------+----------------------------------------------+------------------+----------------+
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[7]_C                       |                1 |              1 |
|  Unit_Exe/divizor2sec_st_pm/CLK         |                | Unit_Exe/divizor1min_st_pm/clk1min_i_1_n_0   |                1 |              1 |
|  Unit_Exe/registru_9bitipm/aux_reg[8]_P |                | Unit_Exe/registru_9bitipm/aux_reg[8]_C       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[6]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[5]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[1]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[5]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[4]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[4]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[2]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[2]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[1]_P                       |                1 |              1 |
|  Unit_Exe/divizor2sec_dr_pm/clk1min_reg |                | Unit_Cont/count_reg[0]                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Exe/registru_9bitipm/aux_reg[8]_C       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Exe/registru_9bitipm/aux_reg[8]_P       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[3]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[3]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[6]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[7]_P                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[0]_C                       |                1 |              1 |
| ~Unit_Exe/divizor1min_dr_pm/sclk1mindr  |                | Unit_Cont/aux_reg[0]_P                       |                1 |              1 |
|  Unit_Cont/aux_reg[1]_P                 |                | Unit_Cont/aux_reg[1]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[3]_P                 |                | Unit_Cont/aux_reg[3]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[7]_P                 |                | Unit_Cont/aux_reg[7]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[0]_P                 |                | Unit_Cont/aux_reg[0]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[2]_P                 |                | Unit_Cont/aux_reg[2]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[4]_P                 |                | Unit_Cont/aux_reg[4]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[5]_P                 |                | Unit_Cont/aux_reg[5]_C                       |                1 |              1 |
|  Unit_Cont/aux_reg[6]_P                 |                | Unit_Cont/aux_reg[6]_C                       |                1 |              1 |
|  Unit_Exe/divizor200hzpm/CLK            |                |                                              |                1 |              2 |
|  clk_IBUF_BUFG                          |                |                                              |                2 |              5 |
|  Unit_Exe/divizor2sec_st_pm/CLK         |                | Unit_Exe/incalzire_apapm/temp_fin_ok_i_2_n_0 |                3 |              8 |
|  clk_IBUF_BUFG                          | load_info_IBUF | rst_IBUF                                     |                6 |             18 |
| ~Unit_Cont/out[9]                       |                |                                              |               11 |             20 |
|  clk_IBUF_BUFG                          |                | rst_IBUF                                     |                5 |             24 |
|  Unit_Cont/next_stare                   |                |                                              |                8 |             24 |
|  clk_IBUF_BUFG                          |                | Unit_Exe/divizor200hzpm/clk1                 |                8 |             31 |
|  clk_IBUF_BUFG                          |                | Unit_Cont/count_reg[0]                       |               15 |             33 |
|  clk_IBUF_BUFG                          |                | Unit_Cont/clk1_reg                           |               16 |             33 |
| ~sclk1minst                             |                | Unit_Cont/numara_reg[31]                     |               13 |             33 |
| ~sclk1minst                             |                | Unit_Cont/numara_reg[31]_1                   |               10 |             33 |
| ~sclk1minst                             |                | Unit_Cont/numara_reg[31]_0                   |               10 |             33 |
+-----------------------------------------+----------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    29 |
| 2      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


