#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17658b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1765a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17582d0 .functor NOT 1, L_0x17b53c0, C4<0>, C4<0>, C4<0>;
L_0x17b51a0 .functor XOR 2, L_0x17b5040, L_0x17b5100, C4<00>, C4<00>;
L_0x17b52b0 .functor XOR 2, L_0x17b51a0, L_0x17b5210, C4<00>, C4<00>;
v0x17b0580_0 .net *"_ivl_10", 1 0, L_0x17b5210;  1 drivers
v0x17b0680_0 .net *"_ivl_12", 1 0, L_0x17b52b0;  1 drivers
v0x17b0760_0 .net *"_ivl_2", 1 0, L_0x17b38f0;  1 drivers
v0x17b0820_0 .net *"_ivl_4", 1 0, L_0x17b5040;  1 drivers
v0x17b0900_0 .net *"_ivl_6", 1 0, L_0x17b5100;  1 drivers
v0x17b0a30_0 .net *"_ivl_8", 1 0, L_0x17b51a0;  1 drivers
v0x17b0b10_0 .net "a", 0 0, v0x17ad250_0;  1 drivers
v0x17b0bb0_0 .net "b", 0 0, v0x17ad2f0_0;  1 drivers
v0x17b0c50_0 .net "c", 0 0, v0x17ad390_0;  1 drivers
v0x17b0cf0_0 .var "clk", 0 0;
v0x17b0d90_0 .net "d", 0 0, v0x17ad4d0_0;  1 drivers
v0x17b0e30_0 .net "out_pos_dut", 0 0, L_0x17b4d90;  1 drivers
v0x17b0ed0_0 .net "out_pos_ref", 0 0, L_0x17b2400;  1 drivers
v0x17b0f70_0 .net "out_sop_dut", 0 0, L_0x17b3bc0;  1 drivers
v0x17b1010_0 .net "out_sop_ref", 0 0, L_0x1787a00;  1 drivers
v0x17b10b0_0 .var/2u "stats1", 223 0;
v0x17b1150_0 .var/2u "strobe", 0 0;
v0x17b11f0_0 .net "tb_match", 0 0, L_0x17b53c0;  1 drivers
v0x17b12c0_0 .net "tb_mismatch", 0 0, L_0x17582d0;  1 drivers
v0x17b1360_0 .net "wavedrom_enable", 0 0, v0x17ad7a0_0;  1 drivers
v0x17b1430_0 .net "wavedrom_title", 511 0, v0x17ad840_0;  1 drivers
L_0x17b38f0 .concat [ 1 1 0 0], L_0x17b2400, L_0x1787a00;
L_0x17b5040 .concat [ 1 1 0 0], L_0x17b2400, L_0x1787a00;
L_0x17b5100 .concat [ 1 1 0 0], L_0x17b4d90, L_0x17b3bc0;
L_0x17b5210 .concat [ 1 1 0 0], L_0x17b2400, L_0x1787a00;
L_0x17b53c0 .cmp/eeq 2, L_0x17b38f0, L_0x17b52b0;
S_0x1765bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1765a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17586b0 .functor AND 1, v0x17ad390_0, v0x17ad4d0_0, C4<1>, C4<1>;
L_0x1758a90 .functor NOT 1, v0x17ad250_0, C4<0>, C4<0>, C4<0>;
L_0x1758e70 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17590f0 .functor AND 1, L_0x1758a90, L_0x1758e70, C4<1>, C4<1>;
L_0x17704d0 .functor AND 1, L_0x17590f0, v0x17ad390_0, C4<1>, C4<1>;
L_0x1787a00 .functor OR 1, L_0x17586b0, L_0x17704d0, C4<0>, C4<0>;
L_0x17b1880 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b18f0 .functor OR 1, L_0x17b1880, v0x17ad4d0_0, C4<0>, C4<0>;
L_0x17b1a00 .functor AND 1, v0x17ad390_0, L_0x17b18f0, C4<1>, C4<1>;
L_0x17b1ac0 .functor NOT 1, v0x17ad250_0, C4<0>, C4<0>, C4<0>;
L_0x17b1b90 .functor OR 1, L_0x17b1ac0, v0x17ad2f0_0, C4<0>, C4<0>;
L_0x17b1c00 .functor AND 1, L_0x17b1a00, L_0x17b1b90, C4<1>, C4<1>;
L_0x17b1d80 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b1df0 .functor OR 1, L_0x17b1d80, v0x17ad4d0_0, C4<0>, C4<0>;
L_0x17b1d10 .functor AND 1, v0x17ad390_0, L_0x17b1df0, C4<1>, C4<1>;
L_0x17b1f80 .functor NOT 1, v0x17ad250_0, C4<0>, C4<0>, C4<0>;
L_0x17b2080 .functor OR 1, L_0x17b1f80, v0x17ad4d0_0, C4<0>, C4<0>;
L_0x17b2140 .functor AND 1, L_0x17b1d10, L_0x17b2080, C4<1>, C4<1>;
L_0x17b22f0 .functor XNOR 1, L_0x17b1c00, L_0x17b2140, C4<0>, C4<0>;
v0x1757c00_0 .net *"_ivl_0", 0 0, L_0x17586b0;  1 drivers
v0x1758000_0 .net *"_ivl_12", 0 0, L_0x17b1880;  1 drivers
v0x17583e0_0 .net *"_ivl_14", 0 0, L_0x17b18f0;  1 drivers
v0x17587c0_0 .net *"_ivl_16", 0 0, L_0x17b1a00;  1 drivers
v0x1758ba0_0 .net *"_ivl_18", 0 0, L_0x17b1ac0;  1 drivers
v0x1758f80_0 .net *"_ivl_2", 0 0, L_0x1758a90;  1 drivers
v0x1759200_0 .net *"_ivl_20", 0 0, L_0x17b1b90;  1 drivers
v0x17ab7c0_0 .net *"_ivl_24", 0 0, L_0x17b1d80;  1 drivers
v0x17ab8a0_0 .net *"_ivl_26", 0 0, L_0x17b1df0;  1 drivers
v0x17ab980_0 .net *"_ivl_28", 0 0, L_0x17b1d10;  1 drivers
v0x17aba60_0 .net *"_ivl_30", 0 0, L_0x17b1f80;  1 drivers
v0x17abb40_0 .net *"_ivl_32", 0 0, L_0x17b2080;  1 drivers
v0x17abc20_0 .net *"_ivl_36", 0 0, L_0x17b22f0;  1 drivers
L_0x7fd57e04d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17abce0_0 .net *"_ivl_38", 0 0, L_0x7fd57e04d018;  1 drivers
v0x17abdc0_0 .net *"_ivl_4", 0 0, L_0x1758e70;  1 drivers
v0x17abea0_0 .net *"_ivl_6", 0 0, L_0x17590f0;  1 drivers
v0x17abf80_0 .net *"_ivl_8", 0 0, L_0x17704d0;  1 drivers
v0x17ac060_0 .net "a", 0 0, v0x17ad250_0;  alias, 1 drivers
v0x17ac120_0 .net "b", 0 0, v0x17ad2f0_0;  alias, 1 drivers
v0x17ac1e0_0 .net "c", 0 0, v0x17ad390_0;  alias, 1 drivers
v0x17ac2a0_0 .net "d", 0 0, v0x17ad4d0_0;  alias, 1 drivers
v0x17ac360_0 .net "out_pos", 0 0, L_0x17b2400;  alias, 1 drivers
v0x17ac420_0 .net "out_sop", 0 0, L_0x1787a00;  alias, 1 drivers
v0x17ac4e0_0 .net "pos0", 0 0, L_0x17b1c00;  1 drivers
v0x17ac5a0_0 .net "pos1", 0 0, L_0x17b2140;  1 drivers
L_0x17b2400 .functor MUXZ 1, L_0x7fd57e04d018, L_0x17b1c00, L_0x17b22f0, C4<>;
S_0x17ac720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1765a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17ad250_0 .var "a", 0 0;
v0x17ad2f0_0 .var "b", 0 0;
v0x17ad390_0 .var "c", 0 0;
v0x17ad430_0 .net "clk", 0 0, v0x17b0cf0_0;  1 drivers
v0x17ad4d0_0 .var "d", 0 0;
v0x17ad5c0_0 .var/2u "fail", 0 0;
v0x17ad660_0 .var/2u "fail1", 0 0;
v0x17ad700_0 .net "tb_match", 0 0, L_0x17b53c0;  alias, 1 drivers
v0x17ad7a0_0 .var "wavedrom_enable", 0 0;
v0x17ad840_0 .var "wavedrom_title", 511 0;
E_0x1764220/0 .event negedge, v0x17ad430_0;
E_0x1764220/1 .event posedge, v0x17ad430_0;
E_0x1764220 .event/or E_0x1764220/0, E_0x1764220/1;
S_0x17aca50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17ac720;
 .timescale -12 -12;
v0x17acc90_0 .var/2s "i", 31 0;
E_0x17640c0 .event posedge, v0x17ad430_0;
S_0x17acd90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17ac720;
 .timescale -12 -12;
v0x17acf90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ad070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17ac720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ada20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1765a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17b25b0 .functor NOT 1, v0x17ad250_0, C4<0>, C4<0>, C4<0>;
L_0x17b2640 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b27e0 .functor AND 1, L_0x17b25b0, L_0x17b2640, C4<1>, C4<1>;
L_0x17b28f0 .functor NOT 1, v0x17ad390_0, C4<0>, C4<0>, C4<0>;
L_0x17b2aa0 .functor AND 1, L_0x17b27e0, L_0x17b28f0, C4<1>, C4<1>;
L_0x17b2bb0 .functor NOT 1, v0x17ad4d0_0, C4<0>, C4<0>, C4<0>;
L_0x17b2d70 .functor AND 1, L_0x17b2aa0, L_0x17b2bb0, C4<1>, C4<1>;
L_0x17b2e80 .functor NOT 1, v0x17ad250_0, C4<0>, C4<0>, C4<0>;
L_0x17b3050 .functor AND 1, L_0x17b2e80, v0x17ad2f0_0, C4<1>, C4<1>;
L_0x17b3110 .functor NOT 1, v0x17ad390_0, C4<0>, C4<0>, C4<0>;
L_0x17b31e0 .functor AND 1, L_0x17b3050, L_0x17b3110, C4<1>, C4<1>;
L_0x17b32a0 .functor NOT 1, v0x17ad4d0_0, C4<0>, C4<0>, C4<0>;
L_0x17b3380 .functor AND 1, L_0x17b31e0, L_0x17b32a0, C4<1>, C4<1>;
L_0x17b3490 .functor OR 1, L_0x17b2d70, L_0x17b3380, C4<0>, C4<0>;
L_0x17b3310 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b3620 .functor AND 1, v0x17ad250_0, L_0x17b3310, C4<1>, C4<1>;
L_0x17b3770 .functor NOT 1, v0x17ad390_0, C4<0>, C4<0>, C4<0>;
L_0x17b37e0 .functor AND 1, L_0x17b3620, L_0x17b3770, C4<1>, C4<1>;
L_0x17b3990 .functor NOT 1, v0x17ad4d0_0, C4<0>, C4<0>, C4<0>;
L_0x17b3a00 .functor AND 1, L_0x17b37e0, L_0x17b3990, C4<1>, C4<1>;
L_0x17b3bc0 .functor OR 1, L_0x17b3490, L_0x17b3a00, C4<0>, C4<0>;
L_0x17b3d20 .functor OR 1, v0x17ad250_0, v0x17ad2f0_0, C4<0>, C4<0>;
L_0x17b3e50 .functor NOT 1, v0x17ad390_0, C4<0>, C4<0>, C4<0>;
L_0x17b3ec0 .functor OR 1, L_0x17b3d20, L_0x17b3e50, C4<0>, C4<0>;
L_0x17b40a0 .functor OR 1, L_0x17b3ec0, v0x17ad4d0_0, C4<0>, C4<0>;
L_0x17b4160 .functor NOT 1, v0x17ad2f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b42b0 .functor OR 1, v0x17ad250_0, L_0x17b4160, C4<0>, C4<0>;
L_0x17b4370 .functor NOT 1, v0x17ad390_0, C4<0>, C4<0>, C4<0>;
L_0x17b44d0 .functor OR 1, L_0x17b42b0, L_0x17b4370, C4<0>, C4<0>;
L_0x17b45e0 .functor OR 1, L_0x17b44d0, v0x17ad4d0_0, C4<0>, C4<0>;
L_0x17b47a0 .functor AND 1, L_0x17b40a0, L_0x17b45e0, C4<1>, C4<1>;
L_0x17b48b0 .functor OR 1, v0x17ad250_0, v0x17ad2f0_0, C4<0>, C4<0>;
L_0x17b4a30 .functor OR 1, L_0x17b48b0, v0x17ad390_0, C4<0>, C4<0>;
L_0x17b4af0 .functor NOT 1, v0x17ad4d0_0, C4<0>, C4<0>, C4<0>;
L_0x17b4c80 .functor OR 1, L_0x17b4a30, L_0x17b4af0, C4<0>, C4<0>;
L_0x17b4d90 .functor AND 1, L_0x17b47a0, L_0x17b4c80, C4<1>, C4<1>;
v0x17adbe0_0 .net *"_ivl_0", 0 0, L_0x17b25b0;  1 drivers
v0x17adcc0_0 .net *"_ivl_10", 0 0, L_0x17b2bb0;  1 drivers
v0x17adda0_0 .net *"_ivl_12", 0 0, L_0x17b2d70;  1 drivers
v0x17ade90_0 .net *"_ivl_14", 0 0, L_0x17b2e80;  1 drivers
v0x17adf70_0 .net *"_ivl_16", 0 0, L_0x17b3050;  1 drivers
v0x17ae0a0_0 .net *"_ivl_18", 0 0, L_0x17b3110;  1 drivers
v0x17ae180_0 .net *"_ivl_2", 0 0, L_0x17b2640;  1 drivers
v0x17ae260_0 .net *"_ivl_20", 0 0, L_0x17b31e0;  1 drivers
v0x17ae340_0 .net *"_ivl_22", 0 0, L_0x17b32a0;  1 drivers
v0x17ae4b0_0 .net *"_ivl_24", 0 0, L_0x17b3380;  1 drivers
v0x17ae590_0 .net *"_ivl_26", 0 0, L_0x17b3490;  1 drivers
v0x17ae670_0 .net *"_ivl_28", 0 0, L_0x17b3310;  1 drivers
v0x17ae750_0 .net *"_ivl_30", 0 0, L_0x17b3620;  1 drivers
v0x17ae830_0 .net *"_ivl_32", 0 0, L_0x17b3770;  1 drivers
v0x17ae910_0 .net *"_ivl_34", 0 0, L_0x17b37e0;  1 drivers
v0x17ae9f0_0 .net *"_ivl_36", 0 0, L_0x17b3990;  1 drivers
v0x17aead0_0 .net *"_ivl_38", 0 0, L_0x17b3a00;  1 drivers
v0x17aecc0_0 .net *"_ivl_4", 0 0, L_0x17b27e0;  1 drivers
v0x17aeda0_0 .net *"_ivl_42", 0 0, L_0x17b3d20;  1 drivers
v0x17aee80_0 .net *"_ivl_44", 0 0, L_0x17b3e50;  1 drivers
v0x17aef60_0 .net *"_ivl_46", 0 0, L_0x17b3ec0;  1 drivers
v0x17af040_0 .net *"_ivl_48", 0 0, L_0x17b40a0;  1 drivers
v0x17af120_0 .net *"_ivl_50", 0 0, L_0x17b4160;  1 drivers
v0x17af200_0 .net *"_ivl_52", 0 0, L_0x17b42b0;  1 drivers
v0x17af2e0_0 .net *"_ivl_54", 0 0, L_0x17b4370;  1 drivers
v0x17af3c0_0 .net *"_ivl_56", 0 0, L_0x17b44d0;  1 drivers
v0x17af4a0_0 .net *"_ivl_58", 0 0, L_0x17b45e0;  1 drivers
v0x17af580_0 .net *"_ivl_6", 0 0, L_0x17b28f0;  1 drivers
v0x17af660_0 .net *"_ivl_60", 0 0, L_0x17b47a0;  1 drivers
v0x17af740_0 .net *"_ivl_62", 0 0, L_0x17b48b0;  1 drivers
v0x17af820_0 .net *"_ivl_64", 0 0, L_0x17b4a30;  1 drivers
v0x17af900_0 .net *"_ivl_66", 0 0, L_0x17b4af0;  1 drivers
v0x17af9e0_0 .net *"_ivl_68", 0 0, L_0x17b4c80;  1 drivers
v0x17afcd0_0 .net *"_ivl_8", 0 0, L_0x17b2aa0;  1 drivers
v0x17afdb0_0 .net "a", 0 0, v0x17ad250_0;  alias, 1 drivers
v0x17afe50_0 .net "b", 0 0, v0x17ad2f0_0;  alias, 1 drivers
v0x17aff40_0 .net "c", 0 0, v0x17ad390_0;  alias, 1 drivers
v0x17b0030_0 .net "d", 0 0, v0x17ad4d0_0;  alias, 1 drivers
v0x17b0120_0 .net "out_pos", 0 0, L_0x17b4d90;  alias, 1 drivers
v0x17b01e0_0 .net "out_sop", 0 0, L_0x17b3bc0;  alias, 1 drivers
S_0x17b0360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1765a40;
 .timescale -12 -12;
E_0x174d9f0 .event anyedge, v0x17b1150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b1150_0;
    %nor/r;
    %assign/vec4 v0x17b1150_0, 0;
    %wait E_0x174d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ac720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ad5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ad660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17ac720;
T_4 ;
    %wait E_0x1764220;
    %load/vec4 v0x17ad700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17ad5c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17ac720;
T_5 ;
    %wait E_0x17640c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %wait E_0x17640c0;
    %load/vec4 v0x17ad5c0_0;
    %store/vec4 v0x17ad660_0, 0, 1;
    %fork t_1, S_0x17aca50;
    %jmp t_0;
    .scope S_0x17aca50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17acc90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17acc90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17640c0;
    %load/vec4 v0x17acc90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17acc90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17acc90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17ac720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1764220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ad4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ad2f0_0, 0;
    %assign/vec4 v0x17ad250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17ad5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17ad660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1765a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b1150_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1765a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b0cf0_0;
    %inv;
    %store/vec4 v0x17b0cf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1765a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ad430_0, v0x17b12c0_0, v0x17b0b10_0, v0x17b0bb0_0, v0x17b0c50_0, v0x17b0d90_0, v0x17b1010_0, v0x17b0f70_0, v0x17b0ed0_0, v0x17b0e30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1765a40;
T_9 ;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1765a40;
T_10 ;
    %wait E_0x1764220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b10b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
    %load/vec4 v0x17b11f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b10b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17b1010_0;
    %load/vec4 v0x17b1010_0;
    %load/vec4 v0x17b0f70_0;
    %xor;
    %load/vec4 v0x17b1010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17b0ed0_0;
    %load/vec4 v0x17b0ed0_0;
    %load/vec4 v0x17b0e30_0;
    %xor;
    %load/vec4 v0x17b0ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17b10b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b10b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
