
Real Time Operating System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000058c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000738  08000738  00010738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000740  08000740  00010740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000744  08000744  00010744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08000748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          0000001c  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000030  20000030  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00001f00  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000067f  00000000  00000000  00021f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000318  00000000  00000000  000225c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002c0  00000000  00000000  000228e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001031  00000000  00000000  00022ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000e64  00000000  00000000  00023bd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00024a35  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000c38  00000000  00000000  00024ab4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000014 	.word	0x20000014
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000720 	.word	0x08000720

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000018 	.word	0x20000018
 80001e8:	08000720 	.word	0x08000720

080001ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b087      	sub	sp, #28
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001f6:	2300      	movs	r3, #0
 80001f8:	617b      	str	r3, [r7, #20]
 80001fa:	2300      	movs	r3, #0
 80001fc:	613b      	str	r3, [r7, #16]
 80001fe:	2300      	movs	r3, #0
 8000200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]
 8000206:	e076      	b.n	80002f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000208:	2201      	movs	r2, #1
 800020a:	697b      	ldr	r3, [r7, #20]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	681a      	ldr	r2, [r3, #0]
 8000216:	693b      	ldr	r3, [r7, #16]
 8000218:	4013      	ands	r3, r2
 800021a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	693b      	ldr	r3, [r7, #16]
 8000220:	429a      	cmp	r2, r3
 8000222:	d165      	bne.n	80002f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	005b      	lsls	r3, r3, #1
 800022c:	2103      	movs	r1, #3
 800022e:	fa01 f303 	lsl.w	r3, r1, r3
 8000232:	43db      	mvns	r3, r3
 8000234:	401a      	ands	r2, r3
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	791b      	ldrb	r3, [r3, #4]
 8000242:	4619      	mov	r1, r3
 8000244:	697b      	ldr	r3, [r7, #20]
 8000246:	005b      	lsls	r3, r3, #1
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	431a      	orrs	r2, r3
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	791b      	ldrb	r3, [r3, #4]
 8000256:	2b01      	cmp	r3, #1
 8000258:	d003      	beq.n	8000262 <GPIO_Init+0x76>
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	791b      	ldrb	r3, [r3, #4]
 800025e:	2b02      	cmp	r3, #2
 8000260:	d12e      	bne.n	80002c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	689a      	ldr	r2, [r3, #8]
 8000266:	697b      	ldr	r3, [r7, #20]
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	2103      	movs	r1, #3
 800026c:	fa01 f303 	lsl.w	r3, r1, r3
 8000270:	43db      	mvns	r3, r3
 8000272:	401a      	ands	r2, r3
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	689a      	ldr	r2, [r3, #8]
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	795b      	ldrb	r3, [r3, #5]
 8000280:	4619      	mov	r1, r3
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	fa01 f303 	lsl.w	r3, r1, r3
 800028a:	431a      	orrs	r2, r3
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	685a      	ldr	r2, [r3, #4]
 8000294:	697b      	ldr	r3, [r7, #20]
 8000296:	b29b      	uxth	r3, r3
 8000298:	4619      	mov	r1, r3
 800029a:	2301      	movs	r3, #1
 800029c:	408b      	lsls	r3, r1
 800029e:	43db      	mvns	r3, r3
 80002a0:	401a      	ands	r2, r3
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	685b      	ldr	r3, [r3, #4]
 80002aa:	683a      	ldr	r2, [r7, #0]
 80002ac:	7992      	ldrb	r2, [r2, #6]
 80002ae:	4611      	mov	r1, r2
 80002b0:	697a      	ldr	r2, [r7, #20]
 80002b2:	b292      	uxth	r2, r2
 80002b4:	fa01 f202 	lsl.w	r2, r1, r2
 80002b8:	b292      	uxth	r2, r2
 80002ba:	431a      	orrs	r2, r3
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	68da      	ldr	r2, [r3, #12]
 80002c4:	697b      	ldr	r3, [r7, #20]
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	005b      	lsls	r3, r3, #1
 80002ca:	2103      	movs	r1, #3
 80002cc:	fa01 f303 	lsl.w	r3, r1, r3
 80002d0:	43db      	mvns	r3, r3
 80002d2:	401a      	ands	r2, r3
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	68da      	ldr	r2, [r3, #12]
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	79db      	ldrb	r3, [r3, #7]
 80002e0:	4619      	mov	r1, r3
 80002e2:	697b      	ldr	r3, [r7, #20]
 80002e4:	005b      	lsls	r3, r3, #1
 80002e6:	fa01 f303 	lsl.w	r3, r1, r3
 80002ea:	431a      	orrs	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	3301      	adds	r3, #1
 80002f4:	617b      	str	r3, [r7, #20]
 80002f6:	697b      	ldr	r3, [r7, #20]
 80002f8:	2b0f      	cmp	r3, #15
 80002fa:	d985      	bls.n	8000208 <GPIO_Init+0x1c>
    }
  }
}
 80002fc:	bf00      	nop
 80002fe:	371c      	adds	r7, #28
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr

08000308 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	460b      	mov	r3, r1
 8000312:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	695a      	ldr	r2, [r3, #20]
 8000318:	887b      	ldrh	r3, [r7, #2]
 800031a:	405a      	eors	r2, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	615a      	str	r2, [r3, #20]
}
 8000320:	bf00      	nop
 8000322:	370c      	adds	r7, #12
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr

0800032c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	460b      	mov	r3, r1
 8000336:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000338:	78fb      	ldrb	r3, [r7, #3]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d006      	beq.n	800034c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800033e:	490a      	ldr	r1, [pc, #40]	; (8000368 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000340:	4b09      	ldr	r3, [pc, #36]	; (8000368 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4313      	orrs	r3, r2
 8000348:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800034a:	e006      	b.n	800035a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800034c:	4906      	ldr	r1, [pc, #24]	; (8000368 <RCC_AHB1PeriphClockCmd+0x3c>)
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	43db      	mvns	r3, r3
 8000356:	4013      	ands	r3, r2
 8000358:	630b      	str	r3, [r1, #48]	; 0x30
}
 800035a:	bf00      	nop
 800035c:	370c      	adds	r7, #12
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	40023800 	.word	0x40023800

0800036c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
  int i;

  SystemCoreClockUpdate();
 8000372:	f000 f8b9 	bl	80004e8 <SystemCoreClockUpdate>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000376:	2101      	movs	r1, #1
 8000378:	2040      	movs	r0, #64	; 0x40
 800037a:	f7ff ffd7 	bl	800032c <RCC_AHB1PeriphClockCmd>
  GPIO_Init(GPIOG, &(GPIO_InitTypeDef){
 800037e:	4a10      	ldr	r2, [pc, #64]	; (80003c0 <main+0x54>)
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000386:	e883 0003 	stmia.w	r3, {r0, r1}
 800038a:	1d3b      	adds	r3, r7, #4
 800038c:	4619      	mov	r1, r3
 800038e:	480d      	ldr	r0, [pc, #52]	; (80003c4 <main+0x58>)
 8000390:	f7ff ff2c 	bl	80001ec <GPIO_Init>
		GPIO_Speed_50MHz,
		GPIO_OType_PP,
		GPIO_PuPd_NOPULL
  });

  GPIO_ToggleBits(GPIOG, (1 << 13));
 8000394:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000398:	480a      	ldr	r0, [pc, #40]	; (80003c4 <main+0x58>)
 800039a:	f7ff ffb5 	bl	8000308 <GPIO_ToggleBits>

  /* Infinite loop */
  while (1)
  {
	for(i = 0; i < 180000000; i++)
 800039e:	2300      	movs	r3, #0
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	e007      	b.n	80003b4 <main+0x48>
	{
		GPIO_ToggleBits(GPIOG, (1 << 13));
 80003a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a8:	4806      	ldr	r0, [pc, #24]	; (80003c4 <main+0x58>)
 80003aa:	f7ff ffad 	bl	8000308 <GPIO_ToggleBits>
	for(i = 0; i < 180000000; i++)
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3301      	adds	r3, #1
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	4a04      	ldr	r2, [pc, #16]	; (80003c8 <main+0x5c>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	ddf3      	ble.n	80003a4 <main+0x38>
 80003bc:	e7ef      	b.n	800039e <main+0x32>
 80003be:	bf00      	nop
 80003c0:	08000738 	.word	0x08000738
 80003c4:	40021800 	.word	0x40021800
 80003c8:	0aba94ff 	.word	0x0aba94ff

080003cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000404 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003d2:	e003      	b.n	80003dc <LoopCopyDataInit>

080003d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003d4:	4b0c      	ldr	r3, [pc, #48]	; (8000408 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80003d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80003da:	3104      	adds	r1, #4

080003dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003dc:	480b      	ldr	r0, [pc, #44]	; (800040c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003e4:	d3f6      	bcc.n	80003d4 <CopyDataInit>
  ldr  r2, =_sbss
 80003e6:	4a0b      	ldr	r2, [pc, #44]	; (8000414 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003e8:	e002      	b.n	80003f0 <LoopFillZerobss>

080003ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003ec:	f842 3b04 	str.w	r3, [r2], #4

080003f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003f0:	4b09      	ldr	r3, [pc, #36]	; (8000418 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003f4:	d3f9      	bcc.n	80003ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003f6:	f000 f841 	bl	800047c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003fa:	f000 f96d 	bl	80006d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003fe:	f7ff ffb5 	bl	800036c <main>
  bx  lr    
 8000402:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000404:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000408:	08000748 	.word	0x08000748
  ldr  r0, =_sdata
 800040c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000410:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8000414:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8000418:	20000030 	.word	0x20000030

0800041c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800041c:	e7fe      	b.n	800041c <ADC_IRQHandler>

0800041e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0
}
 8000422:	bf00      	nop
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr

0800042c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000430:	e7fe      	b.n	8000430 <HardFault_Handler+0x4>

08000432 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000436:	e7fe      	b.n	8000436 <MemManage_Handler+0x4>

08000438 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800043c:	e7fe      	b.n	800043c <BusFault_Handler+0x4>

0800043e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800043e:	b480      	push	{r7}
 8000440:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000442:	e7fe      	b.n	8000442 <UsageFault_Handler+0x4>

08000444 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr

08000452 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000452:	b480      	push	{r7}
 8000454:	af00      	add	r7, sp, #0
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr

08000460 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr

0800047c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000480:	4a16      	ldr	r2, [pc, #88]	; (80004dc <SystemInit+0x60>)
 8000482:	4b16      	ldr	r3, [pc, #88]	; (80004dc <SystemInit+0x60>)
 8000484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800048c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000490:	4a13      	ldr	r2, [pc, #76]	; (80004e0 <SystemInit+0x64>)
 8000492:	4b13      	ldr	r3, [pc, #76]	; (80004e0 <SystemInit+0x64>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800049c:	4b10      	ldr	r3, [pc, #64]	; (80004e0 <SystemInit+0x64>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80004a2:	4a0f      	ldr	r2, [pc, #60]	; (80004e0 <SystemInit+0x64>)
 80004a4:	4b0e      	ldr	r3, [pc, #56]	; (80004e0 <SystemInit+0x64>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <SystemInit+0x64>)
 80004b4:	4a0b      	ldr	r2, [pc, #44]	; (80004e4 <SystemInit+0x68>)
 80004b6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80004b8:	4a09      	ldr	r2, [pc, #36]	; (80004e0 <SystemInit+0x64>)
 80004ba:	4b09      	ldr	r3, [pc, #36]	; (80004e0 <SystemInit+0x64>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <SystemInit+0x64>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80004ca:	f000 f889 	bl	80005e0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004ce:	4b03      	ldr	r3, [pc, #12]	; (80004dc <SystemInit+0x60>)
 80004d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004d4:	609a      	str	r2, [r3, #8]
#endif
}
 80004d6:	bf00      	nop
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	e000ed00 	.word	0xe000ed00
 80004e0:	40023800 	.word	0x40023800
 80004e4:	24003010 	.word	0x24003010

080004e8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b087      	sub	sp, #28
 80004ec:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80004ee:	2300      	movs	r3, #0
 80004f0:	613b      	str	r3, [r7, #16]
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	2302      	movs	r3, #2
 80004f8:	60fb      	str	r3, [r7, #12]
 80004fa:	2300      	movs	r3, #0
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	2302      	movs	r3, #2
 8000500:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000502:	4b32      	ldr	r3, [pc, #200]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	f003 030c 	and.w	r3, r3, #12
 800050a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800050c:	693b      	ldr	r3, [r7, #16]
 800050e:	2b04      	cmp	r3, #4
 8000510:	d007      	beq.n	8000522 <SystemCoreClockUpdate+0x3a>
 8000512:	2b08      	cmp	r3, #8
 8000514:	d009      	beq.n	800052a <SystemCoreClockUpdate+0x42>
 8000516:	2b00      	cmp	r3, #0
 8000518:	d13d      	bne.n	8000596 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800051a:	4b2d      	ldr	r3, [pc, #180]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 800051c:	4a2d      	ldr	r2, [pc, #180]	; (80005d4 <SystemCoreClockUpdate+0xec>)
 800051e:	601a      	str	r2, [r3, #0]
      break;
 8000520:	e03d      	b.n	800059e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000522:	4b2b      	ldr	r3, [pc, #172]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 8000524:	4a2c      	ldr	r2, [pc, #176]	; (80005d8 <SystemCoreClockUpdate+0xf0>)
 8000526:	601a      	str	r2, [r3, #0]
      break;
 8000528:	e039      	b.n	800059e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800052a:	4b28      	ldr	r3, [pc, #160]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	0d9b      	lsrs	r3, r3, #22
 8000530:	f003 0301 	and.w	r3, r3, #1
 8000534:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000536:	4b25      	ldr	r3, [pc, #148]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800053e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d00c      	beq.n	8000560 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000546:	4a24      	ldr	r2, [pc, #144]	; (80005d8 <SystemCoreClockUpdate+0xf0>)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	fbb2 f3f3 	udiv	r3, r2, r3
 800054e:	4a1f      	ldr	r2, [pc, #124]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 8000550:	6852      	ldr	r2, [r2, #4]
 8000552:	0992      	lsrs	r2, r2, #6
 8000554:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000558:	fb02 f303 	mul.w	r3, r2, r3
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	e00b      	b.n	8000578 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000560:	4a1c      	ldr	r2, [pc, #112]	; (80005d4 <SystemCoreClockUpdate+0xec>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	fbb2 f3f3 	udiv	r3, r2, r3
 8000568:	4a18      	ldr	r2, [pc, #96]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 800056a:	6852      	ldr	r2, [r2, #4]
 800056c:	0992      	lsrs	r2, r2, #6
 800056e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000572:	fb02 f303 	mul.w	r3, r2, r3
 8000576:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000578:	4b14      	ldr	r3, [pc, #80]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	0c1b      	lsrs	r3, r3, #16
 800057e:	f003 0303 	and.w	r3, r3, #3
 8000582:	3301      	adds	r3, #1
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000588:	697a      	ldr	r2, [r7, #20]
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000590:	4a0f      	ldr	r2, [pc, #60]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 8000592:	6013      	str	r3, [r2, #0]
      break;
 8000594:	e003      	b.n	800059e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 8000598:	4a0e      	ldr	r2, [pc, #56]	; (80005d4 <SystemCoreClockUpdate+0xec>)
 800059a:	601a      	str	r2, [r3, #0]
      break;
 800059c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800059e:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <SystemCoreClockUpdate+0xe4>)
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	091b      	lsrs	r3, r3, #4
 80005a4:	f003 030f 	and.w	r3, r3, #15
 80005a8:	4a0c      	ldr	r2, [pc, #48]	; (80005dc <SystemCoreClockUpdate+0xf4>)
 80005aa:	5cd3      	ldrb	r3, [r2, r3]
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	693b      	ldr	r3, [r7, #16]
 80005b6:	fa22 f303 	lsr.w	r3, r2, r3
 80005ba:	4a05      	ldr	r2, [pc, #20]	; (80005d0 <SystemCoreClockUpdate+0xe8>)
 80005bc:	6013      	str	r3, [r2, #0]
}
 80005be:	bf00      	nop
 80005c0:	371c      	adds	r7, #28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40023800 	.word	0x40023800
 80005d0:	20000000 	.word	0x20000000
 80005d4:	00f42400 	.word	0x00f42400
 80005d8:	007a1200 	.word	0x007a1200
 80005dc:	20000004 	.word	0x20000004

080005e0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80005e6:	2300      	movs	r3, #0
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	2300      	movs	r3, #0
 80005ec:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80005ee:	4a36      	ldr	r2, [pc, #216]	; (80006c8 <SetSysClock+0xe8>)
 80005f0:	4b35      	ldr	r3, [pc, #212]	; (80006c8 <SetSysClock+0xe8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005f8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80005fa:	4b33      	ldr	r3, [pc, #204]	; (80006c8 <SetSysClock+0xe8>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000602:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3301      	adds	r3, #1
 8000608:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d103      	bne.n	8000618 <SetSysClock+0x38>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000616:	d1f0      	bne.n	80005fa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000618:	4b2b      	ldr	r3, [pc, #172]	; (80006c8 <SetSysClock+0xe8>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000620:	2b00      	cmp	r3, #0
 8000622:	d002      	beq.n	800062a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000624:	2301      	movs	r3, #1
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	e001      	b.n	800062e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800062a:	2300      	movs	r3, #0
 800062c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d142      	bne.n	80006ba <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000634:	4a24      	ldr	r2, [pc, #144]	; (80006c8 <SetSysClock+0xe8>)
 8000636:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <SetSysClock+0xe8>)
 8000638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000640:	4a22      	ldr	r2, [pc, #136]	; (80006cc <SetSysClock+0xec>)
 8000642:	4b22      	ldr	r3, [pc, #136]	; (80006cc <SetSysClock+0xec>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800064a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800064c:	4a1e      	ldr	r2, [pc, #120]	; (80006c8 <SetSysClock+0xe8>)
 800064e:	4b1e      	ldr	r3, [pc, #120]	; (80006c8 <SetSysClock+0xe8>)
 8000650:	689b      	ldr	r3, [r3, #8]
 8000652:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000654:	4a1c      	ldr	r2, [pc, #112]	; (80006c8 <SetSysClock+0xe8>)
 8000656:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <SetSysClock+0xe8>)
 8000658:	689b      	ldr	r3, [r3, #8]
 800065a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800065e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000660:	4a19      	ldr	r2, [pc, #100]	; (80006c8 <SetSysClock+0xe8>)
 8000662:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <SetSysClock+0xe8>)
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800066a:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <SetSysClock+0xe8>)
 800066e:	4a18      	ldr	r2, [pc, #96]	; (80006d0 <SetSysClock+0xf0>)
 8000670:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <SetSysClock+0xe8>)
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <SetSysClock+0xe8>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800067c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800067e:	bf00      	nop
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <SetSysClock+0xe8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000688:	2b00      	cmp	r3, #0
 800068a:	d0f9      	beq.n	8000680 <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <SetSysClock+0xf4>)
 800068e:	f240 7205 	movw	r2, #1797	; 0x705
 8000692:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000694:	4a0c      	ldr	r2, [pc, #48]	; (80006c8 <SetSysClock+0xe8>)
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <SetSysClock+0xe8>)
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	f023 0303 	bic.w	r3, r3, #3
 800069e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80006a0:	4a09      	ldr	r2, [pc, #36]	; (80006c8 <SetSysClock+0xe8>)
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <SetSysClock+0xe8>)
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	f043 0302 	orr.w	r3, r3, #2
 80006aa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80006ac:	bf00      	nop
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <SetSysClock+0xe8>)
 80006b0:	689b      	ldr	r3, [r3, #8]
 80006b2:	f003 030c 	and.w	r3, r3, #12
 80006b6:	2b08      	cmp	r3, #8
 80006b8:	d1f9      	bne.n	80006ae <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40007000 	.word	0x40007000
 80006d0:	07405a19 	.word	0x07405a19
 80006d4:	40023c00 	.word	0x40023c00

080006d8 <__libc_init_array>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	4e0d      	ldr	r6, [pc, #52]	; (8000710 <__libc_init_array+0x38>)
 80006dc:	4c0d      	ldr	r4, [pc, #52]	; (8000714 <__libc_init_array+0x3c>)
 80006de:	1ba4      	subs	r4, r4, r6
 80006e0:	10a4      	asrs	r4, r4, #2
 80006e2:	2500      	movs	r5, #0
 80006e4:	42a5      	cmp	r5, r4
 80006e6:	d109      	bne.n	80006fc <__libc_init_array+0x24>
 80006e8:	4e0b      	ldr	r6, [pc, #44]	; (8000718 <__libc_init_array+0x40>)
 80006ea:	4c0c      	ldr	r4, [pc, #48]	; (800071c <__libc_init_array+0x44>)
 80006ec:	f000 f818 	bl	8000720 <_init>
 80006f0:	1ba4      	subs	r4, r4, r6
 80006f2:	10a4      	asrs	r4, r4, #2
 80006f4:	2500      	movs	r5, #0
 80006f6:	42a5      	cmp	r5, r4
 80006f8:	d105      	bne.n	8000706 <__libc_init_array+0x2e>
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000700:	4798      	blx	r3
 8000702:	3501      	adds	r5, #1
 8000704:	e7ee      	b.n	80006e4 <__libc_init_array+0xc>
 8000706:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800070a:	4798      	blx	r3
 800070c:	3501      	adds	r5, #1
 800070e:	e7f2      	b.n	80006f6 <__libc_init_array+0x1e>
 8000710:	08000740 	.word	0x08000740
 8000714:	08000740 	.word	0x08000740
 8000718:	08000740 	.word	0x08000740
 800071c:	08000744 	.word	0x08000744

08000720 <_init>:
 8000720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000722:	bf00      	nop
 8000724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000726:	bc08      	pop	{r3}
 8000728:	469e      	mov	lr, r3
 800072a:	4770      	bx	lr

0800072c <_fini>:
 800072c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800072e:	bf00      	nop
 8000730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000732:	bc08      	pop	{r3}
 8000734:	469e      	mov	lr, r3
 8000736:	4770      	bx	lr
