{
  "module_name": "dwmac4.h",
  "hash_id": "4f072f9c6dd089436e0a849cba8690b91e1adc8a48524d5da160b3a44c9bea45",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac4.h",
  "human_readable_source": " \n \n\n#ifndef __DWMAC4_H__\n#define __DWMAC4_H__\n\n#include \"common.h\"\n\n \n#define GMAC_CONFIG\t\t\t0x00000000\n#define GMAC_EXT_CONFIG\t\t\t0x00000004\n#define GMAC_PACKET_FILTER\t\t0x00000008\n#define GMAC_HASH_TAB(x)\t\t(0x10 + (x) * 4)\n#define GMAC_VLAN_TAG\t\t\t0x00000050\n#define GMAC_VLAN_TAG_DATA\t\t0x00000054\n#define GMAC_VLAN_HASH_TABLE\t\t0x00000058\n#define GMAC_RX_FLOW_CTRL\t\t0x00000090\n#define GMAC_VLAN_INCL\t\t\t0x00000060\n#define GMAC_QX_TX_FLOW_CTRL(x)\t\t(0x70 + x * 4)\n#define GMAC_TXQ_PRTY_MAP0\t\t0x98\n#define GMAC_TXQ_PRTY_MAP1\t\t0x9C\n#define GMAC_RXQ_CTRL0\t\t\t0x000000a0\n#define GMAC_RXQ_CTRL1\t\t\t0x000000a4\n#define GMAC_RXQ_CTRL2\t\t\t0x000000a8\n#define GMAC_RXQ_CTRL3\t\t\t0x000000ac\n#define GMAC_INT_STATUS\t\t\t0x000000b0\n#define GMAC_INT_EN\t\t\t0x000000b4\n#define GMAC_1US_TIC_COUNTER\t\t0x000000dc\n#define GMAC_PCS_BASE\t\t\t0x000000e0\n#define GMAC_PHYIF_CONTROL_STATUS\t0x000000f8\n#define GMAC_PMT\t\t\t0x000000c0\n#define GMAC_DEBUG\t\t\t0x00000114\n#define GMAC_HW_FEATURE0\t\t0x0000011c\n#define GMAC_HW_FEATURE1\t\t0x00000120\n#define GMAC_HW_FEATURE2\t\t0x00000124\n#define GMAC_HW_FEATURE3\t\t0x00000128\n#define GMAC_MDIO_ADDR\t\t\t0x00000200\n#define GMAC_MDIO_DATA\t\t\t0x00000204\n#define GMAC_GPIO_STATUS\t\t0x0000020C\n#define GMAC_ARP_ADDR\t\t\t0x00000210\n#define GMAC_ADDR_HIGH(reg)\t\t(0x300 + reg * 8)\n#define GMAC_ADDR_LOW(reg)\t\t(0x304 + reg * 8)\n#define GMAC_L3L4_CTRL(reg)\t\t(0x900 + (reg) * 0x30)\n#define GMAC_L4_ADDR(reg)\t\t(0x904 + (reg) * 0x30)\n#define GMAC_L3_ADDR0(reg)\t\t(0x910 + (reg) * 0x30)\n#define GMAC_L3_ADDR1(reg)\t\t(0x914 + (reg) * 0x30)\n#define GMAC_TIMESTAMP_STATUS\t\t0x00000b20\n\n \n#define GMAC_RXQCTRL_AVCPQ_MASK\t\tGENMASK(2, 0)\n#define GMAC_RXQCTRL_AVCPQ_SHIFT\t0\n#define GMAC_RXQCTRL_PTPQ_MASK\t\tGENMASK(6, 4)\n#define GMAC_RXQCTRL_PTPQ_SHIFT\t\t4\n#define GMAC_RXQCTRL_DCBCPQ_MASK\tGENMASK(10, 8)\n#define GMAC_RXQCTRL_DCBCPQ_SHIFT\t8\n#define GMAC_RXQCTRL_UPQ_MASK\t\tGENMASK(14, 12)\n#define GMAC_RXQCTRL_UPQ_SHIFT\t\t12\n#define GMAC_RXQCTRL_MCBCQ_MASK\t\tGENMASK(18, 16)\n#define GMAC_RXQCTRL_MCBCQ_SHIFT\t16\n#define GMAC_RXQCTRL_MCBCQEN\t\tBIT(20)\n#define GMAC_RXQCTRL_MCBCQEN_SHIFT\t20\n#define GMAC_RXQCTRL_TACPQE\t\tBIT(21)\n#define GMAC_RXQCTRL_TACPQE_SHIFT\t21\n#define GMAC_RXQCTRL_FPRQ\t\tGENMASK(26, 24)\n#define GMAC_RXQCTRL_FPRQ_SHIFT\t\t24\n\n \n#define GMAC_PACKET_FILTER_PR\t\tBIT(0)\n#define GMAC_PACKET_FILTER_HMC\t\tBIT(2)\n#define GMAC_PACKET_FILTER_PM\t\tBIT(4)\n#define GMAC_PACKET_FILTER_PCF\t\tBIT(7)\n#define GMAC_PACKET_FILTER_HPF\t\tBIT(10)\n#define GMAC_PACKET_FILTER_VTFE\t\tBIT(16)\n#define GMAC_PACKET_FILTER_IPFE\t\tBIT(20)\n#define GMAC_PACKET_FILTER_RA\t\tBIT(31)\n\n#define GMAC_MAX_PERFECT_ADDRESSES\t128\n\n \n#define GMAC_VLAN_EDVLP\t\t\tBIT(26)\n#define GMAC_VLAN_VTHM\t\t\tBIT(25)\n#define GMAC_VLAN_DOVLTC\t\tBIT(20)\n#define GMAC_VLAN_ESVL\t\t\tBIT(18)\n#define GMAC_VLAN_ETV\t\t\tBIT(16)\n#define GMAC_VLAN_VID\t\t\tGENMASK(15, 0)\n#define GMAC_VLAN_VLTI\t\t\tBIT(20)\n#define GMAC_VLAN_CSVL\t\t\tBIT(19)\n#define GMAC_VLAN_VLC\t\t\tGENMASK(17, 16)\n#define GMAC_VLAN_VLC_SHIFT\t\t16\n#define GMAC_VLAN_VLHT\t\t\tGENMASK(15, 0)\n\n \n#define GMAC_VLAN_TAG_VID\t\tGENMASK(15, 0)\n#define GMAC_VLAN_TAG_ETV\t\tBIT(16)\n\n \n#define GMAC_VLAN_TAG_CTRL_OB\t\tBIT(0)\n#define GMAC_VLAN_TAG_CTRL_CT\t\tBIT(1)\n#define GMAC_VLAN_TAG_CTRL_OFS_MASK\tGENMASK(6, 2)\n#define GMAC_VLAN_TAG_CTRL_OFS_SHIFT\t2\n#define GMAC_VLAN_TAG_CTRL_EVLS_MASK\tGENMASK(22, 21)\n#define GMAC_VLAN_TAG_CTRL_EVLS_SHIFT\t21\n#define GMAC_VLAN_TAG_CTRL_EVLRXS\tBIT(24)\n\n#define GMAC_VLAN_TAG_STRIP_NONE\t(0x0 << GMAC_VLAN_TAG_CTRL_EVLS_SHIFT)\n#define GMAC_VLAN_TAG_STRIP_PASS\t(0x1 << GMAC_VLAN_TAG_CTRL_EVLS_SHIFT)\n#define GMAC_VLAN_TAG_STRIP_FAIL\t(0x2 << GMAC_VLAN_TAG_CTRL_EVLS_SHIFT)\n#define GMAC_VLAN_TAG_STRIP_ALL\t\t(0x3 << GMAC_VLAN_TAG_CTRL_EVLS_SHIFT)\n\n \n#define GMAC_VLAN_TAG_DATA_VID\t\tGENMASK(15, 0)\n#define GMAC_VLAN_TAG_DATA_VEN\t\tBIT(16)\n#define GMAC_VLAN_TAG_DATA_ETV\t\tBIT(17)\n\n \n#define GMAC_RX_QUEUE_CLEAR(queue)\t~(GENMASK(1, 0) << ((queue) * 2))\n#define GMAC_RX_AV_QUEUE_ENABLE(queue)\tBIT((queue) * 2)\n#define GMAC_RX_DCB_QUEUE_ENABLE(queue)\tBIT(((queue) * 2) + 1)\n\n \n#define GMAC_RX_FLOW_CTRL_RFE\t\tBIT(0)\n\n \n#define GMAC_RXQCTRL_PSRQX_MASK(x)\tGENMASK(7 + ((x) * 8), 0 + ((x) * 8))\n#define GMAC_RXQCTRL_PSRQX_SHIFT(x)\t((x) * 8)\n\n \n#define GMAC_TXQCTRL_PSTQX_MASK(x)\tGENMASK(7 + ((x) * 8), 0 + ((x) * 8))\n#define GMAC_TXQCTRL_PSTQX_SHIFT(x)\t((x) * 8)\n\n \n#define GMAC_TX_FLOW_CTRL_TFE\t\tBIT(1)\n#define GMAC_TX_FLOW_CTRL_PT_SHIFT\t16\n\n \n#define GMAC_INT_RGSMIIS\t\tBIT(0)\n#define GMAC_INT_PCS_LINK\t\tBIT(1)\n#define GMAC_INT_PCS_ANE\t\tBIT(2)\n#define GMAC_INT_PCS_PHYIS\t\tBIT(3)\n#define GMAC_INT_PMT_EN\t\t\tBIT(4)\n#define GMAC_INT_LPI_EN\t\t\tBIT(5)\n#define GMAC_INT_TSIE\t\t\tBIT(12)\n\n#define\tGMAC_PCS_IRQ_DEFAULT\t(GMAC_INT_RGSMIIS | GMAC_INT_PCS_LINK |\t\\\n\t\t\t\t GMAC_INT_PCS_ANE)\n\n#define\tGMAC_INT_DEFAULT_ENABLE\t(GMAC_INT_PMT_EN | GMAC_INT_LPI_EN | \\\n\t\t\t\t GMAC_INT_TSIE)\n\nenum dwmac4_irq_status {\n\ttime_stamp_irq = 0x00001000,\n\tmmc_rx_csum_offload_irq = 0x00000800,\n\tmmc_tx_irq = 0x00000400,\n\tmmc_rx_irq = 0x00000200,\n\tmmc_irq = 0x00000100,\n\tlpi_irq = 0x00000020,\n\tpmt_irq = 0x00000010,\n};\n\n \nenum power_event {\n\tpointer_reset =\t0x80000000,\n\tglobal_unicast = 0x00000200,\n\twake_up_rx_frame = 0x00000040,\n\tmagic_frame = 0x00000020,\n\twake_up_frame_en = 0x00000004,\n\tmagic_pkt_en = 0x00000002,\n\tpower_down = 0x00000001,\n};\n\n \n#define GMAC4_LPI_CTRL_STATUS\t0xd0\n#define GMAC4_LPI_TIMER_CTRL\t0xd4\n#define GMAC4_LPI_ENTRY_TIMER\t0xd8\n#define GMAC4_MAC_ONEUS_TIC_COUNTER\t0xdc\n\n \n#define GMAC4_LPI_CTRL_STATUS_LPITCSE\tBIT(21)\t \n#define GMAC4_LPI_CTRL_STATUS_LPIATE\tBIT(20)  \n#define GMAC4_LPI_CTRL_STATUS_LPITXA\tBIT(19)\t \n#define GMAC4_LPI_CTRL_STATUS_PLS\tBIT(17)  \n#define GMAC4_LPI_CTRL_STATUS_LPIEN\tBIT(16)\t \n#define GMAC4_LPI_CTRL_STATUS_RLPIEX\tBIT(3)  \n#define GMAC4_LPI_CTRL_STATUS_RLPIEN\tBIT(2)  \n#define GMAC4_LPI_CTRL_STATUS_TLPIEX\tBIT(1)  \n#define GMAC4_LPI_CTRL_STATUS_TLPIEN\tBIT(0)  \n\n \n#define GMAC_DEBUG_TFCSTS_MASK\t\tGENMASK(18, 17)\n#define GMAC_DEBUG_TFCSTS_SHIFT\t\t17\n#define GMAC_DEBUG_TFCSTS_IDLE\t\t0\n#define GMAC_DEBUG_TFCSTS_WAIT\t\t1\n#define GMAC_DEBUG_TFCSTS_GEN_PAUSE\t2\n#define GMAC_DEBUG_TFCSTS_XFER\t\t3\n#define GMAC_DEBUG_TPESTS\t\tBIT(16)\n#define GMAC_DEBUG_RFCFCSTS_MASK\tGENMASK(2, 1)\n#define GMAC_DEBUG_RFCFCSTS_SHIFT\t1\n#define GMAC_DEBUG_RPESTS\t\tBIT(0)\n\n \n#define GMAC_CONFIG_ARPEN\t\tBIT(31)\n#define GMAC_CONFIG_SARC\t\tGENMASK(30, 28)\n#define GMAC_CONFIG_SARC_SHIFT\t\t28\n#define GMAC_CONFIG_IPC\t\t\tBIT(27)\n#define GMAC_CONFIG_IPG\t\t\tGENMASK(26, 24)\n#define GMAC_CONFIG_IPG_SHIFT\t\t24\n#define GMAC_CONFIG_2K\t\t\tBIT(22)\n#define GMAC_CONFIG_ACS\t\t\tBIT(20)\n#define GMAC_CONFIG_BE\t\t\tBIT(18)\n#define GMAC_CONFIG_JD\t\t\tBIT(17)\n#define GMAC_CONFIG_JE\t\t\tBIT(16)\n#define GMAC_CONFIG_PS\t\t\tBIT(15)\n#define GMAC_CONFIG_FES\t\t\tBIT(14)\n#define GMAC_CONFIG_FES_SHIFT\t\t14\n#define GMAC_CONFIG_DM\t\t\tBIT(13)\n#define GMAC_CONFIG_LM\t\t\tBIT(12)\n#define GMAC_CONFIG_DCRS\t\tBIT(9)\n#define GMAC_CONFIG_TE\t\t\tBIT(1)\n#define GMAC_CONFIG_RE\t\t\tBIT(0)\n\n \n#define GMAC_CONFIG_EIPG\t\tGENMASK(29, 25)\n#define GMAC_CONFIG_EIPG_SHIFT\t\t25\n#define GMAC_CONFIG_EIPG_EN\t\tBIT(24)\n#define GMAC_CONFIG_HDSMS\t\tGENMASK(22, 20)\n#define GMAC_CONFIG_HDSMS_SHIFT\t\t20\n#define GMAC_CONFIG_HDSMS_256\t\t(0x2 << GMAC_CONFIG_HDSMS_SHIFT)\n\n \n#define GMAC_HW_FEAT_SAVLANINS\t\tBIT(27)\n#define GMAC_HW_FEAT_ADDMAC\t\tBIT(18)\n#define GMAC_HW_FEAT_RXCOESEL\t\tBIT(16)\n#define GMAC_HW_FEAT_TXCOSEL\t\tBIT(14)\n#define GMAC_HW_FEAT_EEESEL\t\tBIT(13)\n#define GMAC_HW_FEAT_TSSEL\t\tBIT(12)\n#define GMAC_HW_FEAT_ARPOFFSEL\t\tBIT(9)\n#define GMAC_HW_FEAT_MMCSEL\t\tBIT(8)\n#define GMAC_HW_FEAT_MGKSEL\t\tBIT(7)\n#define GMAC_HW_FEAT_RWKSEL\t\tBIT(6)\n#define GMAC_HW_FEAT_SMASEL\t\tBIT(5)\n#define GMAC_HW_FEAT_VLHASH\t\tBIT(4)\n#define GMAC_HW_FEAT_PCSSEL\t\tBIT(3)\n#define GMAC_HW_FEAT_HDSEL\t\tBIT(2)\n#define GMAC_HW_FEAT_GMIISEL\t\tBIT(1)\n#define GMAC_HW_FEAT_MIISEL\t\tBIT(0)\n\n \n#define GMAC_HW_FEAT_L3L4FNUM\t\tGENMASK(30, 27)\n#define GMAC_HW_HASH_TB_SZ\t\tGENMASK(25, 24)\n#define GMAC_HW_FEAT_AVSEL\t\tBIT(20)\n#define GMAC_HW_TSOEN\t\t\tBIT(18)\n#define GMAC_HW_FEAT_SPHEN\t\tBIT(17)\n#define GMAC_HW_ADDR64\t\t\tGENMASK(15, 14)\n#define GMAC_HW_TXFIFOSIZE\t\tGENMASK(10, 6)\n#define GMAC_HW_RXFIFOSIZE\t\tGENMASK(4, 0)\n\n \n#define GMAC_HW_FEAT_AUXSNAPNUM\t\tGENMASK(30, 28)\n#define GMAC_HW_FEAT_PPSOUTNUM\t\tGENMASK(26, 24)\n#define GMAC_HW_FEAT_TXCHCNT\t\tGENMASK(21, 18)\n#define GMAC_HW_FEAT_RXCHCNT\t\tGENMASK(15, 12)\n#define GMAC_HW_FEAT_TXQCNT\t\tGENMASK(9, 6)\n#define GMAC_HW_FEAT_RXQCNT\t\tGENMASK(3, 0)\n\n \n#define GMAC_HW_FEAT_ASP\t\tGENMASK(29, 28)\n#define GMAC_HW_FEAT_TBSSEL\t\tBIT(27)\n#define GMAC_HW_FEAT_FPESEL\t\tBIT(26)\n#define GMAC_HW_FEAT_ESTWID\t\tGENMASK(21, 20)\n#define GMAC_HW_FEAT_ESTDEP\t\tGENMASK(19, 17)\n#define GMAC_HW_FEAT_ESTSEL\t\tBIT(16)\n#define GMAC_HW_FEAT_FRPES\t\tGENMASK(14, 13)\n#define GMAC_HW_FEAT_FRPBS\t\tGENMASK(12, 11)\n#define GMAC_HW_FEAT_FRPSEL\t\tBIT(10)\n#define GMAC_HW_FEAT_DVLAN\t\tBIT(5)\n#define GMAC_HW_FEAT_NRVF\t\tGENMASK(2, 0)\n\n \n#define GMAC_GPO0\t\t\tBIT(16)\n#define GMAC_GPO1\t\t\tBIT(17)\n#define GMAC_GPO2\t\t\tBIT(18)\n#define GMAC_GPO3\t\t\tBIT(19)\n\n \n#define GMAC_HI_DCS\t\t\tGENMASK(18, 16)\n#define GMAC_HI_DCS_SHIFT\t\t16\n#define GMAC_HI_REG_AE\t\t\tBIT(31)\n\n \n#define GMAC_L4DPIM0\t\t\tBIT(21)\n#define GMAC_L4DPM0\t\t\tBIT(20)\n#define GMAC_L4SPIM0\t\t\tBIT(19)\n#define GMAC_L4SPM0\t\t\tBIT(18)\n#define GMAC_L4PEN0\t\t\tBIT(16)\n#define GMAC_L3DAIM0\t\t\tBIT(5)\n#define GMAC_L3DAM0\t\t\tBIT(4)\n#define GMAC_L3SAIM0\t\t\tBIT(3)\n#define GMAC_L3SAM0\t\t\tBIT(2)\n#define GMAC_L3PEN0\t\t\tBIT(0)\n#define GMAC_L4DP0\t\t\tGENMASK(31, 16)\n#define GMAC_L4DP0_SHIFT\t\t16\n#define GMAC_L4SP0\t\t\tGENMASK(15, 0)\n\n \n#define GMAC_TIMESTAMP_AUXTSTRIG\tBIT(2)\n#define GMAC_TIMESTAMP_ATSNS_MASK\tGENMASK(29, 25)\n#define GMAC_TIMESTAMP_ATSNS_SHIFT\t25\n\n \n#define MTL_OPERATION_MODE\t\t0x00000c00\n#define MTL_FRPE\t\t\tBIT(15)\n#define MTL_OPERATION_SCHALG_MASK\tGENMASK(6, 5)\n#define MTL_OPERATION_SCHALG_WRR\t(0x0 << 5)\n#define MTL_OPERATION_SCHALG_WFQ\t(0x1 << 5)\n#define MTL_OPERATION_SCHALG_DWRR\t(0x2 << 5)\n#define MTL_OPERATION_SCHALG_SP\t\t(0x3 << 5)\n#define MTL_OPERATION_RAA\t\tBIT(2)\n#define MTL_OPERATION_RAA_SP\t\t(0x0 << 2)\n#define MTL_OPERATION_RAA_WSP\t\t(0x1 << 2)\n\n#define MTL_INT_STATUS\t\t\t0x00000c20\n#define MTL_INT_QX(x)\t\t\tBIT(x)\n\n#define MTL_RXQ_DMA_MAP0\t\t0x00000c30  \n#define MTL_RXQ_DMA_MAP1\t\t0x00000c34  \n#define MTL_RXQ_DMA_QXMDMACH_MASK(x)\t(0xf << 8 * (x))\n#define MTL_RXQ_DMA_QXMDMACH(chan, q)\t((chan) << (8 * (q)))\n\n#define MTL_CHAN_BASE_ADDR\t\t0x00000d00\n#define MTL_CHAN_BASE_OFFSET\t\t0x40\n\nstatic inline u32 mtl_chanx_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t      const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_chan + (x * addrs->mtl_chan_offset);\n\telse\n\t\taddr = MTL_CHAN_BASE_ADDR + (x * MTL_CHAN_BASE_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_CHAN_TX_OP_MODE(addrs, x)\tmtl_chanx_base_addr(addrs, x)\n#define MTL_CHAN_TX_DEBUG(addrs, x)\t(mtl_chanx_base_addr(addrs, x) + 0x8)\n#define MTL_CHAN_INT_CTRL(addrs, x)\t(mtl_chanx_base_addr(addrs, x) + 0x2c)\n#define MTL_CHAN_RX_OP_MODE(addrs, x)\t(mtl_chanx_base_addr(addrs, x) + 0x30)\n#define MTL_CHAN_RX_DEBUG(addrs, x)\t(mtl_chanx_base_addr(addrs, x) + 0x38)\n\n#define MTL_OP_MODE_RSF\t\t\tBIT(5)\n#define MTL_OP_MODE_TXQEN_MASK\t\tGENMASK(3, 2)\n#define MTL_OP_MODE_TXQEN_AV\t\tBIT(2)\n#define MTL_OP_MODE_TXQEN\t\tBIT(3)\n#define MTL_OP_MODE_TSF\t\t\tBIT(1)\n\n#define MTL_OP_MODE_TQS_MASK\t\tGENMASK(24, 16)\n#define MTL_OP_MODE_TQS_SHIFT\t\t16\n\n#define MTL_OP_MODE_TTC_MASK\t\t0x70\n#define MTL_OP_MODE_TTC_SHIFT\t\t4\n\n#define MTL_OP_MODE_TTC_32\t\t0\n#define MTL_OP_MODE_TTC_64\t\t(1 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_96\t\t(2 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_128\t\t(3 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_192\t\t(4 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_256\t\t(5 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_384\t\t(6 << MTL_OP_MODE_TTC_SHIFT)\n#define MTL_OP_MODE_TTC_512\t\t(7 << MTL_OP_MODE_TTC_SHIFT)\n\n#define MTL_OP_MODE_RQS_MASK\t\tGENMASK(29, 20)\n#define MTL_OP_MODE_RQS_SHIFT\t\t20\n\n#define MTL_OP_MODE_RFD_MASK\t\tGENMASK(19, 14)\n#define MTL_OP_MODE_RFD_SHIFT\t\t14\n\n#define MTL_OP_MODE_RFA_MASK\t\tGENMASK(13, 8)\n#define MTL_OP_MODE_RFA_SHIFT\t\t8\n\n#define MTL_OP_MODE_EHFC\t\tBIT(7)\n\n#define MTL_OP_MODE_RTC_MASK\t\t0x18\n#define MTL_OP_MODE_RTC_SHIFT\t\t3\n\n#define MTL_OP_MODE_RTC_32\t\t(1 << MTL_OP_MODE_RTC_SHIFT)\n#define MTL_OP_MODE_RTC_64\t\t0\n#define MTL_OP_MODE_RTC_96\t\t(2 << MTL_OP_MODE_RTC_SHIFT)\n#define MTL_OP_MODE_RTC_128\t\t(3 << MTL_OP_MODE_RTC_SHIFT)\n\n \n#define MTL_ETS_CTRL_BASE_ADDR\t\t0x00000d10\n#define MTL_ETS_CTRL_BASE_OFFSET\t0x40\n\nstatic inline u32 mtl_etsx_ctrl_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t\t  const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_ets_ctrl + (x * addrs->mtl_ets_ctrl_offset);\n\telse\n\t\taddr = MTL_ETS_CTRL_BASE_ADDR + (x * MTL_ETS_CTRL_BASE_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_ETS_CTRL_CC\t\t\tBIT(3)\n#define MTL_ETS_CTRL_AVALG\t\tBIT(2)\n\n \n#define MTL_TXQ_WEIGHT_BASE_ADDR\t0x00000d18\n#define MTL_TXQ_WEIGHT_BASE_OFFSET\t0x40\n\nstatic inline u32 mtl_txqx_weight_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t\t    const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_txq_weight + (x * addrs->mtl_txq_weight_offset);\n\telse\n\t\taddr = MTL_TXQ_WEIGHT_BASE_ADDR + (x * MTL_TXQ_WEIGHT_BASE_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_TXQ_WEIGHT_ISCQW_MASK\tGENMASK(20, 0)\n\n \n#define MTL_SEND_SLP_CRED_BASE_ADDR\t0x00000d1c\n#define MTL_SEND_SLP_CRED_OFFSET\t0x40\n\nstatic inline u32 mtl_send_slp_credx_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t\t       const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_send_slp_cred + (x * addrs->mtl_send_slp_cred_offset);\n\telse\n\t\taddr = MTL_SEND_SLP_CRED_BASE_ADDR + (x * MTL_SEND_SLP_CRED_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_SEND_SLP_CRED_SSC_MASK\tGENMASK(13, 0)\n\n \n#define MTL_HIGH_CRED_BASE_ADDR\t\t0x00000d20\n#define MTL_HIGH_CRED_OFFSET\t\t0x40\n\nstatic inline u32 mtl_high_credx_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t\t   const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_high_cred + (x * addrs->mtl_high_cred_offset);\n\telse\n\t\taddr = MTL_HIGH_CRED_BASE_ADDR + (x * MTL_HIGH_CRED_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_HIGH_CRED_HC_MASK\t\tGENMASK(28, 0)\n\n \n#define MTL_LOW_CRED_BASE_ADDR\t\t0x00000d24\n#define MTL_LOW_CRED_OFFSET\t\t0x40\n\nstatic inline u32 mtl_low_credx_base_addr(const struct dwmac4_addrs *addrs,\n\t\t\t\t\t  const u32 x)\n{\n\tu32 addr;\n\n\tif (addrs)\n\t\taddr = addrs->mtl_low_cred + (x * addrs->mtl_low_cred_offset);\n\telse\n\t\taddr = MTL_LOW_CRED_BASE_ADDR + (x * MTL_LOW_CRED_OFFSET);\n\n\treturn addr;\n}\n\n#define MTL_HIGH_CRED_LC_MASK\t\tGENMASK(28, 0)\n\n \n#define MTL_DEBUG_TXSTSFSTS\t\tBIT(5)\n#define MTL_DEBUG_TXFSTS\t\tBIT(4)\n#define MTL_DEBUG_TWCSTS\t\tBIT(3)\n\n \n#define MTL_DEBUG_TRCSTS_MASK\t\tGENMASK(2, 1)\n#define MTL_DEBUG_TRCSTS_SHIFT\t\t1\n#define MTL_DEBUG_TRCSTS_IDLE\t\t0\n#define MTL_DEBUG_TRCSTS_READ\t\t1\n#define MTL_DEBUG_TRCSTS_TXW\t\t2\n#define MTL_DEBUG_TRCSTS_WRITE\t\t3\n#define MTL_DEBUG_TXPAUSED\t\tBIT(0)\n\n \n#define MTL_DEBUG_RXFSTS_MASK\t\tGENMASK(5, 4)\n#define MTL_DEBUG_RXFSTS_SHIFT\t\t4\n#define MTL_DEBUG_RXFSTS_EMPTY\t\t0\n#define MTL_DEBUG_RXFSTS_BT\t\t1\n#define MTL_DEBUG_RXFSTS_AT\t\t2\n#define MTL_DEBUG_RXFSTS_FULL\t\t3\n#define MTL_DEBUG_RRCSTS_MASK\t\tGENMASK(2, 1)\n#define MTL_DEBUG_RRCSTS_SHIFT\t\t1\n#define MTL_DEBUG_RRCSTS_IDLE\t\t0\n#define MTL_DEBUG_RRCSTS_RDATA\t\t1\n#define MTL_DEBUG_RRCSTS_RSTAT\t\t2\n#define MTL_DEBUG_RRCSTS_FLUSH\t\t3\n#define MTL_DEBUG_RWCSTS\t\tBIT(0)\n\n \n#define MTL_RX_OVERFLOW_INT_EN\t\tBIT(24)\n#define MTL_RX_OVERFLOW_INT\t\tBIT(16)\n\n \n#define GMAC_CORE_INIT (GMAC_CONFIG_JD | GMAC_CONFIG_PS | \\\n\t\t\tGMAC_CONFIG_BE | GMAC_CONFIG_DCRS | \\\n\t\t\tGMAC_CONFIG_JE)\n\n \n#define\tGMAC_REG_NUM\t132\n\n \n#define MTL_DEBUG_TXSTSFSTS\t\tBIT(5)\n#define MTL_DEBUG_TXFSTS\t\tBIT(4)\n#define MTL_DEBUG_TWCSTS\t\tBIT(3)\n\n \n#define MTL_DEBUG_TRCSTS_MASK\t\tGENMASK(2, 1)\n#define MTL_DEBUG_TRCSTS_SHIFT\t\t1\n#define MTL_DEBUG_TRCSTS_IDLE\t\t0\n#define MTL_DEBUG_TRCSTS_READ\t\t1\n#define MTL_DEBUG_TRCSTS_TXW\t\t2\n#define MTL_DEBUG_TRCSTS_WRITE\t\t3\n#define MTL_DEBUG_TXPAUSED\t\tBIT(0)\n\n \n#define MTL_DEBUG_RXFSTS_MASK\t\tGENMASK(5, 4)\n#define MTL_DEBUG_RXFSTS_SHIFT\t\t4\n#define MTL_DEBUG_RXFSTS_EMPTY\t\t0\n#define MTL_DEBUG_RXFSTS_BT\t\t1\n#define MTL_DEBUG_RXFSTS_AT\t\t2\n#define MTL_DEBUG_RXFSTS_FULL\t\t3\n#define MTL_DEBUG_RRCSTS_MASK\t\tGENMASK(2, 1)\n#define MTL_DEBUG_RRCSTS_SHIFT\t\t1\n#define MTL_DEBUG_RRCSTS_IDLE\t\t0\n#define MTL_DEBUG_RRCSTS_RDATA\t\t1\n#define MTL_DEBUG_RRCSTS_RSTAT\t\t2\n#define MTL_DEBUG_RRCSTS_FLUSH\t\t3\n#define MTL_DEBUG_RWCSTS\t\tBIT(0)\n\n \n#define GMAC_PHYIF_CTRLSTATUS_TC\t\tBIT(0)\n#define GMAC_PHYIF_CTRLSTATUS_LUD\t\tBIT(1)\n#define GMAC_PHYIF_CTRLSTATUS_SMIDRXS\t\tBIT(4)\n#define GMAC_PHYIF_CTRLSTATUS_LNKMOD\t\tBIT(16)\n#define GMAC_PHYIF_CTRLSTATUS_SPEED\t\tGENMASK(18, 17)\n#define GMAC_PHYIF_CTRLSTATUS_SPEED_SHIFT\t17\n#define GMAC_PHYIF_CTRLSTATUS_LNKSTS\t\tBIT(19)\n#define GMAC_PHYIF_CTRLSTATUS_JABTO\t\tBIT(20)\n#define GMAC_PHYIF_CTRLSTATUS_FALSECARDET\tBIT(21)\n \n#define GMAC_PHYIF_CTRLSTATUS_LNKMOD_MASK\t0x1\n \n#define GMAC_PHYIF_CTRLSTATUS_SPEED_125\t\t0x2\n#define GMAC_PHYIF_CTRLSTATUS_SPEED_25\t\t0x1\n#define GMAC_PHYIF_CTRLSTATUS_SPEED_2_5\t\t0x0\n\nextern const struct stmmac_dma_ops dwmac4_dma_ops;\nextern const struct stmmac_dma_ops dwmac410_dma_ops;\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}