Qflow static timing analysis logfile created on Thu Apr 17 02:43:56 PDT 2025
Running vesta static timing analysis
vesta --long ALU.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "ALU"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 275 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  11

Top 11 maximum delay paths:
Path input pin A[4] to output pin zero delay 1323.77 ps
      0.0 ps   A[4]:              ->   XOR2X1_4/B
    312.8 ps  _216_:   XOR2X1_4/Y -> NAND2X1_13/B
    555.3 ps  _107_: NAND2X1_13/Y -> AOI21X1_15/C
    652.6 ps  _147_: AOI21X1_15/Y -> OAI21X1_37/A
    767.9 ps  _148_: OAI21X1_37/Y ->  NAND3X1_8/C
    879.7 ps  _156_:  NAND3X1_8/Y -> NAND2X1_16/B
    954.3 ps  _157_: NAND2X1_16/Y -> AOI21X1_16/C
   1042.3 ps  _158_: AOI21X1_16/Y -> NAND2X1_17/B
   1155.4 ps  _239_: NAND2X1_17/Y ->   NOR3X1_5/B
   1242.4 ps  _242_:   NOR3X1_5/Y ->   BUFX2_11/A
   1323.8 ps   zero:   BUFX2_11/Y -> zero

Path input pin A[4] to output pin overflow delay 1271.6 ps
      0.0 ps      A[4]:              ->   XOR2X1_4/B
    312.8 ps     _216_:   XOR2X1_4/Y -> NAND2X1_13/B
    555.3 ps     _107_: NAND2X1_13/Y -> AOI21X1_15/C
    652.6 ps     _147_: AOI21X1_15/Y -> OAI21X1_37/A
    767.9 ps     _148_: OAI21X1_37/Y ->  NAND3X1_8/C
    879.7 ps     _156_:  NAND3X1_8/Y -> NAND2X1_16/B
    954.3 ps     _157_: NAND2X1_16/Y -> AOI21X1_16/C
   1042.3 ps     _158_: AOI21X1_16/Y -> AOI21X1_19/B
   1132.3 ps     _169_: AOI21X1_19/Y ->   NOR3X1_7/C
   1191.9 ps     _240_:   NOR3X1_7/Y ->    BUFX2_2/A
   1271.6 ps  overflow:    BUFX2_2/Y -> overflow

Path input pin A[4] to output pin negative delay 1232.27 ps
      0.0 ps      A[4]:              ->   XOR2X1_4/B
    312.8 ps     _216_:   XOR2X1_4/Y -> NAND2X1_13/B
    555.3 ps     _107_: NAND2X1_13/Y -> AOI21X1_15/C
    652.6 ps     _147_: AOI21X1_15/Y -> OAI21X1_37/A
    767.9 ps     _148_: OAI21X1_37/Y ->  NAND3X1_8/C
    879.7 ps     _156_:  NAND3X1_8/Y -> NAND2X1_16/B
    954.3 ps     _157_: NAND2X1_16/Y -> AOI21X1_16/C
   1042.3 ps     _158_: AOI21X1_16/Y -> NAND2X1_17/B
   1155.4 ps     _239_: NAND2X1_17/Y ->    BUFX2_1/A
   1232.3 ps  negative:    BUFX2_1/Y -> negative

Path input pin A[4] to output pin result[7] delay 1232.27 ps
      0.0 ps       A[4]:              ->   XOR2X1_4/B
    312.8 ps      _216_:   XOR2X1_4/Y -> NAND2X1_13/B
    555.3 ps      _107_: NAND2X1_13/Y -> AOI21X1_15/C
    652.6 ps      _147_: AOI21X1_15/Y -> OAI21X1_37/A
    767.9 ps      _148_: OAI21X1_37/Y ->  NAND3X1_8/C
    879.7 ps      _156_:  NAND3X1_8/Y -> NAND2X1_16/B
    954.3 ps      _157_: NAND2X1_16/Y -> AOI21X1_16/C
   1042.3 ps      _158_: AOI21X1_16/Y -> NAND2X1_17/B
   1155.4 ps      _239_: NAND2X1_17/Y ->   BUFX2_10/A
   1232.3 ps  result[7]:   BUFX2_10/Y -> result[7]

Path input pin A[4] to output pin result[6] delay 1138.15 ps
      0.0 ps       A[4]:              ->   XOR2X1_4/B
    312.8 ps      _216_:   XOR2X1_4/Y -> NAND2X1_13/B
    555.3 ps      _107_: NAND2X1_13/Y ->    INVX1_8/A
    642.1 ps      _130_:    INVX1_8/Y -> OAI21X1_31/C
    718.9 ps      _131_: OAI21X1_31/Y -> AOI21X1_13/B
    827.4 ps      _132_: AOI21X1_13/Y ->  NOR2X1_12/B
    895.1 ps      _133_:  NOR2X1_12/Y -> OAI21X1_32/C
    965.1 ps      _134_: OAI21X1_32/Y ->  NAND3X1_5/C
   1063.8 ps   _241__6_:  NAND3X1_5/Y ->    BUFX2_9/A
   1138.2 ps  result[6]:    BUFX2_9/Y -> result[6]

Path input pin A[1] to output pin result[5] delay 1132.7 ps
      0.0 ps       A[1]:              ->  NOR2X1_25/A
    147.8 ps      _203_:  NOR2X1_25/Y ->  OAI21X1_2/A
    339.3 ps       _39_:  OAI21X1_2/Y ->  NAND2X1_9/B
    481.1 ps       _63_:  NAND2X1_9/Y -> OAI21X1_12/A
    641.4 ps       _77_: OAI21X1_12/Y ->    INVX2_3/A
    749.1 ps       _78_:    INVX2_3/Y -> OAI21X1_21/A
    842.6 ps      _110_: OAI21X1_21/Y -> OAI21X1_25/A
    930.4 ps      _118_: OAI21X1_25/Y -> AOI21X1_10/C
   1013.7 ps      _119_: AOI21X1_10/Y ->    INVX1_6/A
   1064.5 ps   _241__5_:    INVX1_6/Y ->    BUFX2_8/A
   1132.7 ps  result[5]:    BUFX2_8/Y -> result[5]

Path input pin A[1] to output pin result[4] delay 1116.05 ps
      0.0 ps       A[1]:              ->  NOR2X1_25/A
    147.8 ps      _203_:  NOR2X1_25/Y ->  OAI21X1_2/A
    339.3 ps       _39_:  OAI21X1_2/Y ->  NAND2X1_9/B
    481.1 ps       _63_:  NAND2X1_9/Y -> OAI21X1_12/A
    641.4 ps       _77_: OAI21X1_12/Y ->    INVX2_3/A
    749.1 ps       _78_:    INVX2_3/Y ->   NOR2X1_6/B
    823.7 ps       _79_:   NOR2X1_6/Y -> OAI21X1_16/A
    910.1 ps       _93_: OAI21X1_16/Y ->   NOR2X1_8/B
    996.1 ps       _94_:   NOR2X1_8/Y ->    INVX1_5/A
   1047.7 ps   _241__4_:    INVX1_5/Y ->    BUFX2_7/A
   1116.0 ps  result[4]:    BUFX2_7/Y -> result[4]

Path input pin opcode[3] to output pin result[1] delay 970.986 ps
      0.0 ps  opcode[3]:              ->   INVX1_19/A
     56.0 ps      _238_:   INVX1_19/Y -> NAND2X1_24/B
    196.1 ps        _0_: NAND2X1_24/Y ->  NOR2X1_38/B
    488.3 ps        _2_:  NOR2X1_38/Y -> NAND2X1_26/B
    620.8 ps        _8_: NAND2X1_26/Y -> NAND3X1_15/B
    728.2 ps       _10_: NAND3X1_15/Y ->   NOR3X1_8/A
    847.1 ps       _29_:   NOR3X1_8/Y ->   INVX1_20/A
    902.1 ps   _241__1_:   INVX1_20/Y ->    BUFX2_4/A
    971.0 ps  result[1]:    BUFX2_4/Y -> result[1]

Path input pin A[1] to output pin result[0] delay 951.777 ps
      0.0 ps       A[1]:              ->  NOR2X1_25/A
    147.8 ps      _203_:  NOR2X1_25/Y ->  OAI22X1_3/D
    335.6 ps      _204_:  OAI22X1_3/Y -> AOI21X1_22/B
    464.0 ps      _212_: AOI21X1_22/Y ->  NOR2X1_28/B
    658.1 ps      _213_:  NOR2X1_28/Y ->  NOR2X1_31/A
    749.4 ps      _219_:  NOR2X1_31/Y -> OAI21X1_48/A
    861.4 ps   _241__0_: OAI21X1_48/Y ->    BUFX2_3/A
    951.8 ps  result[0]:    BUFX2_3/Y -> result[0]

Path input pin opcode[3] to output pin result[3] delay 947.71 ps
      0.0 ps  opcode[3]:              ->   INVX1_19/A
     56.0 ps      _238_:   INVX1_19/Y -> NAND2X1_24/B
    196.1 ps        _0_: NAND2X1_24/Y ->  NOR2X1_38/B
    488.3 ps        _2_:  NOR2X1_38/Y ->  AOI22X1_3/B
    614.8 ps       _67_:  AOI22X1_3/Y ->  NAND3X1_4/B
    719.1 ps       _70_:  NAND3X1_4/Y ->  AOI21X1_4/C
    783.4 ps       _71_:  AOI21X1_4/Y ->  OAI21X1_9/C
    872.5 ps   _241__3_:  OAI21X1_9/Y ->    BUFX2_6/A
    947.7 ps  result[3]:    BUFX2_6/Y -> result[3]

Path input pin opcode[3] to output pin result[2] delay 934.975 ps
      0.0 ps  opcode[3]:              ->   INVX1_19/A
     56.0 ps      _238_:   INVX1_19/Y -> NAND2X1_24/B
    196.1 ps        _0_: NAND2X1_24/Y ->  NOR2X1_38/B
    488.3 ps        _2_:  NOR2X1_38/Y ->  AOI22X1_1/B
    608.4 ps       _45_:  AOI22X1_1/Y ->  OAI21X1_4/C
    701.9 ps       _46_:  OAI21X1_4/Y ->   NOR3X1_1/C
    800.4 ps       _51_:   NOR3X1_1/Y ->  NAND2X1_5/B
    865.4 ps   _241__2_:  NAND2X1_5/Y ->    BUFX2_5/A
    935.0 ps  result[2]:    BUFX2_5/Y -> result[2]

-----------------------------------------

Number of paths analyzed:  11

Top 11 minimum delay paths:
Path input pin A[7] to output pin overflow delay 233.785 ps
      0.0 ps      A[7]:            -> NOR3X1_6/B
     84.8 ps     _167_: NOR3X1_6/Y -> NOR3X1_7/A
    164.0 ps     _240_: NOR3X1_7/Y ->  BUFX2_2/A
    233.8 ps  overflow:  BUFX2_2/Y -> overflow

Path input pin B[1] to output pin result[2] delay 283.375 ps
      0.0 ps       B[1]:              -> OAI21X1_52/B
     66.9 ps       _30_: OAI21X1_52/Y ->  OAI21X1_1/A
    149.2 ps       _38_:  OAI21X1_1/Y ->  NAND2X1_5/A
    214.3 ps   _241__2_:  NAND2X1_5/Y ->    BUFX2_5/A
    283.4 ps  result[2]:    BUFX2_5/Y -> result[2]

Path input pin A[2] to output pin result[3] delay 309.337 ps
      0.0 ps       A[2]:             -> AOI22X1_5/C
     62.1 ps       _69_: AOI22X1_5/Y -> NAND3X1_4/A
    115.4 ps       _70_: NAND3X1_4/Y -> AOI21X1_4/C
    172.5 ps       _71_: AOI21X1_4/Y -> OAI21X1_9/C
    238.8 ps   _241__3_: OAI21X1_9/Y ->   BUFX2_6/A
    309.3 ps  result[3]:   BUFX2_6/Y -> result[3]

Path input pin A[1] to output pin result[0] delay 318.405 ps
      0.0 ps       A[1]:              -> AOI22X1_12/B
     71.7 ps        _3_: AOI22X1_12/Y -> OAI21X1_47/C
    121.4 ps        _4_: OAI21X1_47/Y ->  NOR2X1_39/A
    182.2 ps        _5_:  NOR2X1_39/Y -> OAI21X1_48/C
    248.0 ps   _241__0_: OAI21X1_48/Y ->    BUFX2_3/A
    318.4 ps  result[0]:    BUFX2_3/Y -> result[0]

Path input pin A[2] to output pin result[1] delay 321.472 ps
      0.0 ps       A[2]:              -> NAND2X1_29/A
     53.1 ps       _15_: NAND2X1_29/Y -> NAND3X1_16/A
    111.7 ps       _16_: NAND3X1_16/Y ->   NOR3X1_8/B
    212.1 ps       _29_:   NOR3X1_8/Y ->   INVX1_20/A
    253.6 ps   _241__1_:   INVX1_20/Y ->    BUFX2_4/A
    321.5 ps  result[1]:    BUFX2_4/Y -> result[1]

Path input pin A[5] to output pin result[6] delay 322.723 ps
      0.0 ps       A[5]:              -> AOI21X1_14/A
     71.4 ps      _139_: AOI21X1_14/Y -> OAI21X1_34/C
    121.5 ps      _140_: OAI21X1_34/Y ->  NOR2X1_13/B
    182.7 ps      _141_:  NOR2X1_13/Y ->  NAND3X1_5/B
    252.0 ps   _241__6_:  NAND3X1_5/Y ->    BUFX2_9/A
    322.7 ps  result[6]:    BUFX2_9/Y -> result[6]

Path input pin A[5] to output pin zero delay 400.62 ps
      0.0 ps      A[5]:              -> AOI21X1_14/A
     71.4 ps     _139_: AOI21X1_14/Y -> OAI21X1_34/C
    121.5 ps     _140_: OAI21X1_34/Y ->  NOR2X1_13/B
    182.7 ps     _141_:  NOR2X1_13/Y ->  NAND3X1_5/B
    252.0 ps  _241__6_:  NAND3X1_5/Y ->   NOR3X1_5/A
    330.9 ps     _242_:   NOR3X1_5/Y ->   BUFX2_11/A
    400.6 ps      zero:   BUFX2_11/Y -> zero

Path input pin B[6] to output pin result[7] delay 403.229 ps
      0.0 ps       B[6]:              ->   INVX1_13/A
     64.4 ps      _189_:   INVX1_13/Y -> OAI21X1_38/A
    133.7 ps      _149_: OAI21X1_38/Y -> AOI21X1_16/A
    243.8 ps      _158_: AOI21X1_16/Y -> NAND2X1_17/B
    329.3 ps      _239_: NAND2X1_17/Y ->   BUFX2_10/A
    403.2 ps  result[7]:   BUFX2_10/Y -> result[7]

Path input pin B[6] to output pin negative delay 403.229 ps
      0.0 ps      B[6]:              ->   INVX1_13/A
     64.4 ps     _189_:   INVX1_13/Y -> OAI21X1_38/A
    133.7 ps     _149_: OAI21X1_38/Y -> AOI21X1_16/A
    243.8 ps     _158_: AOI21X1_16/Y -> NAND2X1_17/B
    329.3 ps     _239_: NAND2X1_17/Y ->    BUFX2_1/A
    403.2 ps  negative:    BUFX2_1/Y -> negative

Path input pin A[3] to output pin result[4] delay 404.885 ps
      0.0 ps       A[3]:              ->  AOI22X1_7/C
     57.6 ps       _90_:  AOI22X1_7/Y -> OAI21X1_15/C
    108.0 ps       _91_: OAI21X1_15/Y ->   NOR2X1_7/A
    169.1 ps       _92_:   NOR2X1_7/Y -> OAI21X1_16/C
    218.8 ps       _93_: OAI21X1_16/Y ->   NOR2X1_8/B
    297.0 ps       _94_:   NOR2X1_8/Y ->    INVX1_5/A
    337.4 ps   _241__4_:    INVX1_5/Y ->    BUFX2_7/A
    404.9 ps  result[4]:    BUFX2_7/Y -> result[4]

Path input pin B[4] to output pin result[5] delay 419.123 ps
      0.0 ps       B[4]:              ->    INVX2_8/A
     51.0 ps      _173_:    INVX2_8/Y -> OAI21X1_20/A
    114.7 ps      _105_: OAI21X1_20/Y ->  AOI21X1_8/C
    181.8 ps      _106_:  AOI21X1_8/Y -> OAI21X1_25/B
    237.6 ps      _118_: OAI21X1_25/Y -> AOI21X1_10/C
    311.9 ps      _119_: AOI21X1_10/Y ->    INVX1_6/A
    351.9 ps   _241__5_:    INVX1_6/Y ->    BUFX2_8/A
    419.1 ps  result[5]:    BUFX2_8/Y -> result[5]

-----------------------------------------

