/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bmisc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 3:16p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_bmisc.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 3:16p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_BMISC_H__
#define BCHP_BMISC_H__

/***************************************************************************
 *BMISC - BVN Back Control Registers
 ***************************************************************************/
#define BCHP_BMISC_SW_INIT                       0x00648400 /* BVN Back Soft Init */
#define BCHP_BMISC_TEST_PORT_SEL                 0x00648404 /* BVN Back Test Port Select */
#define BCHP_BMISC_TEST_PORT_DATA                0x00648408 /* BVN Back Test Port Status */
#define BCHP_BMISC_BVNB_CLOCK_CTRL               0x00648418 /* BVN Back clock control register */
#define BCHP_BMISC_SCRATCH_0                     0x0064841c /* Scratch Register */

/***************************************************************************
 *SW_INIT - BVN Back Soft Init
 ***************************************************************************/
/* BMISC :: SW_INIT :: reserved0 [31:22] */
#define BCHP_BMISC_SW_INIT_reserved0_MASK                          0xffc00000
#define BCHP_BMISC_SW_INIT_reserved0_SHIFT                         22

/* BMISC :: SW_INIT :: GFD_5 [21:21] */
#define BCHP_BMISC_SW_INIT_GFD_5_MASK                              0x00200000
#define BCHP_BMISC_SW_INIT_GFD_5_SHIFT                             21
#define BCHP_BMISC_SW_INIT_GFD_5_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: GFD_4 [20:20] */
#define BCHP_BMISC_SW_INIT_GFD_4_MASK                              0x00100000
#define BCHP_BMISC_SW_INIT_GFD_4_SHIFT                             20
#define BCHP_BMISC_SW_INIT_GFD_4_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: GFD_3 [19:19] */
#define BCHP_BMISC_SW_INIT_GFD_3_MASK                              0x00080000
#define BCHP_BMISC_SW_INIT_GFD_3_SHIFT                             19
#define BCHP_BMISC_SW_INIT_GFD_3_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: GFD_2 [18:18] */
#define BCHP_BMISC_SW_INIT_GFD_2_MASK                              0x00040000
#define BCHP_BMISC_SW_INIT_GFD_2_SHIFT                             18
#define BCHP_BMISC_SW_INIT_GFD_2_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: GFD_1 [17:17] */
#define BCHP_BMISC_SW_INIT_GFD_1_MASK                              0x00020000
#define BCHP_BMISC_SW_INIT_GFD_1_SHIFT                             17
#define BCHP_BMISC_SW_INIT_GFD_1_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: GFD_0 [16:16] */
#define BCHP_BMISC_SW_INIT_GFD_0_MASK                              0x00010000
#define BCHP_BMISC_SW_INIT_GFD_0_SHIFT                             16
#define BCHP_BMISC_SW_INIT_GFD_0_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: reserved1 [15:14] */
#define BCHP_BMISC_SW_INIT_reserved1_MASK                          0x0000c000
#define BCHP_BMISC_SW_INIT_reserved1_SHIFT                         14

/* BMISC :: SW_INIT :: CMP_5 [13:13] */
#define BCHP_BMISC_SW_INIT_CMP_5_MASK                              0x00002000
#define BCHP_BMISC_SW_INIT_CMP_5_SHIFT                             13
#define BCHP_BMISC_SW_INIT_CMP_5_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CMP_4 [12:12] */
#define BCHP_BMISC_SW_INIT_CMP_4_MASK                              0x00001000
#define BCHP_BMISC_SW_INIT_CMP_4_SHIFT                             12
#define BCHP_BMISC_SW_INIT_CMP_4_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CMP_3 [11:11] */
#define BCHP_BMISC_SW_INIT_CMP_3_MASK                              0x00000800
#define BCHP_BMISC_SW_INIT_CMP_3_SHIFT                             11
#define BCHP_BMISC_SW_INIT_CMP_3_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CMP_2 [10:10] */
#define BCHP_BMISC_SW_INIT_CMP_2_MASK                              0x00000400
#define BCHP_BMISC_SW_INIT_CMP_2_SHIFT                             10
#define BCHP_BMISC_SW_INIT_CMP_2_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CMP_1 [09:09] */
#define BCHP_BMISC_SW_INIT_CMP_1_MASK                              0x00000200
#define BCHP_BMISC_SW_INIT_CMP_1_SHIFT                             9
#define BCHP_BMISC_SW_INIT_CMP_1_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CMP_0 [08:08] */
#define BCHP_BMISC_SW_INIT_CMP_0_MASK                              0x00000100
#define BCHP_BMISC_SW_INIT_CMP_0_SHIFT                             8
#define BCHP_BMISC_SW_INIT_CMP_0_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_SCB1_BUF [07:07] */
#define BCHP_BMISC_SW_INIT_CAP_SCB1_BUF_MASK                       0x00000080
#define BCHP_BMISC_SW_INIT_CAP_SCB1_BUF_SHIFT                      7
#define BCHP_BMISC_SW_INIT_CAP_SCB1_BUF_DEFAULT                    0x00000000

/* BMISC :: SW_INIT :: CAP_SCB0_BUF [06:06] */
#define BCHP_BMISC_SW_INIT_CAP_SCB0_BUF_MASK                       0x00000040
#define BCHP_BMISC_SW_INIT_CAP_SCB0_BUF_SHIFT                      6
#define BCHP_BMISC_SW_INIT_CAP_SCB0_BUF_DEFAULT                    0x00000000

/* BMISC :: SW_INIT :: CAP_5 [05:05] */
#define BCHP_BMISC_SW_INIT_CAP_5_MASK                              0x00000020
#define BCHP_BMISC_SW_INIT_CAP_5_SHIFT                             5
#define BCHP_BMISC_SW_INIT_CAP_5_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_4 [04:04] */
#define BCHP_BMISC_SW_INIT_CAP_4_MASK                              0x00000010
#define BCHP_BMISC_SW_INIT_CAP_4_SHIFT                             4
#define BCHP_BMISC_SW_INIT_CAP_4_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_3 [03:03] */
#define BCHP_BMISC_SW_INIT_CAP_3_MASK                              0x00000008
#define BCHP_BMISC_SW_INIT_CAP_3_SHIFT                             3
#define BCHP_BMISC_SW_INIT_CAP_3_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_2 [02:02] */
#define BCHP_BMISC_SW_INIT_CAP_2_MASK                              0x00000004
#define BCHP_BMISC_SW_INIT_CAP_2_SHIFT                             2
#define BCHP_BMISC_SW_INIT_CAP_2_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_1 [01:01] */
#define BCHP_BMISC_SW_INIT_CAP_1_MASK                              0x00000002
#define BCHP_BMISC_SW_INIT_CAP_1_SHIFT                             1
#define BCHP_BMISC_SW_INIT_CAP_1_DEFAULT                           0x00000000

/* BMISC :: SW_INIT :: CAP_0 [00:00] */
#define BCHP_BMISC_SW_INIT_CAP_0_MASK                              0x00000001
#define BCHP_BMISC_SW_INIT_CAP_0_SHIFT                             0
#define BCHP_BMISC_SW_INIT_CAP_0_DEFAULT                           0x00000000

/***************************************************************************
 *TEST_PORT_SEL - BVN Back Test Port Select
 ***************************************************************************/
/* BMISC :: TEST_PORT_SEL :: reserved0 [31:04] */
#define BCHP_BMISC_TEST_PORT_SEL_reserved0_MASK                    0xfffffff0
#define BCHP_BMISC_TEST_PORT_SEL_reserved0_SHIFT                   4

/* BMISC :: TEST_PORT_SEL :: BVNE_TP_OUT_SEL [03:03] */
#define BCHP_BMISC_TEST_PORT_SEL_BVNE_TP_OUT_SEL_MASK              0x00000008
#define BCHP_BMISC_TEST_PORT_SEL_BVNE_TP_OUT_SEL_SHIFT             3
#define BCHP_BMISC_TEST_PORT_SEL_BVNE_TP_OUT_SEL_DEFAULT           0x00000000

/* BMISC :: TEST_PORT_SEL :: TEST_PORT_SEL [02:00] */
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_MASK                0x00000007
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_SHIFT               0
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_DEFAULT             0x00000000
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_5            5
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_4            4
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_3            3
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_2            2
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_1            1
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_0            0

/***************************************************************************
 *TEST_PORT_DATA - BVN Back Test Port Status
 ***************************************************************************/
/* BMISC :: TEST_PORT_DATA :: TEST_PORT_DATA [31:00] */
#define BCHP_BMISC_TEST_PORT_DATA_TEST_PORT_DATA_MASK              0xffffffff
#define BCHP_BMISC_TEST_PORT_DATA_TEST_PORT_DATA_SHIFT             0
#define BCHP_BMISC_TEST_PORT_DATA_TEST_PORT_DATA_DEFAULT           0x00000000

/***************************************************************************
 *BVNB_CLOCK_CTRL - BVN Back clock control register
 ***************************************************************************/
/* BMISC :: BVNB_CLOCK_CTRL :: reserved0 [31:01] */
#define BCHP_BMISC_BVNB_CLOCK_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_BMISC_BVNB_CLOCK_CTRL_reserved0_SHIFT                 1

/* BMISC :: BVNB_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_BMISC_BVNB_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK          0x00000001
#define BCHP_BMISC_BVNB_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT         0
#define BCHP_BMISC_BVNB_CLOCK_CTRL_CLK_FREE_RUN_MODE_DEFAULT       0x00000000

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* BMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_BMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_BMISC_SCRATCH_0_VALUE_SHIFT                           0
#define BCHP_BMISC_SCRATCH_0_VALUE_DEFAULT                         0x00000000

#endif /* #ifndef BCHP_BMISC_H__ */

/* End of File */
