{C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSubScratchCircuit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSubScratchCircuit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_23_22_AddSubScratchCircuit
-- Compiling architecture arch of Shameem_03_23_22_AddSubScratchCircuit

} {} {}} {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_DataMemory.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_DataMemory.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity Shameem_03_23_22_DataMemory
-- Compiling architecture SYN of Shameem_03_23_22_DataMemory

} {} {}} {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSubScratch.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSubScratch.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_23_22_AddSubScratch
-- Compiling architecture Behavioural of Shameem_03_23_22_AddSubScratch

} {} {}} {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSub.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_AddSub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_23_22_AddSub
-- Compiling architecture Behavioural of Shameem_03_23_22_AddSub

} {} {}} {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_Adderk.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_Adderk.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity Shameem_03_23_22_Adderk
-- Compiling architecture Behavioural of Shameem_03_23_22_Adderk

} {} {}} {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_Mux2to1.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_AddSubScratchCircuit/Shameem_03_23_22_Mux2to1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03_23_22_Mux2to1
-- Compiling architecture Behavioural of Shameem_03_23_22_Mux2to1

} {} {}}
