
Uni-module.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  00001bb8  00001c6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bb8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000228  00800120  00800120  00001c8c  2**0
                  ALLOC
  3 .eeprom       00000032  00810000  00810000  00001c8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001cbe  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001cf0  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000260  00000000  00000000  00001d30  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002fe8  00000000  00000000  00001f90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000d3e  00000000  00000000  00004f78  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002c1e  00000000  00000000  00005cb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007c0  00000000  00000000  000088d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000c7f2  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000244c  00000000  00000000  00015886  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001f8  00000000  00000000  00017cd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000511f  00000000  00000000  00017eca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	88 c0       	rjmp	.+272    	; 0x112 <__ctors_end>
       2:	00 00       	nop
       4:	a3 c0       	rjmp	.+326    	; 0x14c <__bad_interrupt>
       6:	00 00       	nop
       8:	a1 c0       	rjmp	.+322    	; 0x14c <__bad_interrupt>
       a:	00 00       	nop
       c:	9f c0       	rjmp	.+318    	; 0x14c <__bad_interrupt>
       e:	00 00       	nop
      10:	9d c0       	rjmp	.+314    	; 0x14c <__bad_interrupt>
      12:	00 00       	nop
      14:	9b c0       	rjmp	.+310    	; 0x14c <__bad_interrupt>
      16:	00 00       	nop
      18:	99 c0       	rjmp	.+306    	; 0x14c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	97 c0       	rjmp	.+302    	; 0x14c <__bad_interrupt>
      1e:	00 00       	nop
      20:	95 c0       	rjmp	.+298    	; 0x14c <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c0       	rjmp	.+294    	; 0x14c <__bad_interrupt>
      26:	00 00       	nop
      28:	91 c0       	rjmp	.+290    	; 0x14c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8f c0       	rjmp	.+286    	; 0x14c <__bad_interrupt>
      2e:	00 00       	nop
      30:	08 c4       	rjmp	.+2064   	; 0x842 <__vector_12>
      32:	00 00       	nop
      34:	10 c4       	rjmp	.+2080   	; 0x856 <__vector_13>
      36:	00 00       	nop
      38:	fa c3       	rjmp	.+2036   	; 0x82e <__vector_14>
      3a:	00 00       	nop
      3c:	e1 c3       	rjmp	.+1986   	; 0x800 <__vector_15>
      3e:	00 00       	nop
      40:	85 c0       	rjmp	.+266    	; 0x14c <__bad_interrupt>
      42:	00 00       	nop
      44:	83 c0       	rjmp	.+262    	; 0x14c <__bad_interrupt>
      46:	00 00       	nop
      48:	0c 94 9a 08 	jmp	0x1134	; 0x1134 <__vector_18>
      4c:	7f c0       	rjmp	.+254    	; 0x14c <__bad_interrupt>
      4e:	00 00       	nop
      50:	0c c4       	rjmp	.+2072   	; 0x86a <__vector_20>
      52:	00 00       	nop
      54:	7b c0       	rjmp	.+246    	; 0x14c <__bad_interrupt>
      56:	00 00       	nop
      58:	0c 94 4c 0d 	jmp	0x1a98	; 0x1a98 <__vector_22>
      5c:	0c 94 56 0d 	jmp	0x1aac	; 0x1aac <__vector_23>
      60:	75 c0       	rjmp	.+234    	; 0x14c <__bad_interrupt>
      62:	00 00       	nop
      64:	73 c0       	rjmp	.+230    	; 0x14c <__bad_interrupt>
      66:	00 00       	nop
      68:	71 c0       	rjmp	.+226    	; 0x14c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	1a c6       	rjmp	.+3124   	; 0xca2 <__vector_27>
      6e:	00 00       	nop
      70:	6d c0       	rjmp	.+218    	; 0x14c <__bad_interrupt>
      72:	00 00       	nop
      74:	6b c0       	rjmp	.+214    	; 0x14c <__bad_interrupt>
      76:	00 00       	nop
      78:	69 c0       	rjmp	.+210    	; 0x14c <__bad_interrupt>
	...

0000007c <__trampolines_end>:
      7c:	45 45       	sbci	r20, 0x55	; 85
      7e:	50 52       	subi	r21, 0x20	; 32
      80:	4f 4d       	sbci	r20, 0xDF	; 223
      82:	20 77       	andi	r18, 0x70	; 112
      84:	72 69       	ori	r23, 0x92	; 146
      86:	74 65       	ori	r23, 0x54	; 84
      88:	20 66       	ori	r18, 0x60	; 96
      8a:	61 69       	ori	r22, 0x91	; 145
      8c:	6c 65       	ori	r22, 0x5C	; 92
      8e:	64 0a       	sbc	r6, r20
	...

00000091 <__c.2062>:
      91:	45 45 50 52 4f 4d 20 77 72 69 74 65 20 43 52 43     EEPROM write CRC
      a1:	20 6d 69 73 73 6d 61 74 63 68 20 2d 20 72 65 74      missmatch - ret
      b1:	72 69 6e 67 0a 00                                   ring..

000000b7 <__c.2060>:
      b7:	45 45 50 52 4f 4d 20 77 72 69 74 65 20 6f 6b 0a     EEPROM write ok.
	...

000000c8 <__c.2043>:
      c8:	45 45 50 52 4f 4d 20 72 65 61 64 20 66 61 69 6c     EEPROM read fail
      d8:	65 64 0a 00                                         ed..

000000dc <__c.2038>:
      dc:	45 45 50 52 4f 4d 20 72 65 61 64 20 43 52 43 20     EEPROM read CRC 
      ec:	6d 69 73 73 6d 61 74 63 68 20 2d 20 72 65 74 72     missmatch - retr
      fc:	69 6e 67 0a 00                                      ing..

00000101 <__c.2036>:
     101:	45 45 50 52 4f 4d 20 72 65 61 64 20 6f 6b 0a 00     EEPROM read ok..
	...

00000112 <__ctors_end>:
     112:	11 24       	eor	r1, r1
     114:	1f be       	out	0x3f, r1	; 63
     116:	cf ef       	ldi	r28, 0xFF	; 255
     118:	d8 e0       	ldi	r29, 0x08	; 8
     11a:	de bf       	out	0x3e, r29	; 62
     11c:	cd bf       	out	0x3d, r28	; 61

0000011e <__do_copy_data>:
     11e:	11 e0       	ldi	r17, 0x01	; 1
     120:	a0 e0       	ldi	r26, 0x00	; 0
     122:	b1 e0       	ldi	r27, 0x01	; 1
     124:	e8 eb       	ldi	r30, 0xB8	; 184
     126:	fb e1       	ldi	r31, 0x1B	; 27
     128:	02 c0       	rjmp	.+4      	; 0x12e <__do_copy_data+0x10>
     12a:	05 90       	lpm	r0, Z+
     12c:	0d 92       	st	X+, r0
     12e:	a0 32       	cpi	r26, 0x20	; 32
     130:	b1 07       	cpc	r27, r17
     132:	d9 f7       	brne	.-10     	; 0x12a <__do_copy_data+0xc>

00000134 <__do_clear_bss>:
     134:	23 e0       	ldi	r18, 0x03	; 3
     136:	a0 e2       	ldi	r26, 0x20	; 32
     138:	b1 e0       	ldi	r27, 0x01	; 1
     13a:	01 c0       	rjmp	.+2      	; 0x13e <.do_clear_bss_start>

0000013c <.do_clear_bss_loop>:
     13c:	1d 92       	st	X+, r1

0000013e <.do_clear_bss_start>:
     13e:	a8 34       	cpi	r26, 0x48	; 72
     140:	b2 07       	cpc	r27, r18
     142:	e1 f7       	brne	.-8      	; 0x13c <.do_clear_bss_loop>
     144:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <main>
     148:	0c 94 da 0d 	jmp	0x1bb4	; 0x1bb4 <_exit>

0000014c <__bad_interrupt>:
     14c:	59 cf       	rjmp	.-334    	; 0x0 <__vectors>

0000014e <ds18b20crc8>:
	//Poor DS18B20 feels better then...
	*port |= mask;
	*direction |= mask;

	return DS18B20_ERROR_OK;
}
     14e:	66 23       	and	r22, r22
     150:	d1 f0       	breq	.+52     	; 0x186 <ds18b20crc8+0x38>
     152:	fc 01       	movw	r30, r24
     154:	2f ef       	ldi	r18, 0xFF	; 255
     156:	26 0f       	add	r18, r22
     158:	30 e0       	ldi	r19, 0x00	; 0
     15a:	2f 5f       	subi	r18, 0xFF	; 255
     15c:	3f 4f       	sbci	r19, 0xFF	; 255
     15e:	bc 01       	movw	r22, r24
     160:	62 0f       	add	r22, r18
     162:	73 1f       	adc	r23, r19
     164:	80 e0       	ldi	r24, 0x00	; 0
     166:	58 e0       	ldi	r21, 0x08	; 8
     168:	4c e8       	ldi	r20, 0x8C	; 140
     16a:	21 91       	ld	r18, Z+
     16c:	95 2f       	mov	r25, r21
     16e:	32 2f       	mov	r19, r18
     170:	38 27       	eor	r19, r24
     172:	86 95       	lsr	r24
     174:	30 fd       	sbrc	r19, 0
     176:	84 27       	eor	r24, r20
     178:	26 95       	lsr	r18
     17a:	91 50       	subi	r25, 0x01	; 1
     17c:	c1 f7       	brne	.-16     	; 0x16e <ds18b20crc8+0x20>
     17e:	e6 17       	cp	r30, r22
     180:	f7 07       	cpc	r31, r23
     182:	99 f7       	brne	.-26     	; 0x16a <ds18b20crc8+0x1c>
     184:	08 95       	ret
     186:	80 e0       	ldi	r24, 0x00	; 0
     188:	08 95       	ret

0000018a <ds18b20match>:
     18a:	7f 92       	push	r7
     18c:	8f 92       	push	r8
     18e:	9f 92       	push	r9
     190:	af 92       	push	r10
     192:	bf 92       	push	r11
     194:	cf 92       	push	r12
     196:	df 92       	push	r13
     198:	ef 92       	push	r14
     19a:	ff 92       	push	r15
     19c:	0f 93       	push	r16
     19e:	1f 93       	push	r17
     1a0:	cf 93       	push	r28
     1a2:	df 93       	push	r29
     1a4:	7c 01       	movw	r14, r24
     1a6:	6b 01       	movw	r12, r22
     1a8:	5a 01       	movw	r10, r20
     1aa:	72 2e       	mov	r7, r18
     1ac:	48 01       	movw	r8, r16
     1ae:	01 2b       	or	r16, r17
     1b0:	19 f4       	brne	.+6      	; 0x1b8 <ds18b20match+0x2e>
     1b2:	0c ec       	ldi	r16, 0xCC	; 204
     1b4:	4b d2       	rcall	.+1174   	; 0x64c <onewireWrite>
     1b6:	0f c0       	rjmp	.+30     	; 0x1d6 <ds18b20match+0x4c>
     1b8:	05 e5       	ldi	r16, 0x55	; 85
     1ba:	48 d2       	rcall	.+1168   	; 0x64c <onewireWrite>
     1bc:	e4 01       	movw	r28, r8
     1be:	88 e0       	ldi	r24, 0x08	; 8
     1c0:	88 0e       	add	r8, r24
     1c2:	91 1c       	adc	r9, r1
     1c4:	09 91       	ld	r16, Y+
     1c6:	27 2d       	mov	r18, r7
     1c8:	a5 01       	movw	r20, r10
     1ca:	b6 01       	movw	r22, r12
     1cc:	c7 01       	movw	r24, r14
     1ce:	3e d2       	rcall	.+1148   	; 0x64c <onewireWrite>
     1d0:	c8 15       	cp	r28, r8
     1d2:	d9 05       	cpc	r29, r9
     1d4:	b9 f7       	brne	.-18     	; 0x1c4 <ds18b20match+0x3a>
     1d6:	df 91       	pop	r29
     1d8:	cf 91       	pop	r28
     1da:	1f 91       	pop	r17
     1dc:	0f 91       	pop	r16
     1de:	ff 90       	pop	r15
     1e0:	ef 90       	pop	r14
     1e2:	df 90       	pop	r13
     1e4:	cf 90       	pop	r12
     1e6:	bf 90       	pop	r11
     1e8:	af 90       	pop	r10
     1ea:	9f 90       	pop	r9
     1ec:	8f 90       	pop	r8
     1ee:	7f 90       	pop	r7
     1f0:	08 95       	ret

000001f2 <ds18b20_init>:
     1f2:	cf 93       	push	r28
     1f4:	c8 2f       	mov	r28, r24
     1f6:	80 ff       	sbrs	r24, 0
     1f8:	0b c0       	rjmp	.+22     	; 0x210 <ds18b20_init+0x1e>
     1fa:	81 e0       	ldi	r24, 0x01	; 1
     1fc:	80 93 d1 01 	sts	0x01D1, r24	; 0x8001d1 <temp_state>
     200:	20 e8       	ldi	r18, 0x80	; 128
     202:	43 e2       	ldi	r20, 0x23	; 35
     204:	50 e0       	ldi	r21, 0x00	; 0
     206:	64 e2       	ldi	r22, 0x24	; 36
     208:	70 e0       	ldi	r23, 0x00	; 0
     20a:	85 e2       	ldi	r24, 0x25	; 37
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	e2 d1       	rcall	.+964    	; 0x5d4 <onewireInit>
     210:	c1 ff       	sbrs	r28, 1
     212:	0b c0       	rjmp	.+22     	; 0x22a <ds18b20_init+0x38>
     214:	81 e0       	ldi	r24, 0x01	; 1
     216:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <temp_state+0x1>
     21a:	20 e2       	ldi	r18, 0x20	; 32
     21c:	43 e2       	ldi	r20, 0x23	; 35
     21e:	50 e0       	ldi	r21, 0x00	; 0
     220:	64 e2       	ldi	r22, 0x24	; 36
     222:	70 e0       	ldi	r23, 0x00	; 0
     224:	85 e2       	ldi	r24, 0x25	; 37
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	d5 d1       	rcall	.+938    	; 0x5d4 <onewireInit>
     22a:	c2 ff       	sbrs	r28, 2
     22c:	0b c0       	rjmp	.+22     	; 0x244 <ds18b20_init+0x52>
     22e:	81 e0       	ldi	r24, 0x01	; 1
     230:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <temp_state+0x2>
     234:	20 e4       	ldi	r18, 0x40	; 64
     236:	46 e2       	ldi	r20, 0x26	; 38
     238:	50 e0       	ldi	r21, 0x00	; 0
     23a:	67 e2       	ldi	r22, 0x27	; 39
     23c:	70 e0       	ldi	r23, 0x00	; 0
     23e:	88 e2       	ldi	r24, 0x28	; 40
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	c8 d1       	rcall	.+912    	; 0x5d4 <onewireInit>
     244:	c3 ff       	sbrs	r28, 3
     246:	0b c0       	rjmp	.+22     	; 0x25e <ds18b20_init+0x6c>
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	80 93 d4 01 	sts	0x01D4, r24	; 0x8001d4 <temp_state+0x3>
     24e:	20 e2       	ldi	r18, 0x20	; 32
     250:	46 e2       	ldi	r20, 0x26	; 38
     252:	50 e0       	ldi	r21, 0x00	; 0
     254:	67 e2       	ldi	r22, 0x27	; 39
     256:	70 e0       	ldi	r23, 0x00	; 0
     258:	88 e2       	ldi	r24, 0x28	; 40
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	bb d1       	rcall	.+886    	; 0x5d4 <onewireInit>
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <ds18b20convert>:
     262:	bf 92       	push	r11
     264:	cf 92       	push	r12
     266:	df 92       	push	r13
     268:	ef 92       	push	r14
     26a:	ff 92       	push	r15
     26c:	0f 93       	push	r16
     26e:	1f 93       	push	r17
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	ec 01       	movw	r28, r24
     276:	7b 01       	movw	r14, r22
     278:	6a 01       	movw	r12, r20
     27a:	b2 2e       	mov	r11, r18
     27c:	ab d1       	rcall	.+854    	; 0x5d4 <onewireInit>
     27e:	81 30       	cpi	r24, 0x01	; 1
     280:	61 f0       	breq	.+24     	; 0x29a <ds18b20convert+0x38>
     282:	2b 2d       	mov	r18, r11
     284:	a6 01       	movw	r20, r12
     286:	b7 01       	movw	r22, r14
     288:	ce 01       	movw	r24, r28
     28a:	7f df       	rcall	.-258    	; 0x18a <ds18b20match>
     28c:	04 e4       	ldi	r16, 0x44	; 68
     28e:	2b 2d       	mov	r18, r11
     290:	a6 01       	movw	r20, r12
     292:	b7 01       	movw	r22, r14
     294:	ce 01       	movw	r24, r28
     296:	da d1       	rcall	.+948    	; 0x64c <onewireWrite>
     298:	80 e0       	ldi	r24, 0x00	; 0
     29a:	df 91       	pop	r29
     29c:	cf 91       	pop	r28
     29e:	1f 91       	pop	r17
     2a0:	0f 91       	pop	r16
     2a2:	ff 90       	pop	r15
     2a4:	ef 90       	pop	r14
     2a6:	df 90       	pop	r13
     2a8:	cf 90       	pop	r12
     2aa:	bf 90       	pop	r11
     2ac:	08 95       	ret

000002ae <ds18b20rsp>:
     2ae:	7f 92       	push	r7
     2b0:	8f 92       	push	r8
     2b2:	9f 92       	push	r9
     2b4:	af 92       	push	r10
     2b6:	bf 92       	push	r11
     2b8:	cf 92       	push	r12
     2ba:	df 92       	push	r13
     2bc:	ef 92       	push	r14
     2be:	ff 92       	push	r15
     2c0:	0f 93       	push	r16
     2c2:	1f 93       	push	r17
     2c4:	cf 93       	push	r28
     2c6:	df 93       	push	r29
     2c8:	6c 01       	movw	r12, r24
     2ca:	5b 01       	movw	r10, r22
     2cc:	4a 01       	movw	r8, r20
     2ce:	72 2e       	mov	r7, r18
     2d0:	81 d1       	rcall	.+770    	; 0x5d4 <onewireInit>
     2d2:	81 30       	cpi	r24, 0x01	; 1
     2d4:	a9 f1       	breq	.+106    	; 0x340 <ds18b20rsp+0x92>
     2d6:	27 2d       	mov	r18, r7
     2d8:	a4 01       	movw	r20, r8
     2da:	b5 01       	movw	r22, r10
     2dc:	c6 01       	movw	r24, r12
     2de:	55 df       	rcall	.-342    	; 0x18a <ds18b20match>
     2e0:	0e eb       	ldi	r16, 0xBE	; 190
     2e2:	27 2d       	mov	r18, r7
     2e4:	a4 01       	movw	r20, r8
     2e6:	b5 01       	movw	r22, r10
     2e8:	c6 01       	movw	r24, r12
     2ea:	b0 d1       	rcall	.+864    	; 0x64c <onewireWrite>
     2ec:	e7 01       	movw	r28, r14
     2ee:	87 01       	movw	r16, r14
     2f0:	07 5f       	subi	r16, 0xF7	; 247
     2f2:	1f 4f       	sbci	r17, 0xFF	; 255
     2f4:	27 2d       	mov	r18, r7
     2f6:	a4 01       	movw	r20, r8
     2f8:	b5 01       	movw	r22, r10
     2fa:	c6 01       	movw	r24, r12
     2fc:	e3 d1       	rcall	.+966    	; 0x6c4 <onewireRead>
     2fe:	89 93       	st	Y+, r24
     300:	c0 17       	cp	r28, r16
     302:	d1 07       	cpc	r29, r17
     304:	b9 f7       	brne	.-18     	; 0x2f4 <ds18b20rsp+0x46>
     306:	f7 01       	movw	r30, r14
     308:	91 81       	ldd	r25, Z+1	; 0x01
     30a:	80 81       	ld	r24, Z
     30c:	89 2b       	or	r24, r25
     30e:	92 81       	ldd	r25, Z+2	; 0x02
     310:	89 2b       	or	r24, r25
     312:	93 81       	ldd	r25, Z+3	; 0x03
     314:	89 2b       	or	r24, r25
     316:	94 81       	ldd	r25, Z+4	; 0x04
     318:	89 2b       	or	r24, r25
     31a:	95 81       	ldd	r25, Z+5	; 0x05
     31c:	89 2b       	or	r24, r25
     31e:	96 81       	ldd	r25, Z+6	; 0x06
     320:	89 2b       	or	r24, r25
     322:	97 81       	ldd	r25, Z+7	; 0x07
     324:	89 2b       	or	r24, r25
     326:	49 f0       	breq	.+18     	; 0x33a <ds18b20rsp+0x8c>
     328:	68 e0       	ldi	r22, 0x08	; 8
     32a:	c7 01       	movw	r24, r14
     32c:	10 df       	rcall	.-480    	; 0x14e <ds18b20crc8>
     32e:	f7 01       	movw	r30, r14
     330:	90 85       	ldd	r25, Z+8	; 0x08
     332:	89 13       	cpse	r24, r25
     334:	04 c0       	rjmp	.+8      	; 0x33e <ds18b20rsp+0x90>
     336:	80 e0       	ldi	r24, 0x00	; 0
     338:	03 c0       	rjmp	.+6      	; 0x340 <ds18b20rsp+0x92>
     33a:	83 e0       	ldi	r24, 0x03	; 3
     33c:	01 c0       	rjmp	.+2      	; 0x340 <ds18b20rsp+0x92>
     33e:	82 e0       	ldi	r24, 0x02	; 2
     340:	df 91       	pop	r29
     342:	cf 91       	pop	r28
     344:	1f 91       	pop	r17
     346:	0f 91       	pop	r16
     348:	ff 90       	pop	r15
     34a:	ef 90       	pop	r14
     34c:	df 90       	pop	r13
     34e:	cf 90       	pop	r12
     350:	bf 90       	pop	r11
     352:	af 90       	pop	r10
     354:	9f 90       	pop	r9
     356:	8f 90       	pop	r8
     358:	7f 90       	pop	r7
     35a:	08 95       	ret

0000035c <ds18b20read>:

uint8_t ds18b20read( volatile uint8_t *port, volatile uint8_t *direction, volatile uint8_t *portin, uint8_t mask, uint8_t *rom, int16_t *temperature )
{
     35c:	cf 92       	push	r12
     35e:	df 92       	push	r13
     360:	ef 92       	push	r14
     362:	ff 92       	push	r15
     364:	0f 93       	push	r16
     366:	1f 93       	push	r17
     368:	cf 93       	push	r28
     36a:	df 93       	push	r29
     36c:	cd b7       	in	r28, 0x3d	; 61
     36e:	de b7       	in	r29, 0x3e	; 62
     370:	29 97       	sbiw	r28, 0x09	; 9
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	f8 94       	cli
     376:	de bf       	out	0x3e, r29	; 62
     378:	0f be       	out	0x3f, r0	; 63
     37a:	cd bf       	out	0x3d, r28	; 61
     37c:	67 01       	movw	r12, r14

	uint8_t sp[9];
	uint8_t ec = 0;

	//Communication, pull-up, CRC checks happen here
	ec = ds18b20rsp( port, direction, portin, mask, rom, sp );
     37e:	fe 01       	movw	r30, r28
     380:	31 96       	adiw	r30, 0x01	; 1
     382:	7f 01       	movw	r14, r30
     384:	94 df       	rcall	.-216    	; 0x2ae <ds18b20rsp>

	if ( ec != DS18B20_ERROR_OK )
     386:	88 23       	and	r24, r24
     388:	21 f0       	breq	.+8      	; 0x392 <ds18b20read+0x36>
	{
		*temperature = 0;
     38a:	f6 01       	movw	r30, r12
     38c:	11 82       	std	Z+1, r1	; 0x01
     38e:	10 82       	st	Z, r1
		return ec;
     390:	0b c0       	rjmp	.+22     	; 0x3a8 <ds18b20read+0x4c>
	}

	//Get temperature from received data
	*temperature = (int)( sp[1] << 8 ) + ( sp[0] & 0xFF );
     392:	8a 81       	ldd	r24, Y+2	; 0x02
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	98 2f       	mov	r25, r24
     398:	88 27       	eor	r24, r24
     39a:	29 81       	ldd	r18, Y+1	; 0x01
     39c:	82 0f       	add	r24, r18
     39e:	91 1d       	adc	r25, r1
     3a0:	f6 01       	movw	r30, r12
     3a2:	91 83       	std	Z+1, r25	; 0x01
     3a4:	80 83       	st	Z, r24

	return DS18B20_ERROR_OK;
     3a6:	80 e0       	ldi	r24, 0x00	; 0
}
     3a8:	29 96       	adiw	r28, 0x09	; 9
     3aa:	0f b6       	in	r0, 0x3f	; 63
     3ac:	f8 94       	cli
     3ae:	de bf       	out	0x3e, r29	; 62
     3b0:	0f be       	out	0x3f, r0	; 63
     3b2:	cd bf       	out	0x3d, r28	; 61
     3b4:	df 91       	pop	r29
     3b6:	cf 91       	pop	r28
     3b8:	1f 91       	pop	r17
     3ba:	0f 91       	pop	r16
     3bc:	ff 90       	pop	r15
     3be:	ef 90       	pop	r14
     3c0:	df 90       	pop	r13
     3c2:	cf 90       	pop	r12
     3c4:	08 95       	ret

000003c6 <ds18b20_task>:
	}
	
	
}

void ds18b20_task(void){
     3c6:	ef 92       	push	r14
     3c8:	ff 92       	push	r15
     3ca:	0f 93       	push	r16
     3cc:	1f 93       	push	r17
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
	if(temp_state.state == BEGIN_CONVERSION){
     3d2:	80 91 d5 01 	lds	r24, 0x01D5	; 0x8001d5 <temp_state+0x4>
     3d6:	81 11       	cpse	r24, r1
     3d8:	59 c0       	rjmp	.+178    	; 0x48c <__FUSE_REGION_LENGTH__+0x8c>
		if((temp_state.active_channel == TEMP_CHANNEL_1) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     3da:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     3de:	81 11       	cpse	r24, r1
     3e0:	10 c0       	rjmp	.+32     	; 0x402 <__FUSE_REGION_LENGTH__+0x2>
     3e2:	80 91 d1 01 	lds	r24, 0x01D1	; 0x8001d1 <temp_state>
     3e6:	81 30       	cpi	r24, 0x01	; 1
     3e8:	09 f0       	breq	.+2      	; 0x3ec <ds18b20_task+0x26>
     3ea:	e7 c0       	rjmp	.+462    	; 0x5ba <__FUSE_REGION_LENGTH__+0x1ba>
			ds18b20convert(ONE_WIRE_AIN_1, DO_NOT_CHECK_ID);
     3ec:	00 e0       	ldi	r16, 0x00	; 0
     3ee:	10 e0       	ldi	r17, 0x00	; 0
     3f0:	20 e8       	ldi	r18, 0x80	; 128
     3f2:	43 e2       	ldi	r20, 0x23	; 35
     3f4:	50 e0       	ldi	r21, 0x00	; 0
     3f6:	64 e2       	ldi	r22, 0x24	; 36
     3f8:	70 e0       	ldi	r23, 0x00	; 0
     3fa:	85 e2       	ldi	r24, 0x25	; 37
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	31 df       	rcall	.-414    	; 0x262 <ds18b20convert>
     400:	34 c0       	rjmp	.+104    	; 0x46a <__FUSE_REGION_LENGTH__+0x6a>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_2) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     402:	81 30       	cpi	r24, 0x01	; 1
     404:	81 f4       	brne	.+32     	; 0x426 <__FUSE_REGION_LENGTH__+0x26>
     406:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <temp_state+0x1>
     40a:	81 30       	cpi	r24, 0x01	; 1
     40c:	09 f0       	breq	.+2      	; 0x410 <__FUSE_REGION_LENGTH__+0x10>
     40e:	d5 c0       	rjmp	.+426    	; 0x5ba <__FUSE_REGION_LENGTH__+0x1ba>
			ds18b20convert(ONE_WIRE_AIN_2, DO_NOT_CHECK_ID);
     410:	00 e0       	ldi	r16, 0x00	; 0
     412:	10 e0       	ldi	r17, 0x00	; 0
     414:	20 e2       	ldi	r18, 0x20	; 32
     416:	43 e2       	ldi	r20, 0x23	; 35
     418:	50 e0       	ldi	r21, 0x00	; 0
     41a:	64 e2       	ldi	r22, 0x24	; 36
     41c:	70 e0       	ldi	r23, 0x00	; 0
     41e:	85 e2       	ldi	r24, 0x25	; 37
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	1f df       	rcall	.-450    	; 0x262 <ds18b20convert>
     424:	22 c0       	rjmp	.+68     	; 0x46a <__FUSE_REGION_LENGTH__+0x6a>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_3) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     426:	82 30       	cpi	r24, 0x02	; 2
     428:	81 f4       	brne	.+32     	; 0x44a <__FUSE_REGION_LENGTH__+0x4a>
     42a:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <temp_state+0x2>
     42e:	81 30       	cpi	r24, 0x01	; 1
     430:	09 f0       	breq	.+2      	; 0x434 <__FUSE_REGION_LENGTH__+0x34>
     432:	c3 c0       	rjmp	.+390    	; 0x5ba <__FUSE_REGION_LENGTH__+0x1ba>
			ds18b20convert(ONE_WIRE_AIN_3, DO_NOT_CHECK_ID);
     434:	00 e0       	ldi	r16, 0x00	; 0
     436:	10 e0       	ldi	r17, 0x00	; 0
     438:	20 e4       	ldi	r18, 0x40	; 64
     43a:	46 e2       	ldi	r20, 0x26	; 38
     43c:	50 e0       	ldi	r21, 0x00	; 0
     43e:	67 e2       	ldi	r22, 0x27	; 39
     440:	70 e0       	ldi	r23, 0x00	; 0
     442:	88 e2       	ldi	r24, 0x28	; 40
     444:	90 e0       	ldi	r25, 0x00	; 0
     446:	0d df       	rcall	.-486    	; 0x262 <ds18b20convert>
     448:	10 c0       	rjmp	.+32     	; 0x46a <__FUSE_REGION_LENGTH__+0x6a>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_4) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     44a:	83 30       	cpi	r24, 0x03	; 3
     44c:	71 f4       	brne	.+28     	; 0x46a <__FUSE_REGION_LENGTH__+0x6a>
     44e:	90 91 d4 01 	lds	r25, 0x01D4	; 0x8001d4 <temp_state+0x3>
     452:	91 30       	cpi	r25, 0x01	; 1
     454:	71 f4       	brne	.+28     	; 0x472 <__FUSE_REGION_LENGTH__+0x72>
			ds18b20convert(ONE_WIRE_AIN_4, DO_NOT_CHECK_ID);
     456:	00 e0       	ldi	r16, 0x00	; 0
     458:	10 e0       	ldi	r17, 0x00	; 0
     45a:	20 e2       	ldi	r18, 0x20	; 32
     45c:	46 e2       	ldi	r20, 0x26	; 38
     45e:	50 e0       	ldi	r21, 0x00	; 0
     460:	67 e2       	ldi	r22, 0x27	; 39
     462:	70 e0       	ldi	r23, 0x00	; 0
     464:	88 e2       	ldi	r24, 0x28	; 40
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	fc de       	rcall	.-520    	; 0x262 <ds18b20convert>
		}
		
		if( temp_state.active_channel < TEMP_MAX_CHANNEL){
     46a:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     46e:	84 30       	cpi	r24, 0x04	; 4
     470:	20 f4       	brcc	.+8      	; 0x47a <__FUSE_REGION_LENGTH__+0x7a>
			temp_state.active_channel++;
     472:	8f 5f       	subi	r24, 0xFF	; 255
     474:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <temp_state+0x5>
     478:	a6 c0       	rjmp	.+332    	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
		else{
			temp_state.active_channel = TEMP_CHANNEL_1;
     47a:	c1 ed       	ldi	r28, 0xD1	; 209
     47c:	d1 e0       	ldi	r29, 0x01	; 1
     47e:	1d 82       	std	Y+5, r1	; 0x05
			temp_state.time_stamp = timer_get();
     480:	85 d1       	rcall	.+778    	; 0x78c <timer_get>
     482:	9f 83       	std	Y+7, r25	; 0x07
     484:	8e 83       	std	Y+6, r24	; 0x06
			temp_state.state = WAITING_FOR_CONVERSION; 	
     486:	81 e0       	ldi	r24, 0x01	; 1
     488:	8c 83       	std	Y+4, r24	; 0x04
     48a:	9d c0       	rjmp	.+314    	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
	}
	
	else if(temp_state.state == WAITING_FOR_CONVERSION){
     48c:	81 30       	cpi	r24, 0x01	; 1
     48e:	69 f4       	brne	.+26     	; 0x4aa <__FUSE_REGION_LENGTH__+0xaa>
		if(timer_time_elapsed(temp_state.time_stamp) >= TEMP_CONVERSION_TIME){
     490:	80 91 d7 01 	lds	r24, 0x01D7	; 0x8001d7 <temp_state+0x6>
     494:	90 91 d8 01 	lds	r25, 0x01D8	; 0x8001d8 <temp_state+0x7>
     498:	7e d1       	rcall	.+764    	; 0x796 <timer_time_elapsed>
     49a:	80 32       	cpi	r24, 0x20	; 32
     49c:	93 40       	sbci	r25, 0x03	; 3
     49e:	08 f4       	brcc	.+2      	; 0x4a2 <__FUSE_REGION_LENGTH__+0xa2>
     4a0:	92 c0       	rjmp	.+292    	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
			temp_state.state = READ_REUSLTS;
     4a2:	82 e0       	ldi	r24, 0x02	; 2
     4a4:	80 93 d5 01 	sts	0x01D5, r24	; 0x8001d5 <temp_state+0x4>
     4a8:	8e c0       	rjmp	.+284    	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
	}
	else if(temp_state.state == READ_REUSLTS){
     4aa:	82 30       	cpi	r24, 0x02	; 2
     4ac:	09 f0       	breq	.+2      	; 0x4b0 <__FUSE_REGION_LENGTH__+0xb0>
     4ae:	6e c0       	rjmp	.+220    	; 0x58c <__FUSE_REGION_LENGTH__+0x18c>
		if((temp_state.active_channel == TEMP_CHANNEL_1) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     4b0:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     4b4:	81 11       	cpse	r24, r1
     4b6:	16 c0       	rjmp	.+44     	; 0x4e4 <__FUSE_REGION_LENGTH__+0xe4>
     4b8:	80 91 d1 01 	lds	r24, 0x01D1	; 0x8001d1 <temp_state>
     4bc:	81 30       	cpi	r24, 0x01	; 1
     4be:	09 f0       	breq	.+2      	; 0x4c2 <__FUSE_REGION_LENGTH__+0xc2>
     4c0:	7f c0       	rjmp	.+254    	; 0x5c0 <__FUSE_REGION_LENGTH__+0x1c0>
			ds18b20read(ONE_WIRE_AIN_1, DO_NOT_CHECK_ID, &temp_results.raw_temp_in[temp_state.active_channel]);
     4c2:	0f 2e       	mov	r0, r31
     4c4:	f9 ed       	ldi	r31, 0xD9	; 217
     4c6:	ef 2e       	mov	r14, r31
     4c8:	f1 e0       	ldi	r31, 0x01	; 1
     4ca:	ff 2e       	mov	r15, r31
     4cc:	f0 2d       	mov	r31, r0
     4ce:	00 e0       	ldi	r16, 0x00	; 0
     4d0:	10 e0       	ldi	r17, 0x00	; 0
     4d2:	20 e8       	ldi	r18, 0x80	; 128
     4d4:	43 e2       	ldi	r20, 0x23	; 35
     4d6:	50 e0       	ldi	r21, 0x00	; 0
     4d8:	64 e2       	ldi	r22, 0x24	; 36
     4da:	70 e0       	ldi	r23, 0x00	; 0
     4dc:	85 e2       	ldi	r24, 0x25	; 37
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	3d df       	rcall	.-390    	; 0x35c <ds18b20read>
     4e2:	46 c0       	rjmp	.+140    	; 0x570 <__FUSE_REGION_LENGTH__+0x170>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_2) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     4e4:	81 30       	cpi	r24, 0x01	; 1
     4e6:	b1 f4       	brne	.+44     	; 0x514 <__FUSE_REGION_LENGTH__+0x114>
     4e8:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <temp_state+0x1>
     4ec:	81 30       	cpi	r24, 0x01	; 1
     4ee:	09 f0       	breq	.+2      	; 0x4f2 <__FUSE_REGION_LENGTH__+0xf2>
     4f0:	67 c0       	rjmp	.+206    	; 0x5c0 <__FUSE_REGION_LENGTH__+0x1c0>
			ds18b20read(ONE_WIRE_AIN_2, DO_NOT_CHECK_ID, &temp_results.raw_temp_in[temp_state.active_channel]);
     4f2:	0f 2e       	mov	r0, r31
     4f4:	fb ed       	ldi	r31, 0xDB	; 219
     4f6:	ef 2e       	mov	r14, r31
     4f8:	f1 e0       	ldi	r31, 0x01	; 1
     4fa:	ff 2e       	mov	r15, r31
     4fc:	f0 2d       	mov	r31, r0
     4fe:	00 e0       	ldi	r16, 0x00	; 0
     500:	10 e0       	ldi	r17, 0x00	; 0
     502:	20 e2       	ldi	r18, 0x20	; 32
     504:	43 e2       	ldi	r20, 0x23	; 35
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	64 e2       	ldi	r22, 0x24	; 36
     50a:	70 e0       	ldi	r23, 0x00	; 0
     50c:	85 e2       	ldi	r24, 0x25	; 37
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	25 df       	rcall	.-438    	; 0x35c <ds18b20read>
     512:	2e c0       	rjmp	.+92     	; 0x570 <__FUSE_REGION_LENGTH__+0x170>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_3) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     514:	82 30       	cpi	r24, 0x02	; 2
     516:	b1 f4       	brne	.+44     	; 0x544 <__FUSE_REGION_LENGTH__+0x144>
     518:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <temp_state+0x2>
     51c:	81 30       	cpi	r24, 0x01	; 1
     51e:	09 f0       	breq	.+2      	; 0x522 <__FUSE_REGION_LENGTH__+0x122>
     520:	4f c0       	rjmp	.+158    	; 0x5c0 <__FUSE_REGION_LENGTH__+0x1c0>
			ds18b20read(ONE_WIRE_AIN_3, DO_NOT_CHECK_ID, &temp_results.raw_temp_in[temp_state.active_channel]);
     522:	0f 2e       	mov	r0, r31
     524:	fd ed       	ldi	r31, 0xDD	; 221
     526:	ef 2e       	mov	r14, r31
     528:	f1 e0       	ldi	r31, 0x01	; 1
     52a:	ff 2e       	mov	r15, r31
     52c:	f0 2d       	mov	r31, r0
     52e:	00 e0       	ldi	r16, 0x00	; 0
     530:	10 e0       	ldi	r17, 0x00	; 0
     532:	20 e4       	ldi	r18, 0x40	; 64
     534:	46 e2       	ldi	r20, 0x26	; 38
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	67 e2       	ldi	r22, 0x27	; 39
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	88 e2       	ldi	r24, 0x28	; 40
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	0d df       	rcall	.-486    	; 0x35c <ds18b20read>
     542:	16 c0       	rjmp	.+44     	; 0x570 <__FUSE_REGION_LENGTH__+0x170>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_4) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
     544:	83 30       	cpi	r24, 0x03	; 3
     546:	a1 f4       	brne	.+40     	; 0x570 <__FUSE_REGION_LENGTH__+0x170>
     548:	90 91 d4 01 	lds	r25, 0x01D4	; 0x8001d4 <temp_state+0x3>
     54c:	91 30       	cpi	r25, 0x01	; 1
     54e:	a1 f4       	brne	.+40     	; 0x578 <__FUSE_REGION_LENGTH__+0x178>
			ds18b20read(ONE_WIRE_AIN_4, DO_NOT_CHECK_ID, &temp_results.raw_temp_in[temp_state.active_channel]);
     550:	0f 2e       	mov	r0, r31
     552:	ff ed       	ldi	r31, 0xDF	; 223
     554:	ef 2e       	mov	r14, r31
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	ff 2e       	mov	r15, r31
     55a:	f0 2d       	mov	r31, r0
     55c:	00 e0       	ldi	r16, 0x00	; 0
     55e:	10 e0       	ldi	r17, 0x00	; 0
     560:	20 e2       	ldi	r18, 0x20	; 32
     562:	46 e2       	ldi	r20, 0x26	; 38
     564:	50 e0       	ldi	r21, 0x00	; 0
     566:	67 e2       	ldi	r22, 0x27	; 39
     568:	70 e0       	ldi	r23, 0x00	; 0
     56a:	88 e2       	ldi	r24, 0x28	; 40
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	f6 de       	rcall	.-532    	; 0x35c <ds18b20read>
		}
		
		if( temp_state.active_channel < TEMP_MAX_CHANNEL){
     570:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     574:	84 30       	cpi	r24, 0x04	; 4
     576:	20 f4       	brcc	.+8      	; 0x580 <__FUSE_REGION_LENGTH__+0x180>
			temp_state.active_channel++;
     578:	8f 5f       	subi	r24, 0xFF	; 255
     57a:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <temp_state+0x5>
     57e:	23 c0       	rjmp	.+70     	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
		else{
			temp_state.active_channel = TEMP_CHANNEL_1;
     580:	e1 ed       	ldi	r30, 0xD1	; 209
     582:	f1 e0       	ldi	r31, 0x01	; 1
     584:	15 82       	std	Z+5, r1	; 0x05
			temp_state.state = CONVERT_RESULTS;
     586:	83 e0       	ldi	r24, 0x03	; 3
     588:	84 83       	std	Z+4, r24	; 0x04
     58a:	1d c0       	rjmp	.+58     	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
	}
	
	else if(temp_state.state == CONVERT_RESULTS){
     58c:	83 30       	cpi	r24, 0x03	; 3
     58e:	d9 f4       	brne	.+54     	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		
		for(uint8_t i = 0 ; i < TEMP_MAX_CHANNEL; i++){
			temp_results.temp_in[i] = temp_results.raw_temp_in[i];
     590:	e9 ed       	ldi	r30, 0xD9	; 217
     592:	f1 e0       	ldi	r31, 0x01	; 1
     594:	80 81       	ld	r24, Z
     596:	91 81       	ldd	r25, Z+1	; 0x01
     598:	91 87       	std	Z+9, r25	; 0x09
     59a:	80 87       	std	Z+8, r24	; 0x08
     59c:	82 81       	ldd	r24, Z+2	; 0x02
     59e:	93 81       	ldd	r25, Z+3	; 0x03
     5a0:	93 87       	std	Z+11, r25	; 0x0b
     5a2:	82 87       	std	Z+10, r24	; 0x0a
     5a4:	84 81       	ldd	r24, Z+4	; 0x04
     5a6:	95 81       	ldd	r25, Z+5	; 0x05
     5a8:	95 87       	std	Z+13, r25	; 0x0d
     5aa:	84 87       	std	Z+12, r24	; 0x0c
     5ac:	86 81       	ldd	r24, Z+6	; 0x06
     5ae:	97 81       	ldd	r25, Z+7	; 0x07
     5b0:	97 87       	std	Z+15, r25	; 0x0f
     5b2:	86 87       	std	Z+14, r24	; 0x0e
		}
		temp_state.state = BEGIN_CONVERSION;
     5b4:	10 92 d5 01 	sts	0x01D5, r1	; 0x8001d5 <temp_state+0x4>
     5b8:	06 c0       	rjmp	.+12     	; 0x5c6 <__FUSE_REGION_LENGTH__+0x1c6>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_4) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
			ds18b20convert(ONE_WIRE_AIN_4, DO_NOT_CHECK_ID);
		}
		
		if( temp_state.active_channel < TEMP_MAX_CHANNEL){
     5ba:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     5be:	59 cf       	rjmp	.-334    	; 0x472 <__FUSE_REGION_LENGTH__+0x72>
		}
		else if((temp_state.active_channel == TEMP_CHANNEL_4) && (temp_state.active_channels[temp_state.active_channel] ==  TRUE)){
			ds18b20read(ONE_WIRE_AIN_4, DO_NOT_CHECK_ID, &temp_results.raw_temp_in[temp_state.active_channel]);
		}
		
		if( temp_state.active_channel < TEMP_MAX_CHANNEL){
     5c0:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <temp_state+0x5>
     5c4:	d9 cf       	rjmp	.-78     	; 0x578 <__FUSE_REGION_LENGTH__+0x178>
		for(uint8_t i = 0 ; i < TEMP_MAX_CHANNEL; i++){
			temp_results.temp_in[i] = temp_results.raw_temp_in[i];
		}
		temp_state.state = BEGIN_CONVERSION;
	}
}
     5c6:	df 91       	pop	r29
     5c8:	cf 91       	pop	r28
     5ca:	1f 91       	pop	r17
     5cc:	0f 91       	pop	r16
     5ce:	ff 90       	pop	r15
     5d0:	ef 90       	pop	r14
     5d2:	08 95       	ret

000005d4 <onewireInit>:
#include "onewire.h"



uint8_t onewireInit( volatile uint8_t *port, volatile uint8_t *direction, volatile uint8_t *portin, uint8_t mask )
{
     5d4:	cf 93       	push	r28
     5d6:	df 93       	push	r29
     5d8:	dc 01       	movw	r26, r24
     5da:	fb 01       	movw	r30, r22
	//Init one wire bus (it's basically reset pulse)

	uint8_t response = 0;
	uint8_t sreg = SREG; //Store status register
     5dc:	6f b7       	in	r22, 0x3f	; 63

	cli( ); //Disable interrupts
     5de:	f8 94       	cli

	*port |= mask; //Write 1 to output
     5e0:	8c 91       	ld	r24, X
     5e2:	82 2b       	or	r24, r18
     5e4:	8c 93       	st	X, r24
	*direction |= mask; //Set port to output
     5e6:	80 81       	ld	r24, Z
     5e8:	82 2b       	or	r24, r18
     5ea:	80 83       	st	Z, r24
	*port &= ~mask; //Write 0 to output
     5ec:	9c 91       	ld	r25, X
     5ee:	32 2f       	mov	r19, r18
     5f0:	30 95       	com	r19
     5f2:	93 23       	and	r25, r19
     5f4:	9c 93       	st	X, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5f6:	8f e5       	ldi	r24, 0x5F	; 95
     5f8:	99 e0       	ldi	r25, 0x09	; 9
     5fa:	01 97       	sbiw	r24, 0x01	; 1
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <onewireInit+0x26>
     5fe:	00 c0       	rjmp	.+0      	; 0x600 <onewireInit+0x2c>
     600:	00 00       	nop

	_delay_us( 600 );

	*direction &= ~mask; //Set port to input
     602:	80 81       	ld	r24, Z
     604:	83 23       	and	r24, r19
     606:	80 83       	st	Z, r24
     608:	cf e8       	ldi	r28, 0x8F	; 143
     60a:	d1 e0       	ldi	r29, 0x01	; 1
     60c:	21 97       	sbiw	r28, 0x01	; 1
     60e:	f1 f7       	brne	.-4      	; 0x60c <onewireInit+0x38>
     610:	00 c0       	rjmp	.+0      	; 0x612 <onewireInit+0x3e>
     612:	00 00       	nop

	_delay_us( 100 );

	response = *portin & mask; //Read input
     614:	ea 01       	movw	r28, r20
     616:	88 81       	ld	r24, Y
     618:	cf e1       	ldi	r28, 0x1F	; 31
     61a:	d3 e0       	ldi	r29, 0x03	; 3
     61c:	21 97       	sbiw	r28, 0x01	; 1
     61e:	f1 f7       	brne	.-4      	; 0x61c <onewireInit+0x48>
     620:	00 c0       	rjmp	.+0      	; 0x622 <onewireInit+0x4e>
     622:	00 00       	nop

	_delay_us( 200 );

	*port |= mask; //Write 1 to output
     624:	9c 91       	ld	r25, X
     626:	92 2b       	or	r25, r18
     628:	9c 93       	st	X, r25
	*direction |= mask; //Set port to output
     62a:	90 81       	ld	r25, Z
     62c:	92 2b       	or	r25, r18
     62e:	90 83       	st	Z, r25
     630:	ef e5       	ldi	r30, 0x5F	; 95
     632:	f9 e0       	ldi	r31, 0x09	; 9
     634:	31 97       	sbiw	r30, 0x01	; 1
     636:	f1 f7       	brne	.-4      	; 0x634 <onewireInit+0x60>
     638:	00 c0       	rjmp	.+0      	; 0x63a <onewireInit+0x66>
     63a:	00 00       	nop

	_delay_us( 600 );

	SREG = sreg; //Restore status register
     63c:	6f bf       	out	0x3f, r22	; 63

	*direction &= ~mask; //Set port to input

	_delay_us( 100 );

	response = *portin & mask; //Read input
     63e:	28 23       	and	r18, r24

	_delay_us( 600 );

	SREG = sreg; //Restore status register

	return response != 0 ? ONEWIRE_ERROR_COMM : ONEWIRE_ERROR_OK;
     640:	81 e0       	ldi	r24, 0x01	; 1
     642:	09 f4       	brne	.+2      	; 0x646 <onewireInit+0x72>
     644:	80 e0       	ldi	r24, 0x00	; 0
}
     646:	df 91       	pop	r29
     648:	cf 91       	pop	r28
     64a:	08 95       	ret

0000064c <onewireWrite>:

void onewireWrite( volatile uint8_t *port, volatile uint8_t *direction, volatile uint8_t *portin, uint8_t mask, uint8_t data )
{
     64c:	0f 93       	push	r16
     64e:	cf 93       	push	r28
     650:	df 93       	push	r29
     652:	fc 01       	movw	r30, r24
     654:	db 01       	movw	r26, r22
	//Write byte to one wire bus

	uint8_t sreg = SREG; //Store status register
     656:	6f b7       	in	r22, 0x3f	; 63
	uint8_t i = 0;

	cli( );
     658:	f8 94       	cli
     65a:	48 e0       	ldi	r20, 0x08	; 8
     65c:	50 e0       	ldi	r21, 0x00	; 0

	for ( i = 1; i != 0; i <<= 1 ) //Write byte in 8 single bit writes
     65e:	91 e0       	ldi	r25, 0x01	; 1
	{
		*port |= mask; //Write 1 to output
		*direction |= mask;
		*port &= ~mask; //Write 0 to output
     660:	32 2f       	mov	r19, r18
     662:	30 95       	com	r19

	cli( );

	for ( i = 1; i != 0; i <<= 1 ) //Write byte in 8 single bit writes
	{
		*port |= mask; //Write 1 to output
     664:	80 81       	ld	r24, Z
     666:	82 2b       	or	r24, r18
     668:	80 83       	st	Z, r24
		*direction |= mask;
     66a:	8c 91       	ld	r24, X
     66c:	82 2b       	or	r24, r18
     66e:	8c 93       	st	X, r24
		*port &= ~mask; //Write 0 to output
     670:	80 81       	ld	r24, Z
     672:	83 23       	and	r24, r19
     674:	80 83       	st	Z, r24

		if ( ( data & i ) != 0 ) _delay_us( 8 );
     676:	89 2f       	mov	r24, r25
     678:	80 23       	and	r24, r16
     67a:	71 f0       	breq	.+28     	; 0x698 <onewireWrite+0x4c>
     67c:	8a e2       	ldi	r24, 0x2A	; 42
     67e:	8a 95       	dec	r24
     680:	f1 f7       	brne	.-4      	; 0x67e <onewireWrite+0x32>
     682:	00 c0       	rjmp	.+0      	; 0x684 <onewireWrite+0x38>
		else _delay_us( 80 );

		*port |= mask;
     684:	80 81       	ld	r24, Z
     686:	82 2b       	or	r24, r18
     688:	80 83       	st	Z, r24
     68a:	cf e3       	ldi	r28, 0x3F	; 63
     68c:	d1 e0       	ldi	r29, 0x01	; 1
     68e:	21 97       	sbiw	r28, 0x01	; 1
     690:	f1 f7       	brne	.-4      	; 0x68e <onewireWrite+0x42>
     692:	00 c0       	rjmp	.+0      	; 0x694 <onewireWrite+0x48>
     694:	00 00       	nop
     696:	0d c0       	rjmp	.+26     	; 0x6b2 <onewireWrite+0x66>
     698:	cf e3       	ldi	r28, 0x3F	; 63
     69a:	d1 e0       	ldi	r29, 0x01	; 1
     69c:	21 97       	sbiw	r28, 0x01	; 1
     69e:	f1 f7       	brne	.-4      	; 0x69c <onewireWrite+0x50>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <onewireWrite+0x56>
     6a2:	00 00       	nop
     6a4:	80 81       	ld	r24, Z
     6a6:	82 2b       	or	r24, r18
     6a8:	80 83       	st	Z, r24
     6aa:	da e0       	ldi	r29, 0x0A	; 10
     6ac:	da 95       	dec	r29
     6ae:	f1 f7       	brne	.-4      	; 0x6ac <onewireWrite+0x60>
     6b0:	00 c0       	rjmp	.+0      	; 0x6b2 <onewireWrite+0x66>
	uint8_t sreg = SREG; //Store status register
	uint8_t i = 0;

	cli( );

	for ( i = 1; i != 0; i <<= 1 ) //Write byte in 8 single bit writes
     6b2:	99 0f       	add	r25, r25
     6b4:	41 50       	subi	r20, 0x01	; 1
     6b6:	51 09       	sbc	r21, r1
     6b8:	a9 f6       	brne	.-86     	; 0x664 <onewireWrite+0x18>

		if ( ( data & i ) != 0 ) _delay_us( 80 );
		else _delay_us( 2 );
	}

	SREG = sreg;
     6ba:	6f bf       	out	0x3f, r22	; 63
}
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	0f 91       	pop	r16
     6c2:	08 95       	ret

000006c4 <onewireRead>:

uint8_t onewireRead( volatile uint8_t *port, volatile uint8_t *direction, volatile uint8_t *portin, uint8_t mask )
{
     6c4:	af 92       	push	r10
     6c6:	bf 92       	push	r11
     6c8:	cf 92       	push	r12
     6ca:	df 92       	push	r13
     6cc:	ef 92       	push	r14
     6ce:	ff 92       	push	r15
     6d0:	0f 93       	push	r16
     6d2:	1f 93       	push	r17
     6d4:	cf 93       	push	r28
     6d6:	df 93       	push	r29
     6d8:	ec 01       	movw	r28, r24
     6da:	db 01       	movw	r26, r22
	//Read byte from one wire data bus

	uint8_t sreg = SREG; //Store status register
     6dc:	af b6       	in	r10, 0x3f	; 63
	uint8_t data = 0;
	uint8_t i = 0;

	cli( ); //Disable interrupts
     6de:	f8 94       	cli
     6e0:	68 e0       	ldi	r22, 0x08	; 8
     6e2:	70 e0       	ldi	r23, 0x00	; 0

	for ( i = 1; i != 0; i <<= 1 ) //Read byte in 8 single bit reads
     6e4:	31 e0       	ldi	r19, 0x01	; 1
uint8_t onewireRead( volatile uint8_t *port, volatile uint8_t *direction, volatile uint8_t *portin, uint8_t mask )
{
	//Read byte from one wire data bus

	uint8_t sreg = SREG; //Store status register
	uint8_t data = 0;
     6e6:	80 e0       	ldi	r24, 0x00	; 0

	for ( i = 1; i != 0; i <<= 1 ) //Read byte in 8 single bit reads
	{
		*port |= mask; //Write 1 to output
		*direction |= mask;
		*port &= ~mask; //Write 0 to output
     6e8:	12 2f       	mov	r17, r18
     6ea:	10 95       	com	r17
		_delay_us( 2 );
		*direction &= ~mask; //Set port to input
		_delay_us( 5 );
		data |= ( ( *portin & mask ) != 0 ) * i; //Read input
     6ec:	dd 24       	eor	r13, r13
     6ee:	d3 94       	inc	r13
     6f0:	00 e0       	ldi	r16, 0x00	; 0
     6f2:	b1 2c       	mov	r11, r1
     6f4:	c1 2c       	mov	r12, r1

	cli( ); //Disable interrupts

	for ( i = 1; i != 0; i <<= 1 ) //Read byte in 8 single bit reads
	{
		*port |= mask; //Write 1 to output
     6f6:	98 81       	ld	r25, Y
     6f8:	92 2b       	or	r25, r18
     6fa:	98 83       	st	Y, r25
		*direction |= mask;
     6fc:	9c 91       	ld	r25, X
     6fe:	92 2b       	or	r25, r18
     700:	9c 93       	st	X, r25
		*port &= ~mask; //Write 0 to output
     702:	98 81       	ld	r25, Y
     704:	91 23       	and	r25, r17
     706:	98 83       	st	Y, r25
     708:	9a e0       	ldi	r25, 0x0A	; 10
     70a:	9a 95       	dec	r25
     70c:	f1 f7       	brne	.-4      	; 0x70a <onewireRead+0x46>
     70e:	00 c0       	rjmp	.+0      	; 0x710 <onewireRead+0x4c>
		_delay_us( 2 );
		*direction &= ~mask; //Set port to input
     710:	9c 91       	ld	r25, X
     712:	91 23       	and	r25, r17
     714:	9c 93       	st	X, r25
     716:	ea e1       	ldi	r30, 0x1A	; 26
     718:	ea 95       	dec	r30
     71a:	f1 f7       	brne	.-4      	; 0x718 <onewireRead+0x54>
     71c:	00 c0       	rjmp	.+0      	; 0x71e <onewireRead+0x5a>
		_delay_us( 5 );
		data |= ( ( *portin & mask ) != 0 ) * i; //Read input
     71e:	fa 01       	movw	r30, r20
     720:	90 81       	ld	r25, Z
     722:	92 23       	and	r25, r18
     724:	ed 2d       	mov	r30, r13
     726:	f0 2f       	mov	r31, r16
     728:	11 f4       	brne	.+4      	; 0x72e <onewireRead+0x6a>
     72a:	eb 2d       	mov	r30, r11
     72c:	fc 2d       	mov	r31, r12
     72e:	3e 9f       	mul	r19, r30
     730:	70 01       	movw	r14, r0
     732:	3f 9f       	mul	r19, r31
     734:	f0 0c       	add	r15, r0
     736:	11 24       	eor	r1, r1
     738:	8e 29       	or	r24, r14
     73a:	ef ee       	ldi	r30, 0xEF	; 239
     73c:	f0 e0       	ldi	r31, 0x00	; 0
     73e:	31 97       	sbiw	r30, 0x01	; 1
     740:	f1 f7       	brne	.-4      	; 0x73e <onewireRead+0x7a>
     742:	00 c0       	rjmp	.+0      	; 0x744 <onewireRead+0x80>
     744:	00 00       	nop
	uint8_t data = 0;
	uint8_t i = 0;

	cli( ); //Disable interrupts

	for ( i = 1; i != 0; i <<= 1 ) //Read byte in 8 single bit reads
     746:	33 0f       	add	r19, r19
     748:	61 50       	subi	r22, 0x01	; 1
     74a:	71 09       	sbc	r23, r1
     74c:	a1 f6       	brne	.-88     	; 0x6f6 <onewireRead+0x32>
		_delay_us( 5 );
		data |= ( ( *portin & mask ) != 0 ) * i; //Read input
		_delay_us( 60 );
	}

	SREG = sreg;
     74e:	af be       	out	0x3f, r10	; 63

	return data;
}
     750:	df 91       	pop	r29
     752:	cf 91       	pop	r28
     754:	1f 91       	pop	r17
     756:	0f 91       	pop	r16
     758:	ff 90       	pop	r15
     75a:	ef 90       	pop	r14
     75c:	df 90       	pop	r13
     75e:	cf 90       	pop	r12
     760:	bf 90       	pop	r11
     762:	af 90       	pop	r10
     764:	08 95       	ret

00000766 <timer_init>:
		return (time_2 - time_1);
	}
	else{
		return (time_2+(0xFFFF-time_1));
	}
};
     766:	84 b5       	in	r24, 0x24	; 36
     768:	82 60       	ori	r24, 0x02	; 2
     76a:	84 bd       	out	0x24, r24	; 36
     76c:	89 ef       	ldi	r24, 0xF9	; 249
     76e:	87 bd       	out	0x27, r24	; 39
     770:	ee e6       	ldi	r30, 0x6E	; 110
     772:	f0 e0       	ldi	r31, 0x00	; 0
     774:	80 81       	ld	r24, Z
     776:	82 60       	ori	r24, 0x02	; 2
     778:	80 83       	st	Z, r24
     77a:	85 b5       	in	r24, 0x25	; 37
     77c:	83 60       	ori	r24, 0x03	; 3
     77e:	85 bd       	out	0x25, r24	; 37
     780:	e1 e8       	ldi	r30, 0x81	; 129
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	80 81       	ld	r24, Z
     786:	83 60       	ori	r24, 0x03	; 3
     788:	80 83       	st	Z, r24
     78a:	08 95       	ret

0000078c <timer_get>:
     78c:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <timer>
     790:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <timer+0x1>
     794:	08 95       	ret

00000796 <timer_time_elapsed>:
     796:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <timer>
     79a:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <timer+0x1>
     79e:	28 17       	cp	r18, r24
     7a0:	39 07       	cpc	r19, r25
     7a2:	28 f0       	brcs	.+10     	; 0x7ae <timer_time_elapsed+0x18>
     7a4:	a9 01       	movw	r20, r18
     7a6:	48 1b       	sub	r20, r24
     7a8:	59 0b       	sbc	r21, r25
     7aa:	ca 01       	movw	r24, r20
     7ac:	08 95       	ret
     7ae:	28 1b       	sub	r18, r24
     7b0:	39 0b       	sbc	r19, r25
     7b2:	c9 01       	movw	r24, r18
     7b4:	01 97       	sbiw	r24, 0x01	; 1
     7b6:	08 95       	ret

000007b8 <timer_time_elapsed_us>:
     7b8:	20 91 84 00 	lds	r18, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     7bc:	30 91 85 00 	lds	r19, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     7c0:	28 17       	cp	r18, r24
     7c2:	39 07       	cpc	r19, r25
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <timer_time_elapsed_us+0x18>
     7c6:	a9 01       	movw	r20, r18
     7c8:	48 1b       	sub	r20, r24
     7ca:	59 0b       	sbc	r21, r25
     7cc:	ca 01       	movw	r24, r20
     7ce:	08 95       	ret
     7d0:	28 1b       	sub	r18, r24
     7d2:	39 0b       	sbc	r19, r25
     7d4:	c9 01       	movw	r24, r18
     7d6:	01 97       	sbiw	r24, 0x01	; 1
     7d8:	08 95       	ret

000007da <timer_new_tick>:
     7da:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__data_end>
     7de:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <__data_end+0x1>
     7e2:	ea df       	rcall	.-44     	; 0x7b8 <timer_time_elapsed_us>
     7e4:	49 97       	sbiw	r24, 0x19	; 25
     7e6:	50 f0       	brcs	.+20     	; 0x7fc <timer_new_tick+0x22>
     7e8:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     7ec:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     7f0:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <__data_end+0x1>
     7f4:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__data_end>
     7f8:	81 e0       	ldi	r24, 0x01	; 1
     7fa:	08 95       	ret
     7fc:	80 e0       	ldi	r24, 0x00	; 0
     7fe:	08 95       	ret

00000800 <__vector_15>:

//Przepenienie linika 0
SIGNAL(TIMER0_COMPA_vect) {
     800:	1f 92       	push	r1
     802:	0f 92       	push	r0
     804:	0f b6       	in	r0, 0x3f	; 63
     806:	0f 92       	push	r0
     808:	11 24       	eor	r1, r1
     80a:	8f 93       	push	r24
     80c:	9f 93       	push	r25
	//zwiksz TIMER
	timer++;
     80e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <timer>
     812:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <timer+0x1>
     816:	01 96       	adiw	r24, 0x01	; 1
     818:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <timer+0x1>
     81c:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <timer>
}
     820:	9f 91       	pop	r25
     822:	8f 91       	pop	r24
     824:	0f 90       	pop	r0
     826:	0f be       	out	0x3f, r0	; 63
     828:	0f 90       	pop	r0
     82a:	1f 90       	pop	r1
     82c:	18 95       	reti

0000082e <__vector_14>:

//Przepenienie linika 1
SIGNAL(TIMER1_OVF_vect){
     82e:	1f 92       	push	r1
     830:	0f 92       	push	r0
     832:	0f b6       	in	r0, 0x3f	; 63
     834:	0f 92       	push	r0
     836:	11 24       	eor	r1, r1

}
     838:	0f 90       	pop	r0
     83a:	0f be       	out	0x3f, r0	; 63
     83c:	0f 90       	pop	r0
     83e:	1f 90       	pop	r1
     840:	18 95       	reti

00000842 <__vector_12>:
//Comapare A Timer1
SIGNAL(TIMER1_COMPA_vect){
     842:	1f 92       	push	r1
     844:	0f 92       	push	r0
     846:	0f b6       	in	r0, 0x3f	; 63
     848:	0f 92       	push	r0
     84a:	11 24       	eor	r1, r1
		
}
     84c:	0f 90       	pop	r0
     84e:	0f be       	out	0x3f, r0	; 63
     850:	0f 90       	pop	r0
     852:	1f 90       	pop	r1
     854:	18 95       	reti

00000856 <__vector_13>:
//Comapare B Timer1
SIGNAL(TIMER1_COMPB_vect ){
     856:	1f 92       	push	r1
     858:	0f 92       	push	r0
     85a:	0f b6       	in	r0, 0x3f	; 63
     85c:	0f 92       	push	r0
     85e:	11 24       	eor	r1, r1
	
}
     860:	0f 90       	pop	r0
     862:	0f be       	out	0x3f, r0	; 63
     864:	0f 90       	pop	r0
     866:	1f 90       	pop	r1
     868:	18 95       	reti

0000086a <__vector_20>:
{
	
    while (*s) 
      uart_putc(*s++);

}/* uart_puts */
     86a:	1f 92       	push	r1
     86c:	0f 92       	push	r0
     86e:	0f b6       	in	r0, 0x3f	; 63
     870:	0f 92       	push	r0
     872:	11 24       	eor	r1, r1
     874:	8f 93       	push	r24
     876:	9f 93       	push	r25
     878:	ef 93       	push	r30
     87a:	ff 93       	push	r31
     87c:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     880:	80 ff       	sbrs	r24, 0
     882:	1a c0       	rjmp	.+52     	; 0x8b8 <__vector_20+0x4e>
     884:	e9 ec       	ldi	r30, 0xC9	; 201
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	80 81       	ld	r24, Z
     88a:	81 60       	ori	r24, 0x01	; 1
     88c:	80 83       	st	Z, r24
     88e:	90 91 d2 00 	lds	r25, 0x00D2	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7e00d2>
     892:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <UART_RxHead>
     896:	ef 5f       	subi	r30, 0xFF	; 255
     898:	ef 71       	andi	r30, 0x1F	; 31
     89a:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <UART_RxTail>
     89e:	e8 17       	cp	r30, r24
     8a0:	31 f0       	breq	.+12     	; 0x8ae <__vector_20+0x44>
     8a2:	e0 93 26 01 	sts	0x0126, r30	; 0x800126 <UART_RxHead>
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	e7 5d       	subi	r30, 0xD7	; 215
     8aa:	fe 4f       	sbci	r31, 0xFE	; 254
     8ac:	90 83       	st	Z, r25
     8ae:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <UART_LastRxError>
     8b2:	82 60       	ori	r24, 0x02	; 2
     8b4:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <UART_LastRxError>
     8b8:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     8bc:	81 ff       	sbrs	r24, 1
     8be:	1d c0       	rjmp	.+58     	; 0x8fa <__vector_20+0x90>
     8c0:	e9 ec       	ldi	r30, 0xC9	; 201
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	80 81       	ld	r24, Z
     8c6:	82 60       	ori	r24, 0x02	; 2
     8c8:	80 83       	st	Z, r24
     8ca:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <UART_TxHead>
     8ce:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <UART_TxTail>
     8d2:	98 17       	cp	r25, r24
     8d4:	69 f0       	breq	.+26     	; 0x8f0 <__vector_20+0x86>
     8d6:	e0 91 27 01 	lds	r30, 0x0127	; 0x800127 <UART_TxTail>
     8da:	ef 5f       	subi	r30, 0xFF	; 255
     8dc:	ef 77       	andi	r30, 0x7F	; 127
     8de:	e0 93 27 01 	sts	0x0127, r30	; 0x800127 <UART_TxTail>
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	e7 5b       	subi	r30, 0xB7	; 183
     8e6:	fe 4f       	sbci	r31, 0xFE	; 254
     8e8:	80 81       	ld	r24, Z
     8ea:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7e00d2>
     8ee:	05 c0       	rjmp	.+10     	; 0x8fa <__vector_20+0x90>
     8f0:	ea ec       	ldi	r30, 0xCA	; 202
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	80 81       	ld	r24, Z
     8f6:	8d 7f       	andi	r24, 0xFD	; 253
     8f8:	80 83       	st	Z, r24
     8fa:	ff 91       	pop	r31
     8fc:	ef 91       	pop	r30
     8fe:	9f 91       	pop	r25
     900:	8f 91       	pop	r24
     902:	0f 90       	pop	r0
     904:	0f be       	out	0x3f, r0	; 63
     906:	0f 90       	pop	r0
     908:	1f 90       	pop	r1
     90a:	18 95       	reti

0000090c <uart_init>:
     90c:	cf 93       	push	r28
     90e:	df 93       	push	r29
     910:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <UART_TxHead>
     914:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <UART_TxTail>
     918:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <UART_RxHead>
     91c:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <UART_RxTail>
     920:	c8 ec       	ldi	r28, 0xC8	; 200
     922:	d0 e0       	ldi	r29, 0x00	; 0
     924:	20 e8       	ldi	r18, 0x80	; 128
     926:	28 83       	st	Y, r18
     928:	9c 01       	movw	r18, r24
     92a:	40 e0       	ldi	r20, 0x00	; 0
     92c:	50 e0       	ldi	r21, 0x00	; 0
     92e:	60 e4       	ldi	r22, 0x40	; 64
     930:	72 e4       	ldi	r23, 0x42	; 66
     932:	8f e0       	ldi	r24, 0x0F	; 15
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	0e 94 82 0d 	call	0x1b04	; 0x1b04 <__divmodsi4>
     93a:	da 01       	movw	r26, r20
     93c:	c9 01       	movw	r24, r18
     93e:	01 97       	sbiw	r24, 0x01	; 1
     940:	a1 09       	sbc	r26, r1
     942:	b1 09       	sbc	r27, r1
     944:	89 2f       	mov	r24, r25
     946:	9a 2f       	mov	r25, r26
     948:	ab 2f       	mov	r26, r27
     94a:	bb 27       	eor	r27, r27
     94c:	a7 fd       	sbrc	r26, 7
     94e:	ba 95       	dec	r27
     950:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     954:	21 50       	subi	r18, 0x01	; 1
     956:	20 93 cd 00 	sts	0x00CD, r18	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
     95a:	80 e9       	ldi	r24, 0x90	; 144
     95c:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
     960:	ea ec       	ldi	r30, 0xCA	; 202
     962:	f0 e0       	ldi	r31, 0x00	; 0
     964:	80 81       	ld	r24, Z
     966:	81 60       	ori	r24, 0x01	; 1
     968:	80 83       	st	Z, r24
     96a:	88 81       	ld	r24, Y
     96c:	8f 60       	ori	r24, 0x0F	; 15
     96e:	88 83       	st	Y, r24
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	08 95       	ret

00000976 <uart_getc_s>:
     976:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_RxHead>
     97a:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <UART_RxTail>
     97e:	98 17       	cp	r25, r24
     980:	a9 f0       	breq	.+42     	; 0x9ac <uart_getc_s+0x36>
     982:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_RxTail>
     986:	9f 5f       	subi	r25, 0xFF	; 255
     988:	9f 71       	andi	r25, 0x1F	; 31
     98a:	e9 2f       	mov	r30, r25
     98c:	f0 e0       	ldi	r31, 0x00	; 0
     98e:	e7 5d       	subi	r30, 0xD7	; 215
     990:	fe 4f       	sbci	r31, 0xFE	; 254
     992:	20 81       	ld	r18, Z
     994:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <UART_LastRxError>
     998:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <UART_RxTail>
     99c:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_LastRxError>
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	98 2f       	mov	r25, r24
     9a4:	88 27       	eor	r24, r24
     9a6:	82 0f       	add	r24, r18
     9a8:	91 1d       	adc	r25, r1
     9aa:	08 95       	ret
     9ac:	80 e0       	ldi	r24, 0x00	; 0
     9ae:	91 e0       	ldi	r25, 0x01	; 1
     9b0:	08 95       	ret

000009b2 <uart_putc>:
     9b2:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_RxHead>
     9b6:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_RxTail>
     9ba:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <UART_TxHead>
     9be:	2f 5f       	subi	r18, 0xFF	; 255
     9c0:	2f 77       	andi	r18, 0x7F	; 127
     9c2:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <UART_TxTail>
     9c6:	29 17       	cp	r18, r25
     9c8:	e1 f3       	breq	.-8      	; 0x9c2 <uart_putc+0x10>
     9ca:	42 2f       	mov	r20, r18
     9cc:	50 e0       	ldi	r21, 0x00	; 0
     9ce:	fa 01       	movw	r30, r20
     9d0:	e7 5b       	subi	r30, 0xB7	; 183
     9d2:	fe 4f       	sbci	r31, 0xFE	; 254
     9d4:	80 83       	st	Z, r24
     9d6:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <UART_TxHead>
     9da:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     9de:	84 fd       	sbrc	r24, 4
     9e0:	0d c0       	rjmp	.+26     	; 0x9fc <uart_putc+0x4a>
     9e2:	ea ec       	ldi	r30, 0xCA	; 202
     9e4:	f0 e0       	ldi	r31, 0x00	; 0
     9e6:	80 81       	ld	r24, Z
     9e8:	82 60       	ori	r24, 0x02	; 2
     9ea:	80 83       	st	Z, r24
     9ec:	20 93 27 01 	sts	0x0127, r18	; 0x800127 <UART_TxTail>
     9f0:	fa 01       	movw	r30, r20
     9f2:	e7 5b       	subi	r30, 0xB7	; 183
     9f4:	fe 4f       	sbci	r31, 0xFE	; 254
     9f6:	80 81       	ld	r24, Z
     9f8:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7e00d2>
     9fc:	08 95       	ret

000009fe <uart_putc_s>:
     9fe:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_RxHead>
     a02:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_RxTail>
     a06:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <UART_TxHead>
     a0a:	2f 5f       	subi	r18, 0xFF	; 255
     a0c:	2f 77       	andi	r18, 0x7F	; 127
     a0e:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <UART_TxTail>
     a12:	29 17       	cp	r18, r25
     a14:	e1 f3       	breq	.-8      	; 0xa0e <uart_putc_s+0x10>
     a16:	42 2f       	mov	r20, r18
     a18:	50 e0       	ldi	r21, 0x00	; 0
     a1a:	fa 01       	movw	r30, r20
     a1c:	e7 5b       	subi	r30, 0xB7	; 183
     a1e:	fe 4f       	sbci	r31, 0xFE	; 254
     a20:	80 83       	st	Z, r24
     a22:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <UART_TxHead>
     a26:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     a2a:	84 fd       	sbrc	r24, 4
     a2c:	0d c0       	rjmp	.+26     	; 0xa48 <uart_putc_s+0x4a>
     a2e:	ea ec       	ldi	r30, 0xCA	; 202
     a30:	f0 e0       	ldi	r31, 0x00	; 0
     a32:	80 81       	ld	r24, Z
     a34:	82 60       	ori	r24, 0x02	; 2
     a36:	80 83       	st	Z, r24
     a38:	20 93 27 01 	sts	0x0127, r18	; 0x800127 <UART_TxTail>
     a3c:	fa 01       	movw	r30, r20
     a3e:	e7 5b       	subi	r30, 0xB7	; 183
     a40:	fe 4f       	sbci	r31, 0xFE	; 254
     a42:	80 81       	ld	r24, Z
     a44:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7e00d2>
     a48:	08 95       	ret

00000a4a <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
     a4a:	cf 93       	push	r28
     a4c:	df 93       	push	r29
    register char c;
    
	
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     a4e:	ec 01       	movw	r28, r24
     a50:	21 96       	adiw	r28, 0x01	; 1
     a52:	fc 01       	movw	r30, r24
     a54:	84 91       	lpm	r24, Z
     a56:	88 23       	and	r24, r24
     a58:	31 f0       	breq	.+12     	; 0xa66 <uart_puts_p+0x1c>
      uart_putc(c);
     a5a:	ab df       	rcall	.-170    	; 0x9b2 <uart_putc>
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
	
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     a5c:	fe 01       	movw	r30, r28
     a5e:	84 91       	lpm	r24, Z
     a60:	21 96       	adiw	r28, 0x01	; 1
     a62:	81 11       	cpse	r24, r1
     a64:	fa cf       	rjmp	.-12     	; 0xa5a <uart_puts_p+0x10>
      uart_putc(c);

}/* uart_puts_p */
     a66:	df 91       	pop	r29
     a68:	cf 91       	pop	r28
     a6a:	08 95       	ret

00000a6c <ADC_switch>:
	

}

void ADC_switch(uint8_t channel){
		ADMUX = (ADMUX & 0xF0) | (channel & ADMUX_MASK);
     a6c:	ec e7       	ldi	r30, 0x7C	; 124
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	90 81       	ld	r25, Z
     a72:	8f 70       	andi	r24, 0x0F	; 15
     a74:	90 7f       	andi	r25, 0xF0	; 240
     a76:	89 2b       	or	r24, r25
     a78:	80 83       	st	Z, r24
     a7a:	08 95       	ret

00000a7c <ADC_init>:
void ADC_init(uint8_t act_ch, uint8_t aref_select)
{
	int8_t c;
	
	//Wybr rda wyzwalania - 
	ADCSRB |= (1<<ADHSM) | (1<<AREFEN)| (0<<ADTS3) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
     a7c:	eb e7       	ldi	r30, 0x7B	; 123
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	90 81       	ld	r25, Z
     a82:	90 6a       	ori	r25, 0xA0	; 160
     a84:	90 83       	st	Z, r25
	// ADEN - aktywowanie ADC
	// ADATE - zewntrzne rdo wyzwalania
	// ADPSX - ustawienie preskalera 0 1 1 - clk/8 ->2Mhz
	// ADIE - aktywowanie przerwania
	// ADSC - start pomiaru
	ADCSRA |= (1<<ADEN) | (1<<ADIE) | (0<<ADATE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
     a86:	ea e7       	ldi	r30, 0x7A	; 122
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	90 81       	ld	r25, Z
     a8c:	9f 68       	ori	r25, 0x8F	; 143
     a8e:	90 83       	st	Z, r25
	// 0		0	-nap odniesienia z VREF
	// 0		1	-nap odniesienia z AVcc
	// 1		1	-nap odniesienia z wew referencji
	// MUX2..0  -wybr wejscia przetwornika
	//wybr rda odniesienia
	if(aref_select){
     a90:	66 23       	and	r22, r22
     a92:	31 f0       	breq	.+12     	; 0xaa0 <ADC_init+0x24>
		//AVcc
		ADMUX |= (0<<REFS1) | (1<<REFS0);
     a94:	ec e7       	ldi	r30, 0x7C	; 124
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	90 81       	ld	r25, Z
     a9a:	90 64       	ori	r25, 0x40	; 64
     a9c:	90 83       	st	Z, r25
     a9e:	05 c0       	rjmp	.+10     	; 0xaaa <ADC_init+0x2e>
	}
	else{
		//Internal Vref
		ADMUX |= (1<<REFS1) | (1<<REFS0);
     aa0:	ec e7       	ldi	r30, 0x7C	; 124
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	90 81       	ld	r25, Z
     aa6:	90 6c       	ori	r25, 0xC0	; 192
     aa8:	90 83       	st	Z, r25
	}
	//setting active channels
	
	adc_state.active_channel  = ADC_CHANNEL_5;
     aaa:	94 e0       	ldi	r25, 0x04	; 4
     aac:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <adc_state+0x1>
				
	if(act_ch & (1<<ADC_CHANNEL_1)){
     ab0:	80 ff       	sbrs	r24, 0
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <ADC_init+0x42>
		adc_state.active_channels[ADC_CHANNEL_1] = TRUE;
     ab4:	91 e0       	ldi	r25, 0x01	; 1
     ab6:	90 93 ca 02 	sts	0x02CA, r25	; 0x8002ca <adc_state+0xc3>
		adc_state.active_channel  = ADC_CHANNEL_1;
     aba:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <adc_state+0x1>
	} 
	if(act_ch & (1<<ADC_CHANNEL_2)){
     abe:	81 ff       	sbrs	r24, 1
     ac0:	05 c0       	rjmp	.+10     	; 0xacc <ADC_init+0x50>
		adc_state.active_channels[ADC_CHANNEL_2] = TRUE;
     ac2:	91 e0       	ldi	r25, 0x01	; 1
     ac4:	90 93 cb 02 	sts	0x02CB, r25	; 0x8002cb <adc_state+0xc4>
		adc_state.active_channel  = ADC_CHANNEL_2;
     ac8:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <adc_state+0x1>
	}
	if(act_ch & (1<<ADC_CHANNEL_3)){
     acc:	82 ff       	sbrs	r24, 2
     ace:	06 c0       	rjmp	.+12     	; 0xadc <ADC_init+0x60>
		adc_state.active_channels[ADC_CHANNEL_3] = TRUE;
     ad0:	91 e0       	ldi	r25, 0x01	; 1
     ad2:	90 93 cc 02 	sts	0x02CC, r25	; 0x8002cc <adc_state+0xc5>
		adc_state.active_channel  = ADC_CHANNEL_3;
     ad6:	92 e0       	ldi	r25, 0x02	; 2
     ad8:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <adc_state+0x1>
	}
	if(act_ch & (1<<ADC_CHANNEL_4)){
     adc:	83 ff       	sbrs	r24, 3
     ade:	06 c0       	rjmp	.+12     	; 0xaec <ADC_init+0x70>
		adc_state.active_channels[ADC_CHANNEL_4] = TRUE;
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	80 93 cd 02 	sts	0x02CD, r24	; 0x8002cd <adc_state+0xc6>
		adc_state.active_channel  = ADC_CHANNEL_4;
     ae6:	83 e0       	ldi	r24, 0x03	; 3
     ae8:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <adc_state+0x1>
	}
	
	adc_state.active_channels[ADC_CHANNEL_5] = TRUE;
     aec:	a7 e0       	ldi	r26, 0x07	; 7
     aee:	b2 e0       	ldi	r27, 0x02	; 2
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	80 93 ce 02 	sts	0x02CE, r24	; 0x8002ce <adc_state+0xc7>
	adc_state.active_channels[ADC_CHANNEL_6] = TRUE;
     af6:	80 93 cf 02 	sts	0x02CF, r24	; 0x8002cf <adc_state+0xc8>
	
	// init adc state struct
	adc_state.buffor_position = 0;
     afa:	12 96       	adiw	r26, 0x02	; 2
     afc:	1c 92       	st	X, r1
     afe:	12 97       	sbiw	r26, 0x02	; 2
	
	//translate index to ADC channel num
	channel_idx_to_num[ADC_CHANNEL_1]   = AIN_1_CHANNEL;
     b00:	e9 ee       	ldi	r30, 0xE9	; 233
     b02:	f1 e0       	ldi	r31, 0x01	; 1
     b04:	84 e0       	ldi	r24, 0x04	; 4
     b06:	80 83       	st	Z, r24
	channel_idx_to_num[ADC_CHANNEL_2]   = AIN_2_CHANNEL;
     b08:	86 e0       	ldi	r24, 0x06	; 6
     b0a:	81 83       	std	Z+1, r24	; 0x01
	channel_idx_to_num[ADC_CHANNEL_3]   = AIN_3_CHANNEL;
     b0c:	8a e0       	ldi	r24, 0x0A	; 10
     b0e:	82 83       	std	Z+2, r24	; 0x02
	channel_idx_to_num[ADC_CHANNEL_4]   = AIN_4_CHANNEL;
     b10:	89 e0       	ldi	r24, 0x09	; 9
     b12:	83 83       	std	Z+3, r24	; 0x03
	channel_idx_to_num[ADC_CHANNEL_5]   = AIN_5_CHANNEL;
     b14:	88 e0       	ldi	r24, 0x08	; 8
     b16:	84 83       	std	Z+4, r24	; 0x04
	channel_idx_to_num[ADC_CHANNEL_6]   = AIN_6_CHANNEL;
     b18:	85 e0       	ldi	r24, 0x05	; 5
     b1a:	85 83       	std	Z+5, r24	; 0x05

	
	// init sum
	for( c = 0 ; c < ADC_MAX_CHANNEL ; c++ ){
		adc_state.sum[c] = 0;
     b1c:	10 92 bf 02 	sts	0x02BF, r1	; 0x8002bf <adc_state+0xb8>
     b20:	10 92 be 02 	sts	0x02BE, r1	; 0x8002be <adc_state+0xb7>
     b24:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <adc_state+0xba>
     b28:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <adc_state+0xb9>
     b2c:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <adc_state+0xbc>
     b30:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <adc_state+0xbb>
     b34:	10 92 c5 02 	sts	0x02C5, r1	; 0x8002c5 <adc_state+0xbe>
     b38:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <adc_state+0xbd>
     b3c:	10 92 c7 02 	sts	0x02C7, r1	; 0x8002c7 <adc_state+0xc0>
     b40:	10 92 c6 02 	sts	0x02C6, r1	; 0x8002c6 <adc_state+0xbf>
     b44:	10 92 c9 02 	sts	0x02C9, r1	; 0x8002c9 <adc_state+0xc2>
     b48:	10 92 c8 02 	sts	0x02C8, r1	; 0x8002c8 <adc_state+0xc1>
	}

	// trun on first channel	
	ADC_switch(channel_idx_to_num[adc_state.active_channel]);
     b4c:	11 96       	adiw	r26, 0x01	; 1
     b4e:	ec 91       	ld	r30, X
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	e7 51       	subi	r30, 0x17	; 23
     b54:	fe 4f       	sbci	r31, 0xFE	; 254
     b56:	80 81       	ld	r24, Z
     b58:	89 cf       	rjmp	.-238    	; 0xa6c <ADC_switch>
     b5a:	08 95       	ret

00000b5c <ADC_start_conversion>:
void ADC_switch(uint8_t channel){
		ADMUX = (ADMUX & 0xF0) | (channel & ADMUX_MASK);
}

void ADC_start_conversion(){
	ADCSRA |= (1<<ADSC);
     b5c:	ea e7       	ldi	r30, 0x7A	; 122
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	80 64       	ori	r24, 0x40	; 64
     b64:	80 83       	st	Z, r24
     b66:	08 95       	ret

00000b68 <ADC_task>:
}

// ADC task function, called every loop in main_loop
void ADC_task(void){
     b68:	cf 92       	push	r12
     b6a:	df 92       	push	r13
     b6c:	ef 92       	push	r14
     b6e:	ff 92       	push	r15
     b70:	0f 93       	push	r16
     b72:	1f 93       	push	r17
     b74:	cf 93       	push	r28
	static uint8_t state = ADC_MAX_CHANNEL; 
	/* if we have new results */
	if( state == ADC_MAX_CHANNEL) {
     b76:	c0 91 00 01 	lds	r28, 0x0100	; 0x800100 <__data_start>
     b7a:	c6 30       	cpi	r28, 0x06	; 6
     b7c:	31 f5       	brne	.+76     	; 0xbca <ADC_task+0x62>
     b7e:	40 e0       	ldi	r20, 0x00	; 0
     b80:	50 e0       	ldi	r21, 0x00	; 0
		//divide sum to get average value
		for( uint8_t i=0; i< ADC_MAX_CHANNEL; i++){
			//if channel is active
			if(adc_state.active_channels[i] == TRUE){
     b82:	fa 01       	movw	r30, r20
     b84:	e6 53       	subi	r30, 0x36	; 54
     b86:	fd 4f       	sbci	r31, 0xFD	; 253
     b88:	80 81       	ld	r24, Z
     b8a:	81 30       	cpi	r24, 0x01	; 1
     b8c:	a9 f4       	brne	.+42     	; 0xbb8 <ADC_task+0x50>
				adc_results.raw_analog_in[i] = adc_state.sum[i] / ADC_SAMPELS;
     b8e:	fa 01       	movw	r30, r20
     b90:	ee 0f       	add	r30, r30
     b92:	ff 1f       	adc	r31, r31
     b94:	df 01       	movw	r26, r30
     b96:	a2 54       	subi	r26, 0x42	; 66
     b98:	bd 4f       	sbci	r27, 0xFD	; 253
     b9a:	2d 91       	ld	r18, X+
     b9c:	3c 91       	ld	r19, X
     b9e:	a9 e8       	ldi	r26, 0x89	; 137
     ba0:	b8 e8       	ldi	r27, 0x88	; 136
     ba2:	cc d7       	rcall	.+3992   	; 0x1b3c <__umulhisi3>
     ba4:	96 95       	lsr	r25
     ba6:	87 95       	ror	r24
     ba8:	96 95       	lsr	r25
     baa:	87 95       	ror	r24
     bac:	96 95       	lsr	r25
     bae:	87 95       	ror	r24
     bb0:	e1 51       	subi	r30, 0x11	; 17
     bb2:	fe 4f       	sbci	r31, 0xFE	; 254
     bb4:	91 83       	std	Z+1, r25	; 0x01
     bb6:	80 83       	st	Z, r24
     bb8:	4f 5f       	subi	r20, 0xFF	; 255
     bba:	5f 4f       	sbci	r21, 0xFF	; 255
void ADC_task(void){
	static uint8_t state = ADC_MAX_CHANNEL; 
	/* if we have new results */
	if( state == ADC_MAX_CHANNEL) {
		//divide sum to get average value
		for( uint8_t i=0; i< ADC_MAX_CHANNEL; i++){
     bbc:	46 30       	cpi	r20, 0x06	; 6
     bbe:	51 05       	cpc	r21, r1
     bc0:	01 f7       	brne	.-64     	; 0xb82 <ADC_task+0x1a>
			if(adc_state.active_channels[i] == TRUE){
				adc_results.raw_analog_in[i] = adc_state.sum[i] / ADC_SAMPELS;
			}
			
		}
		state--;	
     bc2:	85 e0       	ldi	r24, 0x05	; 5
     bc4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     bc8:	5f c0       	rjmp	.+190    	; 0xc88 <ADC_task+0x120>
	}
	else if(HAS_FLAG(adc_state.flags, ADC_FLAG_CONV_COMPLETED) && state < ADC_MAX_CHANNEL){
     bca:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <adc_state>
     bce:	80 ff       	sbrs	r24, 0
     bd0:	5b c0       	rjmp	.+182    	; 0xc88 <ADC_task+0x120>
     bd2:	c6 30       	cpi	r28, 0x06	; 6
     bd4:	08 f0       	brcs	.+2      	; 0xbd8 <ADC_task+0x70>
     bd6:	58 c0       	rjmp	.+176    	; 0xc88 <ADC_task+0x120>
		adc_results.analog_in[state] = (((uint32_t)adc_results.raw_analog_in[state] * non_volatile_data.adc_channel_scale[state]) / ADC_RAW_MAX_VAL) + non_volatile_data.adc_channel_offset[state] ;
     bd8:	0c 2f       	mov	r16, r28
     bda:	10 e0       	ldi	r17, 0x00	; 0
     bdc:	68 01       	movw	r12, r16
     bde:	cc 0c       	add	r12, r12
     be0:	dd 1c       	adc	r13, r13
     be2:	f6 01       	movw	r30, r12
     be4:	e1 51       	subi	r30, 0x11	; 17
     be6:	fe 4f       	sbci	r31, 0xFE	; 254
     be8:	20 81       	ld	r18, Z
     bea:	31 81       	ldd	r19, Z+1	; 0x01
     bec:	78 01       	movw	r14, r16
     bee:	86 e0       	ldi	r24, 0x06	; 6
     bf0:	e8 0e       	add	r14, r24
     bf2:	f1 1c       	adc	r15, r1
     bf4:	ee 0c       	add	r14, r14
     bf6:	ff 1c       	adc	r15, r15
     bf8:	f7 01       	movw	r30, r14
     bfa:	e0 5f       	subi	r30, 0xF0	; 240
     bfc:	fc 4f       	sbci	r31, 0xFC	; 252
     bfe:	a0 81       	ld	r26, Z
     c00:	b1 81       	ldd	r27, Z+1	; 0x01
     c02:	ab d7       	rcall	.+3926   	; 0x1b5a <__usmulhisi3>
     c04:	2f ef       	ldi	r18, 0xFF	; 255
     c06:	33 e0       	ldi	r19, 0x03	; 3
     c08:	40 e0       	ldi	r20, 0x00	; 0
     c0a:	50 e0       	ldi	r21, 0x00	; 0
     c0c:	59 d7       	rcall	.+3762   	; 0x1ac0 <__udivmodsi4>
     c0e:	f6 01       	movw	r30, r12
     c10:	e0 5f       	subi	r30, 0xF0	; 240
     c12:	fc 4f       	sbci	r31, 0xFC	; 252
     c14:	80 81       	ld	r24, Z
     c16:	91 81       	ldd	r25, Z+1	; 0x01
     c18:	28 0f       	add	r18, r24
     c1a:	39 1f       	adc	r19, r25
     c1c:	f7 01       	movw	r30, r14
     c1e:	e1 51       	subi	r30, 0x11	; 17
     c20:	fe 4f       	sbci	r31, 0xFE	; 254
     c22:	31 83       	std	Z+1, r19	; 0x01
     c24:	20 83       	st	Z, r18
		if(adc_results.analog_in[state] > non_volatile_data.adc_channel_max[state]){
     c26:	20 81       	ld	r18, Z
     c28:	31 81       	ldd	r19, Z+1	; 0x01
     c2a:	f6 01       	movw	r30, r12
     c2c:	e8 5d       	subi	r30, 0xD8	; 216
     c2e:	fc 4f       	sbci	r31, 0xFC	; 252
     c30:	80 81       	ld	r24, Z
     c32:	91 81       	ldd	r25, Z+1	; 0x01
     c34:	82 17       	cp	r24, r18
     c36:	93 07       	cpc	r25, r19
     c38:	34 f4       	brge	.+12     	; 0xc46 <ADC_task+0xde>
			adc_results.analog_in[state] = non_volatile_data.adc_channel_max[state];
     c3a:	f6 01       	movw	r30, r12
     c3c:	e5 50       	subi	r30, 0x05	; 5
     c3e:	fe 4f       	sbci	r31, 0xFE	; 254
     c40:	91 83       	std	Z+1, r25	; 0x01
     c42:	80 83       	st	Z, r24
     c44:	18 c0       	rjmp	.+48     	; 0xc76 <ADC_task+0x10e>
		}
		else if(adc_results.analog_in[state] < non_volatile_data.adc_channel_min[state]){
     c46:	f8 01       	movw	r30, r16
     c48:	ee 0f       	add	r30, r30
     c4a:	ff 1f       	adc	r31, r31
     c4c:	e5 50       	subi	r30, 0x05	; 5
     c4e:	fe 4f       	sbci	r31, 0xFE	; 254
     c50:	20 81       	ld	r18, Z
     c52:	31 81       	ldd	r19, Z+1	; 0x01
     c54:	f8 01       	movw	r30, r16
     c56:	ee 0f       	add	r30, r30
     c58:	ff 1f       	adc	r31, r31
     c5a:	ec 5c       	subi	r30, 0xCC	; 204
     c5c:	fc 4f       	sbci	r31, 0xFC	; 252
     c5e:	80 81       	ld	r24, Z
     c60:	91 81       	ldd	r25, Z+1	; 0x01
     c62:	28 17       	cp	r18, r24
     c64:	39 07       	cpc	r19, r25
     c66:	3c f4       	brge	.+14     	; 0xc76 <ADC_task+0x10e>
			adc_results.analog_in[state] = non_volatile_data.adc_channel_min[state];
     c68:	00 0f       	add	r16, r16
     c6a:	11 1f       	adc	r17, r17
     c6c:	f8 01       	movw	r30, r16
     c6e:	e5 50       	subi	r30, 0x05	; 5
     c70:	fe 4f       	sbci	r31, 0xFE	; 254
     c72:	91 83       	std	Z+1, r25	; 0x01
     c74:	80 83       	st	Z, r24
		}
		if(state == 0){
     c76:	c1 11       	cpse	r28, r1
     c78:	04 c0       	rjmp	.+8      	; 0xc82 <ADC_task+0x11a>
			state = ADC_MAX_CHANNEL;
     c7a:	86 e0       	ldi	r24, 0x06	; 6
     c7c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     c80:	03 c0       	rjmp	.+6      	; 0xc88 <ADC_task+0x120>
		}
		else{
			state--;
     c82:	c1 50       	subi	r28, 0x01	; 1
     c84:	c0 93 00 01 	sts	0x0100, r28	; 0x800100 <__data_start>
		}
	}
		
	/* clearing flag for conversion resulsts */
	CLEAR_FLAG(adc_state.flags, ADC_FLAG_CONV_COMPLETED);
     c88:	e7 e0       	ldi	r30, 0x07	; 7
     c8a:	f2 e0       	ldi	r31, 0x02	; 2
     c8c:	80 81       	ld	r24, Z
     c8e:	8e 7f       	andi	r24, 0xFE	; 254
     c90:	80 83       	st	Z, r24
	
};
     c92:	cf 91       	pop	r28
     c94:	1f 91       	pop	r17
     c96:	0f 91       	pop	r16
     c98:	ff 90       	pop	r15
     c9a:	ef 90       	pop	r14
     c9c:	df 90       	pop	r13
     c9e:	cf 90       	pop	r12
     ca0:	08 95       	ret

00000ca2 <__vector_27>:

// ADC conversion completed signal
SIGNAL(ADC_vect){
     ca2:	1f 92       	push	r1
     ca4:	0f 92       	push	r0
     ca6:	0f b6       	in	r0, 0x3f	; 63
     ca8:	0f 92       	push	r0
     caa:	11 24       	eor	r1, r1
     cac:	2f 93       	push	r18
     cae:	3f 93       	push	r19
     cb0:	4f 93       	push	r20
     cb2:	5f 93       	push	r21
     cb4:	6f 93       	push	r22
     cb6:	7f 93       	push	r23
     cb8:	8f 93       	push	r24
     cba:	9f 93       	push	r25
     cbc:	af 93       	push	r26
     cbe:	bf 93       	push	r27
     cc0:	ef 93       	push	r30
     cc2:	ff 93       	push	r31
	/* save result */
	
	/* removing old result from the sum */
	if( HAS_FLAG(adc_state.flags, ADC_FLAG_HAS_FULL_BUFF) ) {
     cc4:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <adc_state>
     cc8:	81 ff       	sbrs	r24, 1
     cca:	21 c0       	rjmp	.+66     	; 0xd0e <__vector_27+0x6c>
		adc_state.sum[adc_state.active_channel] -= adc_state.buffor[adc_state.active_channel][adc_state.buffor_position];
     ccc:	a7 e0       	ldi	r26, 0x07	; 7
     cce:	b2 e0       	ldi	r27, 0x02	; 2
     cd0:	11 96       	adiw	r26, 0x01	; 1
     cd2:	ec 91       	ld	r30, X
     cd4:	11 97       	sbiw	r26, 0x01	; 1
     cd6:	12 96       	adiw	r26, 0x02	; 2
     cd8:	8c 91       	ld	r24, X
     cda:	12 97       	sbiw	r26, 0x02	; 2
     cdc:	9f e0       	ldi	r25, 0x0F	; 15
     cde:	e9 9f       	mul	r30, r25
     ce0:	f0 01       	movw	r30, r0
     ce2:	11 24       	eor	r1, r1
     ce4:	e8 0f       	add	r30, r24
     ce6:	f1 1d       	adc	r31, r1
     ce8:	ee 0f       	add	r30, r30
     cea:	ff 1f       	adc	r31, r31
     cec:	e9 5f       	subi	r30, 0xF9	; 249
     cee:	fd 4f       	sbci	r31, 0xFD	; 253
     cf0:	23 81       	ldd	r18, Z+3	; 0x03
     cf2:	34 81       	ldd	r19, Z+4	; 0x04
     cf4:	11 96       	adiw	r26, 0x01	; 1
     cf6:	ec 91       	ld	r30, X
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	ee 0f       	add	r30, r30
     cfc:	ff 1f       	adc	r31, r31
     cfe:	e2 54       	subi	r30, 0x42	; 66
     d00:	fd 4f       	sbci	r31, 0xFD	; 253
     d02:	80 81       	ld	r24, Z
     d04:	91 81       	ldd	r25, Z+1	; 0x01
     d06:	82 1b       	sub	r24, r18
     d08:	93 0b       	sbc	r25, r19
     d0a:	91 83       	std	Z+1, r25	; 0x01
     d0c:	80 83       	st	Z, r24
	}
	/* putting new result to the buffor */
	adc_state.buffor[adc_state.active_channel][adc_state.buffor_position] = ADC;
     d0e:	a7 e0       	ldi	r26, 0x07	; 7
     d10:	b2 e0       	ldi	r27, 0x02	; 2
     d12:	11 96       	adiw	r26, 0x01	; 1
     d14:	ec 91       	ld	r30, X
     d16:	11 97       	sbiw	r26, 0x01	; 1
     d18:	12 96       	adiw	r26, 0x02	; 2
     d1a:	9c 91       	ld	r25, X
     d1c:	12 97       	sbiw	r26, 0x02	; 2
     d1e:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     d22:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     d26:	8f e0       	ldi	r24, 0x0F	; 15
     d28:	8e 9f       	mul	r24, r30
     d2a:	f0 01       	movw	r30, r0
     d2c:	11 24       	eor	r1, r1
     d2e:	e9 0f       	add	r30, r25
     d30:	f1 1d       	adc	r31, r1
     d32:	ee 0f       	add	r30, r30
     d34:	ff 1f       	adc	r31, r31
     d36:	e9 5f       	subi	r30, 0xF9	; 249
     d38:	fd 4f       	sbci	r31, 0xFD	; 253
     d3a:	34 83       	std	Z+4, r19	; 0x04
     d3c:	23 83       	std	Z+3, r18	; 0x03
	/* adding new result to sum */
	adc_state.sum[adc_state.active_channel] += adc_state.buffor[adc_state.active_channel][adc_state.buffor_position];
     d3e:	11 96       	adiw	r26, 0x01	; 1
     d40:	ec 91       	ld	r30, X
     d42:	11 97       	sbiw	r26, 0x01	; 1
     d44:	12 96       	adiw	r26, 0x02	; 2
     d46:	9c 91       	ld	r25, X
     d48:	12 97       	sbiw	r26, 0x02	; 2
     d4a:	8e 9f       	mul	r24, r30
     d4c:	f0 01       	movw	r30, r0
     d4e:	11 24       	eor	r1, r1
     d50:	e9 0f       	add	r30, r25
     d52:	f1 1d       	adc	r31, r1
     d54:	ee 0f       	add	r30, r30
     d56:	ff 1f       	adc	r31, r31
     d58:	e9 5f       	subi	r30, 0xF9	; 249
     d5a:	fd 4f       	sbci	r31, 0xFD	; 253
     d5c:	83 81       	ldd	r24, Z+3	; 0x03
     d5e:	94 81       	ldd	r25, Z+4	; 0x04
     d60:	11 96       	adiw	r26, 0x01	; 1
     d62:	ec 91       	ld	r30, X
     d64:	11 97       	sbiw	r26, 0x01	; 1
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	ee 0f       	add	r30, r30
     d6a:	ff 1f       	adc	r31, r31
     d6c:	e2 54       	subi	r30, 0x42	; 66
     d6e:	fd 4f       	sbci	r31, 0xFD	; 253
     d70:	20 81       	ld	r18, Z
     d72:	31 81       	ldd	r19, Z+1	; 0x01
     d74:	82 0f       	add	r24, r18
     d76:	93 1f       	adc	r25, r19
     d78:	91 83       	std	Z+1, r25	; 0x01
     d7a:	80 83       	st	Z, r24
	
	/* inc channel position counters */
	//find next active channel
	do {
		if( ++adc_state.active_channel == ADC_MAX_CHANNEL) {
     d7c:	11 96       	adiw	r26, 0x01	; 1
     d7e:	8c 91       	ld	r24, X
     d80:	11 97       	sbiw	r26, 0x01	; 1
     d82:	8f 5f       	subi	r24, 0xFF	; 255
     d84:	11 96       	adiw	r26, 0x01	; 1
     d86:	8c 93       	st	X, r24
     d88:	11 97       	sbiw	r26, 0x01	; 1
     d8a:	86 30       	cpi	r24, 0x06	; 6
     d8c:	c1 f4       	brne	.+48     	; 0xdbe <__vector_27+0x11c>
			/* we checked all channels, starting from the beginning */
			adc_state.active_channel = 0;
     d8e:	11 96       	adiw	r26, 0x01	; 1
     d90:	1c 92       	st	X, r1
     d92:	11 97       	sbiw	r26, 0x01	; 1
			/* reseting buffer position */
			if( ++adc_state.buffor_position == ADC_SAMPELS ){
     d94:	12 96       	adiw	r26, 0x02	; 2
     d96:	8c 91       	ld	r24, X
     d98:	12 97       	sbiw	r26, 0x02	; 2
     d9a:	8f 5f       	subi	r24, 0xFF	; 255
     d9c:	12 96       	adiw	r26, 0x02	; 2
     d9e:	8c 93       	st	X, r24
     da0:	12 97       	sbiw	r26, 0x02	; 2
     da2:	8f 30       	cpi	r24, 0x0F	; 15
     da4:	31 f4       	brne	.+12     	; 0xdb2 <__vector_27+0x110>
				/* we filled whole buffor, starting from the beginning */
				adc_state.buffor_position = 0;
     da6:	12 96       	adiw	r26, 0x02	; 2
     da8:	1c 92       	st	X, r1
     daa:	12 97       	sbiw	r26, 0x02	; 2
				// setting flag that buffor is full (you can read results)
				SET_FLAG(adc_state.flags, ADC_FLAG_HAS_FULL_BUFF);
     dac:	8c 91       	ld	r24, X
     dae:	82 60       	ori	r24, 0x02	; 2
     db0:	8c 93       	st	X, r24
			}
			/* setting flag that there is new result ready */
			if( HAS_FLAG(adc_state.flags, ADC_FLAG_HAS_FULL_BUFF) ) {
     db2:	8c 91       	ld	r24, X
     db4:	81 ff       	sbrs	r24, 1
     db6:	03 c0       	rjmp	.+6      	; 0xdbe <__vector_27+0x11c>
				SET_FLAG(adc_state.flags, ADC_FLAG_CONV_COMPLETED);
     db8:	8c 91       	ld	r24, X
     dba:	81 60       	ori	r24, 0x01	; 1
     dbc:	8c 93       	st	X, r24
			}
		}
	} 
	while(adc_state.active_channels[adc_state.active_channel] == FALSE);
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	ec 91       	ld	r30, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	e6 53       	subi	r30, 0x36	; 54
     dc8:	fd 4f       	sbci	r31, 0xFD	; 253
     dca:	80 81       	ld	r24, Z
     dcc:	88 23       	and	r24, r24
     dce:	b1 f2       	breq	.-84     	; 0xd7c <__vector_27+0xda>
	
	/* switching active channel */
	ADC_switch(channel_idx_to_num[adc_state.active_channel]);
     dd0:	e0 91 08 02 	lds	r30, 0x0208	; 0x800208 <adc_state+0x1>
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	e7 51       	subi	r30, 0x17	; 23
     dd8:	fe 4f       	sbci	r31, 0xFE	; 254
     dda:	80 81       	ld	r24, Z
     ddc:	47 de       	rcall	.-882    	; 0xa6c <ADC_switch>
	/* starting conversion */
	ADC_start_conversion();	
     dde:	be de       	rcall	.-644    	; 0xb5c <ADC_start_conversion>
};
     de0:	ff 91       	pop	r31
     de2:	ef 91       	pop	r30
     de4:	bf 91       	pop	r27
     de6:	af 91       	pop	r26
     de8:	9f 91       	pop	r25
     dea:	8f 91       	pop	r24
     dec:	7f 91       	pop	r23
     dee:	6f 91       	pop	r22
     df0:	5f 91       	pop	r21
     df2:	4f 91       	pop	r20
     df4:	3f 91       	pop	r19
     df6:	2f 91       	pop	r18
     df8:	0f 90       	pop	r0
     dfa:	0f be       	out	0x3f, r0	; 63
     dfc:	0f 90       	pop	r0
     dfe:	1f 90       	pop	r1
     e00:	18 95       	reti

00000e02 <CAN_init>:

volatile uint16_t int_counter=0;


//Inicjalizacja CAN
void CAN_init(uint8_t dip_sw){
     e02:	2f 92       	push	r2
     e04:	3f 92       	push	r3
     e06:	4f 92       	push	r4
     e08:	5f 92       	push	r5
     e0a:	6f 92       	push	r6
     e0c:	7f 92       	push	r7
     e0e:	8f 92       	push	r8
     e10:	9f 92       	push	r9
     e12:	af 92       	push	r10
     e14:	bf 92       	push	r11
     e16:	cf 92       	push	r12
     e18:	df 92       	push	r13
     e1a:	ef 92       	push	r14
     e1c:	ff 92       	push	r15
     e1e:	0f 93       	push	r16
     e20:	1f 93       	push	r17
     e22:	cf 93       	push	r28
     e24:	df 93       	push	r29
     e26:	00 d0       	rcall	.+0      	; 0xe28 <CAN_init+0x26>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <CAN_init+0x28>
     e2a:	cd b7       	in	r28, 0x3d	; 61
     e2c:	de b7       	in	r29, 0x3e	; 62
	uint16_t mob_3_id = 0x280 + BASE_ID; //TPDO 2
	uint16_t mob_4_id = 0x580 + BASE_ID; //SDO TX
	uint16_t mob_5_id = 0x600 + BASE_ID; //SDO RX
	
	//dodwania do adresu ustawienia z DIP switchy
	mob_1_id += dip_sw;
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	6c 01       	movw	r12, r24
     e32:	20 ef       	ldi	r18, 0xF0	; 240
     e34:	c2 1a       	sub	r12, r18
     e36:	2d ef       	ldi	r18, 0xFD	; 253
     e38:	d2 0a       	sbc	r13, r18
	mob_2_id += dip_sw;
     e3a:	2c 01       	movw	r4, r24
     e3c:	30 e7       	ldi	r19, 0x70	; 112
     e3e:	43 1a       	sub	r4, r19
     e40:	3e ef       	ldi	r19, 0xFE	; 254
     e42:	53 0a       	sbc	r5, r19
	mob_3_id += dip_sw;
     e44:	dc 01       	movw	r26, r24
     e46:	a0 57       	subi	r26, 0x70	; 112
     e48:	bd 4f       	sbci	r27, 0xFD	; 253
     e4a:	ba 83       	std	Y+2, r27	; 0x02
     e4c:	a9 83       	std	Y+1, r26	; 0x01
	mob_4_id += dip_sw;
     e4e:	fc 01       	movw	r30, r24
     e50:	e0 57       	subi	r30, 0x70	; 112
     e52:	fa 4f       	sbci	r31, 0xFA	; 250
     e54:	fc 83       	std	Y+4, r31	; 0x04
     e56:	eb 83       	std	Y+3, r30	; 0x03
	mob_5_id += dip_sw;
     e58:	1c 01       	movw	r2, r24
     e5a:	f0 ef       	ldi	r31, 0xF0	; 240
     e5c:	2f 1a       	sub	r2, r31
     e5e:	f9 ef       	ldi	r31, 0xF9	; 249
     e60:	3f 0a       	sbc	r3, r31
	
	CANGCON = ( 1 << SWRES );   // Software reset
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
	CANTCON = 0x00;             // CAN timing prescaler set to 0
     e68:	10 92 e5 00 	sts	0x00E5, r1	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>
	
	CANBT1	|= 0x0E; //CAN Baud set 125kbit
     e6c:	e2 ee       	ldi	r30, 0xE2	; 226
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	8e 60       	ori	r24, 0x0E	; 14
     e74:	80 83       	st	Z, r24
	CANBT2	|= 0x0C; //CAN Baud set 125kbit
     e76:	e3 ee       	ldi	r30, 0xE3	; 227
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	8c 60       	ori	r24, 0x0C	; 12
     e7e:	80 83       	st	Z, r24
	CANBT3	|= 0x37; //CAN Baud set 125kbit
     e80:	e4 ee       	ldi	r30, 0xE4	; 228
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	87 63       	ori	r24, 0x37	; 55
     e88:	80 83       	st	Z, r24
	
	for ( int8_t mob=0; mob<6; mob++ ) {
     e8a:	80 e0       	ldi	r24, 0x00	; 0
		CANPAGE = ( mob << 4 );   // Selects Message Object 0-5
     e8c:	2d ee       	ldi	r18, 0xED	; 237
     e8e:	30 e0       	ldi	r19, 0x00	; 0
		CANCDMOB = 0x00;          // Disable mob
     e90:	af ee       	ldi	r26, 0xEF	; 239
     e92:	b0 e0       	ldi	r27, 0x00	; 0
		CANSTMOB = 0x00;          // Clear mob status register;
     e94:	4e ee       	ldi	r20, 0xEE	; 238
     e96:	50 e0       	ldi	r21, 0x00	; 0
	CANBT1	|= 0x0E; //CAN Baud set 125kbit
	CANBT2	|= 0x0C; //CAN Baud set 125kbit
	CANBT3	|= 0x37; //CAN Baud set 125kbit
	
	for ( int8_t mob=0; mob<6; mob++ ) {
		CANPAGE = ( mob << 4 );   // Selects Message Object 0-5
     e98:	98 2f       	mov	r25, r24
     e9a:	92 95       	swap	r25
     e9c:	90 7f       	andi	r25, 0xF0	; 240
     e9e:	f9 01       	movw	r30, r18
     ea0:	90 83       	st	Z, r25
		CANCDMOB = 0x00;          // Disable mob
     ea2:	1c 92       	st	X, r1
		CANSTMOB = 0x00;          // Clear mob status register;
     ea4:	fa 01       	movw	r30, r20
     ea6:	10 82       	st	Z, r1
     ea8:	8f 5f       	subi	r24, 0xFF	; 255
	
	CANBT1	|= 0x0E; //CAN Baud set 125kbit
	CANBT2	|= 0x0C; //CAN Baud set 125kbit
	CANBT3	|= 0x37; //CAN Baud set 125kbit
	
	for ( int8_t mob=0; mob<6; mob++ ) {
     eaa:	86 30       	cpi	r24, 0x06	; 6
     eac:	a9 f7       	brne	.-22     	; 0xe98 <CAN_init+0x96>
		CANSTMOB = 0x00;          // Clear mob status register;
	}
			
	
	//MOb 0 configuration SYNC
	CANPAGE	 = (MOb_0<<4);
     eae:	0f 2e       	mov	r0, r31
     eb0:	fd ee       	ldi	r31, 0xED	; 237
     eb2:	ef 2e       	mov	r14, r31
     eb4:	f1 2c       	mov	r15, r1
     eb6:	f0 2d       	mov	r31, r0
     eb8:	d7 01       	movw	r26, r14
     eba:	1c 92       	st	X, r1
	CANIDM4 = 0x00; //full mask setting
     ebc:	04 ef       	ldi	r16, 0xF4	; 244
     ebe:	10 e0       	ldi	r17, 0x00	; 0
     ec0:	f8 01       	movw	r30, r16
     ec2:	10 82       	st	Z, r1
	CANIDM3 = 0x00; //full mask setting
     ec4:	65 ef       	ldi	r22, 0xF5	; 245
     ec6:	70 e0       	ldi	r23, 0x00	; 0
     ec8:	db 01       	movw	r26, r22
     eca:	1c 92       	st	X, r1
	CANIDM2 = 0xFF; //full mask setting
     ecc:	46 ef       	ldi	r20, 0xF6	; 246
     ece:	50 e0       	ldi	r21, 0x00	; 0
     ed0:	99 24       	eor	r9, r9
     ed2:	9a 94       	dec	r9
     ed4:	fa 01       	movw	r30, r20
     ed6:	90 82       	st	Z, r9
	CANIDM1 = 0xFF; //full mask setting
     ed8:	27 ef       	ldi	r18, 0xF7	; 247
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	d9 01       	movw	r26, r18
     ede:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
     ee0:	ef ee       	ldi	r30, 0xEF	; 239
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	10 82       	st	Z, r1
	CANCDMOB |= RECEPTION;
     ee6:	80 81       	ld	r24, Z
     ee8:	80 68       	ori	r24, 0x80	; 128
     eea:	80 83       	st	Z, r24
	CANIDT4 = 0x00;
     eec:	80 ef       	ldi	r24, 0xF0	; 240
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	dc 01       	movw	r26, r24
     ef2:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
     ef4:	e1 ef       	ldi	r30, 0xF1	; 241
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	10 82       	st	Z, r1
	CANIDT2 = ((mob_0_id & 0x07) << 5);
     efa:	0f 2e       	mov	r0, r31
     efc:	f2 ef       	ldi	r31, 0xF2	; 242
     efe:	af 2e       	mov	r10, r31
     f00:	b1 2c       	mov	r11, r1
     f02:	f0 2d       	mov	r31, r0
     f04:	d5 01       	movw	r26, r10
     f06:	1c 92       	st	X, r1
	CANIDT1 = (mob_0_id >> 3);
     f08:	0f 2e       	mov	r0, r31
     f0a:	f3 ef       	ldi	r31, 0xF3	; 243
     f0c:	6f 2e       	mov	r6, r31
     f0e:	71 2c       	mov	r7, r1
     f10:	f0 2d       	mov	r31, r0
     f12:	68 94       	set
     f14:	88 24       	eor	r8, r8
     f16:	84 f8       	bld	r8, 4
     f18:	f3 01       	movw	r30, r6
     f1a:	80 82       	st	Z, r8
	CANIE2	|= (1<<IEMOB0); //Enable Interrupt MOb 0
     f1c:	ee ed       	ldi	r30, 0xDE	; 222
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 80       	ld	r8, Z
     f22:	a8 2d       	mov	r26, r8
     f24:	a1 60       	ori	r26, 0x01	; 1
     f26:	a0 83       	st	Z, r26
	
	//MOb 1 configuration odbierana paczka RPDO 1 0x200+
	CANPAGE	 = (MOb_1<<4);
     f28:	68 94       	set
     f2a:	88 24       	eor	r8, r8
     f2c:	84 f8       	bld	r8, 4
     f2e:	d7 01       	movw	r26, r14
     f30:	8c 92       	st	X, r8
	CANIDM4 = 0x00; //full mask setting
     f32:	d8 01       	movw	r26, r16
     f34:	1c 92       	st	X, r1
	CANIDM3 = 0x00; //full mask setting
     f36:	db 01       	movw	r26, r22
     f38:	1c 92       	st	X, r1
	CANIDM2 = 0xFF; //full mask setting
     f3a:	da 01       	movw	r26, r20
     f3c:	9c 92       	st	X, r9
	CANIDM1 = 0xFF; //full mask setting
     f3e:	d9 01       	movw	r26, r18
     f40:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
     f42:	af ee       	ldi	r26, 0xEF	; 239
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	1c 92       	st	X, r1
	CANCDMOB |= RECEPTION | ( 8 << DLC0);
     f48:	8c 90       	ld	r8, X
     f4a:	b8 2d       	mov	r27, r8
     f4c:	b8 68       	ori	r27, 0x88	; 136
     f4e:	8b 2e       	mov	r8, r27
     f50:	af ee       	ldi	r26, 0xEF	; 239
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	8c 92       	st	X, r8
	CANIDT4 = 0x00;
     f56:	dc 01       	movw	r26, r24
     f58:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
     f5a:	a1 ef       	ldi	r26, 0xF1	; 241
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	1c 92       	st	X, r1
	CANIDT2 = ((mob_1_id & 0x07) << 5);
     f60:	8c 2c       	mov	r8, r12
     f62:	88 0c       	add	r8, r8
     f64:	88 0c       	add	r8, r8
     f66:	88 0c       	add	r8, r8
     f68:	88 0c       	add	r8, r8
     f6a:	88 0c       	add	r8, r8
     f6c:	d5 01       	movw	r26, r10
     f6e:	8c 92       	st	X, r8
	CANIDT1 = (mob_1_id >> 3);
     f70:	d6 94       	lsr	r13
     f72:	c7 94       	ror	r12
     f74:	d6 94       	lsr	r13
     f76:	c7 94       	ror	r12
     f78:	d6 94       	lsr	r13
     f7a:	c7 94       	ror	r12
     f7c:	d3 01       	movw	r26, r6
     f7e:	cc 92       	st	X, r12
	CANIE2	|= (1<<IEMOB1); //Enable Interrupt MOb 1
     f80:	d0 80       	ld	r13, Z
     f82:	bd 2d       	mov	r27, r13
     f84:	b2 60       	ori	r27, 0x02	; 2
     f86:	b0 83       	st	Z, r27
	
	//MOb 2 configuration nadawana paczka TPDO 1 0x180+
	CANPAGE	 = (MOb_2<<4);
     f88:	68 94       	set
     f8a:	dd 24       	eor	r13, r13
     f8c:	d5 f8       	bld	r13, 5
     f8e:	d7 01       	movw	r26, r14
     f90:	dc 92       	st	X, r13
	CANIDM4 = 0x00; //full mask setting
     f92:	d8 01       	movw	r26, r16
     f94:	1c 92       	st	X, r1
	CANIDM3 = 0x00; //full mask setting
     f96:	db 01       	movw	r26, r22
     f98:	1c 92       	st	X, r1
	CANIDM2 = (0x07 <<5); //full mask setting
     f9a:	0f 2e       	mov	r0, r31
     f9c:	f0 ee       	ldi	r31, 0xE0	; 224
     f9e:	8f 2e       	mov	r8, r31
     fa0:	f0 2d       	mov	r31, r0
     fa2:	da 01       	movw	r26, r20
     fa4:	8c 92       	st	X, r8
	CANIDM1 = 0xFF; //full mask setting
     fa6:	d9 01       	movw	r26, r18
     fa8:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
     faa:	af ee       	ldi	r26, 0xEF	; 239
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	1c 92       	st	X, r1
	//CANCDMOB |= TRANSMISSION;
	CANIDT4 = 0x00;
     fb0:	dc 01       	movw	r26, r24
     fb2:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
     fb4:	a1 ef       	ldi	r26, 0xF1	; 241
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	1c 92       	st	X, r1
	CANIDT2 = ((mob_2_id & 0x07) << 5);
     fba:	d4 2c       	mov	r13, r4
     fbc:	dd 0c       	add	r13, r13
     fbe:	dd 0c       	add	r13, r13
     fc0:	dd 0c       	add	r13, r13
     fc2:	dd 0c       	add	r13, r13
     fc4:	dd 0c       	add	r13, r13
     fc6:	d5 01       	movw	r26, r10
     fc8:	dc 92       	st	X, r13
	CANIDT1 = (mob_2_id >> 3);
     fca:	62 01       	movw	r12, r4
     fcc:	d6 94       	lsr	r13
     fce:	c7 94       	ror	r12
     fd0:	d6 94       	lsr	r13
     fd2:	c7 94       	ror	r12
     fd4:	d6 94       	lsr	r13
     fd6:	c7 94       	ror	r12
     fd8:	d3 01       	movw	r26, r6
     fda:	cc 92       	st	X, r12
	CANIE2	|= (1<<IEMOB2); //Enable Interrupt MOb 2
     fdc:	d0 80       	ld	r13, Z
     fde:	bd 2d       	mov	r27, r13
     fe0:	b4 60       	ori	r27, 0x04	; 4
     fe2:	b0 83       	st	Z, r27
	
	
	//MOb 3 configuration nadawana paczka TPDO 2 0x280+
	CANPAGE	 = (MOb_3<<4);
     fe4:	0f 2e       	mov	r0, r31
     fe6:	f0 e3       	ldi	r31, 0x30	; 48
     fe8:	df 2e       	mov	r13, r31
     fea:	f0 2d       	mov	r31, r0
     fec:	d7 01       	movw	r26, r14
     fee:	dc 92       	st	X, r13
	CANIDM4 = 0x00; //full mask setting
     ff0:	d8 01       	movw	r26, r16
     ff2:	1c 92       	st	X, r1
	CANIDM3 = 0x00; //full mask setting
     ff4:	db 01       	movw	r26, r22
     ff6:	1c 92       	st	X, r1
	CANIDM2 = (0x07 <<5); //full mask setting
     ff8:	da 01       	movw	r26, r20
     ffa:	8c 92       	st	X, r8
	CANIDM1 = 0xFF; //full mask setting
     ffc:	d9 01       	movw	r26, r18
     ffe:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
    1000:	af ee       	ldi	r26, 0xEF	; 239
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	1c 92       	st	X, r1
	//CANCDMOB |= TRANSMISSION;
	CANIDT4 = 0x00;
    1006:	dc 01       	movw	r26, r24
    1008:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
    100a:	a1 ef       	ldi	r26, 0xF1	; 241
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	1c 92       	st	X, r1
	CANIDT2 = ((mob_3_id & 0x07) << 5);
    1010:	d9 80       	ldd	r13, Y+1	; 0x01
    1012:	dd 0c       	add	r13, r13
    1014:	dd 0c       	add	r13, r13
    1016:	dd 0c       	add	r13, r13
    1018:	dd 0c       	add	r13, r13
    101a:	dd 0c       	add	r13, r13
    101c:	d5 01       	movw	r26, r10
    101e:	dc 92       	st	X, r13
	CANIDT1 = (mob_3_id >> 3);
    1020:	c9 80       	ldd	r12, Y+1	; 0x01
    1022:	da 80       	ldd	r13, Y+2	; 0x02
    1024:	d6 94       	lsr	r13
    1026:	c7 94       	ror	r12
    1028:	d6 94       	lsr	r13
    102a:	c7 94       	ror	r12
    102c:	d6 94       	lsr	r13
    102e:	c7 94       	ror	r12
    1030:	d3 01       	movw	r26, r6
    1032:	cc 92       	st	X, r12
	CANIE2	|= (1<<IEMOB3); //Enable Interrupt MOb 3
    1034:	d0 80       	ld	r13, Z
    1036:	bd 2d       	mov	r27, r13
    1038:	b8 60       	ori	r27, 0x08	; 8
    103a:	b0 83       	st	Z, r27
	
	//MOb 4 configuration nadawana paczka SDO TX
	CANPAGE	 = (MOb_4<<4);
    103c:	68 94       	set
    103e:	dd 24       	eor	r13, r13
    1040:	d6 f8       	bld	r13, 6
    1042:	d7 01       	movw	r26, r14
    1044:	dc 92       	st	X, r13
	CANIDM4 = 0x00; //full mask setting
    1046:	d8 01       	movw	r26, r16
    1048:	1c 92       	st	X, r1
	CANIDM3 = 0x00; //full mask setting
    104a:	db 01       	movw	r26, r22
    104c:	1c 92       	st	X, r1
	CANIDM2 = (0x07 <<5); //full mask setting
    104e:	da 01       	movw	r26, r20
    1050:	8c 92       	st	X, r8
	CANIDM1 = 0xFF; //full mask setting
    1052:	d9 01       	movw	r26, r18
    1054:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
    1056:	af ee       	ldi	r26, 0xEF	; 239
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	1c 92       	st	X, r1
	//CANCDMOB |= TRANSMISSION;
	CANIDT4 = 0x00;
    105c:	dc 01       	movw	r26, r24
    105e:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
    1060:	a1 ef       	ldi	r26, 0xF1	; 241
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	1c 92       	st	X, r1
	CANIDT2 = ((mob_4_id & 0x07) << 5);
    1066:	db 80       	ldd	r13, Y+3	; 0x03
    1068:	dd 0c       	add	r13, r13
    106a:	dd 0c       	add	r13, r13
    106c:	dd 0c       	add	r13, r13
    106e:	dd 0c       	add	r13, r13
    1070:	dd 0c       	add	r13, r13
    1072:	d5 01       	movw	r26, r10
    1074:	dc 92       	st	X, r13
	CANIDT1 = (mob_4_id >> 3);
    1076:	cb 80       	ldd	r12, Y+3	; 0x03
    1078:	dc 80       	ldd	r13, Y+4	; 0x04
    107a:	d6 94       	lsr	r13
    107c:	c7 94       	ror	r12
    107e:	d6 94       	lsr	r13
    1080:	c7 94       	ror	r12
    1082:	d6 94       	lsr	r13
    1084:	c7 94       	ror	r12
    1086:	d3 01       	movw	r26, r6
    1088:	cc 92       	st	X, r12
	CANIE2	|= (1<<IEMOB4); //Enable Interrupt MOb 4
    108a:	d0 80       	ld	r13, Z
    108c:	bd 2d       	mov	r27, r13
    108e:	b0 61       	ori	r27, 0x10	; 16
    1090:	b0 83       	st	Z, r27
	
	//MOb 5 configuration odbierana paczka SDO RX
	CANPAGE	 = (MOb_5<<4);
    1092:	0f 2e       	mov	r0, r31
    1094:	f0 e5       	ldi	r31, 0x50	; 80
    1096:	df 2e       	mov	r13, r31
    1098:	f0 2d       	mov	r31, r0
    109a:	d7 01       	movw	r26, r14
    109c:	dc 92       	st	X, r13
	CANIDM4 = 0x00; //full mask setting
    109e:	d8 01       	movw	r26, r16
    10a0:	1c 92       	st	X, r1
	CANIDM3 = 0x00; //full mask setting
    10a2:	db 01       	movw	r26, r22
    10a4:	1c 92       	st	X, r1
	CANIDM2 = 0xFF; //full mask setting
    10a6:	da 01       	movw	r26, r20
    10a8:	9c 92       	st	X, r9
	CANIDM1 = 0xFF; //full mask setting
    10aa:	d9 01       	movw	r26, r18
    10ac:	9c 92       	st	X, r9
	CANCDMOB = 0x00;
    10ae:	af ee       	ldi	r26, 0xEF	; 239
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	1c 92       	st	X, r1
	CANCDMOB |= RECEPTION | ( 8 << DLC0);
    10b4:	2c 91       	ld	r18, X
    10b6:	28 68       	ori	r18, 0x88	; 136
    10b8:	2c 93       	st	X, r18
	CANIDT4 = 0x00;
    10ba:	dc 01       	movw	r26, r24
    10bc:	1c 92       	st	X, r1
	CANIDT3 = 0x00;
    10be:	a1 ef       	ldi	r26, 0xF1	; 241
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	1c 92       	st	X, r1
	CANIDT2 = ((mob_5_id & 0x07) << 5);
    10c4:	82 2d       	mov	r24, r2
    10c6:	82 95       	swap	r24
    10c8:	88 0f       	add	r24, r24
    10ca:	80 7e       	andi	r24, 0xE0	; 224
    10cc:	d5 01       	movw	r26, r10
    10ce:	8c 93       	st	X, r24
	CANIDT1 = (mob_5_id >> 3);
    10d0:	c1 01       	movw	r24, r2
    10d2:	96 95       	lsr	r25
    10d4:	87 95       	ror	r24
    10d6:	96 95       	lsr	r25
    10d8:	87 95       	ror	r24
    10da:	96 95       	lsr	r25
    10dc:	87 95       	ror	r24
    10de:	d3 01       	movw	r26, r6
    10e0:	8c 93       	st	X, r24
	CANIE2	|= (1<<IEMOB5); //Enable Interrupt MOb 5
    10e2:	80 81       	ld	r24, Z
    10e4:	80 62       	ori	r24, 0x20	; 32
    10e6:	80 83       	st	Z, r24
	
	
	CLEAR_FLAG(can_state.flags, CAN_FLAG_INTERRUPT);
    10e8:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    10ec:	8e 7f       	andi	r24, 0xFE	; 254
    10ee:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
	
	CANGCON |= (1<<ENASTB); //Enable controller
    10f2:	e8 ed       	ldi	r30, 0xD8	; 216
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	82 60       	ori	r24, 0x02	; 2
    10fa:	80 83       	st	Z, r24
	
	CANGIE	|= ( 1 << ENIT ) | (1<<ENRX); //Enable Receive Interrupt
    10fc:	eb ed       	ldi	r30, 0xDB	; 219
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	80 6a       	ori	r24, 0xA0	; 160
    1104:	80 83       	st	Z, r24
}
    1106:	0f 90       	pop	r0
    1108:	0f 90       	pop	r0
    110a:	0f 90       	pop	r0
    110c:	0f 90       	pop	r0
    110e:	df 91       	pop	r29
    1110:	cf 91       	pop	r28
    1112:	1f 91       	pop	r17
    1114:	0f 91       	pop	r16
    1116:	ff 90       	pop	r15
    1118:	ef 90       	pop	r14
    111a:	df 90       	pop	r13
    111c:	cf 90       	pop	r12
    111e:	bf 90       	pop	r11
    1120:	af 90       	pop	r10
    1122:	9f 90       	pop	r9
    1124:	8f 90       	pop	r8
    1126:	7f 90       	pop	r7
    1128:	6f 90       	pop	r6
    112a:	5f 90       	pop	r5
    112c:	4f 90       	pop	r4
    112e:	3f 90       	pop	r3
    1130:	2f 90       	pop	r2
    1132:	08 95       	ret

00001134 <__vector_18>:

//Obsuga przerwania
SIGNAL ( CAN_INT_vect ){              // use interrupts
    1134:	1f 92       	push	r1
    1136:	0f 92       	push	r0
    1138:	0f b6       	in	r0, 0x3f	; 63
    113a:	0f 92       	push	r0
    113c:	11 24       	eor	r1, r1
    113e:	2f 93       	push	r18
    1140:	8f 93       	push	r24
    1142:	9f 93       	push	r25
    1144:	af 93       	push	r26
    1146:	bf 93       	push	r27
    1148:	ef 93       	push	r30
    114a:	ff 93       	push	r31
	
	//SET_FLAG(can_state.flags, CAN_FLAG_INTERRUPT);
	int_counter++;
    114c:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <int_counter>
    1150:	90 91 ca 01 	lds	r25, 0x01CA	; 0x8001ca <int_counter+0x1>
    1154:	01 96       	adiw	r24, 0x01	; 1
    1156:	90 93 ca 01 	sts	0x01CA, r25	; 0x8001ca <int_counter+0x1>
    115a:	80 93 c9 01 	sts	0x01C9, r24	; 0x8001c9 <int_counter>
	
	CANPAGE = CANHPMOB & 0xF0;      // Selects MOB with highest priority interrupt 
    115e:	80 91 ec 00 	lds	r24, 0x00EC	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7e00ec>
    1162:	80 7f       	andi	r24, 0xF0	; 240
    1164:	ed ee       	ldi	r30, 0xED	; 237
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 83       	st	Z, r24
				
		if((CANPAGE>>4) == MOb_0){ //SYNC - odbiera
    116a:	80 81       	ld	r24, Z
    116c:	82 95       	swap	r24
    116e:	8f 70       	andi	r24, 0x0F	; 15
    1170:	91 f4       	brne	.+36     	; 0x1196 <__vector_18+0x62>
			if(CANSTMOB & ( 1 << RXOK)){	//obir SYNC-a
    1172:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    1176:	85 ff       	sbrs	r24, 5
    1178:	05 c0       	rjmp	.+10     	; 0x1184 <__vector_18+0x50>
				SET_FLAG(can_state.flags, CAN_FLAG_SYNC_RECEIVED);				//ustaw flag obsugi synca
    117a:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    117e:	82 60       	ori	r24, 0x02	; 2
    1180:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			}
			CANSTMOB=0x00;
    1184:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
			CANCDMOB = 0x00;			//restart MOB-a
    1188:	ef ee       	ldi	r30, 0xEF	; 239
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	10 82       	st	Z, r1
			CANCDMOB |= RECEPTION;		
    118e:	80 81       	ld	r24, Z
    1190:	80 68       	ori	r24, 0x80	; 128
    1192:	80 83       	st	Z, r24
    1194:	5f c0       	rjmp	.+190    	; 0x1254 <__vector_18+0x120>
		}
		
		else if((CANPAGE>>4) == MOb_1){ //RPDO 1 - odbiera
    1196:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    119a:	82 95       	swap	r24
    119c:	8f 70       	andi	r24, 0x0F	; 15
    119e:	81 30       	cpi	r24, 0x01	; 1
    11a0:	d1 f4       	brne	.+52     	; 0x11d6 <__vector_18+0xa2>
			if(CANSTMOB & ( 1 << RXOK)){	//
    11a2:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    11a6:	85 ff       	sbrs	r24, 5
    11a8:	0d c0       	rjmp	.+26     	; 0x11c4 <__vector_18+0x90>
    11aa:	80 e0       	ldi	r24, 0x00	; 0
    11ac:	90 e0       	ldi	r25, 0x00	; 0
				for(uint8_t byte_nr=0; byte_nr<8; byte_nr++ ){//przepisanie danych z rejestru do tablicy
					MOb_data[MOb_1][byte_nr] = CANMSG;
    11ae:	aa ef       	ldi	r26, 0xFA	; 250
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	2c 91       	ld	r18, X
    11b4:	fc 01       	movw	r30, r24
    11b6:	e0 52       	subi	r30, 0x20	; 32
    11b8:	fd 4f       	sbci	r31, 0xFD	; 253
    11ba:	20 87       	std	Z+8, r18	; 0x08
    11bc:	01 96       	adiw	r24, 0x01	; 1
			CANCDMOB |= RECEPTION;		
		}
		
		else if((CANPAGE>>4) == MOb_1){ //RPDO 1 - odbiera
			if(CANSTMOB & ( 1 << RXOK)){	//
				for(uint8_t byte_nr=0; byte_nr<8; byte_nr++ ){//przepisanie danych z rejestru do tablicy
    11be:	88 30       	cpi	r24, 0x08	; 8
    11c0:	91 05       	cpc	r25, r1
    11c2:	b9 f7       	brne	.-18     	; 0x11b2 <__vector_18+0x7e>
					MOb_data[MOb_1][byte_nr] = CANMSG;
				}		
			}
			CANSTMOB=0x00;
    11c4:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
			CANCDMOB = 0x00;			//restart MOB-a
    11c8:	ef ee       	ldi	r30, 0xEF	; 239
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	10 82       	st	Z, r1
			CANCDMOB |= RECEPTION;
    11ce:	80 81       	ld	r24, Z
    11d0:	80 68       	ori	r24, 0x80	; 128
    11d2:	80 83       	st	Z, r24
    11d4:	3f c0       	rjmp	.+126    	; 0x1254 <__vector_18+0x120>
		}
		
		//czyszczenie flag przerwania dla paczek nadajcych
		else if((CANPAGE>>4) == MOb_2){//TPDO 1
    11d6:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    11da:	82 95       	swap	r24
    11dc:	8f 70       	andi	r24, 0x0F	; 15
    11de:	82 30       	cpi	r24, 0x02	; 2
    11e0:	19 f4       	brne	.+6      	; 0x11e8 <__vector_18+0xb4>
			CANSTMOB=0x00;
    11e2:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    11e6:	36 c0       	rjmp	.+108    	; 0x1254 <__vector_18+0x120>
		}
		
		else if((CANPAGE>>4) == MOb_3){//TPDO 2
    11e8:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    11ec:	82 95       	swap	r24
    11ee:	8f 70       	andi	r24, 0x0F	; 15
    11f0:	83 30       	cpi	r24, 0x03	; 3
    11f2:	19 f4       	brne	.+6      	; 0x11fa <__vector_18+0xc6>
			CANSTMOB=0x00;
    11f4:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    11f8:	2d c0       	rjmp	.+90     	; 0x1254 <__vector_18+0x120>
		}
		
		else if((CANPAGE>>4) == MOb_4){//SDO TX
    11fa:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    11fe:	82 95       	swap	r24
    1200:	8f 70       	andi	r24, 0x0F	; 15
    1202:	84 30       	cpi	r24, 0x04	; 4
    1204:	19 f4       	brne	.+6      	; 0x120c <__vector_18+0xd8>
			CANSTMOB=0x00;
    1206:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    120a:	24 c0       	rjmp	.+72     	; 0x1254 <__vector_18+0x120>
		}
		
		else if((CANPAGE>>4) == MOb_5){ //SDO RX - odbiera
    120c:	80 91 ed 00 	lds	r24, 0x00ED	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
    1210:	82 95       	swap	r24
    1212:	8f 70       	andi	r24, 0x0F	; 15
    1214:	85 30       	cpi	r24, 0x05	; 5
    1216:	f1 f4       	brne	.+60     	; 0x1254 <__vector_18+0x120>
			if(CANSTMOB & ( 1 << RXOK)){	
    1218:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
    121c:	85 ff       	sbrs	r24, 5
    121e:	0d c0       	rjmp	.+26     	; 0x123a <__vector_18+0x106>
    1220:	80 e0       	ldi	r24, 0x00	; 0
    1222:	90 e0       	ldi	r25, 0x00	; 0
				for(uint8_t byte_nr=0; byte_nr<8; byte_nr++ ){//przepisanie danych z rejestru do tablicy
					MOb_data[MOb_5][byte_nr] = CANMSG;
    1224:	aa ef       	ldi	r26, 0xFA	; 250
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	2c 91       	ld	r18, X
    122a:	fc 01       	movw	r30, r24
    122c:	e0 52       	subi	r30, 0x20	; 32
    122e:	fd 4f       	sbci	r31, 0xFD	; 253
    1230:	20 a7       	std	Z+40, r18	; 0x28
    1232:	01 96       	adiw	r24, 0x01	; 1
			CANSTMOB=0x00;
		}
		
		else if((CANPAGE>>4) == MOb_5){ //SDO RX - odbiera
			if(CANSTMOB & ( 1 << RXOK)){	
				for(uint8_t byte_nr=0; byte_nr<8; byte_nr++ ){//przepisanie danych z rejestru do tablicy
    1234:	88 30       	cpi	r24, 0x08	; 8
    1236:	91 05       	cpc	r25, r1
    1238:	b9 f7       	brne	.-18     	; 0x1228 <__vector_18+0xf4>
					MOb_data[MOb_5][byte_nr] = CANMSG;
				}
			}
			SET_FLAG(can_state.flags, CAN_FLAG_SDO_RECEIVED);
    123a:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    123e:	88 60       	ori	r24, 0x08	; 8
    1240:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			CANSTMOB=0x00;
    1244:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
			CANCDMOB = 0x00;			//restart MOB-a
    1248:	ef ee       	ldi	r30, 0xEF	; 239
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	10 82       	st	Z, r1
			CANCDMOB |= RECEPTION;
    124e:	80 81       	ld	r24, Z
    1250:	80 68       	ori	r24, 0x80	; 128
    1252:	80 83       	st	Z, r24
		}

} 
    1254:	ff 91       	pop	r31
    1256:	ef 91       	pop	r30
    1258:	bf 91       	pop	r27
    125a:	af 91       	pop	r26
    125c:	9f 91       	pop	r25
    125e:	8f 91       	pop	r24
    1260:	2f 91       	pop	r18
    1262:	0f 90       	pop	r0
    1264:	0f be       	out	0x3f, r0	; 63
    1266:	0f 90       	pop	r0
    1268:	1f 90       	pop	r1
    126a:	18 95       	reti

0000126c <CAN_send_SDO>:
		else mob++;
	}
}

void CAN_send_SDO(){
		CANPAGE = ( MOb_SDO_TX << 4 );						// Selects Message Object 0-5
    126c:	80 e4       	ldi	r24, 0x40	; 64
    126e:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		if((CANEN2 & ( 1 << MOb_SDO_TX )) == 0){		//Jeli MOb jest wolny
    1272:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    1276:	84 fd       	sbrc	r24, 4
    1278:	0d c0       	rjmp	.+26     	; 0x1294 <CAN_send_SDO+0x28>
    127a:	80 e0       	ldi	r24, 0x00	; 0
    127c:	90 e0       	ldi	r25, 0x00	; 0
			for(uint8_t byte_nr=0; byte_nr<8; byte_nr++  ){
				CANMSG = MOb_data[MOb_SDO_TX][byte_nr];
    127e:	aa ef       	ldi	r26, 0xFA	; 250
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	fc 01       	movw	r30, r24
    1284:	e0 52       	subi	r30, 0x20	; 32
    1286:	fd 4f       	sbci	r31, 0xFD	; 253
    1288:	20 a1       	ldd	r18, Z+32	; 0x20
    128a:	2c 93       	st	X, r18
    128c:	01 96       	adiw	r24, 0x01	; 1
}

void CAN_send_SDO(){
		CANPAGE = ( MOb_SDO_TX << 4 );						// Selects Message Object 0-5
		if((CANEN2 & ( 1 << MOb_SDO_TX )) == 0){		//Jeli MOb jest wolny
			for(uint8_t byte_nr=0; byte_nr<8; byte_nr++  ){
    128e:	88 30       	cpi	r24, 0x08	; 8
    1290:	91 05       	cpc	r25, r1
    1292:	b9 f7       	brne	.-18     	; 0x1282 <CAN_send_SDO+0x16>
				CANMSG = MOb_data[MOb_SDO_TX][byte_nr];
			}
		}
		//czyszczenie rejestru statusu
		CANSTMOB = 0x00;
    1294:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
		//komenda nadania
		CANCDMOB = TRANSMISSION | ( 8 << DLC0);//zle transmisj 8 bajtw
    1298:	88 e4       	ldi	r24, 0x48	; 72
    129a:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
    129e:	08 95       	ret

000012a0 <CAN_task>:
    SET_CAN_interrupt_flag
}*/

void CAN_task(){
	//obsuga SDO
	if( HAS_FLAG(can_state.flags, CAN_FLAG_SDO_RECEIVED) ){
    12a0:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    12a4:	83 ff       	sbrs	r24, 3
    12a6:	ff c1       	rjmp	.+1022   	; 0x16a6 <CAN_task+0x406>
		/*---ODCZYT---*/
		if(SDO_RX_COMMAND == SDO_READ_COMMAND){//gdy komenda odczytu
    12a8:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <MOb_data+0x28>
    12ac:	80 34       	cpi	r24, 0x40	; 64
    12ae:	09 f0       	breq	.+2      	; 0x12b2 <CAN_task+0x12>
    12b0:	30 c1       	rjmp	.+608    	; 0x1512 <CAN_task+0x272>
			switch (SDO_RX_INDEX){//sprawdzanie po indexie
    12b2:	e0 ee       	ldi	r30, 0xE0	; 224
    12b4:	f2 e0       	ldi	r31, 0x02	; 2
    12b6:	81 a5       	ldd	r24, Z+41	; 0x29
    12b8:	22 a5       	ldd	r18, Z+42	; 0x2a
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	92 2b       	or	r25, r18
    12be:	81 15       	cp	r24, r1
    12c0:	20 e2       	ldi	r18, 0x20	; 32
    12c2:	92 07       	cpc	r25, r18
    12c4:	39 f0       	breq	.+14     	; 0x12d4 <CAN_task+0x34>
    12c6:	08 f4       	brcc	.+2      	; 0x12ca <CAN_task+0x2a>
    12c8:	e9 c0       	rjmp	.+466    	; 0x149c <CAN_task+0x1fc>
    12ca:	87 30       	cpi	r24, 0x07	; 7
    12cc:	90 42       	sbci	r25, 0x20	; 32
    12ce:	08 f4       	brcc	.+2      	; 0x12d2 <CAN_task+0x32>
    12d0:	4e c0       	rjmp	.+156    	; 0x136e <CAN_task+0xce>
    12d2:	e4 c0       	rjmp	.+456    	; 0x149c <CAN_task+0x1fc>
				
				case 0x2000:
					SET_FLAG(can_state.flags, CAN_FLAG_DATA_LENGTH_16);
    12d4:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    12d8:	80 62       	ori	r24, 0x20	; 32
    12da:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
					if(SDO_RX_SUBINDEX < ADC_MAX_CHANNEL){
    12de:	80 91 0b 03 	lds	r24, 0x030B	; 0x80030b <MOb_data+0x2b>
    12e2:	86 30       	cpi	r24, 0x06	; 6
    12e4:	f0 f5       	brcc	.+124    	; 0x1362 <CAN_task+0xc2>
						//sprawdzanie po subidenxie
						if(adc_state.active_channels[SDO_RX_SUBINDEX] == TRUE){
    12e6:	e0 91 0b 03 	lds	r30, 0x030B	; 0x80030b <MOb_data+0x2b>
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	e6 53       	subi	r30, 0x36	; 54
    12ee:	fd 4f       	sbci	r31, 0xFD	; 253
    12f0:	80 81       	ld	r24, Z
    12f2:	81 30       	cpi	r24, 0x01	; 1
    12f4:	e1 f4       	brne	.+56     	; 0x132e <CAN_task+0x8e>
							SDO_TX_DATA_1 = adc_results.raw_analog_in[SDO_RX_SUBINDEX];
    12f6:	a0 ee       	ldi	r26, 0xE0	; 224
    12f8:	b2 e0       	ldi	r27, 0x02	; 2
    12fa:	9b 96       	adiw	r26, 0x2b	; 43
    12fc:	ec 91       	ld	r30, X
    12fe:	9b 97       	sbiw	r26, 0x2b	; 43
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	ee 0f       	add	r30, r30
    1304:	ff 1f       	adc	r31, r31
    1306:	e1 51       	subi	r30, 0x11	; 17
    1308:	fe 4f       	sbci	r31, 0xFE	; 254
    130a:	80 81       	ld	r24, Z
    130c:	91 81       	ldd	r25, Z+1	; 0x01
    130e:	94 96       	adiw	r26, 0x24	; 36
    1310:	8c 93       	st	X, r24
    1312:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = adc_results.raw_analog_in[SDO_RX_SUBINDEX] >> 8;	
    1314:	9b 96       	adiw	r26, 0x2b	; 43
    1316:	ec 91       	ld	r30, X
    1318:	9b 97       	sbiw	r26, 0x2b	; 43
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	ee 0f       	add	r30, r30
    131e:	ff 1f       	adc	r31, r31
    1320:	e1 51       	subi	r30, 0x11	; 17
    1322:	fe 4f       	sbci	r31, 0xFE	; 254
    1324:	80 81       	ld	r24, Z
    1326:	91 81       	ldd	r25, Z+1	; 0x01
    1328:	95 96       	adiw	r26, 0x25	; 37
    132a:	9c 93       	st	X, r25
    132c:	bc c0       	rjmp	.+376    	; 0x14a6 <CAN_task+0x206>
						}
						else{
							SDO_TX_DATA_1 = temp_results.raw_temp_in[SDO_RX_SUBINDEX];
    132e:	a0 ee       	ldi	r26, 0xE0	; 224
    1330:	b2 e0       	ldi	r27, 0x02	; 2
    1332:	9b 96       	adiw	r26, 0x2b	; 43
    1334:	ec 91       	ld	r30, X
    1336:	9b 97       	sbiw	r26, 0x2b	; 43
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	ee 0f       	add	r30, r30
    133c:	ff 1f       	adc	r31, r31
    133e:	e7 52       	subi	r30, 0x27	; 39
    1340:	fe 4f       	sbci	r31, 0xFE	; 254
    1342:	80 81       	ld	r24, Z
    1344:	94 96       	adiw	r26, 0x24	; 36
    1346:	8c 93       	st	X, r24
    1348:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = temp_results.raw_temp_in[SDO_RX_SUBINDEX] >> 8;
    134a:	9b 96       	adiw	r26, 0x2b	; 43
    134c:	ec 91       	ld	r30, X
    134e:	9b 97       	sbiw	r26, 0x2b	; 43
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	ee 0f       	add	r30, r30
    1354:	ff 1f       	adc	r31, r31
    1356:	e7 52       	subi	r30, 0x27	; 39
    1358:	fe 4f       	sbci	r31, 0xFE	; 254
    135a:	81 81       	ldd	r24, Z+1	; 0x01
    135c:	95 96       	adiw	r26, 0x25	; 37
    135e:	8c 93       	st	X, r24
    1360:	a2 c0       	rjmp	.+324    	; 0x14a6 <CAN_task+0x206>
						}
					}
					else{
						SET_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED);
    1362:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1366:	80 61       	ori	r24, 0x10	; 16
    1368:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
    136c:	9c c0       	rjmp	.+312    	; 0x14a6 <CAN_task+0x206>
				case 0x2002:
				case 0x2003:
				case 0x2004:
				case 0x2005:
				case 0x2006:
					SET_FLAG(can_state.flags, CAN_FLAG_DATA_LENGTH_16);
    136e:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1372:	80 62       	ori	r24, 0x20	; 32
    1374:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
					switch(SDO_RX_SUBINDEX){
    1378:	80 91 0b 03 	lds	r24, 0x030B	; 0x80030b <MOb_data+0x2b>
    137c:	81 30       	cpi	r24, 0x01	; 1
    137e:	41 f1       	breq	.+80     	; 0x13d0 <CAN_task+0x130>
    1380:	38 f0       	brcs	.+14     	; 0x1390 <CAN_task+0xf0>
    1382:	82 30       	cpi	r24, 0x02	; 2
    1384:	09 f4       	brne	.+2      	; 0x1388 <CAN_task+0xe8>
    1386:	44 c0       	rjmp	.+136    	; 0x1410 <CAN_task+0x170>
    1388:	83 30       	cpi	r24, 0x03	; 3
    138a:	09 f4       	brne	.+2      	; 0x138e <CAN_task+0xee>
    138c:	61 c0       	rjmp	.+194    	; 0x1450 <CAN_task+0x1b0>
    138e:	80 c0       	rjmp	.+256    	; 0x1490 <CAN_task+0x1f0>
						case 0x00:
							SDO_TX_DATA_1 = non_volatile_data.adc_channel_offset[(uint8_t)SDO_RX_INDEX - 1];
    1390:	a0 ee       	ldi	r26, 0xE0	; 224
    1392:	b2 e0       	ldi	r27, 0x02	; 2
    1394:	9a 96       	adiw	r26, 0x2a	; 42
    1396:	8c 91       	ld	r24, X
    1398:	9a 97       	sbiw	r26, 0x2a	; 42
    139a:	99 96       	adiw	r26, 0x29	; 41
    139c:	ec 91       	ld	r30, X
    139e:	99 97       	sbiw	r26, 0x29	; 41
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	ee 0f       	add	r30, r30
    13a4:	ff 1f       	adc	r31, r31
    13a6:	e2 5f       	subi	r30, 0xF2	; 242
    13a8:	fc 4f       	sbci	r31, 0xFC	; 252
    13aa:	80 81       	ld	r24, Z
    13ac:	94 96       	adiw	r26, 0x24	; 36
    13ae:	8c 93       	st	X, r24
    13b0:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = non_volatile_data.adc_channel_offset[(uint8_t)SDO_RX_INDEX - 1] >> 8;
    13b2:	9a 96       	adiw	r26, 0x2a	; 42
    13b4:	8c 91       	ld	r24, X
    13b6:	9a 97       	sbiw	r26, 0x2a	; 42
    13b8:	99 96       	adiw	r26, 0x29	; 41
    13ba:	ec 91       	ld	r30, X
    13bc:	99 97       	sbiw	r26, 0x29	; 41
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	ee 0f       	add	r30, r30
    13c2:	ff 1f       	adc	r31, r31
    13c4:	e2 5f       	subi	r30, 0xF2	; 242
    13c6:	fc 4f       	sbci	r31, 0xFC	; 252
    13c8:	81 81       	ldd	r24, Z+1	; 0x01
    13ca:	95 96       	adiw	r26, 0x25	; 37
    13cc:	8c 93       	st	X, r24
						break;
    13ce:	6b c0       	rjmp	.+214    	; 0x14a6 <CAN_task+0x206>
						
						case 0x01:
							SDO_TX_DATA_1 = non_volatile_data.adc_channel_scale[(uint8_t)SDO_RX_INDEX - 1];
    13d0:	a0 ee       	ldi	r26, 0xE0	; 224
    13d2:	b2 e0       	ldi	r27, 0x02	; 2
    13d4:	9a 96       	adiw	r26, 0x2a	; 42
    13d6:	8c 91       	ld	r24, X
    13d8:	9a 97       	sbiw	r26, 0x2a	; 42
    13da:	99 96       	adiw	r26, 0x29	; 41
    13dc:	ec 91       	ld	r30, X
    13de:	99 97       	sbiw	r26, 0x29	; 41
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	ee 0f       	add	r30, r30
    13e4:	ff 1f       	adc	r31, r31
    13e6:	e6 5e       	subi	r30, 0xE6	; 230
    13e8:	fc 4f       	sbci	r31, 0xFC	; 252
    13ea:	80 81       	ld	r24, Z
    13ec:	94 96       	adiw	r26, 0x24	; 36
    13ee:	8c 93       	st	X, r24
    13f0:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = non_volatile_data.adc_channel_scale[(uint8_t)SDO_RX_INDEX - 1] >> 8;
    13f2:	9a 96       	adiw	r26, 0x2a	; 42
    13f4:	8c 91       	ld	r24, X
    13f6:	9a 97       	sbiw	r26, 0x2a	; 42
    13f8:	99 96       	adiw	r26, 0x29	; 41
    13fa:	ec 91       	ld	r30, X
    13fc:	99 97       	sbiw	r26, 0x29	; 41
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	ee 0f       	add	r30, r30
    1402:	ff 1f       	adc	r31, r31
    1404:	e6 5e       	subi	r30, 0xE6	; 230
    1406:	fc 4f       	sbci	r31, 0xFC	; 252
    1408:	81 81       	ldd	r24, Z+1	; 0x01
    140a:	95 96       	adiw	r26, 0x25	; 37
    140c:	8c 93       	st	X, r24
						break;
    140e:	4b c0       	rjmp	.+150    	; 0x14a6 <CAN_task+0x206>
						
						case 0x02:
							SDO_TX_DATA_1 = non_volatile_data.adc_channel_max[(uint8_t)SDO_RX_INDEX - 1];
    1410:	a0 ee       	ldi	r26, 0xE0	; 224
    1412:	b2 e0       	ldi	r27, 0x02	; 2
    1414:	9a 96       	adiw	r26, 0x2a	; 42
    1416:	8c 91       	ld	r24, X
    1418:	9a 97       	sbiw	r26, 0x2a	; 42
    141a:	99 96       	adiw	r26, 0x29	; 41
    141c:	ec 91       	ld	r30, X
    141e:	99 97       	sbiw	r26, 0x29	; 41
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	ee 0f       	add	r30, r30
    1424:	ff 1f       	adc	r31, r31
    1426:	ea 5d       	subi	r30, 0xDA	; 218
    1428:	fc 4f       	sbci	r31, 0xFC	; 252
    142a:	80 81       	ld	r24, Z
    142c:	94 96       	adiw	r26, 0x24	; 36
    142e:	8c 93       	st	X, r24
    1430:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = non_volatile_data.adc_channel_max[(uint8_t)SDO_RX_INDEX - 1] >> 8;
    1432:	9a 96       	adiw	r26, 0x2a	; 42
    1434:	8c 91       	ld	r24, X
    1436:	9a 97       	sbiw	r26, 0x2a	; 42
    1438:	99 96       	adiw	r26, 0x29	; 41
    143a:	ec 91       	ld	r30, X
    143c:	99 97       	sbiw	r26, 0x29	; 41
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	ee 0f       	add	r30, r30
    1442:	ff 1f       	adc	r31, r31
    1444:	ea 5d       	subi	r30, 0xDA	; 218
    1446:	fc 4f       	sbci	r31, 0xFC	; 252
    1448:	81 81       	ldd	r24, Z+1	; 0x01
    144a:	95 96       	adiw	r26, 0x25	; 37
    144c:	8c 93       	st	X, r24
						break;
    144e:	2b c0       	rjmp	.+86     	; 0x14a6 <CAN_task+0x206>
						
						case 0x03:
							SDO_TX_DATA_1 = non_volatile_data.adc_channel_min[(uint8_t)SDO_RX_INDEX - 1];
    1450:	a0 ee       	ldi	r26, 0xE0	; 224
    1452:	b2 e0       	ldi	r27, 0x02	; 2
    1454:	9a 96       	adiw	r26, 0x2a	; 42
    1456:	8c 91       	ld	r24, X
    1458:	9a 97       	sbiw	r26, 0x2a	; 42
    145a:	99 96       	adiw	r26, 0x29	; 41
    145c:	ec 91       	ld	r30, X
    145e:	99 97       	sbiw	r26, 0x29	; 41
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	ee 0f       	add	r30, r30
    1464:	ff 1f       	adc	r31, r31
    1466:	ee 5c       	subi	r30, 0xCE	; 206
    1468:	fc 4f       	sbci	r31, 0xFC	; 252
    146a:	80 81       	ld	r24, Z
    146c:	94 96       	adiw	r26, 0x24	; 36
    146e:	8c 93       	st	X, r24
    1470:	94 97       	sbiw	r26, 0x24	; 36
							SDO_TX_DATA_2 = non_volatile_data.adc_channel_min[(uint8_t)SDO_RX_INDEX - 1] >> 8;
    1472:	9a 96       	adiw	r26, 0x2a	; 42
    1474:	8c 91       	ld	r24, X
    1476:	9a 97       	sbiw	r26, 0x2a	; 42
    1478:	99 96       	adiw	r26, 0x29	; 41
    147a:	ec 91       	ld	r30, X
    147c:	99 97       	sbiw	r26, 0x29	; 41
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	ee 0f       	add	r30, r30
    1482:	ff 1f       	adc	r31, r31
    1484:	ee 5c       	subi	r30, 0xCE	; 206
    1486:	fc 4f       	sbci	r31, 0xFC	; 252
    1488:	81 81       	ldd	r24, Z+1	; 0x01
    148a:	95 96       	adiw	r26, 0x25	; 37
    148c:	8c 93       	st	X, r24
						break;
    148e:	0b c0       	rjmp	.+22     	; 0x14a6 <CAN_task+0x206>
						
						default:
							SET_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED);
    1490:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1494:	80 61       	ori	r24, 0x10	; 16
    1496:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
    149a:	05 c0       	rjmp	.+10     	; 0x14a6 <CAN_task+0x206>
					}
				break;
			
				
				default:
					SET_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED);
    149c:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    14a0:	80 61       	ori	r24, 0x10	; 16
    14a2:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			}
			//uzupenianie pozostaych pl pakietu
			if(!(HAS_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED))){
    14a6:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    14aa:	84 fd       	sbrc	r24, 4
    14ac:	23 c0       	rjmp	.+70     	; 0x14f4 <CAN_task+0x254>
				if(HAS_FLAG(can_state.flags, CAN_FLAG_DATA_LENGTH_16)){
    14ae:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    14b2:	85 ff       	sbrs	r24, 5
    14b4:	0d c0       	rjmp	.+26     	; 0x14d0 <CAN_task+0x230>
					SDO_READ_POSITIVE_RESPONSE_16;
    14b6:	e0 ee       	ldi	r30, 0xE0	; 224
    14b8:	f2 e0       	ldi	r31, 0x02	; 2
    14ba:	8b e4       	ldi	r24, 0x4B	; 75
    14bc:	80 a3       	std	Z+32, r24	; 0x20
    14be:	81 a5       	ldd	r24, Z+41	; 0x29
    14c0:	81 a3       	std	Z+33, r24	; 0x21
    14c2:	82 a5       	ldd	r24, Z+42	; 0x2a
    14c4:	82 a3       	std	Z+34, r24	; 0x22
    14c6:	83 a5       	ldd	r24, Z+43	; 0x2b
    14c8:	83 a3       	std	Z+35, r24	; 0x23
    14ca:	16 a2       	std	Z+38, r1	; 0x26
    14cc:	17 a2       	std	Z+39, r1	; 0x27
    14ce:	e4 c0       	rjmp	.+456    	; 0x1698 <CAN_task+0x3f8>

				}
				else if(HAS_FLAG(can_state.flags, CAN_FLAG_DATA_LENGTH_8)){
    14d0:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    14d4:	84 ff       	sbrs	r24, 4
    14d6:	e0 c0       	rjmp	.+448    	; 0x1698 <CAN_task+0x3f8>
					SDO_READ_POSITIVE_RESPONSE_8;
    14d8:	e0 ee       	ldi	r30, 0xE0	; 224
    14da:	f2 e0       	ldi	r31, 0x02	; 2
    14dc:	8f e4       	ldi	r24, 0x4F	; 79
    14de:	80 a3       	std	Z+32, r24	; 0x20
    14e0:	81 a5       	ldd	r24, Z+41	; 0x29
    14e2:	81 a3       	std	Z+33, r24	; 0x21
    14e4:	82 a5       	ldd	r24, Z+42	; 0x2a
    14e6:	82 a3       	std	Z+34, r24	; 0x22
    14e8:	83 a5       	ldd	r24, Z+43	; 0x2b
    14ea:	83 a3       	std	Z+35, r24	; 0x23
    14ec:	15 a2       	std	Z+37, r1	; 0x25
    14ee:	16 a2       	std	Z+38, r1	; 0x26
    14f0:	17 a2       	std	Z+39, r1	; 0x27
    14f2:	d2 c0       	rjmp	.+420    	; 0x1698 <CAN_task+0x3f8>
				}
			}
			else{
				SDO_NEGATIVE_RESPONSE;
    14f4:	e0 ee       	ldi	r30, 0xE0	; 224
    14f6:	f2 e0       	ldi	r31, 0x02	; 2
    14f8:	80 e8       	ldi	r24, 0x80	; 128
    14fa:	80 a3       	std	Z+32, r24	; 0x20
    14fc:	81 a5       	ldd	r24, Z+41	; 0x29
    14fe:	81 a3       	std	Z+33, r24	; 0x21
    1500:	82 a5       	ldd	r24, Z+42	; 0x2a
    1502:	82 a3       	std	Z+34, r24	; 0x22
    1504:	83 a5       	ldd	r24, Z+43	; 0x2b
    1506:	83 a3       	std	Z+35, r24	; 0x23
    1508:	14 a2       	std	Z+36, r1	; 0x24
    150a:	15 a2       	std	Z+37, r1	; 0x25
    150c:	16 a2       	std	Z+38, r1	; 0x26
    150e:	17 a2       	std	Z+39, r1	; 0x27
    1510:	c3 c0       	rjmp	.+390    	; 0x1698 <CAN_task+0x3f8>
			}
		}
		/*--ZAPIS--*/
		else if(SDO_RX_COMMAND & SDO_WRITE_COMMAND){//gdy komenda zapisu
    1512:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <MOb_data+0x28>
    1516:	83 72       	andi	r24, 0x23	; 35
    1518:	09 f4       	brne	.+2      	; 0x151c <CAN_task+0x27c>
    151a:	b0 c0       	rjmp	.+352    	; 0x167c <CAN_task+0x3dc>
			switch (SDO_RX_INDEX){
    151c:	e0 ee       	ldi	r30, 0xE0	; 224
    151e:	f2 e0       	ldi	r31, 0x02	; 2
    1520:	81 a5       	ldd	r24, Z+41	; 0x29
    1522:	22 a5       	ldd	r18, Z+42	; 0x2a
    1524:	90 e0       	ldi	r25, 0x00	; 0
    1526:	92 2b       	or	r25, r18
    1528:	81 30       	cpi	r24, 0x01	; 1
    152a:	30 e2       	ldi	r19, 0x20	; 32
    152c:	93 07       	cpc	r25, r19
    152e:	08 f4       	brcc	.+2      	; 0x1532 <CAN_task+0x292>
    1530:	7d c0       	rjmp	.+250    	; 0x162c <CAN_task+0x38c>
    1532:	87 30       	cpi	r24, 0x07	; 7
    1534:	20 e2       	ldi	r18, 0x20	; 32
    1536:	92 07       	cpc	r25, r18
    1538:	28 f0       	brcs	.+10     	; 0x1544 <CAN_task+0x2a4>
    153a:	87 30       	cpi	r24, 0x07	; 7
    153c:	90 42       	sbci	r25, 0x20	; 32
    153e:	09 f4       	brne	.+2      	; 0x1542 <CAN_task+0x2a2>
    1540:	6e c0       	rjmp	.+220    	; 0x161e <CAN_task+0x37e>
    1542:	74 c0       	rjmp	.+232    	; 0x162c <CAN_task+0x38c>
				case 0x2002:
				case 0x2003:
				case 0x2004:
				case 0x2005:
				case 0x2006:
					switch(SDO_RX_SUBINDEX){
    1544:	80 91 0b 03 	lds	r24, 0x030B	; 0x80030b <MOb_data+0x2b>
    1548:	81 30       	cpi	r24, 0x01	; 1
    154a:	f1 f0       	breq	.+60     	; 0x1588 <CAN_task+0x2e8>
    154c:	30 f0       	brcs	.+12     	; 0x155a <CAN_task+0x2ba>
    154e:	82 30       	cpi	r24, 0x02	; 2
    1550:	91 f1       	breq	.+100    	; 0x15b6 <CAN_task+0x316>
    1552:	83 30       	cpi	r24, 0x03	; 3
    1554:	09 f4       	brne	.+2      	; 0x1558 <CAN_task+0x2b8>
    1556:	46 c0       	rjmp	.+140    	; 0x15e4 <CAN_task+0x344>
    1558:	5c c0       	rjmp	.+184    	; 0x1612 <CAN_task+0x372>
						case 0x00:
							non_volatile_data.adc_channel_offset[(uint8_t)SDO_RX_INDEX - 1] = SDO_RX_DATA_1 | (SDO_RX_DATA_2 << 8);
    155a:	a0 ee       	ldi	r26, 0xE0	; 224
    155c:	b2 e0       	ldi	r27, 0x02	; 2
    155e:	9a 96       	adiw	r26, 0x2a	; 42
    1560:	8c 91       	ld	r24, X
    1562:	9a 97       	sbiw	r26, 0x2a	; 42
    1564:	99 96       	adiw	r26, 0x29	; 41
    1566:	ec 91       	ld	r30, X
    1568:	99 97       	sbiw	r26, 0x29	; 41
    156a:	9c 96       	adiw	r26, 0x2c	; 44
    156c:	8c 91       	ld	r24, X
    156e:	9c 97       	sbiw	r26, 0x2c	; 44
    1570:	9d 96       	adiw	r26, 0x2d	; 45
    1572:	2c 91       	ld	r18, X
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	ee 0f       	add	r30, r30
    1578:	ff 1f       	adc	r31, r31
    157a:	e2 5f       	subi	r30, 0xF2	; 242
    157c:	fc 4f       	sbci	r31, 0xFC	; 252
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	92 2b       	or	r25, r18
    1582:	91 83       	std	Z+1, r25	; 0x01
    1584:	80 83       	st	Z, r24
						break;
    1586:	57 c0       	rjmp	.+174    	; 0x1636 <CAN_task+0x396>
						
						case 0x01:
							non_volatile_data.adc_channel_scale[(uint8_t)SDO_RX_INDEX - 1] = SDO_RX_DATA_1 | (SDO_RX_DATA_2 << 8);
    1588:	a0 ee       	ldi	r26, 0xE0	; 224
    158a:	b2 e0       	ldi	r27, 0x02	; 2
    158c:	9a 96       	adiw	r26, 0x2a	; 42
    158e:	8c 91       	ld	r24, X
    1590:	9a 97       	sbiw	r26, 0x2a	; 42
    1592:	99 96       	adiw	r26, 0x29	; 41
    1594:	ec 91       	ld	r30, X
    1596:	99 97       	sbiw	r26, 0x29	; 41
    1598:	9c 96       	adiw	r26, 0x2c	; 44
    159a:	8c 91       	ld	r24, X
    159c:	9c 97       	sbiw	r26, 0x2c	; 44
    159e:	9d 96       	adiw	r26, 0x2d	; 45
    15a0:	2c 91       	ld	r18, X
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	ee 0f       	add	r30, r30
    15a6:	ff 1f       	adc	r31, r31
    15a8:	e6 5e       	subi	r30, 0xE6	; 230
    15aa:	fc 4f       	sbci	r31, 0xFC	; 252
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	92 2b       	or	r25, r18
    15b0:	91 83       	std	Z+1, r25	; 0x01
    15b2:	80 83       	st	Z, r24
						break;
    15b4:	40 c0       	rjmp	.+128    	; 0x1636 <CAN_task+0x396>
						
						case 0x02:
							non_volatile_data.adc_channel_max[(uint8_t)SDO_RX_INDEX - 1] = SDO_RX_DATA_1 | (SDO_RX_DATA_2 << 8);
    15b6:	a0 ee       	ldi	r26, 0xE0	; 224
    15b8:	b2 e0       	ldi	r27, 0x02	; 2
    15ba:	9a 96       	adiw	r26, 0x2a	; 42
    15bc:	8c 91       	ld	r24, X
    15be:	9a 97       	sbiw	r26, 0x2a	; 42
    15c0:	99 96       	adiw	r26, 0x29	; 41
    15c2:	ec 91       	ld	r30, X
    15c4:	99 97       	sbiw	r26, 0x29	; 41
    15c6:	9c 96       	adiw	r26, 0x2c	; 44
    15c8:	8c 91       	ld	r24, X
    15ca:	9c 97       	sbiw	r26, 0x2c	; 44
    15cc:	9d 96       	adiw	r26, 0x2d	; 45
    15ce:	2c 91       	ld	r18, X
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	ee 0f       	add	r30, r30
    15d4:	ff 1f       	adc	r31, r31
    15d6:	ea 5d       	subi	r30, 0xDA	; 218
    15d8:	fc 4f       	sbci	r31, 0xFC	; 252
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	92 2b       	or	r25, r18
    15de:	91 83       	std	Z+1, r25	; 0x01
    15e0:	80 83       	st	Z, r24
						break;
    15e2:	29 c0       	rjmp	.+82     	; 0x1636 <CAN_task+0x396>
						
						case 0x03:
						non_volatile_data.adc_channel_min[(uint8_t)SDO_RX_INDEX - 1] = SDO_RX_DATA_1 | (SDO_RX_DATA_2 << 8);
    15e4:	a0 ee       	ldi	r26, 0xE0	; 224
    15e6:	b2 e0       	ldi	r27, 0x02	; 2
    15e8:	9a 96       	adiw	r26, 0x2a	; 42
    15ea:	8c 91       	ld	r24, X
    15ec:	9a 97       	sbiw	r26, 0x2a	; 42
    15ee:	99 96       	adiw	r26, 0x29	; 41
    15f0:	ec 91       	ld	r30, X
    15f2:	99 97       	sbiw	r26, 0x29	; 41
    15f4:	9c 96       	adiw	r26, 0x2c	; 44
    15f6:	8c 91       	ld	r24, X
    15f8:	9c 97       	sbiw	r26, 0x2c	; 44
    15fa:	9d 96       	adiw	r26, 0x2d	; 45
    15fc:	2c 91       	ld	r18, X
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	ee 0f       	add	r30, r30
    1602:	ff 1f       	adc	r31, r31
    1604:	ee 5c       	subi	r30, 0xCE	; 206
    1606:	fc 4f       	sbci	r31, 0xFC	; 252
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	92 2b       	or	r25, r18
    160c:	91 83       	std	Z+1, r25	; 0x01
    160e:	80 83       	st	Z, r24
						break;
    1610:	12 c0       	rjmp	.+36     	; 0x1636 <CAN_task+0x396>
						
						default:
							SET_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED);
    1612:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1616:	80 61       	ori	r24, 0x10	; 16
    1618:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
    161c:	0c c0       	rjmp	.+24     	; 0x1636 <CAN_task+0x396>
					}
				break;
								
				case 0x2007:
					SET_FLAG(can_state.flags, CAN_FLAG_DATA_LENGTH_16);
    161e:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1622:	80 62       	ori	r24, 0x20	; 32
    1624:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
					eeprom_restore_defaults();
    1628:	70 d1       	rcall	.+736    	; 0x190a <eeprom_restore_defaults>
				break;
    162a:	05 c0       	rjmp	.+10     	; 0x1636 <CAN_task+0x396>
					
				default:
					SET_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED);
    162c:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1630:	80 61       	ori	r24, 0x10	; 16
    1632:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			}
			
			if(!(HAS_FLAG(can_state.flags, CAN_FLAG_COMMAND_FAILED))){
    1636:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    163a:	84 fd       	sbrc	r24, 4
    163c:	10 c0       	rjmp	.+32     	; 0x165e <CAN_task+0x3be>
				SDO_WRITE_POSITIVE_RESPONSE;
    163e:	e0 ee       	ldi	r30, 0xE0	; 224
    1640:	f2 e0       	ldi	r31, 0x02	; 2
    1642:	80 e6       	ldi	r24, 0x60	; 96
    1644:	80 a3       	std	Z+32, r24	; 0x20
    1646:	81 a5       	ldd	r24, Z+41	; 0x29
    1648:	81 a3       	std	Z+33, r24	; 0x21
    164a:	82 a5       	ldd	r24, Z+42	; 0x2a
    164c:	82 a3       	std	Z+34, r24	; 0x22
    164e:	83 a5       	ldd	r24, Z+43	; 0x2b
    1650:	83 a3       	std	Z+35, r24	; 0x23
    1652:	14 a2       	std	Z+36, r1	; 0x24
    1654:	15 a2       	std	Z+37, r1	; 0x25
    1656:	16 a2       	std	Z+38, r1	; 0x26
    1658:	17 a2       	std	Z+39, r1	; 0x27
				eeprom_write();
    165a:	10 d1       	rcall	.+544    	; 0x187c <eeprom_write>
    165c:	1d c0       	rjmp	.+58     	; 0x1698 <CAN_task+0x3f8>
			}
			else{
				SDO_NEGATIVE_RESPONSE;
    165e:	e0 ee       	ldi	r30, 0xE0	; 224
    1660:	f2 e0       	ldi	r31, 0x02	; 2
    1662:	80 e8       	ldi	r24, 0x80	; 128
    1664:	80 a3       	std	Z+32, r24	; 0x20
    1666:	81 a5       	ldd	r24, Z+41	; 0x29
    1668:	81 a3       	std	Z+33, r24	; 0x21
    166a:	82 a5       	ldd	r24, Z+42	; 0x2a
    166c:	82 a3       	std	Z+34, r24	; 0x22
    166e:	83 a5       	ldd	r24, Z+43	; 0x2b
    1670:	83 a3       	std	Z+35, r24	; 0x23
    1672:	14 a2       	std	Z+36, r1	; 0x24
    1674:	15 a2       	std	Z+37, r1	; 0x25
    1676:	16 a2       	std	Z+38, r1	; 0x26
    1678:	17 a2       	std	Z+39, r1	; 0x27
    167a:	0e c0       	rjmp	.+28     	; 0x1698 <CAN_task+0x3f8>
			}
			
		}
		//gdy nieprawidowa komenda
		else{
			SDO_NEGATIVE_RESPONSE;
    167c:	e0 ee       	ldi	r30, 0xE0	; 224
    167e:	f2 e0       	ldi	r31, 0x02	; 2
    1680:	80 e8       	ldi	r24, 0x80	; 128
    1682:	80 a3       	std	Z+32, r24	; 0x20
    1684:	81 a5       	ldd	r24, Z+41	; 0x29
    1686:	81 a3       	std	Z+33, r24	; 0x21
    1688:	82 a5       	ldd	r24, Z+42	; 0x2a
    168a:	82 a3       	std	Z+34, r24	; 0x22
    168c:	83 a5       	ldd	r24, Z+43	; 0x2b
    168e:	83 a3       	std	Z+35, r24	; 0x23
    1690:	14 a2       	std	Z+36, r1	; 0x24
    1692:	15 a2       	std	Z+37, r1	; 0x25
    1694:	16 a2       	std	Z+38, r1	; 0x26
    1696:	17 a2       	std	Z+39, r1	; 0x27
		}
		
		//procedura wysyania odpowiedzi
		CAN_send_SDO();
    1698:	e9 dd       	rcall	.-1070   	; 0x126c <CAN_send_SDO>
		
		CLEAR_FLAG(can_state.flags, CAN_FLAG_SDO_RECEIVED);
    169a:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    169e:	87 7f       	andi	r24, 0xF7	; 247
    16a0:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
    16a4:	08 95       	ret
		 
	}
	/*---PDO---*/
	//aktualizacja danych
	else if(HAS_FLAG(can_state.flags, CAN_FLAG_UPDATE_DATA)){//mechanizm przepisywania danych PDO - po kadym sync przepisywane s wiee dane
    16a6:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    16aa:	82 ff       	sbrs	r24, 2
    16ac:	58 c0       	rjmp	.+176    	; 0x175e <CAN_task+0x4be>
		static uint8_t frame=MOb_1;
		if(frame == MOb_1 ){ //RPDO 1
    16ae:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <frame.2064>
    16b2:	81 30       	cpi	r24, 0x01	; 1
    16b4:	21 f4       	brne	.+8      	; 0x16be <CAN_task+0x41e>
			//CAN.status_word = MOb_data[frame][1]<<8 | MOb_data[frame][0];
			frame++;
    16b6:	82 e0       	ldi	r24, 0x02	; 2
    16b8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <frame.2064>
    16bc:	08 95       	ret
		}
		else if(frame == MOb_2 ){ //TPDO 1 - nadaje
    16be:	82 30       	cpi	r24, 0x02	; 2
    16c0:	29 f5       	brne	.+74     	; 0x170c <CAN_task+0x46c>
			MOb_data[frame][0] = CAN.in[0];
    16c2:	a2 ed       	ldi	r26, 0xD2	; 210
    16c4:	b2 e0       	ldi	r27, 0x02	; 2
    16c6:	9c 91       	ld	r25, X
    16c8:	11 96       	adiw	r26, 0x01	; 1
    16ca:	8c 91       	ld	r24, X
    16cc:	11 97       	sbiw	r26, 0x01	; 1
    16ce:	e0 ee       	ldi	r30, 0xE0	; 224
    16d0:	f2 e0       	ldi	r31, 0x02	; 2
    16d2:	90 8b       	std	Z+16, r25	; 0x10
			MOb_data[frame][1] = CAN.in[0] >> 8;
    16d4:	81 8b       	std	Z+17, r24	; 0x11
			MOb_data[frame][2] = CAN.in[1];
    16d6:	12 96       	adiw	r26, 0x02	; 2
    16d8:	9c 91       	ld	r25, X
    16da:	12 97       	sbiw	r26, 0x02	; 2
    16dc:	13 96       	adiw	r26, 0x03	; 3
    16de:	8c 91       	ld	r24, X
    16e0:	13 97       	sbiw	r26, 0x03	; 3
    16e2:	92 8b       	std	Z+18, r25	; 0x12
			MOb_data[frame][3] = CAN.in[1] >> 8;
    16e4:	83 8b       	std	Z+19, r24	; 0x13
			MOb_data[frame][4] = CAN.in[2];
    16e6:	14 96       	adiw	r26, 0x04	; 4
    16e8:	9c 91       	ld	r25, X
    16ea:	14 97       	sbiw	r26, 0x04	; 4
    16ec:	15 96       	adiw	r26, 0x05	; 5
    16ee:	8c 91       	ld	r24, X
    16f0:	15 97       	sbiw	r26, 0x05	; 5
    16f2:	94 8b       	std	Z+20, r25	; 0x14
			MOb_data[frame][5] = CAN.in[2] >> 8;
    16f4:	85 8b       	std	Z+21, r24	; 0x15
			MOb_data[frame][6] = CAN.in[3];
    16f6:	16 96       	adiw	r26, 0x06	; 6
    16f8:	9c 91       	ld	r25, X
    16fa:	16 97       	sbiw	r26, 0x06	; 6
    16fc:	17 96       	adiw	r26, 0x07	; 7
    16fe:	8c 91       	ld	r24, X
    1700:	96 8b       	std	Z+22, r25	; 0x16
			MOb_data[frame][7] = CAN.in[3]>> 8;
    1702:	87 8b       	std	Z+23, r24	; 0x17
			frame++;
    1704:	83 e0       	ldi	r24, 0x03	; 3
    1706:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <frame.2064>
    170a:	08 95       	ret
		}
		else if(frame == MOb_3 ){ //TPDO 2 nadaje
    170c:	83 30       	cpi	r24, 0x03	; 3
    170e:	09 f0       	breq	.+2      	; 0x1712 <CAN_task+0x472>
    1710:	6a c0       	rjmp	.+212    	; 0x17e6 <CAN_task+0x546>
			MOb_data[frame][0] = CAN.in[4];
    1712:	a2 ed       	ldi	r26, 0xD2	; 210
    1714:	b2 e0       	ldi	r27, 0x02	; 2
    1716:	18 96       	adiw	r26, 0x08	; 8
    1718:	9c 91       	ld	r25, X
    171a:	18 97       	sbiw	r26, 0x08	; 8
    171c:	19 96       	adiw	r26, 0x09	; 9
    171e:	8c 91       	ld	r24, X
    1720:	19 97       	sbiw	r26, 0x09	; 9
    1722:	e0 ee       	ldi	r30, 0xE0	; 224
    1724:	f2 e0       	ldi	r31, 0x02	; 2
    1726:	90 8f       	std	Z+24, r25	; 0x18
			MOb_data[frame][1] = CAN.in[4] >> 8;
    1728:	81 8f       	std	Z+25, r24	; 0x19
			MOb_data[frame][2] = CAN.in[5];
    172a:	1a 96       	adiw	r26, 0x0a	; 10
    172c:	9c 91       	ld	r25, X
    172e:	1a 97       	sbiw	r26, 0x0a	; 10
    1730:	1b 96       	adiw	r26, 0x0b	; 11
    1732:	8c 91       	ld	r24, X
    1734:	1b 97       	sbiw	r26, 0x0b	; 11
    1736:	92 8f       	std	Z+26, r25	; 0x1a
			MOb_data[frame][3] = CAN.in[5] >> 8;
    1738:	83 8f       	std	Z+27, r24	; 0x1b
			MOb_data[frame][4] = CAN.diag_1;
    173a:	1c 96       	adiw	r26, 0x0c	; 12
    173c:	8c 91       	ld	r24, X
    173e:	1c 97       	sbiw	r26, 0x0c	; 12
    1740:	84 8f       	std	Z+28, r24	; 0x1c
			MOb_data[frame][5] = CAN.diag_2;
    1742:	1d 96       	adiw	r26, 0x0d	; 13
    1744:	8c 91       	ld	r24, X
    1746:	85 8f       	std	Z+29, r24	; 0x1d
			MOb_data[frame][6] = 0x00;
    1748:	16 8e       	std	Z+30, r1	; 0x1e
			MOb_data[frame][7] = 0x00;
    174a:	17 8e       	std	Z+31, r1	; 0x1f
			CLEAR_FLAG(can_state.flags, CAN_FLAG_UPDATE_DATA);
    174c:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1750:	8b 7f       	andi	r24, 0xFB	; 251
    1752:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			frame = MOb_1;
    1756:	81 e0       	ldi	r24, 0x01	; 1
    1758:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <frame.2064>
    175c:	08 95       	ret
		}						
	}
	//wysyanie danych po syncu
	else if( HAS_FLAG(can_state.flags, CAN_FLAG_SYNC_RECEIVED) ){ //){ //Zle transmisj po koleji transmisj kolejnych paczek
    175e:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    1762:	81 ff       	sbrs	r24, 1
    1764:	40 c0       	rjmp	.+128    	; 0x17e6 <CAN_task+0x546>
		static uint8_t mob=MOb_2; //pierwszy MOb odbierajcy
		CANPAGE = ( mob << 4 );						// Selects Message Object 0-5
    1766:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mob.2065>
    176a:	82 95       	swap	r24
    176c:	80 7f       	andi	r24, 0xF0	; 240
    176e:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		if((CANEN2 & ( 1 << mob )) == 0){		//Jeli MOb jest wolny
    1772:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	00 90 01 01 	lds	r0, 0x0101	; 0x800101 <mob.2065>
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <CAN_task+0x4e2>
    177e:	95 95       	asr	r25
    1780:	87 95       	ror	r24
    1782:	0a 94       	dec	r0
    1784:	e2 f7       	brpl	.-8      	; 0x177e <CAN_task+0x4de>
    1786:	80 fd       	sbrc	r24, 0
    1788:	19 c0       	rjmp	.+50     	; 0x17bc <CAN_task+0x51c>
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	90 e0       	ldi	r25, 0x00	; 0
			for(uint8_t byte_nr=0; byte_nr<8; byte_nr++  ){
				CANMSG = MOb_data[mob][byte_nr];
    178e:	aa ef       	ldi	r26, 0xFA	; 250
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <mob.2065>
    1796:	fc 01       	movw	r30, r24
    1798:	38 e0       	ldi	r19, 0x08	; 8
    179a:	23 9f       	mul	r18, r19
    179c:	e0 0d       	add	r30, r0
    179e:	f1 1d       	adc	r31, r1
    17a0:	11 24       	eor	r1, r1
    17a2:	e0 52       	subi	r30, 0x20	; 32
    17a4:	fd 4f       	sbci	r31, 0xFD	; 253
    17a6:	20 81       	ld	r18, Z
    17a8:	2c 93       	st	X, r18
    17aa:	01 96       	adiw	r24, 0x01	; 1
	//wysyanie danych po syncu
	else if( HAS_FLAG(can_state.flags, CAN_FLAG_SYNC_RECEIVED) ){ //){ //Zle transmisj po koleji transmisj kolejnych paczek
		static uint8_t mob=MOb_2; //pierwszy MOb odbierajcy
		CANPAGE = ( mob << 4 );						// Selects Message Object 0-5
		if((CANEN2 & ( 1 << mob )) == 0){		//Jeli MOb jest wolny
			for(uint8_t byte_nr=0; byte_nr<8; byte_nr++  ){
    17ac:	88 30       	cpi	r24, 0x08	; 8
    17ae:	91 05       	cpc	r25, r1
    17b0:	81 f7       	brne	.-32     	; 0x1792 <CAN_task+0x4f2>
				CANMSG = MOb_data[mob][byte_nr];
			}
			//czyszczenie rejestru statusu
			CANSTMOB = 0x00;
    17b2:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7e00ee>
			//komenda nadania
			CANCDMOB = TRANSMISSION | ( 8 << DLC0);//zle transmisj 8 bajtw
    17b6:	88 e4       	ldi	r24, 0x48	; 72
    17b8:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
		}
		if(mob >= MOb_3 ){
    17bc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mob.2065>
    17c0:	83 30       	cpi	r24, 0x03	; 3
    17c2:	70 f0       	brcs	.+28     	; 0x17e0 <CAN_task+0x540>
			 mob=MOb_2;
    17c4:	82 e0       	ldi	r24, 0x02	; 2
    17c6:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <mob.2065>
			 CLEAR_FLAG(can_state.flags, CAN_FLAG_SYNC_RECEIVED);
    17ca:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    17ce:	8d 7f       	andi	r24, 0xFD	; 253
    17d0:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
			 SET_FLAG(can_state.flags, CAN_FLAG_UPDATE_DATA);
    17d4:	80 91 d0 02 	lds	r24, 0x02D0	; 0x8002d0 <can_state>
    17d8:	84 60       	ori	r24, 0x04	; 4
    17da:	80 93 d0 02 	sts	0x02D0, r24	; 0x8002d0 <can_state>
    17de:	08 95       	ret
		}		
		else mob++;
    17e0:	8f 5f       	subi	r24, 0xFF	; 255
    17e2:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <mob.2065>
    17e6:	08 95       	ret

000017e8 <eeprom_read>:

struct eeprom_struct EEMEM eeprom_data;
struct eeprom_struct non_volatile_data;

uint8_t eeprom_read(void)
{
    17e8:	0f 93       	push	r16
    17ea:	1f 93       	push	r17
    17ec:	cf 93       	push	r28
    17ee:	df 93       	push	r29
	uint16_t crc = 0xFFFF;
	uint8_t *ptr = (uint8_t *) &non_volatile_data; //wskanik na struktur rzutujemy na zmienn jednobajtow eby mc si przesuwa co bajt przy liczeniu CRC
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    17f0:	cf b7       	in	r28, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    17f2:	f8 94       	cli
		eeprom_read_block(&non_volatile_data, &eeprom_data, sizeof(struct eeprom_struct));
    17f4:	42 e3       	ldi	r20, 0x32	; 50
    17f6:	50 e0       	ldi	r21, 0x00	; 0
    17f8:	60 e0       	ldi	r22, 0x00	; 0
    17fa:	70 e0       	ldi	r23, 0x00	; 0
    17fc:	80 e1       	ldi	r24, 0x10	; 16
    17fe:	93 e0       	ldi	r25, 0x03	; 3
    1800:	b2 d1       	rcall	.+868    	; 0x1b66 <eeprom_read_block>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1802:	cf bf       	out	0x3f, r28	; 63
struct eeprom_struct non_volatile_data;

uint8_t eeprom_read(void)
{
	uint16_t crc = 0xFFFF;
	uint8_t *ptr = (uint8_t *) &non_volatile_data; //wskanik na struktur rzutujemy na zmienn jednobajtow eby mc si przesuwa co bajt przy liczeniu CRC
    1804:	00 e1       	ldi	r16, 0x10	; 16
    1806:	13 e0       	ldi	r17, 0x03	; 3
struct eeprom_struct EEMEM eeprom_data;
struct eeprom_struct non_volatile_data;

uint8_t eeprom_read(void)
{
	uint16_t crc = 0xFFFF;
    1808:	cf ef       	ldi	r28, 0xFF	; 255
    180a:	df ef       	ldi	r29, 0xFF	; 255
    180c:	29 c0       	rjmp	.+82     	; 0x1860 <eeprom_read+0x78>
		eeprom_read_block(&non_volatile_data, &eeprom_data, sizeof(struct eeprom_struct));
	}
	for(uint8_t i=0; i < EEPROM_READ_RETRIES ; i++){
		//liczymy crc z caej struktury razem z crc ktre byo zapisane, jeli si zgadza to wyliczone crc wyjdzie 0!
		for(uint8_t i=0; i < sizeof(non_volatile_data); i++){
			crc = _crc16_update(crc, *ptr++ );
    180e:	81 91       	ld	r24, Z+
_crc16_update(uint16_t __crc, uint8_t __data)
{
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    1810:	c8 27       	eor	r28, r24
    1812:	8c 2f       	mov	r24, r28
    1814:	82 95       	swap	r24
    1816:	8c 27       	eor	r24, r28
    1818:	08 2e       	mov	r0, r24
    181a:	86 95       	lsr	r24
    181c:	86 95       	lsr	r24
    181e:	80 25       	eor	r24, r0
    1820:	08 2e       	mov	r0, r24
    1822:	86 95       	lsr	r24
    1824:	80 25       	eor	r24, r0
    1826:	87 70       	andi	r24, 0x07	; 7
    1828:	0c 2e       	mov	r0, r28
    182a:	cd 2f       	mov	r28, r29
    182c:	86 95       	lsr	r24
    182e:	07 94       	ror	r0
    1830:	87 95       	ror	r24
    1832:	d0 2d       	mov	r29, r0
    1834:	c8 27       	eor	r28, r24
    1836:	06 94       	lsr	r0
    1838:	87 95       	ror	r24
    183a:	d0 25       	eor	r29, r0
    183c:	c8 27       	eor	r28, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
		eeprom_read_block(&non_volatile_data, &eeprom_data, sizeof(struct eeprom_struct));
	}
	for(uint8_t i=0; i < EEPROM_READ_RETRIES ; i++){
		//liczymy crc z caej struktury razem z crc ktre byo zapisane, jeli si zgadza to wyliczone crc wyjdzie 0!
		for(uint8_t i=0; i < sizeof(non_volatile_data); i++){
    183e:	e2 17       	cp	r30, r18
    1840:	f3 07       	cpc	r31, r19
    1842:	29 f7       	brne	.-54     	; 0x180e <eeprom_read+0x26>
			crc = _crc16_update(crc, *ptr++ );
		}
		//jeli crc 0 to odczyt ok
		if(crc == 0){
    1844:	20 97       	sbiw	r28, 0x00	; 0
    1846:	29 f4       	brne	.+10     	; 0x1852 <eeprom_read+0x6a>
			uart_puts_P("EEPROM read ok\n");
    1848:	81 e0       	ldi	r24, 0x01	; 1
    184a:	91 e0       	ldi	r25, 0x01	; 1
    184c:	fe d8       	rcall	.-3588   	; 0xa4a <uart_puts_p>
			return EEPROM_OK;
    184e:	80 e0       	ldi	r24, 0x00	; 0
    1850:	10 c0       	rjmp	.+32     	; 0x1872 <eeprom_read+0x8a>
		}
		uart_puts_P("EEPROM read CRC missmatch - retring\n");
    1852:	8c ed       	ldi	r24, 0xDC	; 220
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	f9 d8       	rcall	.-3598   	; 0xa4a <uart_puts_p>
	uint8_t *ptr = (uint8_t *) &non_volatile_data; //wskanik na struktur rzutujemy na zmienn jednobajtow eby mc si przesuwa co bajt przy liczeniu CRC
	
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
		eeprom_read_block(&non_volatile_data, &eeprom_data, sizeof(struct eeprom_struct));
	}
	for(uint8_t i=0; i < EEPROM_READ_RETRIES ; i++){
    1858:	83 e0       	ldi	r24, 0x03	; 3
    185a:	06 3a       	cpi	r16, 0xA6	; 166
    185c:	18 07       	cpc	r17, r24
    185e:	29 f0       	breq	.+10     	; 0x186a <eeprom_read+0x82>
    1860:	f8 01       	movw	r30, r16
    1862:	0e 5c       	subi	r16, 0xCE	; 206
    1864:	1f 4f       	sbci	r17, 0xFF	; 255
    1866:	98 01       	movw	r18, r16
    1868:	d2 cf       	rjmp	.-92     	; 0x180e <eeprom_read+0x26>
			uart_puts_P("EEPROM read ok\n");
			return EEPROM_OK;
		}
		uart_puts_P("EEPROM read CRC missmatch - retring\n");
	}
	uart_puts_P("EEPROM read failed\n");
    186a:	88 ec       	ldi	r24, 0xC8	; 200
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	ed d8       	rcall	.-3622   	; 0xa4a <uart_puts_p>
	return EEPROM_ERROR;
    1870:	81 e0       	ldi	r24, 0x01	; 1
}
    1872:	df 91       	pop	r29
    1874:	cf 91       	pop	r28
    1876:	1f 91       	pop	r17
    1878:	0f 91       	pop	r16
    187a:	08 95       	ret

0000187c <eeprom_write>:

uint8_t eeprom_write(void)
{
    187c:	cf 93       	push	r28
    187e:	df 93       	push	r29
    1880:	e0 e1       	ldi	r30, 0x10	; 16
    1882:	f3 e0       	ldi	r31, 0x03	; 3
    1884:	40 e4       	ldi	r20, 0x40	; 64
    1886:	53 e0       	ldi	r21, 0x03	; 3
	uint16_t crc = 0xFFFF;
    1888:	2f ef       	ldi	r18, 0xFF	; 255
    188a:	3f ef       	ldi	r19, 0xFF	; 255
	uint8_t *ptr = (uint8_t *) &non_volatile_data; //wskanik na struktur rzutujemy na zmienn jednobajtow eby mc si przesuwa co bajt przy liczeniu CRC
	
	//liczymy crc z caej struktury bez dwch ostatnich bajtw ktrymi jest suma crc
	for(uint8_t i=0; i < (sizeof(non_volatile_data)-2); i++){
		crc = _crc16_update(crc, *ptr++ );
    188c:	81 91       	ld	r24, Z+
    188e:	28 27       	eor	r18, r24
    1890:	82 2f       	mov	r24, r18
    1892:	82 95       	swap	r24
    1894:	82 27       	eor	r24, r18
    1896:	08 2e       	mov	r0, r24
    1898:	86 95       	lsr	r24
    189a:	86 95       	lsr	r24
    189c:	80 25       	eor	r24, r0
    189e:	08 2e       	mov	r0, r24
    18a0:	86 95       	lsr	r24
    18a2:	80 25       	eor	r24, r0
    18a4:	87 70       	andi	r24, 0x07	; 7
    18a6:	02 2e       	mov	r0, r18
    18a8:	23 2f       	mov	r18, r19
    18aa:	86 95       	lsr	r24
    18ac:	07 94       	ror	r0
    18ae:	87 95       	ror	r24
    18b0:	30 2d       	mov	r19, r0
    18b2:	28 27       	eor	r18, r24
    18b4:	06 94       	lsr	r0
    18b6:	87 95       	ror	r24
    18b8:	30 25       	eor	r19, r0
    18ba:	28 27       	eor	r18, r24
{
	uint16_t crc = 0xFFFF;
	uint8_t *ptr = (uint8_t *) &non_volatile_data; //wskanik na struktur rzutujemy na zmienn jednobajtow eby mc si przesuwa co bajt przy liczeniu CRC
	
	//liczymy crc z caej struktury bez dwch ostatnich bajtw ktrymi jest suma crc
	for(uint8_t i=0; i < (sizeof(non_volatile_data)-2); i++){
    18bc:	e4 17       	cp	r30, r20
    18be:	f5 07       	cpc	r31, r21
    18c0:	29 f7       	brne	.-54     	; 0x188c <eeprom_write+0x10>
		crc = _crc16_update(crc, *ptr++ );
	}
	//wpisujemy crc na ostatni pozycj
	non_volatile_data.crc = crc;
    18c2:	30 93 41 03 	sts	0x0341, r19	; 0x800341 <non_volatile_data+0x31>
    18c6:	20 93 40 03 	sts	0x0340, r18	; 0x800340 <non_volatile_data+0x30>
    18ca:	c2 e0       	ldi	r28, 0x02	; 2
	
	for(uint8_t i=0; i < EEPROM_WRITE_RETRIES ; i++){
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    18cc:	df b7       	in	r29, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    18ce:	f8 94       	cli
			eeprom_write_block(&non_volatile_data, &eeprom_data, sizeof(struct eeprom_struct));
    18d0:	42 e3       	ldi	r20, 0x32	; 50
    18d2:	50 e0       	ldi	r21, 0x00	; 0
    18d4:	60 e0       	ldi	r22, 0x00	; 0
    18d6:	70 e0       	ldi	r23, 0x00	; 0
    18d8:	80 e1       	ldi	r24, 0x10	; 16
    18da:	93 e0       	ldi	r25, 0x03	; 3
    18dc:	54 d1       	rcall	.+680    	; 0x1b86 <eeprom_write_block>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    18de:	df bf       	out	0x3f, r29	; 63
		}
		if (eeprom_read() == EEPROM_OK){ //sprawdzamy czy zapis si powid
    18e0:	83 df       	rcall	.-250    	; 0x17e8 <eeprom_read>
    18e2:	d8 2f       	mov	r29, r24
    18e4:	81 11       	cpse	r24, r1
    18e6:	04 c0       	rjmp	.+8      	; 0x18f0 <eeprom_write+0x74>
			uart_puts_P("EEPROM write ok\n");
    18e8:	87 eb       	ldi	r24, 0xB7	; 183
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	ae d8       	rcall	.-3748   	; 0xa4a <uart_puts_p>
			return EEPROM_OK;
    18ee:	09 c0       	rjmp	.+18     	; 0x1902 <eeprom_write+0x86>
		}
		uart_puts_P("EEPROM write CRC missmatch - retring\n");
    18f0:	81 e9       	ldi	r24, 0x91	; 145
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	aa d8       	rcall	.-3756   	; 0xa4a <uart_puts_p>
    18f6:	c1 50       	subi	r28, 0x01	; 1
		crc = _crc16_update(crc, *ptr++ );
	}
	//wpisujemy crc na ostatni pozycj
	non_volatile_data.crc = crc;
	
	for(uint8_t i=0; i < EEPROM_WRITE_RETRIES ; i++){
    18f8:	49 f7       	brne	.-46     	; 0x18cc <eeprom_write+0x50>
			uart_puts_P("EEPROM write ok\n");
			return EEPROM_OK;
		}
		uart_puts_P("EEPROM write CRC missmatch - retring\n");
	}
	uart_puts_P("EEPROM write failed\n");
    18fa:	8c e7       	ldi	r24, 0x7C	; 124
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	a5 d8       	rcall	.-3766   	; 0xa4a <uart_puts_p>
	return EEPROM_ERROR;
    1900:	d1 e0       	ldi	r29, 0x01	; 1
	
}
    1902:	8d 2f       	mov	r24, r29
    1904:	df 91       	pop	r29
    1906:	cf 91       	pop	r28
    1908:	08 95       	ret

0000190a <eeprom_restore_defaults>:

void eeprom_restore_defaults(void){
    190a:	e0 e1       	ldi	r30, 0x10	; 16
    190c:	f3 e0       	ldi	r31, 0x03	; 3
    190e:	ac e1       	ldi	r26, 0x1C	; 28
    1910:	b3 e0       	ldi	r27, 0x03	; 3
    1912:	9d 01       	movw	r18, r26
	//0x2001-0x2006
	for(uint8_t i=0; i < ADC_MAX_CHANNEL ; i++){
		non_volatile_data.adc_channel_offset[i] = ADC_CHANNEL_DEFAULT_OFFSET;
		non_volatile_data.adc_channel_scale[i] = ADC_CHANNEL_DEFAULT_SCALE;
    1914:	8f ef       	ldi	r24, 0xFF	; 255
    1916:	93 e0       	ldi	r25, 0x03	; 3
}

void eeprom_restore_defaults(void){
	//0x2001-0x2006
	for(uint8_t i=0; i < ADC_MAX_CHANNEL ; i++){
		non_volatile_data.adc_channel_offset[i] = ADC_CHANNEL_DEFAULT_OFFSET;
    1918:	11 92       	st	Z+, r1
    191a:	11 92       	st	Z+, r1
		non_volatile_data.adc_channel_scale[i] = ADC_CHANNEL_DEFAULT_SCALE;
    191c:	8d 93       	st	X+, r24
    191e:	9d 93       	st	X+, r25
		non_volatile_data.adc_channel_max[i] = ADC_CHANNEL_DEFAULT_MAX;
    1920:	97 8b       	std	Z+23, r25	; 0x17
    1922:	86 8b       	std	Z+22, r24	; 0x16
		non_volatile_data.adc_channel_min[i] = ADC_CHANNEL_DEFAULT_MIN;
    1924:	57 96       	adiw	r26, 0x17	; 23
    1926:	1c 92       	st	X, r1
    1928:	1e 92       	st	-X, r1
    192a:	56 97       	sbiw	r26, 0x16	; 22
	
}

void eeprom_restore_defaults(void){
	//0x2001-0x2006
	for(uint8_t i=0; i < ADC_MAX_CHANNEL ; i++){
    192c:	e2 17       	cp	r30, r18
    192e:	f3 07       	cpc	r31, r19
    1930:	99 f7       	brne	.-26     	; 0x1918 <eeprom_restore_defaults+0xe>
		non_volatile_data.adc_channel_max[i] = ADC_CHANNEL_DEFAULT_MAX;
		non_volatile_data.adc_channel_min[i] = ADC_CHANNEL_DEFAULT_MIN;
	}
	//0x2007
	
    1932:	08 95       	ret

00001934 <main_loop>:
		}
};

void LEDs_OFF(void){
	LED_0_OFF;
	LED_1_OFF;
    1934:	cf 93       	push	r28
    1936:	df 93       	push	r29
    1938:	17 d9       	rcall	.-3538   	; 0xb68 <ADC_task>
    193a:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <ds18b20_task>
    193e:	40 91 cb 01 	lds	r20, 0x01CB	; 0x8001cb <channel_config>
    1942:	50 e0       	ldi	r21, 0x00	; 0
    1944:	e2 ed       	ldi	r30, 0xD2	; 210
    1946:	f2 e0       	ldi	r31, 0x02	; 2
    1948:	a9 ed       	ldi	r26, 0xD9	; 217
    194a:	b1 e0       	ldi	r27, 0x01	; 1
    194c:	80 e0       	ldi	r24, 0x00	; 0
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	9a 01       	movw	r18, r20
    1952:	08 2e       	mov	r0, r24
    1954:	02 c0       	rjmp	.+4      	; 0x195a <main_loop+0x26>
    1956:	35 95       	asr	r19
    1958:	27 95       	ror	r18
    195a:	0a 94       	dec	r0
    195c:	e2 f7       	brpl	.-8      	; 0x1956 <main_loop+0x22>
    195e:	20 fd       	sbrc	r18, 0
    1960:	0a c0       	rjmp	.+20     	; 0x1976 <main_loop+0x42>
    1962:	ec 01       	movw	r28, r24
    1964:	cc 0f       	add	r28, r28
    1966:	dd 1f       	adc	r29, r29
    1968:	c5 50       	subi	r28, 0x05	; 5
    196a:	de 4f       	sbci	r29, 0xFE	; 254
    196c:	28 81       	ld	r18, Y
    196e:	39 81       	ldd	r19, Y+1	; 0x01
    1970:	31 83       	std	Z+1, r19	; 0x01
    1972:	20 83       	st	Z, r18
    1974:	06 c0       	rjmp	.+12     	; 0x1982 <main_loop+0x4e>
    1976:	18 96       	adiw	r26, 0x08	; 8
    1978:	2d 91       	ld	r18, X+
    197a:	3c 91       	ld	r19, X
    197c:	19 97       	sbiw	r26, 0x09	; 9
    197e:	31 83       	std	Z+1, r19	; 0x01
    1980:	20 83       	st	Z, r18
    1982:	01 96       	adiw	r24, 0x01	; 1
    1984:	32 96       	adiw	r30, 0x02	; 2
    1986:	12 96       	adiw	r26, 0x02	; 2
    1988:	84 30       	cpi	r24, 0x04	; 4
    198a:	91 05       	cpc	r25, r1
    198c:	09 f7       	brne	.-62     	; 0x1950 <main_loop+0x1c>
    198e:	af ee       	ldi	r26, 0xEF	; 239
    1990:	b1 e0       	ldi	r27, 0x01	; 1
    1992:	54 96       	adiw	r26, 0x14	; 20
    1994:	8d 91       	ld	r24, X+
    1996:	9c 91       	ld	r25, X
    1998:	55 97       	sbiw	r26, 0x15	; 21
    199a:	e2 ed       	ldi	r30, 0xD2	; 210
    199c:	f2 e0       	ldi	r31, 0x02	; 2
    199e:	91 87       	std	Z+9, r25	; 0x09
    19a0:	80 87       	std	Z+8, r24	; 0x08
    19a2:	56 96       	adiw	r26, 0x16	; 22
    19a4:	8d 91       	ld	r24, X+
    19a6:	9c 91       	ld	r25, X
    19a8:	57 97       	sbiw	r26, 0x17	; 23
    19aa:	93 87       	std	Z+11, r25	; 0x0b
    19ac:	82 87       	std	Z+10, r24	; 0x0a
    19ae:	78 dc       	rcall	.-1808   	; 0x12a0 <CAN_task>
    19b0:	df 91       	pop	r29
    19b2:	cf 91       	pop	r28
    19b4:	08 95       	ret

000019b6 <HAL_init>:
};

void HAL_init(void){
	
	//wczenie PLL na 64MHz
	PLLCSR |= (1<PLLF) | (1<<PLLE);
    19b6:	89 b5       	in	r24, 0x29	; 41
    19b8:	83 60       	ori	r24, 0x03	; 3
    19ba:	89 bd       	out	0x29, r24	; 41
	
	//ustawienie porty na wyjciowe dla LED-ow
	DDR(LED_0_PORT) |= (1<<LED_0);
    19bc:	52 9a       	sbi	0x0a, 2	; 10
	DDR(LED_1_PORT) |= (1<<LED_1);
    19be:	24 9a       	sbi	0x04, 4	; 4

	LED_0_ON;
    19c0:	5a 9a       	sbi	0x0b, 2	; 11
	LED_1_ON;
    19c2:	2c 9a       	sbi	0x05, 4	; 5
	
	//ustawienei podtrzymanie zasilania na wyjcie
	DDR(PWR_PORT) |= (1<<PWR);
    19c4:	23 9a       	sbi	0x04, 3	; 4
	
	//Inicjalizacja DIP Switchy
	DDR(SW_1_PORT) &= ~(1<<SW_1);
    19c6:	57 98       	cbi	0x0a, 7	; 10
	DDR(SW_2_PORT) &= ~(1<<SW_2);
    19c8:	56 98       	cbi	0x0a, 6	; 10
	DDR(SW_3_PORT) &= ~(1<<SW_3);
    19ca:	55 98       	cbi	0x0a, 5	; 10
	DDR(SW_4_PORT) &= ~(1<<SW_4);
    19cc:	21 98       	cbi	0x04, 1	; 4
	DDR(SW_5_PORT) &= ~(1<<SW_5);
    19ce:	20 98       	cbi	0x04, 0	; 4
	DDR(SW_6_PORT) &= ~(1<<SW_6);
    19d0:	39 98       	cbi	0x07, 1	; 7
	DDR(SW_7_PORT) &= ~(1<<SW_7);
    19d2:	51 98       	cbi	0x0a, 1	; 10
	DDR(SW_8_PORT) &= ~(1<<SW_8);
    19d4:	38 98       	cbi	0x07, 0	; 7
	
	//waczenie pull-up-w
	PORT(SW_1_PORT) |= 1<<SW_1;
    19d6:	5f 9a       	sbi	0x0b, 7	; 11
	PORT(SW_2_PORT) |= 1<<SW_2;
    19d8:	5e 9a       	sbi	0x0b, 6	; 11
	PORT(SW_3_PORT) |= 1<<SW_3;
    19da:	5d 9a       	sbi	0x0b, 5	; 11
	PORT(SW_4_PORT) |= 1<<SW_4;
    19dc:	29 9a       	sbi	0x05, 1	; 5
	PORT(SW_5_PORT) |= 1<<SW_5;
    19de:	28 9a       	sbi	0x05, 0	; 5
	PORT(SW_6_PORT) |= 1<<SW_6;
    19e0:	41 9a       	sbi	0x08, 1	; 8
	PORT(SW_7_PORT) |= 1<<SW_7;
    19e2:	59 9a       	sbi	0x0b, 1	; 11
	PORT(SW_8_PORT) |= 1<<SW_8;
    19e4:	40 9a       	sbi	0x08, 0	; 8
	
		
	//Inicjalizacja wyj
	DDR(BUZZER_PORT) |= (1<<BUZZER);
    19e6:	3f 9a       	sbi	0x07, 7	; 7
    19e8:	08 95       	ret

000019ea <Get_DIP_sw_word>:
	
};

uint8_t Get_DIP_sw_word(void){
	uint8_t result=0;
	if(SW_1_SET)
    19ea:	89 b1       	in	r24, 0x09	; 9
    19ec:	80 95       	com	r24
    19ee:	88 1f       	adc	r24, r24
    19f0:	88 27       	eor	r24, r24
    19f2:	88 1f       	adc	r24, r24
		result |= 1<<0;
	if(SW_2_SET)
    19f4:	4e 9b       	sbis	0x09, 6	; 9
		result |= 1<<1;
    19f6:	82 60       	ori	r24, 0x02	; 2
	if(SW_3_SET)
    19f8:	4d 9b       	sbis	0x09, 5	; 9
		result |= 1<<2;
    19fa:	84 60       	ori	r24, 0x04	; 4
	if(SW_4_SET)
    19fc:	19 9b       	sbis	0x03, 1	; 3
		result |= 1<<3;
    19fe:	88 60       	ori	r24, 0x08	; 8
	if(SW_5_SET)
    1a00:	18 9b       	sbis	0x03, 0	; 3
		result |= 1<<4;
    1a02:	80 61       	ori	r24, 0x10	; 16
	if(SW_6_SET)
    1a04:	31 9b       	sbis	0x06, 1	; 6
		result |= 1<<5;
    1a06:	80 62       	ori	r24, 0x20	; 32
	if(SW_7_SET)
    1a08:	49 9b       	sbis	0x09, 1	; 9
		result |= 1<<6;
    1a0a:	80 64       	ori	r24, 0x40	; 64
	if(SW_8_SET)
    1a0c:	30 9b       	sbis	0x06, 0	; 6
		result |= 1<<7;
    1a0e:	80 68       	ori	r24, 0x80	; 128
	return result; 
	
};
    1a10:	08 95       	ret

00001a12 <main>:
FILE uart_input = FDEV_SETUP_STREAM(NULL, uart_getc_s, _FDEV_SETUP_READ);


int main(void) {
	
	HAL_init();
    1a12:	d1 df       	rcall	.-94     	; 0x19b6 <HAL_init>
	DIP_sw_word = Get_DIP_sw_word();
    1a14:	ea df       	rcall	.-44     	; 0x19ea <Get_DIP_sw_word>
    1a16:	80 93 cc 01 	sts	0x01CC, r24	; 0x8001cc <DIP_sw_word>
	channel_config = GET_DIP_SW_AIN_CHANNELS(DIP_sw_word);
    1a1a:	82 95       	swap	r24
    1a1c:	8f 70       	andi	r24, 0x0F	; 15
    1a1e:	80 93 cb 01 	sts	0x01CB, r24	; 0x8001cb <channel_config>
	timer_init();
    1a22:	0e 94 b3 03 	call	0x766	; 0x766 <timer_init>
	ADC_init(~channel_config , GET_DIP_SW_AREF_SOURCE(DIP_sw_word));
    1a26:	60 91 cc 01 	lds	r22, 0x01CC	; 0x8001cc <DIP_sw_word>
    1a2a:	63 fb       	bst	r22, 3
    1a2c:	66 27       	eor	r22, r22
    1a2e:	60 f9       	bld	r22, 0
    1a30:	80 91 cb 01 	lds	r24, 0x01CB	; 0x8001cb <channel_config>
    1a34:	80 95       	com	r24
    1a36:	22 d8       	rcall	.-4028   	; 0xa7c <ADC_init>
	uart_init(BAUD);
    1a38:	80 e0       	ldi	r24, 0x00	; 0
    1a3a:	91 ee       	ldi	r25, 0xE1	; 225
    1a3c:	0e 94 86 04 	call	0x90c	; 0x90c <uart_init>
	CAN_init(GET_DIP_SW_CAN_ADDR(DIP_sw_word));
    1a40:	80 91 cc 01 	lds	r24, 0x01CC	; 0x8001cc <DIP_sw_word>
    1a44:	87 70       	andi	r24, 0x07	; 7
    1a46:	dd d9       	rcall	.-3142   	; 0xe02 <CAN_init>
	ds18b20_init(channel_config);
    1a48:	80 91 cb 01 	lds	r24, 0x01CB	; 0x8001cb <channel_config>
    1a4c:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <ds18b20_init>
	

	stdout = &uart_output;
    1a50:	e2 e4       	ldi	r30, 0x42	; 66
    1a52:	f3 e0       	ldi	r31, 0x03	; 3
    1a54:	81 e1       	ldi	r24, 0x11	; 17
    1a56:	91 e0       	ldi	r25, 0x01	; 1
    1a58:	93 83       	std	Z+3, r25	; 0x03
    1a5a:	82 83       	std	Z+2, r24	; 0x02
	stdin  = &uart_input;
    1a5c:	83 e0       	ldi	r24, 0x03	; 3
    1a5e:	91 e0       	ldi	r25, 0x01	; 1
    1a60:	91 83       	std	Z+1, r25	; 0x01
    1a62:	80 83       	st	Z, r24
	
	sei();
    1a64:	78 94       	sei
	}
	//uart_puts_P("ch 5:analog\n");
	//uart_puts_P("ch 6:analog\n");
	
	//prba odczytu konfiguracji z EEPROMU, jeli odczyt si nie powid przypisujemy wartoci domylne
	if(eeprom_read() == EEPROM_ERROR){
    1a66:	c0 de       	rcall	.-640    	; 0x17e8 <eeprom_read>
    1a68:	81 30       	cpi	r24, 0x01	; 1
    1a6a:	09 f4       	brne	.+2      	; 0x1a6e <main+0x5c>
		eeprom_restore_defaults();
    1a6c:	4e df       	rcall	.-356    	; 0x190a <eeprom_restore_defaults>
		//uart_puts_P("Loading default values");
	}
	
	
	//PWR_ON;
	LED_0_ON;
    1a6e:	5a 9a       	sbi	0x0b, 2	; 11
	LED_1_OFF;
    1a70:	2c 98       	cbi	0x05, 4	; 5
	
	ADC_start_conversion();
    1a72:	74 d8       	rcall	.-3864   	; 0xb5c <ADC_start_conversion>
	
	time_stamp=timer_get();
    1a74:	0e 94 c6 03 	call	0x78c	; 0x78c <timer_get>
    1a78:	90 93 ce 01 	sts	0x01CE, r25	; 0x8001ce <time_stamp+0x1>
    1a7c:	80 93 cd 01 	sts	0x01CD, r24	; 0x8001cd <time_stamp>
	life_timer=timer_get();
    1a80:	0e 94 c6 03 	call	0x78c	; 0x78c <timer_get>
    1a84:	90 93 d0 01 	sts	0x01D0, r25	; 0x8001d0 <life_timer+0x1>
    1a88:	80 93 cf 01 	sts	0x01CF, r24	; 0x8001cf <life_timer>
	
    while(1) {
		if( timer_new_tick() ){
    1a8c:	0e 94 ed 03 	call	0x7da	; 0x7da <timer_new_tick>
    1a90:	88 23       	and	r24, r24
    1a92:	e1 f3       	breq	.-8      	; 0x1a8c <main+0x7a>
			main_loop();
    1a94:	4f df       	rcall	.-354    	; 0x1934 <main_loop>
    1a96:	fa cf       	rjmp	.-12     	; 0x1a8c <main+0x7a>

00001a98 <__vector_22>:
		result |= 1<<7;
	return result; 
	
};

SIGNAL (PCINT0_vect){ //przerwanie od WINCH_UP
    1a98:	1f 92       	push	r1
    1a9a:	0f 92       	push	r0
    1a9c:	0f b6       	in	r0, 0x3f	; 63
    1a9e:	0f 92       	push	r0
    1aa0:	11 24       	eor	r1, r1
	
};
    1aa2:	0f 90       	pop	r0
    1aa4:	0f be       	out	0x3f, r0	; 63
    1aa6:	0f 90       	pop	r0
    1aa8:	1f 90       	pop	r1
    1aaa:	18 95       	reti

00001aac <__vector_23>:

SIGNAL (PCINT1_vect){ //przerwanie od WINCH_DOWN
    1aac:	1f 92       	push	r1
    1aae:	0f 92       	push	r0
    1ab0:	0f b6       	in	r0, 0x3f	; 63
    1ab2:	0f 92       	push	r0
    1ab4:	11 24       	eor	r1, r1
	
};
    1ab6:	0f 90       	pop	r0
    1ab8:	0f be       	out	0x3f, r0	; 63
    1aba:	0f 90       	pop	r0
    1abc:	1f 90       	pop	r1
    1abe:	18 95       	reti

00001ac0 <__udivmodsi4>:
    1ac0:	a1 e2       	ldi	r26, 0x21	; 33
    1ac2:	1a 2e       	mov	r1, r26
    1ac4:	aa 1b       	sub	r26, r26
    1ac6:	bb 1b       	sub	r27, r27
    1ac8:	fd 01       	movw	r30, r26
    1aca:	0d c0       	rjmp	.+26     	; 0x1ae6 <__udivmodsi4_ep>

00001acc <__udivmodsi4_loop>:
    1acc:	aa 1f       	adc	r26, r26
    1ace:	bb 1f       	adc	r27, r27
    1ad0:	ee 1f       	adc	r30, r30
    1ad2:	ff 1f       	adc	r31, r31
    1ad4:	a2 17       	cp	r26, r18
    1ad6:	b3 07       	cpc	r27, r19
    1ad8:	e4 07       	cpc	r30, r20
    1ada:	f5 07       	cpc	r31, r21
    1adc:	20 f0       	brcs	.+8      	; 0x1ae6 <__udivmodsi4_ep>
    1ade:	a2 1b       	sub	r26, r18
    1ae0:	b3 0b       	sbc	r27, r19
    1ae2:	e4 0b       	sbc	r30, r20
    1ae4:	f5 0b       	sbc	r31, r21

00001ae6 <__udivmodsi4_ep>:
    1ae6:	66 1f       	adc	r22, r22
    1ae8:	77 1f       	adc	r23, r23
    1aea:	88 1f       	adc	r24, r24
    1aec:	99 1f       	adc	r25, r25
    1aee:	1a 94       	dec	r1
    1af0:	69 f7       	brne	.-38     	; 0x1acc <__udivmodsi4_loop>
    1af2:	60 95       	com	r22
    1af4:	70 95       	com	r23
    1af6:	80 95       	com	r24
    1af8:	90 95       	com	r25
    1afa:	9b 01       	movw	r18, r22
    1afc:	ac 01       	movw	r20, r24
    1afe:	bd 01       	movw	r22, r26
    1b00:	cf 01       	movw	r24, r30
    1b02:	08 95       	ret

00001b04 <__divmodsi4>:
    1b04:	05 2e       	mov	r0, r21
    1b06:	97 fb       	bst	r25, 7
    1b08:	16 f4       	brtc	.+4      	; 0x1b0e <__divmodsi4+0xa>
    1b0a:	00 94       	com	r0
    1b0c:	0f d0       	rcall	.+30     	; 0x1b2c <__negsi2>
    1b0e:	57 fd       	sbrc	r21, 7
    1b10:	05 d0       	rcall	.+10     	; 0x1b1c <__divmodsi4_neg2>
    1b12:	d6 df       	rcall	.-84     	; 0x1ac0 <__udivmodsi4>
    1b14:	07 fc       	sbrc	r0, 7
    1b16:	02 d0       	rcall	.+4      	; 0x1b1c <__divmodsi4_neg2>
    1b18:	46 f4       	brtc	.+16     	; 0x1b2a <__divmodsi4_exit>
    1b1a:	08 c0       	rjmp	.+16     	; 0x1b2c <__negsi2>

00001b1c <__divmodsi4_neg2>:
    1b1c:	50 95       	com	r21
    1b1e:	40 95       	com	r20
    1b20:	30 95       	com	r19
    1b22:	21 95       	neg	r18
    1b24:	3f 4f       	sbci	r19, 0xFF	; 255
    1b26:	4f 4f       	sbci	r20, 0xFF	; 255
    1b28:	5f 4f       	sbci	r21, 0xFF	; 255

00001b2a <__divmodsi4_exit>:
    1b2a:	08 95       	ret

00001b2c <__negsi2>:
    1b2c:	90 95       	com	r25
    1b2e:	80 95       	com	r24
    1b30:	70 95       	com	r23
    1b32:	61 95       	neg	r22
    1b34:	7f 4f       	sbci	r23, 0xFF	; 255
    1b36:	8f 4f       	sbci	r24, 0xFF	; 255
    1b38:	9f 4f       	sbci	r25, 0xFF	; 255
    1b3a:	08 95       	ret

00001b3c <__umulhisi3>:
    1b3c:	a2 9f       	mul	r26, r18
    1b3e:	b0 01       	movw	r22, r0
    1b40:	b3 9f       	mul	r27, r19
    1b42:	c0 01       	movw	r24, r0
    1b44:	a3 9f       	mul	r26, r19
    1b46:	70 0d       	add	r23, r0
    1b48:	81 1d       	adc	r24, r1
    1b4a:	11 24       	eor	r1, r1
    1b4c:	91 1d       	adc	r25, r1
    1b4e:	b2 9f       	mul	r27, r18
    1b50:	70 0d       	add	r23, r0
    1b52:	81 1d       	adc	r24, r1
    1b54:	11 24       	eor	r1, r1
    1b56:	91 1d       	adc	r25, r1
    1b58:	08 95       	ret

00001b5a <__usmulhisi3>:
    1b5a:	f0 df       	rcall	.-32     	; 0x1b3c <__umulhisi3>

00001b5c <__usmulhisi3_tail>:
    1b5c:	b7 ff       	sbrs	r27, 7
    1b5e:	08 95       	ret
    1b60:	82 1b       	sub	r24, r18
    1b62:	93 0b       	sbc	r25, r19
    1b64:	08 95       	ret

00001b66 <eeprom_read_block>:
    1b66:	dc 01       	movw	r26, r24
    1b68:	cb 01       	movw	r24, r22

00001b6a <eeprom_read_blraw>:
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	f9 99       	sbic	0x1f, 1	; 31
    1b6e:	fe cf       	rjmp	.-4      	; 0x1b6c <eeprom_read_blraw+0x2>
    1b70:	06 c0       	rjmp	.+12     	; 0x1b7e <eeprom_read_blraw+0x14>
    1b72:	f2 bd       	out	0x22, r31	; 34
    1b74:	e1 bd       	out	0x21, r30	; 33
    1b76:	f8 9a       	sbi	0x1f, 0	; 31
    1b78:	31 96       	adiw	r30, 0x01	; 1
    1b7a:	00 b4       	in	r0, 0x20	; 32
    1b7c:	0d 92       	st	X+, r0
    1b7e:	41 50       	subi	r20, 0x01	; 1
    1b80:	50 40       	sbci	r21, 0x00	; 0
    1b82:	b8 f7       	brcc	.-18     	; 0x1b72 <eeprom_read_blraw+0x8>
    1b84:	08 95       	ret

00001b86 <eeprom_write_block>:
    1b86:	dc 01       	movw	r26, r24
    1b88:	cb 01       	movw	r24, r22
    1b8a:	02 c0       	rjmp	.+4      	; 0x1b90 <eeprom_write_block+0xa>
    1b8c:	2d 91       	ld	r18, X+
    1b8e:	05 d0       	rcall	.+10     	; 0x1b9a <eeprom_write_r18>
    1b90:	41 50       	subi	r20, 0x01	; 1
    1b92:	50 40       	sbci	r21, 0x00	; 0
    1b94:	d8 f7       	brcc	.-10     	; 0x1b8c <eeprom_write_block+0x6>
    1b96:	08 95       	ret

00001b98 <eeprom_write_byte>:
    1b98:	26 2f       	mov	r18, r22

00001b9a <eeprom_write_r18>:
    1b9a:	f9 99       	sbic	0x1f, 1	; 31
    1b9c:	fe cf       	rjmp	.-4      	; 0x1b9a <eeprom_write_r18>
    1b9e:	1f ba       	out	0x1f, r1	; 31
    1ba0:	92 bd       	out	0x22, r25	; 34
    1ba2:	81 bd       	out	0x21, r24	; 33
    1ba4:	20 bd       	out	0x20, r18	; 32
    1ba6:	0f b6       	in	r0, 0x3f	; 63
    1ba8:	f8 94       	cli
    1baa:	fa 9a       	sbi	0x1f, 2	; 31
    1bac:	f9 9a       	sbi	0x1f, 1	; 31
    1bae:	0f be       	out	0x3f, r0	; 63
    1bb0:	01 96       	adiw	r24, 0x01	; 1
    1bb2:	08 95       	ret

00001bb4 <_exit>:
    1bb4:	f8 94       	cli

00001bb6 <__stop_program>:
    1bb6:	ff cf       	rjmp	.-2      	; 0x1bb6 <__stop_program>
