// Seed: 2484646688
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8
);
  supply0 id_10 = id_10 == id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd3,
    parameter id_6 = 32'd53
) (
    input tri1 id_0,
    input wor id_1,
    output wor id_2,
    output tri _id_3,
    input tri1 id_4,
    input wire id_5,
    input wand _id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    inout tri0 id_10
    , id_13,
    input supply1 id_11
);
  logic [id_6 : 1] id_14;
  ;
  logic [id_3 : ~  (  1  ==  id_6  )] id_15;
  ;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_8,
      id_4,
      id_11,
      id_9,
      id_7,
      id_10,
      id_10
  );
endmodule
