

================================================================
== Vitis HLS Report for 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'
================================================================
* Date:           Fri Mar 21 12:05:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.439 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       77|       77|  0.770 us|  0.770 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1_VITIS_LOOP_82_2  |       75|       75|        13|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|     762|   1032|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     379|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    1141|   1256|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U3492  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3493   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |sparsemux_17_3_64_1_1_U3494           |sparsemux_17_3_64_1_1           |        0|   0|    0|   43|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  14|  762| 1032|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_311_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln81_fu_199_p2       |         +|   0|  0|  14|           7|           1|
    |i_fu_211_p2              |         +|   0|  0|  12|           4|           1|
    |j_fu_248_p2              |         +|   0|  0|  12|           4|           1|
    |icmp_ln81_fu_193_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln82_fu_217_p2      |      icmp|   0|  0|  12|           4|           5|
    |select_ln81_1_fu_231_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln81_fu_223_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  88|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_03_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    4|          8|
    |i_03_fu_80                            |   9|          2|    4|          8|
    |indvar_flatten_fu_84                  |   9|          2|    7|         14|
    |j_1_fu_76                             |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln56_reg_407                   |   6|   0|    6|          0|
    |add_reg_433                        |  64|   0|   64|          0|
    |agg_result_addr_reg_417            |   6|   0|    6|          0|
    |agg_result_load_reg_428            |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_03_fu_80                         |   4|   0|    4|          0|
    |indvar_flatten_fu_84               |   7|   0|    7|          0|
    |j_1_fu_76                          |   4|   0|    4|          0|
    |mul_reg_423                        |  64|   0|   64|          0|
    |select_ln81_reg_386                |   4|   0|    4|          0|
    |trunc_ln56_reg_391                 |   3|   0|    3|          0|
    |add_ln56_reg_407                   |  64|  32|    6|          0|
    |agg_result_addr_reg_417            |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 379|  64|  263|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2|  return value|
|A_0_read             |   in|   64|     ap_none|                                                        A_0_read|        scalar|
|A_0_read_8           |   in|   64|     ap_none|                                                      A_0_read_8|        scalar|
|A_0_read_9           |   in|   64|     ap_none|                                                      A_0_read_9|        scalar|
|A_0_read_10          |   in|   64|     ap_none|                                                     A_0_read_10|        scalar|
|A_0_read_11          |   in|   64|     ap_none|                                                     A_0_read_11|        scalar|
|A_0_read_12          |   in|   64|     ap_none|                                                     A_0_read_12|        scalar|
|A_0_read_13          |   in|   64|     ap_none|                                                     A_0_read_13|        scalar|
|A_0_read_14          |   in|   64|     ap_none|                                                     A_0_read_14|        scalar|
|agg_result_address0  |  out|    6|   ap_memory|                                                      agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|                                                      agg_result|         array|
|agg_result_address1  |  out|    6|   ap_memory|                                                      agg_result|         array|
|agg_result_ce1       |  out|    1|   ap_memory|                                                      agg_result|         array|
|agg_result_q1        |   in|   64|   ap_memory|                                                      agg_result|         array|
|B_0_address0         |  out|    3|   ap_memory|                                                             B_0|         array|
|B_0_ce0              |  out|    1|   ap_memory|                                                             B_0|         array|
|B_0_q0               |   in|   64|   ap_memory|                                                             B_0|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

