Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 13:56:15 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------+------------------+------------------+----------------+
|        Clock Signal       |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+-----------------+------------------+------------------+----------------+
|  segment1/XLXI_47/clk_div |                 |                  |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out |                  |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out | LED[15]_i_1_n_0  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out | LED[7]_i_1_n_0   |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG      | dig0[3]_i_2_n_0 | dig0             |               18 |             28 |
|  CLK100MHZ_IBUF_BUFG      |                 |                  |               28 |             80 |
+---------------------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 7      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


