<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: SIM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SIM_Type Struct Reference<div class="ingroups"><a class="el" href="a02407.html">SIM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SIM - Register Layout Typedef.  
 <a href="a00181.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a01256_source.html">cpu/arm/k60/include/MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71da199104a0c6df7a9b6ef58c5e4edb"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a></td></tr>
<tr class="memdesc:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 1, offset: 0x0. <br/></td></tr>
<tr class="separator:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcd927f581c0770092bd59289fe7145"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5dcd927f581c0770092bd59289fe7145"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a></td></tr>
<tr class="memdesc:a5dcd927f581c0770092bd59289fe7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOPT1 Configuration Register, offset: 0x4. <br/></td></tr>
<tr class="separator:a5dcd927f581c0770092bd59289fe7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42567e1697afc977709f14fe6d9f96a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42567e1697afc977709f14fe6d9f96a8"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a></td></tr>
<tr class="memdesc:a42567e1697afc977709f14fe6d9f96a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 2, offset: 0x1004. <br/></td></tr>
<tr class="separator:a42567e1697afc977709f14fe6d9f96a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b7f87f2a822cb3f8f1275f478e485d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44b7f87f2a822cb3f8f1275f478e485d"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a></td></tr>
<tr class="memdesc:a44b7f87f2a822cb3f8f1275f478e485d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 4, offset: 0x100C. <br/></td></tr>
<tr class="separator:a44b7f87f2a822cb3f8f1275f478e485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29d8c8ea1f1cd3f4f1b34b4a48066b63"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a></td></tr>
<tr class="memdesc:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 5, offset: 0x1010. <br/></td></tr>
<tr class="separator:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf5d10bb5b9bcea4c60a1b30b7499f2e"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a></td></tr>
<tr class="memdesc:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 7, offset: 0x1018. <br/></td></tr>
<tr class="separator:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1141c7fe188d49a47eeeabc068dfce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada1141c7fe188d49a47eeeabc068dfce"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a></td></tr>
<tr class="memdesc:ada1141c7fe188d49a47eeeabc068dfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Device Identification Register, offset: 0x1024. <br/></td></tr>
<tr class="separator:ada1141c7fe188d49a47eeeabc068dfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737f06d2d95f8b7528fd37114603da00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a737f06d2d95f8b7528fd37114603da00"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a737f06d2d95f8b7528fd37114603da00">SCGC1</a></td></tr>
<tr class="memdesc:a737f06d2d95f8b7528fd37114603da00"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 1, offset: 0x1028. <br/></td></tr>
<tr class="separator:a737f06d2d95f8b7528fd37114603da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c36576eed017405dfdfdd307f6e58f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74c36576eed017405dfdfdd307f6e58f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a74c36576eed017405dfdfdd307f6e58f">SCGC2</a></td></tr>
<tr class="memdesc:a74c36576eed017405dfdfdd307f6e58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 2, offset: 0x102C. <br/></td></tr>
<tr class="separator:a74c36576eed017405dfdfdd307f6e58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c763f4fc87c5257c35ec8c5953a1196"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c763f4fc87c5257c35ec8c5953a1196"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a5c763f4fc87c5257c35ec8c5953a1196">SCGC3</a></td></tr>
<tr class="memdesc:a5c763f4fc87c5257c35ec8c5953a1196"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 3, offset: 0x1030. <br/></td></tr>
<tr class="separator:a5c763f4fc87c5257c35ec8c5953a1196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35fe0b2593c29a2fd320cf4a667094c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab35fe0b2593c29a2fd320cf4a667094c"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a></td></tr>
<tr class="memdesc:ab35fe0b2593c29a2fd320cf4a667094c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 4, offset: 0x1034. <br/></td></tr>
<tr class="separator:ab35fe0b2593c29a2fd320cf4a667094c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a139bbc6054a970f8ed4bfddaf5a97dd2"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a></td></tr>
<tr class="memdesc:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 5, offset: 0x1038. <br/></td></tr>
<tr class="separator:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14fa2f76246338c738acd9a19e5e2f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14fa2f76246338c738acd9a19e5e2f0"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a></td></tr>
<tr class="memdesc:ae14fa2f76246338c738acd9a19e5e2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 6, offset: 0x103C. <br/></td></tr>
<tr class="separator:ae14fa2f76246338c738acd9a19e5e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e80dc738a9dceaaa230afd667e3fd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53e80dc738a9dceaaa230afd667e3fd2"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a></td></tr>
<tr class="memdesc:a53e80dc738a9dceaaa230afd667e3fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Gating Control Register 7, offset: 0x1040. <br/></td></tr>
<tr class="separator:a53e80dc738a9dceaaa230afd667e3fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3427fbd07b693e2c8d95a79d481b694d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3427fbd07b693e2c8d95a79d481b694d"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a></td></tr>
<tr class="memdesc:a3427fbd07b693e2c8d95a79d481b694d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Divider Register 1, offset: 0x1044. <br/></td></tr>
<tr class="separator:a3427fbd07b693e2c8d95a79d481b694d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb256e25d3f9b2bf456031820febb4ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb256e25d3f9b2bf456031820febb4ad"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#acb256e25d3f9b2bf456031820febb4ad">CLKDIV2</a></td></tr>
<tr class="memdesc:acb256e25d3f9b2bf456031820febb4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Divider Register 2, offset: 0x1048. <br/></td></tr>
<tr class="separator:acb256e25d3f9b2bf456031820febb4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08521bc1b834684ec167d3df1ca795d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad08521bc1b834684ec167d3df1ca795d"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a></td></tr>
<tr class="memdesc:ad08521bc1b834684ec167d3df1ca795d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Configuration Register 1, offset: 0x104C. <br/></td></tr>
<tr class="separator:ad08521bc1b834684ec167d3df1ca795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a16a2d49b11f46bd5874de212f1899e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a16a2d49b11f46bd5874de212f1899e"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a></td></tr>
<tr class="memdesc:a6a16a2d49b11f46bd5874de212f1899e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Configuration Register 2, offset: 0x1050. <br/></td></tr>
<tr class="separator:a6a16a2d49b11f46bd5874de212f1899e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1909475cfbad89255bfce0b2b8f426c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1909475cfbad89255bfce0b2b8f426c8"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a1909475cfbad89255bfce0b2b8f426c8">UIDH</a></td></tr>
<tr class="memdesc:a1909475cfbad89255bfce0b2b8f426c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register High, offset: 0x1054. <br/></td></tr>
<tr class="separator:a1909475cfbad89255bfce0b2b8f426c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3673a8cdd4cf80d15491e56214ee3124"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3673a8cdd4cf80d15491e56214ee3124"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a></td></tr>
<tr class="memdesc:a3673a8cdd4cf80d15491e56214ee3124"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Mid-High, offset: 0x1058. <br/></td></tr>
<tr class="separator:a3673a8cdd4cf80d15491e56214ee3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1995ae7c6cbcede0825d67e2fc3505ca"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a></td></tr>
<tr class="memdesc:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Mid Low, offset: 0x105C. <br/></td></tr>
<tr class="separator:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e55725c1aeddef811d669f56c978529"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e55725c1aeddef811d669f56c978529"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a7e55725c1aeddef811d669f56c978529">UIDL</a></td></tr>
<tr class="memdesc:a7e55725c1aeddef811d669f56c978529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Low, offset: 0x1060. <br/></td></tr>
<tr class="separator:a7e55725c1aeddef811d669f56c978529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58932380eb781e12e610684a7f3f68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e58932380eb781e12e610684a7f3f68"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a7e58932380eb781e12e610684a7f3f68">SOPT6</a></td></tr>
<tr class="memdesc:a7e58932380eb781e12e610684a7f3f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Options Register 6, offset: 0x1014. <br/></td></tr>
<tr class="separator:a7e58932380eb781e12e610684a7f3f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddff4d3623d166ae7de1d3efbd1fe09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ddff4d3623d166ae7de1d3efbd1fe09"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html#a6ddff4d3623d166ae7de1d3efbd1fe09">FCFG1</a></td></tr>
<tr class="memdesc:a6ddff4d3623d166ae7de1d3efbd1fe09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Configuration Register 1, offset: 0x104C. <br/></td></tr>
<tr class="separator:a6ddff4d3623d166ae7de1d3efbd1fe09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SIM - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07328">7328</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:59:07 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
