Simulator report for MIC1
Sun Dec 08 16:33:21 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.8 us       ;
; Simulation Netlist Size     ; 1554 nodes   ;
; Simulation Coverage         ;      33.59 % ;
; Total Number of Transitions ; 12032        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C16F484C6 ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                 ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                                    ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                     ;               ;
; Vector input source                                                                        ; C:/Users/Bruno/Documents/MIC-1/MIC-1/CPU_wide_iload.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                      ; On            ;
; Check outputs                                                                              ; Off                                                     ; Off           ;
; Report simulation coverage                                                                 ; On                                                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                     ; Off           ;
; Detect glitches                                                                            ; Off                                                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                    ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                               ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                               ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.59 % ;
; Total nodes checked                                 ; 1554         ;
; Total output ports checked                          ; 1587         ;
; Total output ports with complete 1/0-value coverage ; 533          ;
; Total output ports with no 1/0-value coverage       ; 1030         ;
; Total output ports with no 1-value coverage         ; 1051         ;
; Total output ports with no 0-value coverage         ; 1033         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[0]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[16] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[18] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[20] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[21] ; portadataout9    ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~0                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~0                       ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~0                     ; combout          ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[9]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[4]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[26] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[28] ; portadataout7    ;
; |CPU|B_BUS[31]~output                                                                                                 ; |CPU|B_BUS[31]~output                                                                                            ; o                ;
; |CPU|B_BUS[30]~output                                                                                                 ; |CPU|B_BUS[30]~output                                                                                            ; o                ;
; |CPU|B_BUS[29]~output                                                                                                 ; |CPU|B_BUS[29]~output                                                                                            ; o                ;
; |CPU|B_BUS[27]~output                                                                                                 ; |CPU|B_BUS[27]~output                                                                                            ; o                ;
; |CPU|B_BUS[26]~output                                                                                                 ; |CPU|B_BUS[26]~output                                                                                            ; o                ;
; |CPU|B_BUS[25]~output                                                                                                 ; |CPU|B_BUS[25]~output                                                                                            ; o                ;
; |CPU|B_BUS[24]~output                                                                                                 ; |CPU|B_BUS[24]~output                                                                                            ; o                ;
; |CPU|B_BUS[23]~output                                                                                                 ; |CPU|B_BUS[23]~output                                                                                            ; o                ;
; |CPU|B_BUS[22]~output                                                                                                 ; |CPU|B_BUS[22]~output                                                                                            ; o                ;
; |CPU|B_BUS[20]~output                                                                                                 ; |CPU|B_BUS[20]~output                                                                                            ; o                ;
; |CPU|B_BUS[17]~output                                                                                                 ; |CPU|B_BUS[17]~output                                                                                            ; o                ;
; |CPU|B_BUS[15]~output                                                                                                 ; |CPU|B_BUS[15]~output                                                                                            ; o                ;
; |CPU|B_BUS[13]~output                                                                                                 ; |CPU|B_BUS[13]~output                                                                                            ; o                ;
; |CPU|B_BUS[12]~output                                                                                                 ; |CPU|B_BUS[12]~output                                                                                            ; o                ;
; |CPU|B_BUS[11]~output                                                                                                 ; |CPU|B_BUS[11]~output                                                                                            ; o                ;
; |CPU|B_BUS[10]~output                                                                                                 ; |CPU|B_BUS[10]~output                                                                                            ; o                ;
; |CPU|B_BUS[9]~output                                                                                                  ; |CPU|B_BUS[9]~output                                                                                             ; o                ;
; |CPU|B_BUS[6]~output                                                                                                  ; |CPU|B_BUS[6]~output                                                                                             ; o                ;
; |CPU|B_BUS[5]~output                                                                                                  ; |CPU|B_BUS[5]~output                                                                                             ; o                ;
; |CPU|B_BUS[4]~output                                                                                                  ; |CPU|B_BUS[4]~output                                                                                             ; o                ;
; |CPU|B_BUS[3]~output                                                                                                  ; |CPU|B_BUS[3]~output                                                                                             ; o                ;
; |CPU|B_BUS[2]~output                                                                                                  ; |CPU|B_BUS[2]~output                                                                                             ; o                ;
; |CPU|B_BUS[1]~output                                                                                                  ; |CPU|B_BUS[1]~output                                                                                             ; o                ;
; |CPU|B_BUS[0]~output                                                                                                  ; |CPU|B_BUS[0]~output                                                                                             ; o                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|inst4                                                                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|inst4                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~26                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~26                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst5                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst5                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~27                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~27                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~28                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~28                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~2                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~2                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|decoder2_4:inst6|inst1~0                            ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|decoder2_4:inst6|inst1~0                       ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~32                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~32                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~33                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~33                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~34                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~34                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~38                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~38                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~39                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~39                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~40                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~40                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~43                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~43                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~44                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~44                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~48                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~48                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst14[27]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst14[27]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~49                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~49                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~50                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~50                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~54                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~54                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~55                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~55                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~56                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~56                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~59                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~59                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~60                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~60                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~61                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~61                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~64                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~64                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~65                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~65                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~66                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~66                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~69                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~69                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~70                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~70                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~71                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~71                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~74                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~74                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~75                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~75                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~76                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~76                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~79                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~79                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~80                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~80                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~84                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~84                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~85                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~85                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~86                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~86                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~89                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~89                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~90                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~90                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~94                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~94                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~95                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~95                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~96                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~96                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~99                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~99                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~100                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~100                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~105                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~105                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~106                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~106                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~107                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~107                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~111                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~111                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~112                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~112                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~113                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~113                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~116                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~116                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~117                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~117                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~118                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~118                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~122                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~122                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~123                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~123                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~124                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~124                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~128                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~128                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~129                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~129                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~130                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~130                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~133                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~133                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~134                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~134                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~13                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~13                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~14                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~14                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~19                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~19                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~20                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~20                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~21                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~21                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~22                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~22                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~25                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~25                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~26                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~26                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~27                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~27                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~28                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~28                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~31                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~31                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~32                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~32                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~33                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~33                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~34                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~34                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst~0                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst~0                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~37                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~37                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~38                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~38                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~39                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~39                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~1                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~1                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~42                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~42                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~43                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~43                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~44                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~44                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~47                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~47                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~48                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~48                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~49                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~49                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~50                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~50                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~53                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~53                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~54                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~54                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~55                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~55                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0                   ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0              ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~139                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~139                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~140                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~140                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~144                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~144                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~145                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~145                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~146                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~146                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~149                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~149                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~150                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~150                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~152                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~152                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1~0             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~153                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~153                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~154                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~154                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]~1                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]~1                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]                                                          ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]                                                     ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[29]~2                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[29]~2                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[28]~3                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[28]~3                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[26]~5                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[26]~5                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~157                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~157                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~158                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~158                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[25]~6                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[25]~6                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[24]~7                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[24]~7                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[23]~8                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[23]~8                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[22]~9                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[22]~9                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[21]~10                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[21]~10                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[20]~11                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[20]~11                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~160                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~160                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[18]~13                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[18]~13                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[17]~14                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[17]~14                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[16]~15                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[16]~15                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[15]~16                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[15]~16                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[14]~17                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[14]~17                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~1                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~1                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[12]~19                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[12]~19                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~56                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~56                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[11]~20                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[11]~20                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst~1                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst~1                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[10]~21                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[10]~21                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~2                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~2                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[9]~22                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[9]~22                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[8]~23                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[8]~23                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[6]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[6]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[5]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[5]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[4]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[4]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[3]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[3]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[2]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[2]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[1]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[1]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[0]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[0]                                                      ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst1                                                                     ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst1                                                                ; q                ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[1]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[1]                                                             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~57                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~57                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[30]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[30]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[6]~2                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[6]~2                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[5]~3                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[5]~3                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[4]~4                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[4]~4                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[3]~5                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[3]~5                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[2]~6                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[2]~6                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[1]~7                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[1]~7                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[0]~8                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[0]~8                                     ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~0                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~0                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~1                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~1                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~2                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~2                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~3                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~3                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~4                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~4                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~5                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~5                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~6                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~6                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~7                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~7                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~8                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~8                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~9                                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~9                                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~10                                                            ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~10                                                       ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~11                                                            ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~11                                                       ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9                                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9                                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15                                                                   ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15                                                              ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12                                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2                   ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2              ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~3                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~3                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~58                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~58                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~1                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~1             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|B_BUS[31]                                                                                                        ; |CPU|B_BUS[31]                                                                                                   ; padout           ;
; |CPU|B_BUS[30]                                                                                                        ; |CPU|B_BUS[30]                                                                                                   ; padout           ;
; |CPU|B_BUS[29]                                                                                                        ; |CPU|B_BUS[29]                                                                                                   ; padout           ;
; |CPU|B_BUS[27]                                                                                                        ; |CPU|B_BUS[27]                                                                                                   ; padout           ;
; |CPU|B_BUS[26]                                                                                                        ; |CPU|B_BUS[26]                                                                                                   ; padout           ;
; |CPU|B_BUS[25]                                                                                                        ; |CPU|B_BUS[25]                                                                                                   ; padout           ;
; |CPU|B_BUS[24]                                                                                                        ; |CPU|B_BUS[24]                                                                                                   ; padout           ;
; |CPU|B_BUS[23]                                                                                                        ; |CPU|B_BUS[23]                                                                                                   ; padout           ;
; |CPU|B_BUS[22]                                                                                                        ; |CPU|B_BUS[22]                                                                                                   ; padout           ;
; |CPU|B_BUS[20]                                                                                                        ; |CPU|B_BUS[20]                                                                                                   ; padout           ;
; |CPU|B_BUS[17]                                                                                                        ; |CPU|B_BUS[17]                                                                                                   ; padout           ;
; |CPU|B_BUS[15]                                                                                                        ; |CPU|B_BUS[15]                                                                                                   ; padout           ;
; |CPU|B_BUS[13]                                                                                                        ; |CPU|B_BUS[13]                                                                                                   ; padout           ;
; |CPU|B_BUS[12]                                                                                                        ; |CPU|B_BUS[12]                                                                                                   ; padout           ;
; |CPU|B_BUS[11]                                                                                                        ; |CPU|B_BUS[11]                                                                                                   ; padout           ;
; |CPU|B_BUS[10]                                                                                                        ; |CPU|B_BUS[10]                                                                                                   ; padout           ;
; |CPU|B_BUS[9]                                                                                                         ; |CPU|B_BUS[9]                                                                                                    ; padout           ;
; |CPU|B_BUS[6]                                                                                                         ; |CPU|B_BUS[6]                                                                                                    ; padout           ;
; |CPU|B_BUS[5]                                                                                                         ; |CPU|B_BUS[5]                                                                                                    ; padout           ;
; |CPU|B_BUS[4]                                                                                                         ; |CPU|B_BUS[4]                                                                                                    ; padout           ;
; |CPU|B_BUS[3]                                                                                                         ; |CPU|B_BUS[3]                                                                                                    ; padout           ;
; |CPU|B_BUS[2]                                                                                                         ; |CPU|B_BUS[2]                                                                                                    ; padout           ;
; |CPU|B_BUS[1]                                                                                                         ; |CPU|B_BUS[1]                                                                                                    ; padout           ;
; |CPU|B_BUS[0]                                                                                                         ; |CPU|B_BUS[0]                                                                                                    ; padout           ;
; |CPU|C_BUS[31]~output                                                                                                 ; |CPU|C_BUS[31]~output                                                                                            ; o                ;
; |CPU|C_BUS[31]                                                                                                        ; |CPU|C_BUS[31]                                                                                                   ; padout           ;
; |CPU|C_BUS[30]~output                                                                                                 ; |CPU|C_BUS[30]~output                                                                                            ; o                ;
; |CPU|C_BUS[30]                                                                                                        ; |CPU|C_BUS[30]                                                                                                   ; padout           ;
; |CPU|C_BUS[29]~output                                                                                                 ; |CPU|C_BUS[29]~output                                                                                            ; o                ;
; |CPU|C_BUS[29]                                                                                                        ; |CPU|C_BUS[29]                                                                                                   ; padout           ;
; |CPU|C_BUS[27]~output                                                                                                 ; |CPU|C_BUS[27]~output                                                                                            ; o                ;
; |CPU|C_BUS[27]                                                                                                        ; |CPU|C_BUS[27]                                                                                                   ; padout           ;
; |CPU|C_BUS[26]~output                                                                                                 ; |CPU|C_BUS[26]~output                                                                                            ; o                ;
; |CPU|C_BUS[26]                                                                                                        ; |CPU|C_BUS[26]                                                                                                   ; padout           ;
; |CPU|C_BUS[25]~output                                                                                                 ; |CPU|C_BUS[25]~output                                                                                            ; o                ;
; |CPU|C_BUS[25]                                                                                                        ; |CPU|C_BUS[25]                                                                                                   ; padout           ;
; |CPU|C_BUS[24]~output                                                                                                 ; |CPU|C_BUS[24]~output                                                                                            ; o                ;
; |CPU|C_BUS[24]                                                                                                        ; |CPU|C_BUS[24]                                                                                                   ; padout           ;
; |CPU|C_BUS[23]~output                                                                                                 ; |CPU|C_BUS[23]~output                                                                                            ; o                ;
; |CPU|C_BUS[23]                                                                                                        ; |CPU|C_BUS[23]                                                                                                   ; padout           ;
; |CPU|C_BUS[22]~output                                                                                                 ; |CPU|C_BUS[22]~output                                                                                            ; o                ;
; |CPU|C_BUS[22]                                                                                                        ; |CPU|C_BUS[22]                                                                                                   ; padout           ;
; |CPU|C_BUS[21]~output                                                                                                 ; |CPU|C_BUS[21]~output                                                                                            ; o                ;
; |CPU|C_BUS[21]                                                                                                        ; |CPU|C_BUS[21]                                                                                                   ; padout           ;
; |CPU|C_BUS[19]~output                                                                                                 ; |CPU|C_BUS[19]~output                                                                                            ; o                ;
; |CPU|C_BUS[19]                                                                                                        ; |CPU|C_BUS[19]                                                                                                   ; padout           ;
; |CPU|C_BUS[18]~output                                                                                                 ; |CPU|C_BUS[18]~output                                                                                            ; o                ;
; |CPU|C_BUS[18]                                                                                                        ; |CPU|C_BUS[18]                                                                                                   ; padout           ;
; |CPU|C_BUS[17]~output                                                                                                 ; |CPU|C_BUS[17]~output                                                                                            ; o                ;
; |CPU|C_BUS[17]                                                                                                        ; |CPU|C_BUS[17]                                                                                                   ; padout           ;
; |CPU|C_BUS[16]~output                                                                                                 ; |CPU|C_BUS[16]~output                                                                                            ; o                ;
; |CPU|C_BUS[16]                                                                                                        ; |CPU|C_BUS[16]                                                                                                   ; padout           ;
; |CPU|C_BUS[15]~output                                                                                                 ; |CPU|C_BUS[15]~output                                                                                            ; o                ;
; |CPU|C_BUS[15]                                                                                                        ; |CPU|C_BUS[15]                                                                                                   ; padout           ;
; |CPU|C_BUS[13]~output                                                                                                 ; |CPU|C_BUS[13]~output                                                                                            ; o                ;
; |CPU|C_BUS[13]                                                                                                        ; |CPU|C_BUS[13]                                                                                                   ; padout           ;
; |CPU|C_BUS[12]~output                                                                                                 ; |CPU|C_BUS[12]~output                                                                                            ; o                ;
; |CPU|C_BUS[12]                                                                                                        ; |CPU|C_BUS[12]                                                                                                   ; padout           ;
; |CPU|C_BUS[11]~output                                                                                                 ; |CPU|C_BUS[11]~output                                                                                            ; o                ;
; |CPU|C_BUS[11]                                                                                                        ; |CPU|C_BUS[11]                                                                                                   ; padout           ;
; |CPU|C_BUS[10]~output                                                                                                 ; |CPU|C_BUS[10]~output                                                                                            ; o                ;
; |CPU|C_BUS[10]                                                                                                        ; |CPU|C_BUS[10]                                                                                                   ; padout           ;
; |CPU|C_BUS[6]~output                                                                                                  ; |CPU|C_BUS[6]~output                                                                                             ; o                ;
; |CPU|C_BUS[6]                                                                                                         ; |CPU|C_BUS[6]                                                                                                    ; padout           ;
; |CPU|C_BUS[5]~output                                                                                                  ; |CPU|C_BUS[5]~output                                                                                             ; o                ;
; |CPU|C_BUS[5]                                                                                                         ; |CPU|C_BUS[5]                                                                                                    ; padout           ;
; |CPU|C_BUS[4]~output                                                                                                  ; |CPU|C_BUS[4]~output                                                                                             ; o                ;
; |CPU|C_BUS[4]                                                                                                         ; |CPU|C_BUS[4]                                                                                                    ; padout           ;
; |CPU|C_BUS[3]~output                                                                                                  ; |CPU|C_BUS[3]~output                                                                                             ; o                ;
; |CPU|C_BUS[3]                                                                                                         ; |CPU|C_BUS[3]                                                                                                    ; padout           ;
; |CPU|C_BUS[2]~output                                                                                                  ; |CPU|C_BUS[2]~output                                                                                             ; o                ;
; |CPU|C_BUS[2]                                                                                                         ; |CPU|C_BUS[2]                                                                                                    ; padout           ;
; |CPU|C_BUS[1]~output                                                                                                  ; |CPU|C_BUS[1]~output                                                                                             ; o                ;
; |CPU|C_BUS[1]                                                                                                         ; |CPU|C_BUS[1]                                                                                                    ; padout           ;
; |CPU|C_BUS[0]~output                                                                                                  ; |CPU|C_BUS[0]~output                                                                                             ; o                ;
; |CPU|C_BUS[0]                                                                                                         ; |CPU|C_BUS[0]                                                                                                    ; padout           ;
; |CPU|MIR[28]~output                                                                                                   ; |CPU|MIR[28]~output                                                                                              ; o                ;
; |CPU|MIR[28]                                                                                                          ; |CPU|MIR[28]                                                                                                     ; padout           ;
; |CPU|MIR[26]~output                                                                                                   ; |CPU|MIR[26]~output                                                                                              ; o                ;
; |CPU|MIR[26]                                                                                                          ; |CPU|MIR[26]                                                                                                     ; padout           ;
; |CPU|MIR[21]~output                                                                                                   ; |CPU|MIR[21]~output                                                                                              ; o                ;
; |CPU|MIR[21]                                                                                                          ; |CPU|MIR[21]                                                                                                     ; padout           ;
; |CPU|MIR[20]~output                                                                                                   ; |CPU|MIR[20]~output                                                                                              ; o                ;
; |CPU|MIR[20]                                                                                                          ; |CPU|MIR[20]                                                                                                     ; padout           ;
; |CPU|MIR[18]~output                                                                                                   ; |CPU|MIR[18]~output                                                                                              ; o                ;
; |CPU|MIR[18]                                                                                                          ; |CPU|MIR[18]                                                                                                     ; padout           ;
; |CPU|MIR[16]~output                                                                                                   ; |CPU|MIR[16]~output                                                                                              ; o                ;
; |CPU|MIR[16]                                                                                                          ; |CPU|MIR[16]                                                                                                     ; padout           ;
; |CPU|MIR[9]~output                                                                                                    ; |CPU|MIR[9]~output                                                                                               ; o                ;
; |CPU|MIR[9]                                                                                                           ; |CPU|MIR[9]                                                                                                      ; padout           ;
; |CPU|MIR[4]~output                                                                                                    ; |CPU|MIR[4]~output                                                                                               ; o                ;
; |CPU|MIR[4]                                                                                                           ; |CPU|MIR[4]                                                                                                      ; padout           ;
; |CPU|MIR[0]~output                                                                                                    ; |CPU|MIR[0]~output                                                                                               ; o                ;
; |CPU|MIR[0]                                                                                                           ; |CPU|MIR[0]                                                                                                      ; padout           ;
; |CPU|MPC[1]~output                                                                                                    ; |CPU|MPC[1]~output                                                                                               ; o                ;
; |CPU|MPC[1]                                                                                                           ; |CPU|MPC[1]                                                                                                      ; padout           ;
; |CPU|PC[2]~output                                                                                                     ; |CPU|PC[2]~output                                                                                                ; o                ;
; |CPU|PC[2]                                                                                                            ; |CPU|PC[2]                                                                                                       ; padout           ;
; |CPU|PC[1]~output                                                                                                     ; |CPU|PC[1]~output                                                                                                ; o                ;
; |CPU|PC[1]                                                                                                            ; |CPU|PC[1]                                                                                                       ; padout           ;
; |CPU|PC[0]~output                                                                                                     ; |CPU|PC[0]~output                                                                                                ; o                ;
; |CPU|PC[0]                                                                                                            ; |CPU|PC[0]                                                                                                       ; padout           ;
; |CPU|CLOCK~input                                                                                                      ; |CPU|CLOCK~input                                                                                                 ; o                ;
; |CPU|CLOCK                                                                                                            ; |CPU|CLOCK                                                                                                       ; padout           ;
; |CPU|CLOCK~inputclkctrl                                                                                               ; |CPU|CLOCK~inputclkctrl                                                                                          ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12~clkctrl                                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12~clkctrl                                 ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst~feeder                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst~feeder                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst~feeder                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst~feeder                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15~feeder                                                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15~feeder                                                       ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3~feeder                ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[17] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[19] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[22] ; portadataout10   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[23] ; portadataout11   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[30] ; portadataout12   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[31] ; portadataout13   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[32] ; portadataout14   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[33] ; portadataout15   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[34] ; portadataout16   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[35] ; portadataout17   ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                     ; combout          ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[10] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[13] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[14] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[5]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[6]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[25] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[27] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[29] ; portadataout8    ;
; |CPU|B_BUS[28]~output                                                                                                 ; |CPU|B_BUS[28]~output                                                                                            ; o                ;
; |CPU|B_BUS[21]~output                                                                                                 ; |CPU|B_BUS[21]~output                                                                                            ; o                ;
; |CPU|B_BUS[19]~output                                                                                                 ; |CPU|B_BUS[19]~output                                                                                            ; o                ;
; |CPU|B_BUS[18]~output                                                                                                 ; |CPU|B_BUS[18]~output                                                                                            ; o                ;
; |CPU|B_BUS[16]~output                                                                                                 ; |CPU|B_BUS[16]~output                                                                                            ; o                ;
; |CPU|B_BUS[14]~output                                                                                                 ; |CPU|B_BUS[14]~output                                                                                            ; o                ;
; |CPU|B_BUS[8]~output                                                                                                  ; |CPU|B_BUS[8]~output                                                                                             ; o                ;
; |CPU|B_BUS[7]~output                                                                                                  ; |CPU|B_BUS[7]~output                                                                                             ; o                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|inst1                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|inst1                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|inst1                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|inst1                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~24                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~24                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|inst4                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|inst4                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|inst4                                                                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|inst4                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~25                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~25                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|inst4                                                                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|inst4                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst10                                                                   ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst10                                                              ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst12                                                                   ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst12                                                              ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~29                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~29                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~30                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~30                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~31                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~31                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~35                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~35                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~36                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~36                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~37                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~37                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~41                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~41                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~42                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~42                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~45                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~45                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~46                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~46                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~47                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~47                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~51                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~51                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~52                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~52                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~53                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~53                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~57                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~57                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~58                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~58                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~62                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~62                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~63                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~63                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst14[24]~0                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst14[24]~0                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~67                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~67                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~68                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~68                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst3                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst3                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[22]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[22]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~72                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~72                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~73                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~73                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[18]~1                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[18]~1                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~77                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~77                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~78                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~78                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~81                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~81                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~82                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~82                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~83                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~83                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~87                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~87                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~88                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~88                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~91                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~91                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[15]~10                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[15]~10                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~92                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~92                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~93                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~93                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~97                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~97                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst14[14]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst14[14]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~98                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~98                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~101                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~101                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~102                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~102                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~103                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~103                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~104                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~104                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~108                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~108                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~109                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~109                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~110                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~110                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~114                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~114                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~115                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~115                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~119                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~119                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~120                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~120                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~121                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~121                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~125                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~125                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~126                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~126                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~127                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~127                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~131                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~131                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~132                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~132                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~135                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~135                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~11                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~11                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~12                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~12                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~15                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~15                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~16                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~16                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~17                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~17                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~18                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~18                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~23                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~23                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~24                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~24                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~29                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~29                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~30                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~30                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                                 ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                            ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~35                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~35                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~36                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~36                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~40                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~40                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~41                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~41                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~45                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~45                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~46                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~46                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst14[0]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst14[0]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~51                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~51                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~52                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~52                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~136                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~136                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~137                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~137                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~138                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~138                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~141                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~141                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~0             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[20]~2                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[20]~2                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~142                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~142                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~143                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~143                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~147                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~147                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~148                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~148                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~151                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~151                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~1                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~1             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~2                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~2             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~3                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~3             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~4                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~4             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~5                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~5             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~6                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~6             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~7                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~7             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~8                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~8             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                            ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                       ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~155                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~155                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~156                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~156                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~159                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~159                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~161                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~161                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                     ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                ; q                ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                                   ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                              ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                     ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[6]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[6]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[5]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[5]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[4]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[4]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[3]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[3]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[2]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[2]                                                             ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[0]                                                                  ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[0]                                                             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                               ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~0             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~1                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~1             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~2                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~2             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst~0                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst~0                       ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst~0                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst~0                       ; combout          ;
; |CPU|A_BUS[31]~output                                                                                                 ; |CPU|A_BUS[31]~output                                                                                            ; o                ;
; |CPU|A_BUS[31]                                                                                                        ; |CPU|A_BUS[31]                                                                                                   ; padout           ;
; |CPU|A_BUS[30]~output                                                                                                 ; |CPU|A_BUS[30]~output                                                                                            ; o                ;
; |CPU|A_BUS[30]                                                                                                        ; |CPU|A_BUS[30]                                                                                                   ; padout           ;
; |CPU|A_BUS[29]~output                                                                                                 ; |CPU|A_BUS[29]~output                                                                                            ; o                ;
; |CPU|A_BUS[29]                                                                                                        ; |CPU|A_BUS[29]                                                                                                   ; padout           ;
; |CPU|A_BUS[28]~output                                                                                                 ; |CPU|A_BUS[28]~output                                                                                            ; o                ;
; |CPU|A_BUS[28]                                                                                                        ; |CPU|A_BUS[28]                                                                                                   ; padout           ;
; |CPU|A_BUS[27]~output                                                                                                 ; |CPU|A_BUS[27]~output                                                                                            ; o                ;
; |CPU|A_BUS[27]                                                                                                        ; |CPU|A_BUS[27]                                                                                                   ; padout           ;
; |CPU|A_BUS[26]~output                                                                                                 ; |CPU|A_BUS[26]~output                                                                                            ; o                ;
; |CPU|A_BUS[26]                                                                                                        ; |CPU|A_BUS[26]                                                                                                   ; padout           ;
; |CPU|A_BUS[25]~output                                                                                                 ; |CPU|A_BUS[25]~output                                                                                            ; o                ;
; |CPU|A_BUS[25]                                                                                                        ; |CPU|A_BUS[25]                                                                                                   ; padout           ;
; |CPU|A_BUS[24]~output                                                                                                 ; |CPU|A_BUS[24]~output                                                                                            ; o                ;
; |CPU|A_BUS[24]                                                                                                        ; |CPU|A_BUS[24]                                                                                                   ; padout           ;
; |CPU|A_BUS[23]~output                                                                                                 ; |CPU|A_BUS[23]~output                                                                                            ; o                ;
; |CPU|A_BUS[23]                                                                                                        ; |CPU|A_BUS[23]                                                                                                   ; padout           ;
; |CPU|A_BUS[22]~output                                                                                                 ; |CPU|A_BUS[22]~output                                                                                            ; o                ;
; |CPU|A_BUS[22]                                                                                                        ; |CPU|A_BUS[22]                                                                                                   ; padout           ;
; |CPU|A_BUS[21]~output                                                                                                 ; |CPU|A_BUS[21]~output                                                                                            ; o                ;
; |CPU|A_BUS[21]                                                                                                        ; |CPU|A_BUS[21]                                                                                                   ; padout           ;
; |CPU|A_BUS[20]~output                                                                                                 ; |CPU|A_BUS[20]~output                                                                                            ; o                ;
; |CPU|A_BUS[20]                                                                                                        ; |CPU|A_BUS[20]                                                                                                   ; padout           ;
; |CPU|A_BUS[19]~output                                                                                                 ; |CPU|A_BUS[19]~output                                                                                            ; o                ;
; |CPU|A_BUS[19]                                                                                                        ; |CPU|A_BUS[19]                                                                                                   ; padout           ;
; |CPU|A_BUS[18]~output                                                                                                 ; |CPU|A_BUS[18]~output                                                                                            ; o                ;
; |CPU|A_BUS[18]                                                                                                        ; |CPU|A_BUS[18]                                                                                                   ; padout           ;
; |CPU|A_BUS[17]~output                                                                                                 ; |CPU|A_BUS[17]~output                                                                                            ; o                ;
; |CPU|A_BUS[17]                                                                                                        ; |CPU|A_BUS[17]                                                                                                   ; padout           ;
; |CPU|A_BUS[16]~output                                                                                                 ; |CPU|A_BUS[16]~output                                                                                            ; o                ;
; |CPU|A_BUS[16]                                                                                                        ; |CPU|A_BUS[16]                                                                                                   ; padout           ;
; |CPU|A_BUS[15]~output                                                                                                 ; |CPU|A_BUS[15]~output                                                                                            ; o                ;
; |CPU|A_BUS[15]                                                                                                        ; |CPU|A_BUS[15]                                                                                                   ; padout           ;
; |CPU|A_BUS[14]~output                                                                                                 ; |CPU|A_BUS[14]~output                                                                                            ; o                ;
; |CPU|A_BUS[14]                                                                                                        ; |CPU|A_BUS[14]                                                                                                   ; padout           ;
; |CPU|A_BUS[13]~output                                                                                                 ; |CPU|A_BUS[13]~output                                                                                            ; o                ;
; |CPU|A_BUS[13]                                                                                                        ; |CPU|A_BUS[13]                                                                                                   ; padout           ;
; |CPU|A_BUS[12]~output                                                                                                 ; |CPU|A_BUS[12]~output                                                                                            ; o                ;
; |CPU|A_BUS[12]                                                                                                        ; |CPU|A_BUS[12]                                                                                                   ; padout           ;
; |CPU|A_BUS[11]~output                                                                                                 ; |CPU|A_BUS[11]~output                                                                                            ; o                ;
; |CPU|A_BUS[11]                                                                                                        ; |CPU|A_BUS[11]                                                                                                   ; padout           ;
; |CPU|A_BUS[10]~output                                                                                                 ; |CPU|A_BUS[10]~output                                                                                            ; o                ;
; |CPU|A_BUS[10]                                                                                                        ; |CPU|A_BUS[10]                                                                                                   ; padout           ;
; |CPU|A_BUS[9]~output                                                                                                  ; |CPU|A_BUS[9]~output                                                                                             ; o                ;
; |CPU|A_BUS[9]                                                                                                         ; |CPU|A_BUS[9]                                                                                                    ; padout           ;
; |CPU|A_BUS[8]~output                                                                                                  ; |CPU|A_BUS[8]~output                                                                                             ; o                ;
; |CPU|A_BUS[8]                                                                                                         ; |CPU|A_BUS[8]                                                                                                    ; padout           ;
; |CPU|A_BUS[7]~output                                                                                                  ; |CPU|A_BUS[7]~output                                                                                             ; o                ;
; |CPU|A_BUS[7]                                                                                                         ; |CPU|A_BUS[7]                                                                                                    ; padout           ;
; |CPU|A_BUS[6]~output                                                                                                  ; |CPU|A_BUS[6]~output                                                                                             ; o                ;
; |CPU|A_BUS[6]                                                                                                         ; |CPU|A_BUS[6]                                                                                                    ; padout           ;
; |CPU|A_BUS[5]~output                                                                                                  ; |CPU|A_BUS[5]~output                                                                                             ; o                ;
; |CPU|A_BUS[5]                                                                                                         ; |CPU|A_BUS[5]                                                                                                    ; padout           ;
; |CPU|A_BUS[4]~output                                                                                                  ; |CPU|A_BUS[4]~output                                                                                             ; o                ;
; |CPU|A_BUS[4]                                                                                                         ; |CPU|A_BUS[4]                                                                                                    ; padout           ;
; |CPU|A_BUS[3]~output                                                                                                  ; |CPU|A_BUS[3]~output                                                                                             ; o                ;
; |CPU|A_BUS[3]                                                                                                         ; |CPU|A_BUS[3]                                                                                                    ; padout           ;
; |CPU|A_BUS[2]~output                                                                                                  ; |CPU|A_BUS[2]~output                                                                                             ; o                ;
; |CPU|A_BUS[2]                                                                                                         ; |CPU|A_BUS[2]                                                                                                    ; padout           ;
; |CPU|A_BUS[1]~output                                                                                                  ; |CPU|A_BUS[1]~output                                                                                             ; o                ;
; |CPU|A_BUS[1]                                                                                                         ; |CPU|A_BUS[1]                                                                                                    ; padout           ;
; |CPU|A_BUS[0]~output                                                                                                  ; |CPU|A_BUS[0]~output                                                                                             ; o                ;
; |CPU|A_BUS[0]                                                                                                         ; |CPU|A_BUS[0]                                                                                                    ; padout           ;
; |CPU|B_BUS[28]                                                                                                        ; |CPU|B_BUS[28]                                                                                                   ; padout           ;
; |CPU|B_BUS[21]                                                                                                        ; |CPU|B_BUS[21]                                                                                                   ; padout           ;
; |CPU|B_BUS[19]                                                                                                        ; |CPU|B_BUS[19]                                                                                                   ; padout           ;
; |CPU|B_BUS[18]                                                                                                        ; |CPU|B_BUS[18]                                                                                                   ; padout           ;
; |CPU|B_BUS[16]                                                                                                        ; |CPU|B_BUS[16]                                                                                                   ; padout           ;
; |CPU|B_BUS[14]                                                                                                        ; |CPU|B_BUS[14]                                                                                                   ; padout           ;
; |CPU|B_BUS[8]                                                                                                         ; |CPU|B_BUS[8]                                                                                                    ; padout           ;
; |CPU|B_BUS[7]                                                                                                         ; |CPU|B_BUS[7]                                                                                                    ; padout           ;
; |CPU|C_BUS[28]~output                                                                                                 ; |CPU|C_BUS[28]~output                                                                                            ; o                ;
; |CPU|C_BUS[28]                                                                                                        ; |CPU|C_BUS[28]                                                                                                   ; padout           ;
; |CPU|C_BUS[20]~output                                                                                                 ; |CPU|C_BUS[20]~output                                                                                            ; o                ;
; |CPU|C_BUS[20]                                                                                                        ; |CPU|C_BUS[20]                                                                                                   ; padout           ;
; |CPU|C_BUS[14]~output                                                                                                 ; |CPU|C_BUS[14]~output                                                                                            ; o                ;
; |CPU|C_BUS[14]                                                                                                        ; |CPU|C_BUS[14]                                                                                                   ; padout           ;
; |CPU|C_BUS[9]~output                                                                                                  ; |CPU|C_BUS[9]~output                                                                                             ; o                ;
; |CPU|C_BUS[9]                                                                                                         ; |CPU|C_BUS[9]                                                                                                    ; padout           ;
; |CPU|C_BUS[8]~output                                                                                                  ; |CPU|C_BUS[8]~output                                                                                             ; o                ;
; |CPU|C_BUS[8]                                                                                                         ; |CPU|C_BUS[8]                                                                                                    ; padout           ;
; |CPU|C_BUS[7]~output                                                                                                  ; |CPU|C_BUS[7]~output                                                                                             ; o                ;
; |CPU|C_BUS[7]                                                                                                         ; |CPU|C_BUS[7]                                                                                                    ; padout           ;
; |CPU|MAR[31]~output                                                                                                   ; |CPU|MAR[31]~output                                                                                              ; o                ;
; |CPU|MAR[31]                                                                                                          ; |CPU|MAR[31]                                                                                                     ; padout           ;
; |CPU|MAR[30]~output                                                                                                   ; |CPU|MAR[30]~output                                                                                              ; o                ;
; |CPU|MAR[30]                                                                                                          ; |CPU|MAR[30]                                                                                                     ; padout           ;
; |CPU|MAR[29]~output                                                                                                   ; |CPU|MAR[29]~output                                                                                              ; o                ;
; |CPU|MAR[29]                                                                                                          ; |CPU|MAR[29]                                                                                                     ; padout           ;
; |CPU|MAR[28]~output                                                                                                   ; |CPU|MAR[28]~output                                                                                              ; o                ;
; |CPU|MAR[28]                                                                                                          ; |CPU|MAR[28]                                                                                                     ; padout           ;
; |CPU|MAR[27]~output                                                                                                   ; |CPU|MAR[27]~output                                                                                              ; o                ;
; |CPU|MAR[27]                                                                                                          ; |CPU|MAR[27]                                                                                                     ; padout           ;
; |CPU|MAR[26]~output                                                                                                   ; |CPU|MAR[26]~output                                                                                              ; o                ;
; |CPU|MAR[26]                                                                                                          ; |CPU|MAR[26]                                                                                                     ; padout           ;
; |CPU|MAR[25]~output                                                                                                   ; |CPU|MAR[25]~output                                                                                              ; o                ;
; |CPU|MAR[25]                                                                                                          ; |CPU|MAR[25]                                                                                                     ; padout           ;
; |CPU|MAR[24]~output                                                                                                   ; |CPU|MAR[24]~output                                                                                              ; o                ;
; |CPU|MAR[24]                                                                                                          ; |CPU|MAR[24]                                                                                                     ; padout           ;
; |CPU|MAR[23]~output                                                                                                   ; |CPU|MAR[23]~output                                                                                              ; o                ;
; |CPU|MAR[23]                                                                                                          ; |CPU|MAR[23]                                                                                                     ; padout           ;
; |CPU|MAR[22]~output                                                                                                   ; |CPU|MAR[22]~output                                                                                              ; o                ;
; |CPU|MAR[22]                                                                                                          ; |CPU|MAR[22]                                                                                                     ; padout           ;
; |CPU|MAR[21]~output                                                                                                   ; |CPU|MAR[21]~output                                                                                              ; o                ;
; |CPU|MAR[21]                                                                                                          ; |CPU|MAR[21]                                                                                                     ; padout           ;
; |CPU|MAR[20]~output                                                                                                   ; |CPU|MAR[20]~output                                                                                              ; o                ;
; |CPU|MAR[20]                                                                                                          ; |CPU|MAR[20]                                                                                                     ; padout           ;
; |CPU|MAR[19]~output                                                                                                   ; |CPU|MAR[19]~output                                                                                              ; o                ;
; |CPU|MAR[19]                                                                                                          ; |CPU|MAR[19]                                                                                                     ; padout           ;
; |CPU|MAR[18]~output                                                                                                   ; |CPU|MAR[18]~output                                                                                              ; o                ;
; |CPU|MAR[18]                                                                                                          ; |CPU|MAR[18]                                                                                                     ; padout           ;
; |CPU|MAR[17]~output                                                                                                   ; |CPU|MAR[17]~output                                                                                              ; o                ;
; |CPU|MAR[17]                                                                                                          ; |CPU|MAR[17]                                                                                                     ; padout           ;
; |CPU|MAR[16]~output                                                                                                   ; |CPU|MAR[16]~output                                                                                              ; o                ;
; |CPU|MAR[16]                                                                                                          ; |CPU|MAR[16]                                                                                                     ; padout           ;
; |CPU|MAR[15]~output                                                                                                   ; |CPU|MAR[15]~output                                                                                              ; o                ;
; |CPU|MAR[15]                                                                                                          ; |CPU|MAR[15]                                                                                                     ; padout           ;
; |CPU|MAR[14]~output                                                                                                   ; |CPU|MAR[14]~output                                                                                              ; o                ;
; |CPU|MAR[14]                                                                                                          ; |CPU|MAR[14]                                                                                                     ; padout           ;
; |CPU|MAR[13]~output                                                                                                   ; |CPU|MAR[13]~output                                                                                              ; o                ;
; |CPU|MAR[13]                                                                                                          ; |CPU|MAR[13]                                                                                                     ; padout           ;
; |CPU|MAR[12]~output                                                                                                   ; |CPU|MAR[12]~output                                                                                              ; o                ;
; |CPU|MAR[12]                                                                                                          ; |CPU|MAR[12]                                                                                                     ; padout           ;
; |CPU|MAR[11]~output                                                                                                   ; |CPU|MAR[11]~output                                                                                              ; o                ;
; |CPU|MAR[11]                                                                                                          ; |CPU|MAR[11]                                                                                                     ; padout           ;
; |CPU|MAR[10]~output                                                                                                   ; |CPU|MAR[10]~output                                                                                              ; o                ;
; |CPU|MAR[10]                                                                                                          ; |CPU|MAR[10]                                                                                                     ; padout           ;
; |CPU|MAR[9]~output                                                                                                    ; |CPU|MAR[9]~output                                                                                               ; o                ;
; |CPU|MAR[9]                                                                                                           ; |CPU|MAR[9]                                                                                                      ; padout           ;
; |CPU|MAR[8]~output                                                                                                    ; |CPU|MAR[8]~output                                                                                               ; o                ;
; |CPU|MAR[8]                                                                                                           ; |CPU|MAR[8]                                                                                                      ; padout           ;
; |CPU|MAR[7]~output                                                                                                    ; |CPU|MAR[7]~output                                                                                               ; o                ;
; |CPU|MAR[7]                                                                                                           ; |CPU|MAR[7]                                                                                                      ; padout           ;
; |CPU|MAR[6]~output                                                                                                    ; |CPU|MAR[6]~output                                                                                               ; o                ;
; |CPU|MAR[6]                                                                                                           ; |CPU|MAR[6]                                                                                                      ; padout           ;
; |CPU|MAR[5]~output                                                                                                    ; |CPU|MAR[5]~output                                                                                               ; o                ;
; |CPU|MAR[5]                                                                                                           ; |CPU|MAR[5]                                                                                                      ; padout           ;
; |CPU|MAR[4]~output                                                                                                    ; |CPU|MAR[4]~output                                                                                               ; o                ;
; |CPU|MAR[4]                                                                                                           ; |CPU|MAR[4]                                                                                                      ; padout           ;
; |CPU|MAR[3]~output                                                                                                    ; |CPU|MAR[3]~output                                                                                               ; o                ;
; |CPU|MAR[3]                                                                                                           ; |CPU|MAR[3]                                                                                                      ; padout           ;
; |CPU|MAR[2]~output                                                                                                    ; |CPU|MAR[2]~output                                                                                               ; o                ;
; |CPU|MAR[2]                                                                                                           ; |CPU|MAR[2]                                                                                                      ; padout           ;
; |CPU|MAR[1]~output                                                                                                    ; |CPU|MAR[1]~output                                                                                               ; o                ;
; |CPU|MAR[1]                                                                                                           ; |CPU|MAR[1]                                                                                                      ; padout           ;
; |CPU|MAR[0]~output                                                                                                    ; |CPU|MAR[0]~output                                                                                               ; o                ;
; |CPU|MAR[0]                                                                                                           ; |CPU|MAR[0]                                                                                                      ; padout           ;
; |CPU|MDR_OUT[31]~output                                                                                               ; |CPU|MDR_OUT[31]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[31]                                                                                                      ; |CPU|MDR_OUT[31]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[30]~output                                                                                               ; |CPU|MDR_OUT[30]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[30]                                                                                                      ; |CPU|MDR_OUT[30]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[29]~output                                                                                               ; |CPU|MDR_OUT[29]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[29]                                                                                                      ; |CPU|MDR_OUT[29]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[28]~output                                                                                               ; |CPU|MDR_OUT[28]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[28]                                                                                                      ; |CPU|MDR_OUT[28]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[27]~output                                                                                               ; |CPU|MDR_OUT[27]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[27]                                                                                                      ; |CPU|MDR_OUT[27]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[26]~output                                                                                               ; |CPU|MDR_OUT[26]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[26]                                                                                                      ; |CPU|MDR_OUT[26]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[25]~output                                                                                               ; |CPU|MDR_OUT[25]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[25]                                                                                                      ; |CPU|MDR_OUT[25]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[24]~output                                                                                               ; |CPU|MDR_OUT[24]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[24]                                                                                                      ; |CPU|MDR_OUT[24]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[23]~output                                                                                               ; |CPU|MDR_OUT[23]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[23]                                                                                                      ; |CPU|MDR_OUT[23]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[22]~output                                                                                               ; |CPU|MDR_OUT[22]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[22]                                                                                                      ; |CPU|MDR_OUT[22]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[21]~output                                                                                               ; |CPU|MDR_OUT[21]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[21]                                                                                                      ; |CPU|MDR_OUT[21]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[20]~output                                                                                               ; |CPU|MDR_OUT[20]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[20]                                                                                                      ; |CPU|MDR_OUT[20]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[19]~output                                                                                               ; |CPU|MDR_OUT[19]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[19]                                                                                                      ; |CPU|MDR_OUT[19]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[18]~output                                                                                               ; |CPU|MDR_OUT[18]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[18]                                                                                                      ; |CPU|MDR_OUT[18]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[17]~output                                                                                               ; |CPU|MDR_OUT[17]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[17]                                                                                                      ; |CPU|MDR_OUT[17]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[16]~output                                                                                               ; |CPU|MDR_OUT[16]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[16]                                                                                                      ; |CPU|MDR_OUT[16]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[15]~output                                                                                               ; |CPU|MDR_OUT[15]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[15]                                                                                                      ; |CPU|MDR_OUT[15]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[14]~output                                                                                               ; |CPU|MDR_OUT[14]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[14]                                                                                                      ; |CPU|MDR_OUT[14]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[13]~output                                                                                               ; |CPU|MDR_OUT[13]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[13]                                                                                                      ; |CPU|MDR_OUT[13]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[12]~output                                                                                               ; |CPU|MDR_OUT[12]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[12]                                                                                                      ; |CPU|MDR_OUT[12]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[11]~output                                                                                               ; |CPU|MDR_OUT[11]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[11]                                                                                                      ; |CPU|MDR_OUT[11]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[10]~output                                                                                               ; |CPU|MDR_OUT[10]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[10]                                                                                                      ; |CPU|MDR_OUT[10]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[9]~output                                                                                                ; |CPU|MDR_OUT[9]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[9]                                                                                                       ; |CPU|MDR_OUT[9]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[8]~output                                                                                                ; |CPU|MDR_OUT[8]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[8]                                                                                                       ; |CPU|MDR_OUT[8]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[7]~output                                                                                                ; |CPU|MDR_OUT[7]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[7]                                                                                                       ; |CPU|MDR_OUT[7]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[6]~output                                                                                                ; |CPU|MDR_OUT[6]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[6]                                                                                                       ; |CPU|MDR_OUT[6]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[5]~output                                                                                                ; |CPU|MDR_OUT[5]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[5]                                                                                                       ; |CPU|MDR_OUT[5]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[4]~output                                                                                                ; |CPU|MDR_OUT[4]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[4]                                                                                                       ; |CPU|MDR_OUT[4]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[3]~output                                                                                                ; |CPU|MDR_OUT[3]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[3]                                                                                                       ; |CPU|MDR_OUT[3]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[2]~output                                                                                                ; |CPU|MDR_OUT[2]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[2]                                                                                                       ; |CPU|MDR_OUT[2]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[1]~output                                                                                                ; |CPU|MDR_OUT[1]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[1]                                                                                                       ; |CPU|MDR_OUT[1]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[0]~output                                                                                                ; |CPU|MDR_OUT[0]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[0]                                                                                                       ; |CPU|MDR_OUT[0]                                                                                                  ; padout           ;
; |CPU|MIR[35]~output                                                                                                   ; |CPU|MIR[35]~output                                                                                              ; o                ;
; |CPU|MIR[35]                                                                                                          ; |CPU|MIR[35]                                                                                                     ; padout           ;
; |CPU|MIR[34]~output                                                                                                   ; |CPU|MIR[34]~output                                                                                              ; o                ;
; |CPU|MIR[34]                                                                                                          ; |CPU|MIR[34]                                                                                                     ; padout           ;
; |CPU|MIR[33]~output                                                                                                   ; |CPU|MIR[33]~output                                                                                              ; o                ;
; |CPU|MIR[33]                                                                                                          ; |CPU|MIR[33]                                                                                                     ; padout           ;
; |CPU|MIR[32]~output                                                                                                   ; |CPU|MIR[32]~output                                                                                              ; o                ;
; |CPU|MIR[32]                                                                                                          ; |CPU|MIR[32]                                                                                                     ; padout           ;
; |CPU|MIR[31]~output                                                                                                   ; |CPU|MIR[31]~output                                                                                              ; o                ;
; |CPU|MIR[31]                                                                                                          ; |CPU|MIR[31]                                                                                                     ; padout           ;
; |CPU|MIR[30]~output                                                                                                   ; |CPU|MIR[30]~output                                                                                              ; o                ;
; |CPU|MIR[30]                                                                                                          ; |CPU|MIR[30]                                                                                                     ; padout           ;
; |CPU|MIR[29]~output                                                                                                   ; |CPU|MIR[29]~output                                                                                              ; o                ;
; |CPU|MIR[29]                                                                                                          ; |CPU|MIR[29]                                                                                                     ; padout           ;
; |CPU|MIR[27]~output                                                                                                   ; |CPU|MIR[27]~output                                                                                              ; o                ;
; |CPU|MIR[27]                                                                                                          ; |CPU|MIR[27]                                                                                                     ; padout           ;
; |CPU|MIR[25]~output                                                                                                   ; |CPU|MIR[25]~output                                                                                              ; o                ;
; |CPU|MIR[25]                                                                                                          ; |CPU|MIR[25]                                                                                                     ; padout           ;
; |CPU|MIR[24]~output                                                                                                   ; |CPU|MIR[24]~output                                                                                              ; o                ;
; |CPU|MIR[24]                                                                                                          ; |CPU|MIR[24]                                                                                                     ; padout           ;
; |CPU|MIR[23]~output                                                                                                   ; |CPU|MIR[23]~output                                                                                              ; o                ;
; |CPU|MIR[23]                                                                                                          ; |CPU|MIR[23]                                                                                                     ; padout           ;
; |CPU|MIR[22]~output                                                                                                   ; |CPU|MIR[22]~output                                                                                              ; o                ;
; |CPU|MIR[22]                                                                                                          ; |CPU|MIR[22]                                                                                                     ; padout           ;
; |CPU|MIR[19]~output                                                                                                   ; |CPU|MIR[19]~output                                                                                              ; o                ;
; |CPU|MIR[19]                                                                                                          ; |CPU|MIR[19]                                                                                                     ; padout           ;
; |CPU|MIR[17]~output                                                                                                   ; |CPU|MIR[17]~output                                                                                              ; o                ;
; |CPU|MIR[17]                                                                                                          ; |CPU|MIR[17]                                                                                                     ; padout           ;
; |CPU|MIR[15]~output                                                                                                   ; |CPU|MIR[15]~output                                                                                              ; o                ;
; |CPU|MIR[15]                                                                                                          ; |CPU|MIR[15]                                                                                                     ; padout           ;
; |CPU|MIR[14]~output                                                                                                   ; |CPU|MIR[14]~output                                                                                              ; o                ;
; |CPU|MIR[14]                                                                                                          ; |CPU|MIR[14]                                                                                                     ; padout           ;
; |CPU|MIR[13]~output                                                                                                   ; |CPU|MIR[13]~output                                                                                              ; o                ;
; |CPU|MIR[13]                                                                                                          ; |CPU|MIR[13]                                                                                                     ; padout           ;
; |CPU|MIR[12]~output                                                                                                   ; |CPU|MIR[12]~output                                                                                              ; o                ;
; |CPU|MIR[12]                                                                                                          ; |CPU|MIR[12]                                                                                                     ; padout           ;
; |CPU|MIR[11]~output                                                                                                   ; |CPU|MIR[11]~output                                                                                              ; o                ;
; |CPU|MIR[11]                                                                                                          ; |CPU|MIR[11]                                                                                                     ; padout           ;
; |CPU|MIR[10]~output                                                                                                   ; |CPU|MIR[10]~output                                                                                              ; o                ;
; |CPU|MIR[10]                                                                                                          ; |CPU|MIR[10]                                                                                                     ; padout           ;
; |CPU|MIR[8]~output                                                                                                    ; |CPU|MIR[8]~output                                                                                               ; o                ;
; |CPU|MIR[8]                                                                                                           ; |CPU|MIR[8]                                                                                                      ; padout           ;
; |CPU|MIR[7]~output                                                                                                    ; |CPU|MIR[7]~output                                                                                               ; o                ;
; |CPU|MIR[7]                                                                                                           ; |CPU|MIR[7]                                                                                                      ; padout           ;
; |CPU|MIR[6]~output                                                                                                    ; |CPU|MIR[6]~output                                                                                               ; o                ;
; |CPU|MIR[6]                                                                                                           ; |CPU|MIR[6]                                                                                                      ; padout           ;
; |CPU|MIR[5]~output                                                                                                    ; |CPU|MIR[5]~output                                                                                               ; o                ;
; |CPU|MIR[5]                                                                                                           ; |CPU|MIR[5]                                                                                                      ; padout           ;
; |CPU|MIR[3]~output                                                                                                    ; |CPU|MIR[3]~output                                                                                               ; o                ;
; |CPU|MIR[3]                                                                                                           ; |CPU|MIR[3]                                                                                                      ; padout           ;
; |CPU|MIR[2]~output                                                                                                    ; |CPU|MIR[2]~output                                                                                               ; o                ;
; |CPU|MIR[2]                                                                                                           ; |CPU|MIR[2]                                                                                                      ; padout           ;
; |CPU|MIR[1]~output                                                                                                    ; |CPU|MIR[1]~output                                                                                               ; o                ;
; |CPU|MIR[1]                                                                                                           ; |CPU|MIR[1]                                                                                                      ; padout           ;
; |CPU|MPC[8]~output                                                                                                    ; |CPU|MPC[8]~output                                                                                               ; o                ;
; |CPU|MPC[8]                                                                                                           ; |CPU|MPC[8]                                                                                                      ; padout           ;
; |CPU|MPC[7]~output                                                                                                    ; |CPU|MPC[7]~output                                                                                               ; o                ;
; |CPU|MPC[7]                                                                                                           ; |CPU|MPC[7]                                                                                                      ; padout           ;
; |CPU|MPC[6]~output                                                                                                    ; |CPU|MPC[6]~output                                                                                               ; o                ;
; |CPU|MPC[6]                                                                                                           ; |CPU|MPC[6]                                                                                                      ; padout           ;
; |CPU|MPC[5]~output                                                                                                    ; |CPU|MPC[5]~output                                                                                               ; o                ;
; |CPU|MPC[5]                                                                                                           ; |CPU|MPC[5]                                                                                                      ; padout           ;
; |CPU|MPC[4]~output                                                                                                    ; |CPU|MPC[4]~output                                                                                               ; o                ;
; |CPU|MPC[4]                                                                                                           ; |CPU|MPC[4]                                                                                                      ; padout           ;
; |CPU|MPC[3]~output                                                                                                    ; |CPU|MPC[3]~output                                                                                               ; o                ;
; |CPU|MPC[3]                                                                                                           ; |CPU|MPC[3]                                                                                                      ; padout           ;
; |CPU|MPC[2]~output                                                                                                    ; |CPU|MPC[2]~output                                                                                               ; o                ;
; |CPU|MPC[2]                                                                                                           ; |CPU|MPC[2]                                                                                                      ; padout           ;
; |CPU|MPC[0]~output                                                                                                    ; |CPU|MPC[0]~output                                                                                               ; o                ;
; |CPU|MPC[0]                                                                                                           ; |CPU|MPC[0]                                                                                                      ; padout           ;
; |CPU|PC[31]~output                                                                                                    ; |CPU|PC[31]~output                                                                                               ; o                ;
; |CPU|PC[31]                                                                                                           ; |CPU|PC[31]                                                                                                      ; padout           ;
; |CPU|PC[30]~output                                                                                                    ; |CPU|PC[30]~output                                                                                               ; o                ;
; |CPU|PC[30]                                                                                                           ; |CPU|PC[30]                                                                                                      ; padout           ;
; |CPU|PC[29]~output                                                                                                    ; |CPU|PC[29]~output                                                                                               ; o                ;
; |CPU|PC[29]                                                                                                           ; |CPU|PC[29]                                                                                                      ; padout           ;
; |CPU|PC[28]~output                                                                                                    ; |CPU|PC[28]~output                                                                                               ; o                ;
; |CPU|PC[28]                                                                                                           ; |CPU|PC[28]                                                                                                      ; padout           ;
; |CPU|PC[27]~output                                                                                                    ; |CPU|PC[27]~output                                                                                               ; o                ;
; |CPU|PC[27]                                                                                                           ; |CPU|PC[27]                                                                                                      ; padout           ;
; |CPU|PC[26]~output                                                                                                    ; |CPU|PC[26]~output                                                                                               ; o                ;
; |CPU|PC[26]                                                                                                           ; |CPU|PC[26]                                                                                                      ; padout           ;
; |CPU|PC[25]~output                                                                                                    ; |CPU|PC[25]~output                                                                                               ; o                ;
; |CPU|PC[25]                                                                                                           ; |CPU|PC[25]                                                                                                      ; padout           ;
; |CPU|PC[24]~output                                                                                                    ; |CPU|PC[24]~output                                                                                               ; o                ;
; |CPU|PC[24]                                                                                                           ; |CPU|PC[24]                                                                                                      ; padout           ;
; |CPU|PC[23]~output                                                                                                    ; |CPU|PC[23]~output                                                                                               ; o                ;
; |CPU|PC[23]                                                                                                           ; |CPU|PC[23]                                                                                                      ; padout           ;
; |CPU|PC[22]~output                                                                                                    ; |CPU|PC[22]~output                                                                                               ; o                ;
; |CPU|PC[22]                                                                                                           ; |CPU|PC[22]                                                                                                      ; padout           ;
; |CPU|PC[21]~output                                                                                                    ; |CPU|PC[21]~output                                                                                               ; o                ;
; |CPU|PC[21]                                                                                                           ; |CPU|PC[21]                                                                                                      ; padout           ;
; |CPU|PC[20]~output                                                                                                    ; |CPU|PC[20]~output                                                                                               ; o                ;
; |CPU|PC[20]                                                                                                           ; |CPU|PC[20]                                                                                                      ; padout           ;
; |CPU|PC[19]~output                                                                                                    ; |CPU|PC[19]~output                                                                                               ; o                ;
; |CPU|PC[19]                                                                                                           ; |CPU|PC[19]                                                                                                      ; padout           ;
; |CPU|PC[18]~output                                                                                                    ; |CPU|PC[18]~output                                                                                               ; o                ;
; |CPU|PC[18]                                                                                                           ; |CPU|PC[18]                                                                                                      ; padout           ;
; |CPU|PC[17]~output                                                                                                    ; |CPU|PC[17]~output                                                                                               ; o                ;
; |CPU|PC[17]                                                                                                           ; |CPU|PC[17]                                                                                                      ; padout           ;
; |CPU|PC[16]~output                                                                                                    ; |CPU|PC[16]~output                                                                                               ; o                ;
; |CPU|PC[16]                                                                                                           ; |CPU|PC[16]                                                                                                      ; padout           ;
; |CPU|PC[15]~output                                                                                                    ; |CPU|PC[15]~output                                                                                               ; o                ;
; |CPU|PC[15]                                                                                                           ; |CPU|PC[15]                                                                                                      ; padout           ;
; |CPU|PC[14]~output                                                                                                    ; |CPU|PC[14]~output                                                                                               ; o                ;
; |CPU|PC[14]                                                                                                           ; |CPU|PC[14]                                                                                                      ; padout           ;
; |CPU|PC[13]~output                                                                                                    ; |CPU|PC[13]~output                                                                                               ; o                ;
; |CPU|PC[13]                                                                                                           ; |CPU|PC[13]                                                                                                      ; padout           ;
; |CPU|PC[12]~output                                                                                                    ; |CPU|PC[12]~output                                                                                               ; o                ;
; |CPU|PC[12]                                                                                                           ; |CPU|PC[12]                                                                                                      ; padout           ;
; |CPU|PC[11]~output                                                                                                    ; |CPU|PC[11]~output                                                                                               ; o                ;
; |CPU|PC[11]                                                                                                           ; |CPU|PC[11]                                                                                                      ; padout           ;
; |CPU|PC[10]~output                                                                                                    ; |CPU|PC[10]~output                                                                                               ; o                ;
; |CPU|PC[10]                                                                                                           ; |CPU|PC[10]                                                                                                      ; padout           ;
; |CPU|PC[9]~output                                                                                                     ; |CPU|PC[9]~output                                                                                                ; o                ;
; |CPU|PC[9]                                                                                                            ; |CPU|PC[9]                                                                                                       ; padout           ;
; |CPU|PC[8]~output                                                                                                     ; |CPU|PC[8]~output                                                                                                ; o                ;
; |CPU|PC[8]                                                                                                            ; |CPU|PC[8]                                                                                                       ; padout           ;
; |CPU|PC[7]~output                                                                                                     ; |CPU|PC[7]~output                                                                                                ; o                ;
; |CPU|PC[7]                                                                                                            ; |CPU|PC[7]                                                                                                       ; padout           ;
; |CPU|PC[6]~output                                                                                                     ; |CPU|PC[6]~output                                                                                                ; o                ;
; |CPU|PC[6]                                                                                                            ; |CPU|PC[6]                                                                                                       ; padout           ;
; |CPU|PC[5]~output                                                                                                     ; |CPU|PC[5]~output                                                                                                ; o                ;
; |CPU|PC[5]                                                                                                            ; |CPU|PC[5]                                                                                                       ; padout           ;
; |CPU|PC[4]~output                                                                                                     ; |CPU|PC[4]~output                                                                                                ; o                ;
; |CPU|PC[4]                                                                                                            ; |CPU|PC[4]                                                                                                       ; padout           ;
; |CPU|LOAD~input                                                                                                       ; |CPU|LOAD~input                                                                                                  ; o                ;
; |CPU|LOAD                                                                                                             ; |CPU|LOAD                                                                                                        ; padout           ;
; |CPU|MBR_IN[7]~input                                                                                                  ; |CPU|MBR_IN[7]~input                                                                                             ; o                ;
; |CPU|MBR_IN[7]                                                                                                        ; |CPU|MBR_IN[7]                                                                                                   ; padout           ;
; |CPU|MDR_IN[31]~input                                                                                                 ; |CPU|MDR_IN[31]~input                                                                                            ; o                ;
; |CPU|MDR_IN[31]                                                                                                       ; |CPU|MDR_IN[31]                                                                                                  ; padout           ;
; |CPU|MDR_IN[30]~input                                                                                                 ; |CPU|MDR_IN[30]~input                                                                                            ; o                ;
; |CPU|MDR_IN[30]                                                                                                       ; |CPU|MDR_IN[30]                                                                                                  ; padout           ;
; |CPU|MDR_IN[29]~input                                                                                                 ; |CPU|MDR_IN[29]~input                                                                                            ; o                ;
; |CPU|MDR_IN[29]                                                                                                       ; |CPU|MDR_IN[29]                                                                                                  ; padout           ;
; |CPU|MDR_IN[28]~input                                                                                                 ; |CPU|MDR_IN[28]~input                                                                                            ; o                ;
; |CPU|MDR_IN[28]                                                                                                       ; |CPU|MDR_IN[28]                                                                                                  ; padout           ;
; |CPU|MDR_IN[27]~input                                                                                                 ; |CPU|MDR_IN[27]~input                                                                                            ; o                ;
; |CPU|MDR_IN[27]                                                                                                       ; |CPU|MDR_IN[27]                                                                                                  ; padout           ;
; |CPU|MDR_IN[26]~input                                                                                                 ; |CPU|MDR_IN[26]~input                                                                                            ; o                ;
; |CPU|MDR_IN[26]                                                                                                       ; |CPU|MDR_IN[26]                                                                                                  ; padout           ;
; |CPU|MDR_IN[25]~input                                                                                                 ; |CPU|MDR_IN[25]~input                                                                                            ; o                ;
; |CPU|MDR_IN[25]                                                                                                       ; |CPU|MDR_IN[25]                                                                                                  ; padout           ;
; |CPU|MDR_IN[24]~input                                                                                                 ; |CPU|MDR_IN[24]~input                                                                                            ; o                ;
; |CPU|MDR_IN[24]                                                                                                       ; |CPU|MDR_IN[24]                                                                                                  ; padout           ;
; |CPU|MDR_IN[23]~input                                                                                                 ; |CPU|MDR_IN[23]~input                                                                                            ; o                ;
; |CPU|MDR_IN[23]                                                                                                       ; |CPU|MDR_IN[23]                                                                                                  ; padout           ;
; |CPU|MDR_IN[22]~input                                                                                                 ; |CPU|MDR_IN[22]~input                                                                                            ; o                ;
; |CPU|MDR_IN[22]                                                                                                       ; |CPU|MDR_IN[22]                                                                                                  ; padout           ;
; |CPU|MDR_IN[18]~input                                                                                                 ; |CPU|MDR_IN[18]~input                                                                                            ; o                ;
; |CPU|MDR_IN[18]                                                                                                       ; |CPU|MDR_IN[18]                                                                                                  ; padout           ;
; |CPU|MDR_IN[17]~input                                                                                                 ; |CPU|MDR_IN[17]~input                                                                                            ; o                ;
; |CPU|MDR_IN[17]                                                                                                       ; |CPU|MDR_IN[17]                                                                                                  ; padout           ;
; |CPU|MDR_IN[16]~input                                                                                                 ; |CPU|MDR_IN[16]~input                                                                                            ; o                ;
; |CPU|MDR_IN[16]                                                                                                       ; |CPU|MDR_IN[16]                                                                                                  ; padout           ;
; |CPU|MDR_IN[15]~input                                                                                                 ; |CPU|MDR_IN[15]~input                                                                                            ; o                ;
; |CPU|MDR_IN[15]                                                                                                       ; |CPU|MDR_IN[15]                                                                                                  ; padout           ;
; |CPU|MDR_IN[14]~input                                                                                                 ; |CPU|MDR_IN[14]~input                                                                                            ; o                ;
; |CPU|MDR_IN[14]                                                                                                       ; |CPU|MDR_IN[14]                                                                                                  ; padout           ;
; |CPU|MDR_IN[13]~input                                                                                                 ; |CPU|MDR_IN[13]~input                                                                                            ; o                ;
; |CPU|MDR_IN[13]                                                                                                       ; |CPU|MDR_IN[13]                                                                                                  ; padout           ;
; |CPU|MDR_IN[12]~input                                                                                                 ; |CPU|MDR_IN[12]~input                                                                                            ; o                ;
; |CPU|MDR_IN[12]                                                                                                       ; |CPU|MDR_IN[12]                                                                                                  ; padout           ;
; |CPU|MDR_IN[11]~input                                                                                                 ; |CPU|MDR_IN[11]~input                                                                                            ; o                ;
; |CPU|MDR_IN[11]                                                                                                       ; |CPU|MDR_IN[11]                                                                                                  ; padout           ;
; |CPU|MDR_IN[10]~input                                                                                                 ; |CPU|MDR_IN[10]~input                                                                                            ; o                ;
; |CPU|MDR_IN[10]                                                                                                       ; |CPU|MDR_IN[10]                                                                                                  ; padout           ;
; |CPU|MDR_IN[9]~input                                                                                                  ; |CPU|MDR_IN[9]~input                                                                                             ; o                ;
; |CPU|MDR_IN[9]                                                                                                        ; |CPU|MDR_IN[9]                                                                                                   ; padout           ;
; |CPU|MDR_IN[8]~input                                                                                                  ; |CPU|MDR_IN[8]~input                                                                                             ; o                ;
; |CPU|MDR_IN[8]                                                                                                        ; |CPU|MDR_IN[8]                                                                                                   ; padout           ;
; |CPU|MDR_IN[7]~input                                                                                                  ; |CPU|MDR_IN[7]~input                                                                                             ; o                ;
; |CPU|MDR_IN[7]                                                                                                        ; |CPU|MDR_IN[7]                                                                                                   ; padout           ;
; |CPU|MBR_IN[6]~input                                                                                                  ; |CPU|MBR_IN[6]~input                                                                                             ; o                ;
; |CPU|MBR_IN[6]                                                                                                        ; |CPU|MBR_IN[6]                                                                                                   ; padout           ;
; |CPU|MDR_IN[6]~input                                                                                                  ; |CPU|MDR_IN[6]~input                                                                                             ; o                ;
; |CPU|MDR_IN[6]                                                                                                        ; |CPU|MDR_IN[6]                                                                                                   ; padout           ;
; |CPU|MBR_IN[5]~input                                                                                                  ; |CPU|MBR_IN[5]~input                                                                                             ; o                ;
; |CPU|MBR_IN[5]                                                                                                        ; |CPU|MBR_IN[5]                                                                                                   ; padout           ;
; |CPU|MDR_IN[5]~input                                                                                                  ; |CPU|MDR_IN[5]~input                                                                                             ; o                ;
; |CPU|MDR_IN[5]                                                                                                        ; |CPU|MDR_IN[5]                                                                                                   ; padout           ;
; |CPU|MBR_IN[4]~input                                                                                                  ; |CPU|MBR_IN[4]~input                                                                                             ; o                ;
; |CPU|MBR_IN[4]                                                                                                        ; |CPU|MBR_IN[4]                                                                                                   ; padout           ;
; |CPU|MDR_IN[4]~input                                                                                                  ; |CPU|MDR_IN[4]~input                                                                                             ; o                ;
; |CPU|MDR_IN[4]                                                                                                        ; |CPU|MDR_IN[4]                                                                                                   ; padout           ;
; |CPU|MBR_IN[3]~input                                                                                                  ; |CPU|MBR_IN[3]~input                                                                                             ; o                ;
; |CPU|MBR_IN[3]                                                                                                        ; |CPU|MBR_IN[3]                                                                                                   ; padout           ;
; |CPU|MDR_IN[3]~input                                                                                                  ; |CPU|MDR_IN[3]~input                                                                                             ; o                ;
; |CPU|MDR_IN[3]                                                                                                        ; |CPU|MDR_IN[3]                                                                                                   ; padout           ;
; |CPU|MBR_IN[2]~input                                                                                                  ; |CPU|MBR_IN[2]~input                                                                                             ; o                ;
; |CPU|MBR_IN[2]                                                                                                        ; |CPU|MBR_IN[2]                                                                                                   ; padout           ;
; |CPU|MDR_IN[2]~input                                                                                                  ; |CPU|MDR_IN[2]~input                                                                                             ; o                ;
; |CPU|MDR_IN[2]                                                                                                        ; |CPU|MDR_IN[2]                                                                                                   ; padout           ;
; |CPU|MBR_IN[1]~input                                                                                                  ; |CPU|MBR_IN[1]~input                                                                                             ; o                ;
; |CPU|MBR_IN[1]                                                                                                        ; |CPU|MBR_IN[1]                                                                                                   ; padout           ;
; |CPU|MDR_IN[1]~input                                                                                                  ; |CPU|MDR_IN[1]~input                                                                                             ; o                ;
; |CPU|MDR_IN[1]                                                                                                        ; |CPU|MDR_IN[1]                                                                                                   ; padout           ;
; |CPU|MBR_IN[0]~input                                                                                                  ; |CPU|MBR_IN[0]~input                                                                                             ; o                ;
; |CPU|MBR_IN[0]                                                                                                        ; |CPU|MBR_IN[0]                                                                                                   ; padout           ;
; |CPU|MDR_IN[0]~input                                                                                                  ; |CPU|MDR_IN[0]~input                                                                                             ; o                ;
; |CPU|MDR_IN[0]                                                                                                        ; |CPU|MDR_IN[0]                                                                                                   ; padout           ;
; |CPU|MDR_IN[21]~input                                                                                                 ; |CPU|MDR_IN[21]~input                                                                                            ; o                ;
; |CPU|MDR_IN[21]                                                                                                       ; |CPU|MDR_IN[21]                                                                                                  ; padout           ;
; |CPU|MDR_IN[20]~input                                                                                                 ; |CPU|MDR_IN[20]~input                                                                                            ; o                ;
; |CPU|MDR_IN[20]                                                                                                       ; |CPU|MDR_IN[20]                                                                                                  ; padout           ;
; |CPU|MDR_IN[19]~input                                                                                                 ; |CPU|MDR_IN[19]~input                                                                                            ; o                ;
; |CPU|MDR_IN[19]                                                                                                       ; |CPU|MDR_IN[19]                                                                                                  ; padout           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|LOAD~inputclkctrl                                                                                                ; |CPU|LOAD~inputclkctrl                                                                                           ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                        ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[17] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[19] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[22] ; portadataout10   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[23] ; portadataout11   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[30] ; portadataout12   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[31] ; portadataout13   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[32] ; portadataout14   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[33] ; portadataout15   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[34] ; portadataout16   ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a0 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[35] ; portadataout17   ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                     ; combout          ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[10] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[13] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[14] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a7 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[5]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[6]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[25] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[27] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|ram_block1a4 ; |CPU|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_jj81:auto_generated|q_a[29] ; portadataout8    ;
; |CPU|B_BUS[28]~output                                                                                                 ; |CPU|B_BUS[28]~output                                                                                            ; o                ;
; |CPU|B_BUS[21]~output                                                                                                 ; |CPU|B_BUS[21]~output                                                                                            ; o                ;
; |CPU|B_BUS[19]~output                                                                                                 ; |CPU|B_BUS[19]~output                                                                                            ; o                ;
; |CPU|B_BUS[18]~output                                                                                                 ; |CPU|B_BUS[18]~output                                                                                            ; o                ;
; |CPU|B_BUS[16]~output                                                                                                 ; |CPU|B_BUS[16]~output                                                                                            ; o                ;
; |CPU|B_BUS[14]~output                                                                                                 ; |CPU|B_BUS[14]~output                                                                                            ; o                ;
; |CPU|B_BUS[8]~output                                                                                                  ; |CPU|B_BUS[8]~output                                                                                             ; o                ;
; |CPU|B_BUS[7]~output                                                                                                  ; |CPU|B_BUS[7]~output                                                                                             ; o                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|inst1                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|inst1                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|inst1                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|inst1                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~24                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~24                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|inst4                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|inst4                                                               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|inst4                                                                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|inst4                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~25                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~25                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|inst4                                                                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|inst4                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst10                                                                   ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst10                                                              ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst12                                                                   ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst12                                                              ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~29                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[31]~29                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~30                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~30                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~31                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[30]~31                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~35                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~35                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~36                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~36                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~37                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[29]~37                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~41                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~41                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~42                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~42                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst5|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~45                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~45                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~46                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~46                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~47                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[27]~47                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~51                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~51                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~52                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~52                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~53                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[26]~53                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~57                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~57                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~58                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[25]~58                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~62                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~62                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~63                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[24]~63                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst14[24]~0                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst14[24]~0                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst4|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~67                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~67                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~68                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[23]~68                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst3                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst3                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[22]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[22]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~72                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~72                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~73                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[22]~73                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[18]~1                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[18]~1                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~77                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~77                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~78                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~78                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~81                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[18]~81                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~82                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~82                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~83                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[17]~83                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~87                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~87                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~88                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~88                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~91                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~91                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[15]~10                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[15]~10                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~92                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~92                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~93                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[15]~93                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~97                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~97                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst14[14]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst14[14]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~98                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~98                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~101                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[14]~101                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~102                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~102                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~103                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~103                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~104                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[13]~104                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~108                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~108                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~109                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~109                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~110                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[12]~110                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~114                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~114                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~115                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[11]~115                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~119                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~119                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~120                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~120                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~121                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[10]~121                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~125                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~125                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~126                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~126                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~127                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[9]~127                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~131                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~131                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~132                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~132                                   ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst1|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~135                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~135                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~11                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~11                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~12                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~12                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~15                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~15                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~16                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[7]~16                                    ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~17                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~17                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~18                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[6]~18                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~23                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~23                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~24                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[5]~24                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~29                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~29                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~30                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[4]~30                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                                 ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                            ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~35                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~35                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~36                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[3]~36                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~0                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst~0                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~40                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~40                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~41                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[2]~41                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~45                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~45                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~46                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[1]~46                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst14[0]~0                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst14[0]~0                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~51                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~51                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~52                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst14[0]~52                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~136                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~136                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~137                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~137                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~138                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~138                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst2                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst2                      ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~141                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[21]~141                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~0             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[20]~2                                         ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst14[20]~2                                    ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~142                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~142                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~143                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[20]~143                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst3                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst6|inst3                      ; q                ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                                ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~147                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~147                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~148                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~148                                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst7|inst                       ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~151                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~151                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~1                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~1             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~2                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~2             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~3                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~3             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~4                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~4             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~5                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~5             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~6                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~6             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~7                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~7             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~8                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4~8             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                            ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                       ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                               ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                          ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~155                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[28]~155                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                         ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~156                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[19]~156                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                        ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                    ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~159                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[16]~159                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~161                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst14[8]~161                                   ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                             ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                      ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                              ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                         ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                       ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                  ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                           ; |CPU|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                          ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                              ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                         ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                        ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                        ; q                ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                     ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                ; q                ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                                   ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                              ; combout          ;
; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                     ; |CPU|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                                    ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                               ; q                ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                          ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                     ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                               ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                          ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                                ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                           ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                     ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~0                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~0             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~1                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4~1             ; combout          ;
; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~2                  ; |CPU|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~2             ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                           ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                      ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst~0                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst~0                       ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst~0                            ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst~0                       ; combout          ;
; |CPU|A_BUS[31]~output                                                                                                 ; |CPU|A_BUS[31]~output                                                                                            ; o                ;
; |CPU|A_BUS[31]                                                                                                        ; |CPU|A_BUS[31]                                                                                                   ; padout           ;
; |CPU|A_BUS[30]~output                                                                                                 ; |CPU|A_BUS[30]~output                                                                                            ; o                ;
; |CPU|A_BUS[30]                                                                                                        ; |CPU|A_BUS[30]                                                                                                   ; padout           ;
; |CPU|A_BUS[29]~output                                                                                                 ; |CPU|A_BUS[29]~output                                                                                            ; o                ;
; |CPU|A_BUS[29]                                                                                                        ; |CPU|A_BUS[29]                                                                                                   ; padout           ;
; |CPU|A_BUS[28]~output                                                                                                 ; |CPU|A_BUS[28]~output                                                                                            ; o                ;
; |CPU|A_BUS[28]                                                                                                        ; |CPU|A_BUS[28]                                                                                                   ; padout           ;
; |CPU|A_BUS[27]~output                                                                                                 ; |CPU|A_BUS[27]~output                                                                                            ; o                ;
; |CPU|A_BUS[27]                                                                                                        ; |CPU|A_BUS[27]                                                                                                   ; padout           ;
; |CPU|A_BUS[26]~output                                                                                                 ; |CPU|A_BUS[26]~output                                                                                            ; o                ;
; |CPU|A_BUS[26]                                                                                                        ; |CPU|A_BUS[26]                                                                                                   ; padout           ;
; |CPU|A_BUS[25]~output                                                                                                 ; |CPU|A_BUS[25]~output                                                                                            ; o                ;
; |CPU|A_BUS[25]                                                                                                        ; |CPU|A_BUS[25]                                                                                                   ; padout           ;
; |CPU|A_BUS[24]~output                                                                                                 ; |CPU|A_BUS[24]~output                                                                                            ; o                ;
; |CPU|A_BUS[24]                                                                                                        ; |CPU|A_BUS[24]                                                                                                   ; padout           ;
; |CPU|A_BUS[23]~output                                                                                                 ; |CPU|A_BUS[23]~output                                                                                            ; o                ;
; |CPU|A_BUS[23]                                                                                                        ; |CPU|A_BUS[23]                                                                                                   ; padout           ;
; |CPU|A_BUS[22]~output                                                                                                 ; |CPU|A_BUS[22]~output                                                                                            ; o                ;
; |CPU|A_BUS[22]                                                                                                        ; |CPU|A_BUS[22]                                                                                                   ; padout           ;
; |CPU|A_BUS[21]~output                                                                                                 ; |CPU|A_BUS[21]~output                                                                                            ; o                ;
; |CPU|A_BUS[21]                                                                                                        ; |CPU|A_BUS[21]                                                                                                   ; padout           ;
; |CPU|A_BUS[20]~output                                                                                                 ; |CPU|A_BUS[20]~output                                                                                            ; o                ;
; |CPU|A_BUS[20]                                                                                                        ; |CPU|A_BUS[20]                                                                                                   ; padout           ;
; |CPU|A_BUS[19]~output                                                                                                 ; |CPU|A_BUS[19]~output                                                                                            ; o                ;
; |CPU|A_BUS[19]                                                                                                        ; |CPU|A_BUS[19]                                                                                                   ; padout           ;
; |CPU|A_BUS[18]~output                                                                                                 ; |CPU|A_BUS[18]~output                                                                                            ; o                ;
; |CPU|A_BUS[18]                                                                                                        ; |CPU|A_BUS[18]                                                                                                   ; padout           ;
; |CPU|A_BUS[17]~output                                                                                                 ; |CPU|A_BUS[17]~output                                                                                            ; o                ;
; |CPU|A_BUS[17]                                                                                                        ; |CPU|A_BUS[17]                                                                                                   ; padout           ;
; |CPU|A_BUS[16]~output                                                                                                 ; |CPU|A_BUS[16]~output                                                                                            ; o                ;
; |CPU|A_BUS[16]                                                                                                        ; |CPU|A_BUS[16]                                                                                                   ; padout           ;
; |CPU|A_BUS[15]~output                                                                                                 ; |CPU|A_BUS[15]~output                                                                                            ; o                ;
; |CPU|A_BUS[15]                                                                                                        ; |CPU|A_BUS[15]                                                                                                   ; padout           ;
; |CPU|A_BUS[14]~output                                                                                                 ; |CPU|A_BUS[14]~output                                                                                            ; o                ;
; |CPU|A_BUS[14]                                                                                                        ; |CPU|A_BUS[14]                                                                                                   ; padout           ;
; |CPU|A_BUS[13]~output                                                                                                 ; |CPU|A_BUS[13]~output                                                                                            ; o                ;
; |CPU|A_BUS[13]                                                                                                        ; |CPU|A_BUS[13]                                                                                                   ; padout           ;
; |CPU|A_BUS[12]~output                                                                                                 ; |CPU|A_BUS[12]~output                                                                                            ; o                ;
; |CPU|A_BUS[12]                                                                                                        ; |CPU|A_BUS[12]                                                                                                   ; padout           ;
; |CPU|A_BUS[11]~output                                                                                                 ; |CPU|A_BUS[11]~output                                                                                            ; o                ;
; |CPU|A_BUS[11]                                                                                                        ; |CPU|A_BUS[11]                                                                                                   ; padout           ;
; |CPU|A_BUS[10]~output                                                                                                 ; |CPU|A_BUS[10]~output                                                                                            ; o                ;
; |CPU|A_BUS[10]                                                                                                        ; |CPU|A_BUS[10]                                                                                                   ; padout           ;
; |CPU|A_BUS[9]~output                                                                                                  ; |CPU|A_BUS[9]~output                                                                                             ; o                ;
; |CPU|A_BUS[9]                                                                                                         ; |CPU|A_BUS[9]                                                                                                    ; padout           ;
; |CPU|A_BUS[8]~output                                                                                                  ; |CPU|A_BUS[8]~output                                                                                             ; o                ;
; |CPU|A_BUS[8]                                                                                                         ; |CPU|A_BUS[8]                                                                                                    ; padout           ;
; |CPU|A_BUS[7]~output                                                                                                  ; |CPU|A_BUS[7]~output                                                                                             ; o                ;
; |CPU|A_BUS[7]                                                                                                         ; |CPU|A_BUS[7]                                                                                                    ; padout           ;
; |CPU|A_BUS[6]~output                                                                                                  ; |CPU|A_BUS[6]~output                                                                                             ; o                ;
; |CPU|A_BUS[6]                                                                                                         ; |CPU|A_BUS[6]                                                                                                    ; padout           ;
; |CPU|A_BUS[5]~output                                                                                                  ; |CPU|A_BUS[5]~output                                                                                             ; o                ;
; |CPU|A_BUS[5]                                                                                                         ; |CPU|A_BUS[5]                                                                                                    ; padout           ;
; |CPU|A_BUS[4]~output                                                                                                  ; |CPU|A_BUS[4]~output                                                                                             ; o                ;
; |CPU|A_BUS[4]                                                                                                         ; |CPU|A_BUS[4]                                                                                                    ; padout           ;
; |CPU|A_BUS[3]~output                                                                                                  ; |CPU|A_BUS[3]~output                                                                                             ; o                ;
; |CPU|A_BUS[3]                                                                                                         ; |CPU|A_BUS[3]                                                                                                    ; padout           ;
; |CPU|A_BUS[2]~output                                                                                                  ; |CPU|A_BUS[2]~output                                                                                             ; o                ;
; |CPU|A_BUS[2]                                                                                                         ; |CPU|A_BUS[2]                                                                                                    ; padout           ;
; |CPU|A_BUS[1]~output                                                                                                  ; |CPU|A_BUS[1]~output                                                                                             ; o                ;
; |CPU|A_BUS[1]                                                                                                         ; |CPU|A_BUS[1]                                                                                                    ; padout           ;
; |CPU|A_BUS[0]~output                                                                                                  ; |CPU|A_BUS[0]~output                                                                                             ; o                ;
; |CPU|A_BUS[0]                                                                                                         ; |CPU|A_BUS[0]                                                                                                    ; padout           ;
; |CPU|B_BUS[28]                                                                                                        ; |CPU|B_BUS[28]                                                                                                   ; padout           ;
; |CPU|B_BUS[21]                                                                                                        ; |CPU|B_BUS[21]                                                                                                   ; padout           ;
; |CPU|B_BUS[19]                                                                                                        ; |CPU|B_BUS[19]                                                                                                   ; padout           ;
; |CPU|B_BUS[18]                                                                                                        ; |CPU|B_BUS[18]                                                                                                   ; padout           ;
; |CPU|B_BUS[16]                                                                                                        ; |CPU|B_BUS[16]                                                                                                   ; padout           ;
; |CPU|B_BUS[14]                                                                                                        ; |CPU|B_BUS[14]                                                                                                   ; padout           ;
; |CPU|B_BUS[8]                                                                                                         ; |CPU|B_BUS[8]                                                                                                    ; padout           ;
; |CPU|B_BUS[7]                                                                                                         ; |CPU|B_BUS[7]                                                                                                    ; padout           ;
; |CPU|C_BUS[28]~output                                                                                                 ; |CPU|C_BUS[28]~output                                                                                            ; o                ;
; |CPU|C_BUS[28]                                                                                                        ; |CPU|C_BUS[28]                                                                                                   ; padout           ;
; |CPU|C_BUS[20]~output                                                                                                 ; |CPU|C_BUS[20]~output                                                                                            ; o                ;
; |CPU|C_BUS[20]                                                                                                        ; |CPU|C_BUS[20]                                                                                                   ; padout           ;
; |CPU|C_BUS[14]~output                                                                                                 ; |CPU|C_BUS[14]~output                                                                                            ; o                ;
; |CPU|C_BUS[14]                                                                                                        ; |CPU|C_BUS[14]                                                                                                   ; padout           ;
; |CPU|C_BUS[9]~output                                                                                                  ; |CPU|C_BUS[9]~output                                                                                             ; o                ;
; |CPU|C_BUS[9]                                                                                                         ; |CPU|C_BUS[9]                                                                                                    ; padout           ;
; |CPU|C_BUS[8]~output                                                                                                  ; |CPU|C_BUS[8]~output                                                                                             ; o                ;
; |CPU|C_BUS[8]                                                                                                         ; |CPU|C_BUS[8]                                                                                                    ; padout           ;
; |CPU|C_BUS[7]~output                                                                                                  ; |CPU|C_BUS[7]~output                                                                                             ; o                ;
; |CPU|C_BUS[7]                                                                                                         ; |CPU|C_BUS[7]                                                                                                    ; padout           ;
; |CPU|MAR[31]~output                                                                                                   ; |CPU|MAR[31]~output                                                                                              ; o                ;
; |CPU|MAR[31]                                                                                                          ; |CPU|MAR[31]                                                                                                     ; padout           ;
; |CPU|MAR[30]~output                                                                                                   ; |CPU|MAR[30]~output                                                                                              ; o                ;
; |CPU|MAR[30]                                                                                                          ; |CPU|MAR[30]                                                                                                     ; padout           ;
; |CPU|MAR[29]~output                                                                                                   ; |CPU|MAR[29]~output                                                                                              ; o                ;
; |CPU|MAR[29]                                                                                                          ; |CPU|MAR[29]                                                                                                     ; padout           ;
; |CPU|MAR[28]~output                                                                                                   ; |CPU|MAR[28]~output                                                                                              ; o                ;
; |CPU|MAR[28]                                                                                                          ; |CPU|MAR[28]                                                                                                     ; padout           ;
; |CPU|MAR[27]~output                                                                                                   ; |CPU|MAR[27]~output                                                                                              ; o                ;
; |CPU|MAR[27]                                                                                                          ; |CPU|MAR[27]                                                                                                     ; padout           ;
; |CPU|MAR[26]~output                                                                                                   ; |CPU|MAR[26]~output                                                                                              ; o                ;
; |CPU|MAR[26]                                                                                                          ; |CPU|MAR[26]                                                                                                     ; padout           ;
; |CPU|MAR[25]~output                                                                                                   ; |CPU|MAR[25]~output                                                                                              ; o                ;
; |CPU|MAR[25]                                                                                                          ; |CPU|MAR[25]                                                                                                     ; padout           ;
; |CPU|MAR[24]~output                                                                                                   ; |CPU|MAR[24]~output                                                                                              ; o                ;
; |CPU|MAR[24]                                                                                                          ; |CPU|MAR[24]                                                                                                     ; padout           ;
; |CPU|MAR[23]~output                                                                                                   ; |CPU|MAR[23]~output                                                                                              ; o                ;
; |CPU|MAR[23]                                                                                                          ; |CPU|MAR[23]                                                                                                     ; padout           ;
; |CPU|MAR[22]~output                                                                                                   ; |CPU|MAR[22]~output                                                                                              ; o                ;
; |CPU|MAR[22]                                                                                                          ; |CPU|MAR[22]                                                                                                     ; padout           ;
; |CPU|MAR[21]~output                                                                                                   ; |CPU|MAR[21]~output                                                                                              ; o                ;
; |CPU|MAR[21]                                                                                                          ; |CPU|MAR[21]                                                                                                     ; padout           ;
; |CPU|MAR[20]~output                                                                                                   ; |CPU|MAR[20]~output                                                                                              ; o                ;
; |CPU|MAR[20]                                                                                                          ; |CPU|MAR[20]                                                                                                     ; padout           ;
; |CPU|MAR[19]~output                                                                                                   ; |CPU|MAR[19]~output                                                                                              ; o                ;
; |CPU|MAR[19]                                                                                                          ; |CPU|MAR[19]                                                                                                     ; padout           ;
; |CPU|MAR[18]~output                                                                                                   ; |CPU|MAR[18]~output                                                                                              ; o                ;
; |CPU|MAR[18]                                                                                                          ; |CPU|MAR[18]                                                                                                     ; padout           ;
; |CPU|MAR[17]~output                                                                                                   ; |CPU|MAR[17]~output                                                                                              ; o                ;
; |CPU|MAR[17]                                                                                                          ; |CPU|MAR[17]                                                                                                     ; padout           ;
; |CPU|MAR[16]~output                                                                                                   ; |CPU|MAR[16]~output                                                                                              ; o                ;
; |CPU|MAR[16]                                                                                                          ; |CPU|MAR[16]                                                                                                     ; padout           ;
; |CPU|MAR[15]~output                                                                                                   ; |CPU|MAR[15]~output                                                                                              ; o                ;
; |CPU|MAR[15]                                                                                                          ; |CPU|MAR[15]                                                                                                     ; padout           ;
; |CPU|MAR[14]~output                                                                                                   ; |CPU|MAR[14]~output                                                                                              ; o                ;
; |CPU|MAR[14]                                                                                                          ; |CPU|MAR[14]                                                                                                     ; padout           ;
; |CPU|MAR[13]~output                                                                                                   ; |CPU|MAR[13]~output                                                                                              ; o                ;
; |CPU|MAR[13]                                                                                                          ; |CPU|MAR[13]                                                                                                     ; padout           ;
; |CPU|MAR[12]~output                                                                                                   ; |CPU|MAR[12]~output                                                                                              ; o                ;
; |CPU|MAR[12]                                                                                                          ; |CPU|MAR[12]                                                                                                     ; padout           ;
; |CPU|MAR[11]~output                                                                                                   ; |CPU|MAR[11]~output                                                                                              ; o                ;
; |CPU|MAR[11]                                                                                                          ; |CPU|MAR[11]                                                                                                     ; padout           ;
; |CPU|MAR[10]~output                                                                                                   ; |CPU|MAR[10]~output                                                                                              ; o                ;
; |CPU|MAR[10]                                                                                                          ; |CPU|MAR[10]                                                                                                     ; padout           ;
; |CPU|MAR[9]~output                                                                                                    ; |CPU|MAR[9]~output                                                                                               ; o                ;
; |CPU|MAR[9]                                                                                                           ; |CPU|MAR[9]                                                                                                      ; padout           ;
; |CPU|MAR[8]~output                                                                                                    ; |CPU|MAR[8]~output                                                                                               ; o                ;
; |CPU|MAR[8]                                                                                                           ; |CPU|MAR[8]                                                                                                      ; padout           ;
; |CPU|MAR[7]~output                                                                                                    ; |CPU|MAR[7]~output                                                                                               ; o                ;
; |CPU|MAR[7]                                                                                                           ; |CPU|MAR[7]                                                                                                      ; padout           ;
; |CPU|MAR[6]~output                                                                                                    ; |CPU|MAR[6]~output                                                                                               ; o                ;
; |CPU|MAR[6]                                                                                                           ; |CPU|MAR[6]                                                                                                      ; padout           ;
; |CPU|MAR[5]~output                                                                                                    ; |CPU|MAR[5]~output                                                                                               ; o                ;
; |CPU|MAR[5]                                                                                                           ; |CPU|MAR[5]                                                                                                      ; padout           ;
; |CPU|MAR[4]~output                                                                                                    ; |CPU|MAR[4]~output                                                                                               ; o                ;
; |CPU|MAR[4]                                                                                                           ; |CPU|MAR[4]                                                                                                      ; padout           ;
; |CPU|MAR[3]~output                                                                                                    ; |CPU|MAR[3]~output                                                                                               ; o                ;
; |CPU|MAR[3]                                                                                                           ; |CPU|MAR[3]                                                                                                      ; padout           ;
; |CPU|MAR[2]~output                                                                                                    ; |CPU|MAR[2]~output                                                                                               ; o                ;
; |CPU|MAR[2]                                                                                                           ; |CPU|MAR[2]                                                                                                      ; padout           ;
; |CPU|MAR[1]~output                                                                                                    ; |CPU|MAR[1]~output                                                                                               ; o                ;
; |CPU|MAR[1]                                                                                                           ; |CPU|MAR[1]                                                                                                      ; padout           ;
; |CPU|MAR[0]~output                                                                                                    ; |CPU|MAR[0]~output                                                                                               ; o                ;
; |CPU|MAR[0]                                                                                                           ; |CPU|MAR[0]                                                                                                      ; padout           ;
; |CPU|MDR_OUT[31]~output                                                                                               ; |CPU|MDR_OUT[31]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[31]                                                                                                      ; |CPU|MDR_OUT[31]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[30]~output                                                                                               ; |CPU|MDR_OUT[30]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[30]                                                                                                      ; |CPU|MDR_OUT[30]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[29]~output                                                                                               ; |CPU|MDR_OUT[29]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[29]                                                                                                      ; |CPU|MDR_OUT[29]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[28]~output                                                                                               ; |CPU|MDR_OUT[28]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[28]                                                                                                      ; |CPU|MDR_OUT[28]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[27]~output                                                                                               ; |CPU|MDR_OUT[27]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[27]                                                                                                      ; |CPU|MDR_OUT[27]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[26]~output                                                                                               ; |CPU|MDR_OUT[26]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[26]                                                                                                      ; |CPU|MDR_OUT[26]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[25]~output                                                                                               ; |CPU|MDR_OUT[25]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[25]                                                                                                      ; |CPU|MDR_OUT[25]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[24]~output                                                                                               ; |CPU|MDR_OUT[24]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[24]                                                                                                      ; |CPU|MDR_OUT[24]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[23]~output                                                                                               ; |CPU|MDR_OUT[23]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[23]                                                                                                      ; |CPU|MDR_OUT[23]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[22]~output                                                                                               ; |CPU|MDR_OUT[22]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[22]                                                                                                      ; |CPU|MDR_OUT[22]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[21]~output                                                                                               ; |CPU|MDR_OUT[21]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[21]                                                                                                      ; |CPU|MDR_OUT[21]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[20]~output                                                                                               ; |CPU|MDR_OUT[20]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[20]                                                                                                      ; |CPU|MDR_OUT[20]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[19]~output                                                                                               ; |CPU|MDR_OUT[19]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[19]                                                                                                      ; |CPU|MDR_OUT[19]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[18]~output                                                                                               ; |CPU|MDR_OUT[18]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[18]                                                                                                      ; |CPU|MDR_OUT[18]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[17]~output                                                                                               ; |CPU|MDR_OUT[17]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[17]                                                                                                      ; |CPU|MDR_OUT[17]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[16]~output                                                                                               ; |CPU|MDR_OUT[16]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[16]                                                                                                      ; |CPU|MDR_OUT[16]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[15]~output                                                                                               ; |CPU|MDR_OUT[15]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[15]                                                                                                      ; |CPU|MDR_OUT[15]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[14]~output                                                                                               ; |CPU|MDR_OUT[14]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[14]                                                                                                      ; |CPU|MDR_OUT[14]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[13]~output                                                                                               ; |CPU|MDR_OUT[13]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[13]                                                                                                      ; |CPU|MDR_OUT[13]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[12]~output                                                                                               ; |CPU|MDR_OUT[12]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[12]                                                                                                      ; |CPU|MDR_OUT[12]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[11]~output                                                                                               ; |CPU|MDR_OUT[11]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[11]                                                                                                      ; |CPU|MDR_OUT[11]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[10]~output                                                                                               ; |CPU|MDR_OUT[10]~output                                                                                          ; o                ;
; |CPU|MDR_OUT[10]                                                                                                      ; |CPU|MDR_OUT[10]                                                                                                 ; padout           ;
; |CPU|MDR_OUT[9]~output                                                                                                ; |CPU|MDR_OUT[9]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[9]                                                                                                       ; |CPU|MDR_OUT[9]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[8]~output                                                                                                ; |CPU|MDR_OUT[8]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[8]                                                                                                       ; |CPU|MDR_OUT[8]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[7]~output                                                                                                ; |CPU|MDR_OUT[7]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[7]                                                                                                       ; |CPU|MDR_OUT[7]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[6]~output                                                                                                ; |CPU|MDR_OUT[6]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[6]                                                                                                       ; |CPU|MDR_OUT[6]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[5]~output                                                                                                ; |CPU|MDR_OUT[5]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[5]                                                                                                       ; |CPU|MDR_OUT[5]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[4]~output                                                                                                ; |CPU|MDR_OUT[4]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[4]                                                                                                       ; |CPU|MDR_OUT[4]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[3]~output                                                                                                ; |CPU|MDR_OUT[3]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[3]                                                                                                       ; |CPU|MDR_OUT[3]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[2]~output                                                                                                ; |CPU|MDR_OUT[2]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[2]                                                                                                       ; |CPU|MDR_OUT[2]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[1]~output                                                                                                ; |CPU|MDR_OUT[1]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[1]                                                                                                       ; |CPU|MDR_OUT[1]                                                                                                  ; padout           ;
; |CPU|MDR_OUT[0]~output                                                                                                ; |CPU|MDR_OUT[0]~output                                                                                           ; o                ;
; |CPU|MDR_OUT[0]                                                                                                       ; |CPU|MDR_OUT[0]                                                                                                  ; padout           ;
; |CPU|MIR[35]~output                                                                                                   ; |CPU|MIR[35]~output                                                                                              ; o                ;
; |CPU|MIR[35]                                                                                                          ; |CPU|MIR[35]                                                                                                     ; padout           ;
; |CPU|MIR[34]~output                                                                                                   ; |CPU|MIR[34]~output                                                                                              ; o                ;
; |CPU|MIR[34]                                                                                                          ; |CPU|MIR[34]                                                                                                     ; padout           ;
; |CPU|MIR[33]~output                                                                                                   ; |CPU|MIR[33]~output                                                                                              ; o                ;
; |CPU|MIR[33]                                                                                                          ; |CPU|MIR[33]                                                                                                     ; padout           ;
; |CPU|MIR[32]~output                                                                                                   ; |CPU|MIR[32]~output                                                                                              ; o                ;
; |CPU|MIR[32]                                                                                                          ; |CPU|MIR[32]                                                                                                     ; padout           ;
; |CPU|MIR[31]~output                                                                                                   ; |CPU|MIR[31]~output                                                                                              ; o                ;
; |CPU|MIR[31]                                                                                                          ; |CPU|MIR[31]                                                                                                     ; padout           ;
; |CPU|MIR[30]~output                                                                                                   ; |CPU|MIR[30]~output                                                                                              ; o                ;
; |CPU|MIR[30]                                                                                                          ; |CPU|MIR[30]                                                                                                     ; padout           ;
; |CPU|MIR[29]~output                                                                                                   ; |CPU|MIR[29]~output                                                                                              ; o                ;
; |CPU|MIR[29]                                                                                                          ; |CPU|MIR[29]                                                                                                     ; padout           ;
; |CPU|MIR[27]~output                                                                                                   ; |CPU|MIR[27]~output                                                                                              ; o                ;
; |CPU|MIR[27]                                                                                                          ; |CPU|MIR[27]                                                                                                     ; padout           ;
; |CPU|MIR[25]~output                                                                                                   ; |CPU|MIR[25]~output                                                                                              ; o                ;
; |CPU|MIR[25]                                                                                                          ; |CPU|MIR[25]                                                                                                     ; padout           ;
; |CPU|MIR[24]~output                                                                                                   ; |CPU|MIR[24]~output                                                                                              ; o                ;
; |CPU|MIR[24]                                                                                                          ; |CPU|MIR[24]                                                                                                     ; padout           ;
; |CPU|MIR[23]~output                                                                                                   ; |CPU|MIR[23]~output                                                                                              ; o                ;
; |CPU|MIR[23]                                                                                                          ; |CPU|MIR[23]                                                                                                     ; padout           ;
; |CPU|MIR[22]~output                                                                                                   ; |CPU|MIR[22]~output                                                                                              ; o                ;
; |CPU|MIR[22]                                                                                                          ; |CPU|MIR[22]                                                                                                     ; padout           ;
; |CPU|MIR[19]~output                                                                                                   ; |CPU|MIR[19]~output                                                                                              ; o                ;
; |CPU|MIR[19]                                                                                                          ; |CPU|MIR[19]                                                                                                     ; padout           ;
; |CPU|MIR[17]~output                                                                                                   ; |CPU|MIR[17]~output                                                                                              ; o                ;
; |CPU|MIR[17]                                                                                                          ; |CPU|MIR[17]                                                                                                     ; padout           ;
; |CPU|MIR[15]~output                                                                                                   ; |CPU|MIR[15]~output                                                                                              ; o                ;
; |CPU|MIR[15]                                                                                                          ; |CPU|MIR[15]                                                                                                     ; padout           ;
; |CPU|MIR[14]~output                                                                                                   ; |CPU|MIR[14]~output                                                                                              ; o                ;
; |CPU|MIR[14]                                                                                                          ; |CPU|MIR[14]                                                                                                     ; padout           ;
; |CPU|MIR[13]~output                                                                                                   ; |CPU|MIR[13]~output                                                                                              ; o                ;
; |CPU|MIR[13]                                                                                                          ; |CPU|MIR[13]                                                                                                     ; padout           ;
; |CPU|MIR[12]~output                                                                                                   ; |CPU|MIR[12]~output                                                                                              ; o                ;
; |CPU|MIR[12]                                                                                                          ; |CPU|MIR[12]                                                                                                     ; padout           ;
; |CPU|MIR[11]~output                                                                                                   ; |CPU|MIR[11]~output                                                                                              ; o                ;
; |CPU|MIR[11]                                                                                                          ; |CPU|MIR[11]                                                                                                     ; padout           ;
; |CPU|MIR[10]~output                                                                                                   ; |CPU|MIR[10]~output                                                                                              ; o                ;
; |CPU|MIR[10]                                                                                                          ; |CPU|MIR[10]                                                                                                     ; padout           ;
; |CPU|MIR[8]~output                                                                                                    ; |CPU|MIR[8]~output                                                                                               ; o                ;
; |CPU|MIR[8]                                                                                                           ; |CPU|MIR[8]                                                                                                      ; padout           ;
; |CPU|MIR[7]~output                                                                                                    ; |CPU|MIR[7]~output                                                                                               ; o                ;
; |CPU|MIR[7]                                                                                                           ; |CPU|MIR[7]                                                                                                      ; padout           ;
; |CPU|MIR[6]~output                                                                                                    ; |CPU|MIR[6]~output                                                                                               ; o                ;
; |CPU|MIR[6]                                                                                                           ; |CPU|MIR[6]                                                                                                      ; padout           ;
; |CPU|MIR[5]~output                                                                                                    ; |CPU|MIR[5]~output                                                                                               ; o                ;
; |CPU|MIR[5]                                                                                                           ; |CPU|MIR[5]                                                                                                      ; padout           ;
; |CPU|MIR[3]~output                                                                                                    ; |CPU|MIR[3]~output                                                                                               ; o                ;
; |CPU|MIR[3]                                                                                                           ; |CPU|MIR[3]                                                                                                      ; padout           ;
; |CPU|MIR[2]~output                                                                                                    ; |CPU|MIR[2]~output                                                                                               ; o                ;
; |CPU|MIR[2]                                                                                                           ; |CPU|MIR[2]                                                                                                      ; padout           ;
; |CPU|MIR[1]~output                                                                                                    ; |CPU|MIR[1]~output                                                                                               ; o                ;
; |CPU|MIR[1]                                                                                                           ; |CPU|MIR[1]                                                                                                      ; padout           ;
; |CPU|MPC[8]~output                                                                                                    ; |CPU|MPC[8]~output                                                                                               ; o                ;
; |CPU|MPC[8]                                                                                                           ; |CPU|MPC[8]                                                                                                      ; padout           ;
; |CPU|PC[31]~output                                                                                                    ; |CPU|PC[31]~output                                                                                               ; o                ;
; |CPU|PC[31]                                                                                                           ; |CPU|PC[31]                                                                                                      ; padout           ;
; |CPU|PC[30]~output                                                                                                    ; |CPU|PC[30]~output                                                                                               ; o                ;
; |CPU|PC[30]                                                                                                           ; |CPU|PC[30]                                                                                                      ; padout           ;
; |CPU|PC[29]~output                                                                                                    ; |CPU|PC[29]~output                                                                                               ; o                ;
; |CPU|PC[29]                                                                                                           ; |CPU|PC[29]                                                                                                      ; padout           ;
; |CPU|PC[28]~output                                                                                                    ; |CPU|PC[28]~output                                                                                               ; o                ;
; |CPU|PC[28]                                                                                                           ; |CPU|PC[28]                                                                                                      ; padout           ;
; |CPU|PC[27]~output                                                                                                    ; |CPU|PC[27]~output                                                                                               ; o                ;
; |CPU|PC[27]                                                                                                           ; |CPU|PC[27]                                                                                                      ; padout           ;
; |CPU|PC[26]~output                                                                                                    ; |CPU|PC[26]~output                                                                                               ; o                ;
; |CPU|PC[26]                                                                                                           ; |CPU|PC[26]                                                                                                      ; padout           ;
; |CPU|PC[25]~output                                                                                                    ; |CPU|PC[25]~output                                                                                               ; o                ;
; |CPU|PC[25]                                                                                                           ; |CPU|PC[25]                                                                                                      ; padout           ;
; |CPU|PC[24]~output                                                                                                    ; |CPU|PC[24]~output                                                                                               ; o                ;
; |CPU|PC[24]                                                                                                           ; |CPU|PC[24]                                                                                                      ; padout           ;
; |CPU|PC[23]~output                                                                                                    ; |CPU|PC[23]~output                                                                                               ; o                ;
; |CPU|PC[23]                                                                                                           ; |CPU|PC[23]                                                                                                      ; padout           ;
; |CPU|PC[22]~output                                                                                                    ; |CPU|PC[22]~output                                                                                               ; o                ;
; |CPU|PC[22]                                                                                                           ; |CPU|PC[22]                                                                                                      ; padout           ;
; |CPU|PC[21]~output                                                                                                    ; |CPU|PC[21]~output                                                                                               ; o                ;
; |CPU|PC[21]                                                                                                           ; |CPU|PC[21]                                                                                                      ; padout           ;
; |CPU|PC[20]~output                                                                                                    ; |CPU|PC[20]~output                                                                                               ; o                ;
; |CPU|PC[20]                                                                                                           ; |CPU|PC[20]                                                                                                      ; padout           ;
; |CPU|PC[19]~output                                                                                                    ; |CPU|PC[19]~output                                                                                               ; o                ;
; |CPU|PC[19]                                                                                                           ; |CPU|PC[19]                                                                                                      ; padout           ;
; |CPU|PC[18]~output                                                                                                    ; |CPU|PC[18]~output                                                                                               ; o                ;
; |CPU|PC[18]                                                                                                           ; |CPU|PC[18]                                                                                                      ; padout           ;
; |CPU|PC[17]~output                                                                                                    ; |CPU|PC[17]~output                                                                                               ; o                ;
; |CPU|PC[17]                                                                                                           ; |CPU|PC[17]                                                                                                      ; padout           ;
; |CPU|PC[16]~output                                                                                                    ; |CPU|PC[16]~output                                                                                               ; o                ;
; |CPU|PC[16]                                                                                                           ; |CPU|PC[16]                                                                                                      ; padout           ;
; |CPU|PC[15]~output                                                                                                    ; |CPU|PC[15]~output                                                                                               ; o                ;
; |CPU|PC[15]                                                                                                           ; |CPU|PC[15]                                                                                                      ; padout           ;
; |CPU|PC[14]~output                                                                                                    ; |CPU|PC[14]~output                                                                                               ; o                ;
; |CPU|PC[14]                                                                                                           ; |CPU|PC[14]                                                                                                      ; padout           ;
; |CPU|PC[13]~output                                                                                                    ; |CPU|PC[13]~output                                                                                               ; o                ;
; |CPU|PC[13]                                                                                                           ; |CPU|PC[13]                                                                                                      ; padout           ;
; |CPU|PC[12]~output                                                                                                    ; |CPU|PC[12]~output                                                                                               ; o                ;
; |CPU|PC[12]                                                                                                           ; |CPU|PC[12]                                                                                                      ; padout           ;
; |CPU|PC[11]~output                                                                                                    ; |CPU|PC[11]~output                                                                                               ; o                ;
; |CPU|PC[11]                                                                                                           ; |CPU|PC[11]                                                                                                      ; padout           ;
; |CPU|PC[10]~output                                                                                                    ; |CPU|PC[10]~output                                                                                               ; o                ;
; |CPU|PC[10]                                                                                                           ; |CPU|PC[10]                                                                                                      ; padout           ;
; |CPU|PC[9]~output                                                                                                     ; |CPU|PC[9]~output                                                                                                ; o                ;
; |CPU|PC[9]                                                                                                            ; |CPU|PC[9]                                                                                                       ; padout           ;
; |CPU|PC[8]~output                                                                                                     ; |CPU|PC[8]~output                                                                                                ; o                ;
; |CPU|PC[8]                                                                                                            ; |CPU|PC[8]                                                                                                       ; padout           ;
; |CPU|PC[7]~output                                                                                                     ; |CPU|PC[7]~output                                                                                                ; o                ;
; |CPU|PC[7]                                                                                                            ; |CPU|PC[7]                                                                                                       ; padout           ;
; |CPU|PC[6]~output                                                                                                     ; |CPU|PC[6]~output                                                                                                ; o                ;
; |CPU|PC[6]                                                                                                            ; |CPU|PC[6]                                                                                                       ; padout           ;
; |CPU|PC[5]~output                                                                                                     ; |CPU|PC[5]~output                                                                                                ; o                ;
; |CPU|PC[5]                                                                                                            ; |CPU|PC[5]                                                                                                       ; padout           ;
; |CPU|PC[4]~output                                                                                                     ; |CPU|PC[4]~output                                                                                                ; o                ;
; |CPU|PC[4]                                                                                                            ; |CPU|PC[4]                                                                                                       ; padout           ;
; |CPU|PC[3]~output                                                                                                     ; |CPU|PC[3]~output                                                                                                ; o                ;
; |CPU|PC[3]                                                                                                            ; |CPU|PC[3]                                                                                                       ; padout           ;
; |CPU|LOAD~input                                                                                                       ; |CPU|LOAD~input                                                                                                  ; o                ;
; |CPU|LOAD                                                                                                             ; |CPU|LOAD                                                                                                        ; padout           ;
; |CPU|MBR_IN[7]~input                                                                                                  ; |CPU|MBR_IN[7]~input                                                                                             ; o                ;
; |CPU|MBR_IN[7]                                                                                                        ; |CPU|MBR_IN[7]                                                                                                   ; padout           ;
; |CPU|MDR_IN[31]~input                                                                                                 ; |CPU|MDR_IN[31]~input                                                                                            ; o                ;
; |CPU|MDR_IN[31]                                                                                                       ; |CPU|MDR_IN[31]                                                                                                  ; padout           ;
; |CPU|MDR_IN[30]~input                                                                                                 ; |CPU|MDR_IN[30]~input                                                                                            ; o                ;
; |CPU|MDR_IN[30]                                                                                                       ; |CPU|MDR_IN[30]                                                                                                  ; padout           ;
; |CPU|MDR_IN[29]~input                                                                                                 ; |CPU|MDR_IN[29]~input                                                                                            ; o                ;
; |CPU|MDR_IN[29]                                                                                                       ; |CPU|MDR_IN[29]                                                                                                  ; padout           ;
; |CPU|MDR_IN[28]~input                                                                                                 ; |CPU|MDR_IN[28]~input                                                                                            ; o                ;
; |CPU|MDR_IN[28]                                                                                                       ; |CPU|MDR_IN[28]                                                                                                  ; padout           ;
; |CPU|MDR_IN[27]~input                                                                                                 ; |CPU|MDR_IN[27]~input                                                                                            ; o                ;
; |CPU|MDR_IN[27]                                                                                                       ; |CPU|MDR_IN[27]                                                                                                  ; padout           ;
; |CPU|MDR_IN[26]~input                                                                                                 ; |CPU|MDR_IN[26]~input                                                                                            ; o                ;
; |CPU|MDR_IN[26]                                                                                                       ; |CPU|MDR_IN[26]                                                                                                  ; padout           ;
; |CPU|MDR_IN[25]~input                                                                                                 ; |CPU|MDR_IN[25]~input                                                                                            ; o                ;
; |CPU|MDR_IN[25]                                                                                                       ; |CPU|MDR_IN[25]                                                                                                  ; padout           ;
; |CPU|MDR_IN[24]~input                                                                                                 ; |CPU|MDR_IN[24]~input                                                                                            ; o                ;
; |CPU|MDR_IN[24]                                                                                                       ; |CPU|MDR_IN[24]                                                                                                  ; padout           ;
; |CPU|MDR_IN[23]~input                                                                                                 ; |CPU|MDR_IN[23]~input                                                                                            ; o                ;
; |CPU|MDR_IN[23]                                                                                                       ; |CPU|MDR_IN[23]                                                                                                  ; padout           ;
; |CPU|MDR_IN[22]~input                                                                                                 ; |CPU|MDR_IN[22]~input                                                                                            ; o                ;
; |CPU|MDR_IN[22]                                                                                                       ; |CPU|MDR_IN[22]                                                                                                  ; padout           ;
; |CPU|MDR_IN[18]~input                                                                                                 ; |CPU|MDR_IN[18]~input                                                                                            ; o                ;
; |CPU|MDR_IN[18]                                                                                                       ; |CPU|MDR_IN[18]                                                                                                  ; padout           ;
; |CPU|MDR_IN[17]~input                                                                                                 ; |CPU|MDR_IN[17]~input                                                                                            ; o                ;
; |CPU|MDR_IN[17]                                                                                                       ; |CPU|MDR_IN[17]                                                                                                  ; padout           ;
; |CPU|MDR_IN[16]~input                                                                                                 ; |CPU|MDR_IN[16]~input                                                                                            ; o                ;
; |CPU|MDR_IN[16]                                                                                                       ; |CPU|MDR_IN[16]                                                                                                  ; padout           ;
; |CPU|MDR_IN[15]~input                                                                                                 ; |CPU|MDR_IN[15]~input                                                                                            ; o                ;
; |CPU|MDR_IN[15]                                                                                                       ; |CPU|MDR_IN[15]                                                                                                  ; padout           ;
; |CPU|MDR_IN[14]~input                                                                                                 ; |CPU|MDR_IN[14]~input                                                                                            ; o                ;
; |CPU|MDR_IN[14]                                                                                                       ; |CPU|MDR_IN[14]                                                                                                  ; padout           ;
; |CPU|MDR_IN[13]~input                                                                                                 ; |CPU|MDR_IN[13]~input                                                                                            ; o                ;
; |CPU|MDR_IN[13]                                                                                                       ; |CPU|MDR_IN[13]                                                                                                  ; padout           ;
; |CPU|MDR_IN[12]~input                                                                                                 ; |CPU|MDR_IN[12]~input                                                                                            ; o                ;
; |CPU|MDR_IN[12]                                                                                                       ; |CPU|MDR_IN[12]                                                                                                  ; padout           ;
; |CPU|MDR_IN[11]~input                                                                                                 ; |CPU|MDR_IN[11]~input                                                                                            ; o                ;
; |CPU|MDR_IN[11]                                                                                                       ; |CPU|MDR_IN[11]                                                                                                  ; padout           ;
; |CPU|MDR_IN[10]~input                                                                                                 ; |CPU|MDR_IN[10]~input                                                                                            ; o                ;
; |CPU|MDR_IN[10]                                                                                                       ; |CPU|MDR_IN[10]                                                                                                  ; padout           ;
; |CPU|MDR_IN[9]~input                                                                                                  ; |CPU|MDR_IN[9]~input                                                                                             ; o                ;
; |CPU|MDR_IN[9]                                                                                                        ; |CPU|MDR_IN[9]                                                                                                   ; padout           ;
; |CPU|MDR_IN[8]~input                                                                                                  ; |CPU|MDR_IN[8]~input                                                                                             ; o                ;
; |CPU|MDR_IN[8]                                                                                                        ; |CPU|MDR_IN[8]                                                                                                   ; padout           ;
; |CPU|MDR_IN[7]~input                                                                                                  ; |CPU|MDR_IN[7]~input                                                                                             ; o                ;
; |CPU|MDR_IN[7]                                                                                                        ; |CPU|MDR_IN[7]                                                                                                   ; padout           ;
; |CPU|MBR_IN[6]~input                                                                                                  ; |CPU|MBR_IN[6]~input                                                                                             ; o                ;
; |CPU|MBR_IN[6]                                                                                                        ; |CPU|MBR_IN[6]                                                                                                   ; padout           ;
; |CPU|MDR_IN[6]~input                                                                                                  ; |CPU|MDR_IN[6]~input                                                                                             ; o                ;
; |CPU|MDR_IN[6]                                                                                                        ; |CPU|MDR_IN[6]                                                                                                   ; padout           ;
; |CPU|MBR_IN[5]~input                                                                                                  ; |CPU|MBR_IN[5]~input                                                                                             ; o                ;
; |CPU|MBR_IN[5]                                                                                                        ; |CPU|MBR_IN[5]                                                                                                   ; padout           ;
; |CPU|MDR_IN[5]~input                                                                                                  ; |CPU|MDR_IN[5]~input                                                                                             ; o                ;
; |CPU|MDR_IN[5]                                                                                                        ; |CPU|MDR_IN[5]                                                                                                   ; padout           ;
; |CPU|MBR_IN[4]~input                                                                                                  ; |CPU|MBR_IN[4]~input                                                                                             ; o                ;
; |CPU|MBR_IN[4]                                                                                                        ; |CPU|MBR_IN[4]                                                                                                   ; padout           ;
; |CPU|MDR_IN[4]~input                                                                                                  ; |CPU|MDR_IN[4]~input                                                                                             ; o                ;
; |CPU|MDR_IN[4]                                                                                                        ; |CPU|MDR_IN[4]                                                                                                   ; padout           ;
; |CPU|MBR_IN[3]~input                                                                                                  ; |CPU|MBR_IN[3]~input                                                                                             ; o                ;
; |CPU|MBR_IN[3]                                                                                                        ; |CPU|MBR_IN[3]                                                                                                   ; padout           ;
; |CPU|MDR_IN[3]~input                                                                                                  ; |CPU|MDR_IN[3]~input                                                                                             ; o                ;
; |CPU|MDR_IN[3]                                                                                                        ; |CPU|MDR_IN[3]                                                                                                   ; padout           ;
; |CPU|MBR_IN[2]~input                                                                                                  ; |CPU|MBR_IN[2]~input                                                                                             ; o                ;
; |CPU|MBR_IN[2]                                                                                                        ; |CPU|MBR_IN[2]                                                                                                   ; padout           ;
; |CPU|MDR_IN[2]~input                                                                                                  ; |CPU|MDR_IN[2]~input                                                                                             ; o                ;
; |CPU|MDR_IN[2]                                                                                                        ; |CPU|MDR_IN[2]                                                                                                   ; padout           ;
; |CPU|MBR_IN[1]~input                                                                                                  ; |CPU|MBR_IN[1]~input                                                                                             ; o                ;
; |CPU|MBR_IN[1]                                                                                                        ; |CPU|MBR_IN[1]                                                                                                   ; padout           ;
; |CPU|MDR_IN[1]~input                                                                                                  ; |CPU|MDR_IN[1]~input                                                                                             ; o                ;
; |CPU|MDR_IN[1]                                                                                                        ; |CPU|MDR_IN[1]                                                                                                   ; padout           ;
; |CPU|MBR_IN[0]~input                                                                                                  ; |CPU|MBR_IN[0]~input                                                                                             ; o                ;
; |CPU|MBR_IN[0]                                                                                                        ; |CPU|MBR_IN[0]                                                                                                   ; padout           ;
; |CPU|MDR_IN[0]~input                                                                                                  ; |CPU|MDR_IN[0]~input                                                                                             ; o                ;
; |CPU|MDR_IN[0]                                                                                                        ; |CPU|MDR_IN[0]                                                                                                   ; padout           ;
; |CPU|MDR_IN[21]~input                                                                                                 ; |CPU|MDR_IN[21]~input                                                                                            ; o                ;
; |CPU|MDR_IN[21]                                                                                                       ; |CPU|MDR_IN[21]                                                                                                  ; padout           ;
; |CPU|MDR_IN[20]~input                                                                                                 ; |CPU|MDR_IN[20]~input                                                                                            ; o                ;
; |CPU|MDR_IN[20]                                                                                                       ; |CPU|MDR_IN[20]                                                                                                  ; padout           ;
; |CPU|MDR_IN[19]~input                                                                                                 ; |CPU|MDR_IN[19]~input                                                                                            ; o                ;
; |CPU|MDR_IN[19]                                                                                                       ; |CPU|MDR_IN[19]                                                                                                  ; padout           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                        ; |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |CPU|LOAD~inputclkctrl                                                                                                ; |CPU|LOAD~inputclkctrl                                                                                           ; outclk           ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1~feeder                       ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1~feeder                  ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                     ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                             ; |CPU|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                        ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 16:33:20 2024
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "C:/Users/Bruno/Documents/MIC-1/MIC-1/CPU_wide_iload.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "LOADN" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "MBR_OUT[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_ADDR[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_OUT[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PROG_MEM_IN[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_write_enable" in design.
Warning (328012): Can't find signal in vector source file for input pin "|CPU|LOAD"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[7]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[31]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[30]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[29]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[28]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[27]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[26]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[25]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[24]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[23]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[22]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[18]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[17]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[16]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[15]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[14]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[13]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[12]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[11]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[10]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[9]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[8]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[7]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[6]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[6]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[5]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[5]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[4]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[4]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[3]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[3]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[2]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[2]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[1]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[1]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MBR_IN[0]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[0]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[21]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[20]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|MDR_IN[19]"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst
    Info (328055): Register: |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst
    Info (328055): Register: |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst
    Info (328055): Register: |CPU|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3
    Info (328055): Register: |CPU|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      33.59 %
Info (328052): Number of transitions in simulation is 12032
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 4485 megabytes
    Info: Processing ended: Sun Dec 08 16:33:21 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


