

================================================================
== Synthesis Summary Report of 'nlms_module_1tap'
================================================================
+ General Information: 
    * Date:           Sun Nov 17 22:38:59 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        adaptive_filter
    * Solution:       nlms_1tap (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |           |             |             |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |      FF     |     LUT     | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |+ nlms_module_1tap  |    II|  0.06|       82|  410.000|         -|       15|     -|  yes(flp)|     -|  134 (60%)|  19656 (18%)|  13830 (25%)|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| aux_in    | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| main_in   | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| output_r  |               | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| mu        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------------------------------------------------------------------+
| Argument | Direction | Datatype                                                                                |
+----------+-----------+-----------------------------------------------------------------------------------------+
| main_in  | in        | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
| aux_in   | in        | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
| output   | out       | stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>& |
| mu       | in        | ap_ufixed<32, 0, AP_TRN, AP_SAT, 0>                                                     |
+----------+-----------+-----------------------------------------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------+-----------+
| Argument | HW Name | HW Type   |
+----------+---------+-----------+
| main_in  | main_in | interface |
| aux_in   | aux_in  | interface |
| output   | N/A     | N/A       |
| mu       | mu      | port      |
+----------+---------+-----------+


================================================================
== M_AXI Burst Information
================================================================

