{
    "DESIGN_NAME": "register",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 30.0,
    "DESIGN_IS_CORE": false,
    
    "RT_MAX_LAYER": "met4"
}
