# CMOS-Full-Adder-180nm-Technology-and-PTL-Logic
* Implementation of Full Adder using CMOS logic with delay minimization 
    a. Delay analysis by Logical effort method and analysing for least delay.
    b. Implementing Full Adder with Pass Transistor Logic by RC Delay model.
    c. Comapiring delay of CMOS logic with PTL Logic
* LT Spice -- Level 3 Spice Implementation - 180nm Technology
