rc file Version 1.0

[Design]
COMPILE_PATH=/u/nivedita/Fourth_term/ece560_f24_group6/formal/run
VCS_HOME=/pkgs/synopsys/current/vc_static/vcs-mx
VERDI_HOME=/pkgs/synopsys/current/vc_static/verdi
SystemC=FALSE
UUM=FALSE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
ENV="SYNOPSYS_SIM_SETUP=/u/nivedita/Fourth_term/ece560_f24_group6/formal/run/vcst_rtdb/.internal/design/synopsys_sim.setup" 
TOP=i2c_top 
ELAB=TRUE
COMMON_ELAB=TRUE
SIMV_WRAPPER=FALSE
[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb=common_elab 
