-include $WORKAREA/src/val/tof/hcw_enqtrf_hqmproc_test/hcw_enqtrf_hqmproc_test.to
-dirtag scen7_smk02_long_highrate
-simv_args
  +hqmproc_batch_disable=1
  +hqmproc_sel=1
  +hqmproc_alltrf_sel=0
  +has_hcw_qpri_weight1=0
  +has_hcw_qpri_weight2=0
  +has_hcw_qpri_weight3=0
  +has_hcw_qpri_weight4=0
  +has_hcw_qpri_weight5=0
  +has_hcw_qpri_weight6=0
  +has_hcw_qpri_weight7=0
  +LDB_PP0_TRF_ENA=1
  +LDB_PP0_Q0_NUM_HCW=2048
  +LDB_PP0_QTYPE=QATM
  +LDB_PP0_QID=0
  +LDB_PP0_TRF_NEWDELAY_MIN=0 
  +LDB_PP0_TRF_NEWDELAY_MAX=0   
  +LDB_PP0_TRF_DELAY_MIN=0 
  +LDB_PP0_TRF_DELAY_MAX=0
  +LDB_PP0_HCW_DELAY=0
  +LDB_PP0_TRF_QID_SELMODE=0
  +ldbpp0_qidin=0
  +LDB_PP1_TRF_ENA=1
  +LDB_PP1_Q0_NUM_HCW=2048
  +LDB_PP1_QTYPE=QATM
  +LDB_PP1_QID=1                     
  +LDB_PP1_LOCKID=1
  +LDB_PP1_TRF_NEWDELAY_MIN=5 
  +LDB_PP1_TRF_NEWDELAY_MAX=5   
  +LDB_PP1_HCW_DELAY=8
  +LDB_PP1_TRF_DELAY_MIN=1 
  +LDB_PP1_TRF_DELAY_MAX=1
  +LDB_PP1_RTNCMPCTRL_SELMODE=1
  +LDB_PP1_RTNCMPCTRL_NUM=1
  +LDB_PP1_RTNTOKCTRL_SELMODE=5
  +LDB_PP1_RTNTOKCTRL_NUM=1
  +LDB_PP1_RTNTOKCTRL_THRESHOLD=0 ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
  +LDB_PP1_TRFCTRL_SELMODE=5 #5: RENQ always                               
  +LDB_PP1_ENQCTRL_SELMODE=3 #3: streaming scenario 2/7 support
  +LDB_PP2_TRF_ENA=1
  +LDB_PP2_Q0_NUM_HCW=2048
  +LDB_PP2_QTYPE=QATM
  +LDB_PP2_QID=2                     
  +LDB_PP2_LOCKID=2
  +LDB_PP2_TRF_NEWDELAY_MIN=5 
  +LDB_PP2_TRF_NEWDELAY_MAX=5   
  +LDB_PP2_HCW_DELAY=8
  +LDB_PP2_TRF_DELAY_MIN=1 
  +LDB_PP2_TRF_DELAY_MAX=1
  +LDB_PP2_RTNCMPCTRL_SELMODE=1
  +LDB_PP2_RTNCMPCTRL_NUM=1
  +LDB_PP2_RTNTOKCTRL_SELMODE=5
  +LDB_PP2_RTNTOKCTRL_NUM=1
  +LDB_PP2_RTNTOKCTRL_THRESHOLD=0 ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
  +LDB_PP2_TRFCTRL_SELMODE=5 #5: RENQ always                               
  +LDB_PP2_ENQCTRL_SELMODE=3 #3: streaming scenario 2/7 support
  +LDB_PP3_TRF_ENA=1
  +LDB_PP3_Q0_NUM_HCW=2048
  +LDB_PP3_QTYPE=QATM
  +LDB_PP3_QID=3                     
  +LDB_PP3_LOCKID=3
  +LDB_PP3_TRF_NEWDELAY_MIN=5 
  +LDB_PP3_TRF_NEWDELAY_MAX=5   
  +LDB_PP3_HCW_DELAY=8
  +LDB_PP3_TRF_DELAY_MIN=1 
  +LDB_PP3_TRF_DELAY_MAX=1
  +LDB_PP3_RTNCMPCTRL_SELMODE=1
  +LDB_PP3_RTNCMPCTRL_NUM=1
  +LDB_PP3_RTNTOKCTRL_SELMODE=5
  +LDB_PP3_RTNTOKCTRL_NUM=1
  +LDB_PP3_RTNTOKCTRL_THRESHOLD=0 ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
  +LDB_PP3_TRFCTRL_SELMODE=5 #5: RENQ always                               
  +LDB_PP3_ENQCTRL_SELMODE=3 #3: streaming scenario 2/7 support
  +LDB_PP4_TRF_ENA=1
  +LDB_PP4_Q0_NUM_HCW=2048
  +LDB_PP4_QTYPE=QATM
  +LDB_PP4_QID=4                     
  +LDB_PP4_LOCKID=4
  +LDB_PP4_TRF_NEWDELAY_MIN=5 
  +LDB_PP4_TRF_NEWDELAY_MAX=5   
  +LDB_PP4_HCW_DELAY=8
  +LDB_PP4_TRF_DELAY_MIN=1 
  +LDB_PP4_TRF_DELAY_MAX=1
  +LDB_PP4_RTNCMPCTRL_SELMODE=1
  +LDB_PP4_RTNCMPCTRL_NUM=1
  +LDB_PP4_RTNTOKCTRL_SELMODE=5
  +LDB_PP4_RTNTOKCTRL_NUM=1
  +LDB_PP4_RTNTOKCTRL_THRESHOLD=0 ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
  +LDB_PP4_TRFCTRL_SELMODE=5 #5: RENQ always                               
  +LDB_PP4_ENQCTRL_SELMODE=3 #3: streaming scenario 2/7 support
  +LDB_PP5_TRF_ENA=1
  +LDB_PP5_Q0_NUM_HCW=2048
  +LDB_PP5_QTYPE=QATM
  +LDB_PP5_QID=5                     
  +LDB_PP5_LOCKID=5
  +LDB_PP5_TRF_NEWDELAY_MIN=5 
  +LDB_PP5_TRF_NEWDELAY_MAX=5   
  +LDB_PP5_HCW_DELAY=8
  +LDB_PP5_TRF_DELAY_MIN=1 
  +LDB_PP5_TRF_DELAY_MAX=1
  +LDB_PP5_RTNCMPCTRL_SELMODE=1
  +LDB_PP5_RTNCMPCTRL_NUM=1
  +LDB_PP5_RTNTOKCTRL_SELMODE=5
  +LDB_PP5_RTNTOKCTRL_NUM=1
  +LDB_PP5_RTNTOKCTRL_THRESHOLD=0 ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
  +LDB_PP5_TRFCTRL_SELMODE=5 #5: RENQ always                               
  +LDB_PP5_ENQCTRL_SELMODE=3 #3: streaming scenario 2/7 support
  +LDB_PP6_TRF_ENA=1 
  +LDB_PP6_Q0_NUM_HCW=0  
  +LDB_PP6_RTNTOKCTRL_SELMODE=5
  +LDB_PP6_RTNTOKCTRL_NUM=64
  +ldbpp6_trf_scen2=1  
  +ldbpp6_wait2st_num=3000     
-simv_args-
