// Seed: 740454991
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
    , id_3
);
  assign id_1 = id_0 ? id_3 : id_0;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  type_0 id_4 (
      .id_0(id_0),
      .id_1(1'b0),
      .id_2(1'h0),
      .id_3(id_2),
      .id_4(1),
      .id_5(1 - 1),
      .id_6
  );
  logic id_5;
  logic id_6;
endmodule
