[12/18 12:37:18      0s] 
[12/18 12:37:18      0s] Cadence Innovus(TM) Implementation System.
[12/18 12:37:18      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/18 12:37:18      0s] 
[12/18 12:37:18      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[12/18 12:37:18      0s] Options:	-file place_route.tcl 
[12/18 12:37:18      0s] Date:		Thu Dec 18 12:37:18 2025
[12/18 12:37:18      0s] Host:		pc231.ee.hacettepe.edu.tr (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz 12288KB)
[12/18 12:37:18      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/18 12:37:18      0s] 
[12/18 12:37:18      0s] License:
[12/18 12:37:18      0s] 		[12:37:18.377265] Configured Lic search path (21.01-s002): 5280@193.140.221.209

[12/18 12:37:18      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/18 12:37:18      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/18 12:37:28      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:37:30     11s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[12/18 12:37:30     11s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:37:30     11s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/18 12:37:30     11s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/18 12:37:30     11s] @(#)CDS: CPE v21.15-s076
[12/18 12:37:30     11s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/18 12:37:30     11s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/18 12:37:30     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/18 12:37:30     11s] @(#)CDS: RCDB 11.15.0
[12/18 12:37:30     11s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/18 12:37:30     11s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/18 12:37:30     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28794_pc231.ee.hacettepe.edu.tr_Student3_FWcpBV.

[12/18 12:37:30     11s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/18 12:37:31     13s] 
[12/18 12:37:31     13s] **INFO:  MMMC transition support version v31-84 
[12/18 12:37:31     13s] 
[12/18 12:37:31     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/18 12:37:31     13s] <CMD> suppressMessage ENCEXT-2799
[12/18 12:37:32     13s] <CMD> getVersion
[12/18 12:37:32     13s] [INFO] Loading PVS 23.10 fill procedures
[12/18 12:37:32     13s] Sourcing file "place_route.tcl" ...
[12/18 12:37:32     13s] <CMD> set init_lef_file {../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef}
[12/18 12:37:32     13s] <CMD> set init_verilog outputs/core_netlist.v
[12/18 12:37:32     13s] <CMD> set init_top_cell custom_riscv_core
[12/18 12:37:32     13s] <CMD> set init_pwr_net VDD
[12/18 12:37:32     13s] <CMD> set init_gnd_net VSS
[12/18 12:37:32     13s] <CMD> set init_mmmc_file mmmc.tcl
[12/18 12:37:32     13s] <CMD> init_design
[12/18 12:37:32     13s] #% Begin Load MMMC data ... (date=12/18 12:37:32, mem=798.6M)
[12/18 12:37:32     13s] <CMD> set init_mmmc_file mmmc_simple.tcl
[12/18 12:37:32     13s] <CMD> init_design
[12/18 12:37:32     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:37:32     13s] % Begin Load MMMC data ... (date=12/18 12:37:32, mem=798.6M)
[12/18 12:37:32     13s] % End Load MMMC data ... (date=12/18 12:37:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.6M, current mem=799.6M)
[12/18 12:37:32     13s] 
[12/18 12:37:32     13s] Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ...
[12/18 12:37:32     13s] 
[12/18 12:37:32     13s] Loading LEF file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[12/18 12:37:32     13s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[12/18 12:37:32     13s] The NOWIREEXTENSIONATPIN statement will be ignored. See file ../pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[12/18 12:37:32     13s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[12/18 12:37:32     13s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/18 12:37:32     13s] Set DBUPerIGU to M1 pitch 460.
[12/18 12:37:32     13s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probec_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:37:32     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:37:32     13s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probe_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:37:32     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:37:32     13s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__macro_sparecell' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:37:32     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:37:32     13s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:37:32     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:37:32     13s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 12:37:32     13s] Type 'man IMPLF-201' for more detail.
[12/18 12:37:32     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/18 12:37:32     13s] Loading view definition file from mmmc_simple.tcl
[12/18 12:37:32     13s] Reading SINGLE_LIB timing library '/home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' ...
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/Student3/Documents/Masaustu/FurkanEmir/RV32IMZ/distribution/rv32im_core_only/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[12/18 12:37:32     13s] Read 428 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[12/18 12:37:32     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=866.4M, current mem=816.3M)
[12/18 12:37:32     13s] *** End library_loading (cpu=0.01min, real=0.00min, mem=20.5M, fe_cpu=0.23min, fe_real=0.23min, fe_mem=1023.3M) ***
[12/18 12:37:32     13s] % Begin Load netlist data ... (date=12/18 12:37:32, mem=816.3M)
[12/18 12:37:32     13s] *** Begin netlist parsing (mem=1023.3M) ***
[12/18 12:37:32     13s] Created 428 new cells from 1 timing libraries.
[12/18 12:37:32     13s] Reading netlist ...
[12/18 12:37:32     13s] Backslashed names will retain backslash and a trailing blank character.
[12/18 12:37:32     13s] Reading verilog netlist 'outputs/core_netlist.v'
[12/18 12:37:32     13s] 
[12/18 12:37:32     13s] *** Memory Usage v#1 (Current mem = 1026.301M, initial mem = 476.027M) ***
[12/18 12:37:32     13s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1026.3M) ***
[12/18 12:37:32     13s] % End Load netlist data ... (date=12/18 12:37:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.7M, current mem=826.7M)
[12/18 12:37:32     13s] Set top cell to custom_riscv_core.
[12/18 12:37:32     13s] Hooked 428 DB cells to tlib cells.
[12/18 12:37:32     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=831.0M, current mem=831.0M)
[12/18 12:37:32     13s] Starting recursive module instantiation check.
[12/18 12:37:32     13s] No recursion found.
[12/18 12:37:32     13s] Building hierarchical netlist for Cell custom_riscv_core ...
[12/18 12:37:32     13s] *** Netlist is unique.
[12/18 12:37:32     13s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[12/18 12:37:32     13s] ** info: there are 438 modules.
[12/18 12:37:32     13s] ** info: there are 11035 stdCell insts.
[12/18 12:37:33     13s] 
[12/18 12:37:33     13s] *** Memory Usage v#1 (Current mem = 1083.227M, initial mem = 476.027M) ***
[12/18 12:37:33     13s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[12/18 12:37:33     13s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[12/18 12:37:33     13s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[12/18 12:37:33     13s] Start create_tracks
[12/18 12:37:33     13s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[12/18 12:37:33     13s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[12/18 12:37:33     13s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[12/18 12:37:33     14s] Extraction setup Started 
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] Trim Metal Layers:
[12/18 12:37:33     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 12:37:33     14s] Type 'man IMPEXT-2773' for more detail.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 12:37:33     14s] Summary of Active RC-Corners : 
[12/18 12:37:33     14s]  
[12/18 12:37:33     14s]  Analysis View: SINGLE_VIEW
[12/18 12:37:33     14s]     RC-Corner Name        : default_rc_corner
[12/18 12:37:33     14s]     RC-Corner Index       : 0
[12/18 12:37:33     14s]     RC-Corner Temperature : 25 Celsius
[12/18 12:37:33     14s]     RC-Corner Cap Table   : ''
[12/18 12:37:33     14s]     RC-Corner PreRoute Res Factor         : 1
[12/18 12:37:33     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/18 12:37:33     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/18 12:37:33     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/18 12:37:33     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/18 12:37:33     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/18 12:37:33     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/18 12:37:33     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/18 12:37:33     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/18 12:37:33     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] Trim Metal Layers:
[12/18 12:37:33     14s] LayerId::1 widthSet size::1
[12/18 12:37:33     14s] LayerId::2 widthSet size::1
[12/18 12:37:33     14s] LayerId::3 widthSet size::1
[12/18 12:37:33     14s] LayerId::4 widthSet size::1
[12/18 12:37:33     14s] LayerId::5 widthSet size::1
[12/18 12:37:33     14s] LayerId::6 widthSet size::1
[12/18 12:37:33     14s] Updating RC grid for preRoute extraction ...
[12/18 12:37:33     14s] eee: pegSigSF::1.070000
[12/18 12:37:33     14s] Initializing multi-corner resistance tables ...
[12/18 12:37:33     14s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:37:33     14s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:37:33     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.396600 newSi=0.000000 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:37:33     14s] *Info: initialize multi-corner CTS.
[12/18 12:37:33     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1095.7M, current mem=860.7M)
[12/18 12:37:33     14s] Reading timing constraints file '../constraints/basic_timing.sdc' ...
[12/18 12:37:33     14s] Current (total cpu=0:00:14.2, real=0:00:15.0, peak res=1103.3M, current mem=1103.3M)
[12/18 12:37:33     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_dat_o[*]' (File ../constraints/basic_timing.sdc, Line 13).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'iwb_we_o' (File ../constraints/basic_timing.sdc, Line 13).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/quotient_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 20).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/remainder_reg_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 23).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/state_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 26).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/acc_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 29).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplicand_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/multiplier_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 33).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/mul_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 36).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 36).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/div_count_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 37).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 37).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/op_latched_reg[*]/Q' (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 38).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../constraints/basic_timing.sdc, Line 38).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_start_reg/Q' (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/busy_reg/D' (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 41).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 41).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu/done_reg/Q' (File ../constraints/basic_timing.sdc, Line 42).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 42).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/mdu_pending_reg[*]/D' (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 42).

**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'custom_riscv_core/*wb_cyc_reg/Q' (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 45).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 45).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../constraints/basic_timing.sdc, Line 46).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 46).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 49).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 52).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 55).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLNL-305):	set_max_delay: empty list of pins passed (File ../constraints/basic_timing.sdc, Line 58).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File ../constraints/basic_timing.sdc, Line 58).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../constraints/basic_timing.sdc, Line 69).
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (TCLCMD-290):	Could not find technology library 'your_library' (File ../constraints/basic_timing.sdc, Line 70).

INFO (CTE): Reading of timing constraints file ../constraints/basic_timing.sdc completed, with 21 Warnings and 67 Errors.
[12/18 12:37:33     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
[12/18 12:37:33     14s] Current (total cpu=0:00:14.3, real=0:00:15.0, peak res=1192.6M, current mem=1192.6M)
[12/18 12:37:33     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/18 12:37:33     14s] Summary for sequential cells identification: 
[12/18 12:37:33     14s]   Identified SBFF number: 45
[12/18 12:37:33     14s]   Identified MBFF number: 0
[12/18 12:37:33     14s]   Identified SB Latch number: 0
[12/18 12:37:33     14s]   Identified MB Latch number: 0
[12/18 12:37:33     14s]   Not identified SBFF number: 0
[12/18 12:37:33     14s]   Not identified MBFF number: 0
[12/18 12:37:33     14s]   Not identified SB Latch number: 0
[12/18 12:37:33     14s]   Not identified MB Latch number: 0
[12/18 12:37:33     14s]   Number of sequential cells which are not FFs: 23
[12/18 12:37:33     14s] Total number of combinational cells: 329
[12/18 12:37:33     14s] Total number of sequential cells: 68
[12/18 12:37:33     14s] Total number of tristate cells: 13
[12/18 12:37:33     14s] Total number of level shifter cells: 7
[12/18 12:37:33     14s] Total number of power gating cells: 0
[12/18 12:37:33     14s] Total number of isolation cells: 11
[12/18 12:37:33     14s] Total number of power switch cells: 0
[12/18 12:37:33     14s] Total number of pulse generator cells: 0
[12/18 12:37:33     14s] Total number of always on buffers: 0
[12/18 12:37:33     14s] Total number of retention cells: 0
[12/18 12:37:33     14s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[12/18 12:37:33     14s] Total number of usable buffers: 15
[12/18 12:37:33     14s] List of unusable buffers:
[12/18 12:37:33     14s] Total number of unusable buffers: 0
[12/18 12:37:33     14s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[12/18 12:37:33     14s] Total number of usable inverters: 16
[12/18 12:37:33     14s] List of unusable inverters:
[12/18 12:37:33     14s] Total number of unusable inverters: 0
[12/18 12:37:33     14s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[12/18 12:37:33     14s] Total number of identified usable delay cells: 15
[12/18 12:37:33     14s] List of identified unusable delay cells:
[12/18 12:37:33     14s] Total number of identified unusable delay cells: 0
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Deleting Cell Server End ...
[12/18 12:37:33     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.4M, current mem=1214.4M)
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:37:33     14s] Summary for sequential cells identification: 
[12/18 12:37:33     14s]   Identified SBFF number: 45
[12/18 12:37:33     14s]   Identified MBFF number: 0
[12/18 12:37:33     14s]   Identified SB Latch number: 0
[12/18 12:37:33     14s]   Identified MB Latch number: 0
[12/18 12:37:33     14s]   Not identified SBFF number: 0
[12/18 12:37:33     14s]   Not identified MBFF number: 0
[12/18 12:37:33     14s]   Not identified SB Latch number: 0
[12/18 12:37:33     14s]   Not identified MB Latch number: 0
[12/18 12:37:33     14s]   Number of sequential cells which are not FFs: 23
[12/18 12:37:33     14s]  Visiting view : SINGLE_VIEW
[12/18 12:37:33     14s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:37:33     14s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:37:33     14s]  Visiting view : SINGLE_VIEW
[12/18 12:37:33     14s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:37:33     14s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:37:33     14s] TLC MultiMap info (StdDelay):
[12/18 12:37:33     14s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:37:33     14s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:37:33     14s]  Setting StdDelay to: 42.5ps
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] TimeStamp Deleting Cell Server End ...
[12/18 12:37:33     14s] % Begin Load MMMC data post ... (date=12/18 12:37:33, mem=1214.8M)
[12/18 12:37:33     14s] % End Load MMMC data post ... (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.8M, current mem=1214.8M)
[12/18 12:37:33     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:37:33     14s] <CMD> floorPlan -site unithd -r 0.3 1.0 10 10 10 10
[12/18 12:37:33     14s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[12/18 12:37:33     14s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[12/18 12:37:33     14s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[12/18 12:37:33     14s] Start create_tracks
[12/18 12:37:33     14s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[12/18 12:37:33     14s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[12/18 12:37:33     14s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[12/18 12:37:33     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/18 12:37:33     14s] <CMD> addRing -nets {VDD VSS} -width 2 -spacing 1 -layer {top metal5 bottom metal5 left metal6 right metal6}
[12/18 12:37:33     14s] % Begin addRing (date=12/18 12:37:33, mem=1216.0M)
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] viaInitial starts at Thu Dec 18 12:37:33 2025
viaInitial ends at Thu Dec 18 12:37:33 2025
**ERROR: (IMPPP-182):	You have specified an invalid layer 'metal5'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1470.6M)
[12/18 12:37:33     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[12/18 12:37:33     14s] % End addRing (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.9M, current mem=1216.9M)
[12/18 12:37:33     14s] <CMD> addStripe -nets {VDD VSS} -layer metal4 -direction vertical -width 1 -spacing 1 -number_of_sets 4
[12/18 12:37:33     14s] % Begin addStripe (date=12/18 12:37:33, mem=1216.9M)
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'metal4'.
% End addStripe (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.2M, current mem=1217.2M)
[12/18 12:37:33     14s] <CMD> addStripe -nets {VDD VSS} -layer metal3 -direction horizontal -width 1 -spacing 1 -number_of_sets 4
[12/18 12:37:33     14s] % Begin addStripe (date=12/18 12:37:33, mem=1217.2M)
[12/18 12:37:33     14s] 
[12/18 12:37:33     14s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'metal3'.
% End addStripe (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.2M, current mem=1217.2M)
[12/18 12:37:33     14s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
[12/18 12:37:33     14s] % Begin sroute (date=12/18 12:37:33, mem=1217.2M)
[12/18 12:37:33     14s] **ERROR: (IMPSR-4060):	No layer found by lef layer named metal1.
[12/18 12:37:33     14s] % End sroute (date=12/18 12:37:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.8M, current mem=1217.8M)
[12/18 12:37:33     14s] <CMD> setPlaceMode -fp false
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/18 12:37:33     14s] <CMD> report_message -start_cmd
[12/18 12:37:33     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:37:33     14s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/18 12:37:33     14s] <CMD> getRouteMode -user -maxRouteLayer
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -maxRouteLayer
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/18 12:37:33     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -adaptive -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/18 12:37:33     14s] <CMD> getPlaceMode -ignoreScan -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -ignoreScan
[12/18 12:37:33     14s] <CMD> getPlaceMode -repairPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -repairPlace
[12/18 12:37:33     14s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/18 12:37:33     14s] <CMD> getDesignMode -quiet -siPrevention
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/18 12:37:33     14s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.5/0:00:14.2 (1.0), mem = 1470.6M
[12/18 12:37:33     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:33     14s] <CMD> um::push_snapshot_stack
[12/18 12:37:33     14s] <CMD> getDesignMode -quiet -flowEffort
[12/18 12:37:33     14s] <CMD> getDesignMode -highSpeedCore -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -adaptive
[12/18 12:37:33     14s] <CMD> set spgFlowInInitialPlace 1
[12/18 12:37:33     14s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -softGuide -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:37:33     14s] <CMD> getPlaceMode -sdpPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -sdpPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/18 12:37:33     14s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/18 12:37:33     14s] [check_scan_connected]: number of scan connected with missing definition = 7, number of scan = 68, number of sequential = 2161, percentage of missing scan cell = 0.32% (7 / 2161)
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_check_library -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -trimView -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/18 12:37:33     14s] <CMD> getPlaceMode -congEffort -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/18 12:37:33     14s] <CMD> getPlaceMode -ignoreScan -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -ignoreScan
[12/18 12:37:33     14s] <CMD> getPlaceMode -repairPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -repairPlace
[12/18 12:37:33     14s] <CMD> getPlaceMode -congEffort -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -timingDriven
[12/18 12:37:33     14s] <CMD> getPlaceMode -fastFp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -clusterMode -quiet
[12/18 12:37:33     14s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/18 12:37:33     14s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/18 12:37:33     14s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -forceTiming -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -timingDriven -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -fp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -powerDriven -quiet
[12/18 12:37:33     14s] <CMD> getExtractRCMode -quiet -engine
[12/18 12:37:33     14s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/18 12:37:33     14s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/18 12:37:33     14s] <CMD> getAnalysisMode -quiet -cppr
[12/18 12:37:33     14s] <CMD> setExtractRCMode -engine preRoute
[12/18 12:37:33     14s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/18 12:37:33     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:33     14s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/18 12:37:33     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -clusterMode
[12/18 12:37:33     14s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/18 12:37:33     14s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/18 12:37:33     14s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/18 12:37:33     14s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/18 12:37:33     14s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/18 12:37:33     14s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/18 12:37:33     14s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/18 12:37:33     14s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/18 12:37:33     14s] <CMD> setPlaceMode -reset -ignoreScan
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/18 12:37:33     14s] <CMD_INTERNAL> colorizeGeometry
[12/18 12:37:33     14s] #Start colorize_geometry on Thu Dec 18 12:37:33 2025
[12/18 12:37:33     14s] #
[12/18 12:37:33     14s] ### Time Record (colorize_geometry) is installed.
[12/18 12:37:33     14s] ### Time Record (Pre Callback) is installed.
[12/18 12:37:33     14s] ### Time Record (Pre Callback) is uninstalled.
[12/18 12:37:33     14s] ### Time Record (DB Import) is installed.
[12/18 12:37:33     14s] #create default rule from bind_ndr_rule rule=0x7f3dc4a4bdf0 0x7f3dbe9f8ff0
[12/18 12:37:33     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1794318836 placement=984943660 pin_access=1 inst_pattern=1
[12/18 12:37:33     14s] ### Time Record (DB Import) is uninstalled.
[12/18 12:37:33     14s] ### Time Record (DB Export) is installed.
[12/18 12:37:33     14s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1794318836 placement=984943660 pin_access=1 inst_pattern=1
[12/18 12:37:33     14s] ### Time Record (DB Export) is uninstalled.
[12/18 12:37:33     14s] ### Time Record (Post Callback) is installed.
[12/18 12:37:33     14s] ### Time Record (Post Callback) is uninstalled.
[12/18 12:37:33     14s] #
[12/18 12:37:33     14s] #colorize_geometry statistics:
[12/18 12:37:33     14s] #Cpu time = 00:00:00
[12/18 12:37:33     14s] #Elapsed time = 00:00:00
[12/18 12:37:33     14s] #Increased memory = 25.16 (MB)
[12/18 12:37:33     14s] #Total memory = 1246.12 (MB)
[12/18 12:37:33     14s] #Peak memory = 1248.62 (MB)
[12/18 12:37:33     14s] #Number of warnings = 0
[12/18 12:37:33     14s] #Total number of warnings = 0
[12/18 12:37:33     14s] #Number of fails = 0
[12/18 12:37:33     14s] #Total number of fails = 0
[12/18 12:37:33     14s] #Complete colorize_geometry on Thu Dec 18 12:37:33 2025
[12/18 12:37:33     14s] #
[12/18 12:37:33     14s] ### Time Record (colorize_geometry) is uninstalled.
[12/18 12:37:33     14s] ### 
[12/18 12:37:33     14s] ###   Scalability Statistics
[12/18 12:37:33     14s] ### 
[12/18 12:37:33     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:37:33     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/18 12:37:33     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:37:33     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/18 12:37:33     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/18 12:37:33     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/18 12:37:33     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/18 12:37:33     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/18 12:37:33     14s] ### ------------------------+----------------+----------------+----------------+
[12/18 12:37:33     14s] ### 
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/18 12:37:33     14s] *** Starting placeDesign default flow ***
[12/18 12:37:33     14s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/18 12:37:33     14s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/18 12:37:33     14s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/18 12:37:33     14s] <CMD> deleteBufferTree -decloneInv
[12/18 12:37:33     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.8 mem=1493.6M
[12/18 12:37:33     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.8 mem=1493.6M
[12/18 12:37:33     14s] *** Start deleteBufferTree ***
[12/18 12:37:34     15s] Info: Detect buffers to remove automatically.
[12/18 12:37:34     15s] Analyzing netlist ...
[12/18 12:37:34     15s] Updating netlist
[12/18 12:37:34     15s] 
[12/18 12:37:34     15s] *summary: 20 instances (buffers/inverters) removed
[12/18 12:37:34     15s] *** Finish deleteBufferTree (0:00:00.3) ***
[12/18 12:37:34     15s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/18 12:37:34     15s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/18 12:37:34     15s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:37:34     15s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/18 12:37:34     15s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:37:34     15s] **INFO: Enable pre-place timing setting for timing analysis
[12/18 12:37:34     15s] Set Using Default Delay Limit as 101.
[12/18 12:37:34     15s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/18 12:37:34     15s] <CMD> set delaycal_use_default_delay_limit 101
[12/18 12:37:34     15s] Set Default Net Delay as 0 ps.
[12/18 12:37:34     15s] <CMD> set delaycal_default_net_delay 0
[12/18 12:37:34     15s] Set Default Net Load as 0 pF. 
[12/18 12:37:34     15s] <CMD> set delaycal_default_net_load 0
[12/18 12:37:34     15s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:37:34     15s] Set Default Input Pin Transition as 1 ps.
[12/18 12:37:34     15s] <CMD> set delaycal_input_transition_delay 1ps
[12/18 12:37:34     15s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/18 12:37:34     15s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/18 12:37:34     15s] <CMD> getAnalysisMode -checkType -quiet
[12/18 12:37:34     15s] <CMD> buildTimingGraph
[12/18 12:37:34     15s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:37:34     15s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:37:34     15s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/18 12:37:34     15s] **INFO: Analyzing IO path groups for slack adjustment
[12/18 12:37:34     15s] <CMD> get_global timing_enable_path_group_priority
[12/18 12:37:34     15s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/18 12:37:34     15s] <CMD> set_global timing_enable_path_group_priority false
[12/18 12:37:34     15s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/18 12:37:34     15s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:37:34     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:34     15s] <CMD> group_path -name in2reg_tmp.28794 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
[12/18 12:37:34     15s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:37:34     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:34     15s] <CMD> group_path -name in2out_tmp.28794 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
[12/18 12:37:34     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:34     15s] <CMD> group_path -name reg2reg_tmp.28794 -from 0x19 -to 0x1a
[12/18 12:37:34     15s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:34     15s] <CMD> group_path -name reg2out_tmp.28794 -from 0x1d -to 0x1e
[12/18 12:37:34     15s] <CMD> setPathGroupOptions reg2reg_tmp.28794 -effortLevel high
[12/18 12:37:34     15s] Effort level <high> specified for reg2reg_tmp.28794 path_group
[12/18 12:37:34     15s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:37:34     15s] AAE DB initialization (MEM=1513.47 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/18 12:37:34     15s] #################################################################################
[12/18 12:37:34     15s] # Design Stage: PreRoute
[12/18 12:37:34     15s] # Design Name: custom_riscv_core
[12/18 12:37:34     15s] # Design Mode: 90nm
[12/18 12:37:34     15s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:37:34     15s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:37:34     15s] # Signoff Settings: SI Off 
[12/18 12:37:34     15s] #################################################################################
[12/18 12:37:34     15s] Calculate delays in Single mode...
[12/18 12:37:34     15s] <CMD> get_capacitance_unit
[12/18 12:37:34     15s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.5M, InitMEM = 1513.5M)
[12/18 12:37:34     15s] Start delay calculation (fullDC) (1 T). (MEM=1513.47)
[12/18 12:37:35     15s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:37:35     15s] <CMD> getAnalysisMode -analysisType -quiet
[12/18 12:37:35     15s] siFlow : Timing analysis mode is single, using late cdB files
[12/18 12:37:35     15s] <CMD_INTERNAL> isAnalysisModeSetup
[12/18 12:37:35     15s] <CMD> all_setup_analysis_views
[12/18 12:37:35     15s] <CMD> all_hold_analysis_views
[12/18 12:37:35     15s] <CMD> get_analysis_view $view -delay_corner
[12/18 12:37:35     15s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/18 12:37:35     15s] <CMD> get_delay_corner $dcCorner -library_set
[12/18 12:37:35     15s] <CMD> get_library_set $libSetName -si
[12/18 12:37:35     15s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/18 12:37:35     15s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/18 12:37:35     15s] Start AAE Lib Loading. (MEM=1524.98)
[12/18 12:37:35     15s] End AAE Lib Loading. (MEM=1563.14 CPU=0:00:00.0 Real=0:00:00.0)
[12/18 12:37:35     15s] End AAE Lib Interpolated Model. (MEM=1563.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:37:35     16s] Total number of fetched objects 11234
[12/18 12:37:35     16s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:37:35     16s] End delay calculation. (MEM=1646.06 CPU=0:00:00.9 REAL=0:00:00.0)
[12/18 12:37:35     16s] End delay calculation (fullDC). (MEM=1609.44 CPU=0:00:01.0 REAL=0:00:01.0)
[12/18 12:37:35     16s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1609.4M) ***
[12/18 12:37:36     17s] <CMD> reset_path_group -name reg2out_tmp.28794
[12/18 12:37:36     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:36     17s] <CMD> reset_path_group -name in2reg_tmp.28794
[12/18 12:37:36     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:36     17s] <CMD> reset_path_group -name in2out_tmp.28794
[12/18 12:37:36     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:36     17s] <CMD> reset_path_group -name reg2reg_tmp.28794
[12/18 12:37:36     17s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:36     17s] **INFO: Disable pre-place timing setting for timing analysis
[12/18 12:37:36     17s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/18 12:37:36     17s] Set Using Default Delay Limit as 1000.
[12/18 12:37:36     17s] <CMD> set delaycal_use_default_delay_limit 1000
[12/18 12:37:36     17s] Set Default Net Delay as 1000 ps.
[12/18 12:37:36     17s] <CMD> set delaycal_default_net_delay 1000ps
[12/18 12:37:36     17s] Set Default Input Pin Transition as 0.1 ps.
[12/18 12:37:36     17s] <CMD> set delaycal_input_transition_delay 0ps
[12/18 12:37:36     17s] Set Default Net Load as 0.5 pF. 
[12/18 12:37:36     17s] <CMD> set delaycal_default_net_load 0.5pf
[12/18 12:37:36     17s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:37:36     17s] <CMD> all_setup_analysis_views
[12/18 12:37:36     17s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/18 12:37:36     17s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:36     17s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:37:36     17s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/18 12:37:36     17s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/18 12:37:36     17s] <CMD> getPlaceMode -quiet -expSkipGP
[12/18 12:37:36     17s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1599.9M, EPOCH TIME: 1766050656.214231
[12/18 12:37:36     17s] Deleted 0 physical inst  (cell - / prefix -).
[12/18 12:37:36     17s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1599.9M, EPOCH TIME: 1766050656.214561
[12/18 12:37:36     17s] INFO: #ExclusiveGroups=0
[12/18 12:37:36     17s] INFO: There are no Exclusive Groups.
[12/18 12:37:36     17s] Extracting standard cell pins and blockage ...... 
[12/18 12:37:36     17s] Pin and blockage extraction finished
[12/18 12:37:36     17s] Extracting macro/IO cell pins and blockage ...... 
[12/18 12:37:36     17s] Pin and blockage extraction finished
[12/18 12:37:36     17s] *** Starting "NanoPlace(TM) placement v#1 (mem=1599.9M)" ...
[12/18 12:37:36     17s] <CMD> setDelayCalMode -engine feDc
[12/18 12:37:36     17s] Wait...
[12/18 12:37:36     17s] *** Build Buffered Sizing Timing Model
[12/18 12:37:36     17s] (cpu=0:00:00.4 mem=1607.9M) ***
[12/18 12:37:36     17s] *** Build Virtual Sizing Timing Model
[12/18 12:37:36     17s] (cpu=0:00:00.5 mem=1607.9M) ***
[12/18 12:37:36     17s] No user-set net weight.
[12/18 12:37:36     17s] Net fanout histogram:
[12/18 12:37:36     17s] 2		: 6405 (57.0%) nets
[12/18 12:37:36     17s] 3		: 1802 (16.0%) nets
[12/18 12:37:36     17s] 4     -	14	: 2734 (24.3%) nets
[12/18 12:37:36     17s] 15    -	39	: 269 (2.4%) nets
[12/18 12:37:36     17s] 40    -	79	: 20 (0.2%) nets
[12/18 12:37:36     17s] 80    -	159	: 3 (0.0%) nets
[12/18 12:37:36     17s] 160   -	319	: 0 (0.0%) nets
[12/18 12:37:36     17s] 320   -	639	: 0 (0.0%) nets
[12/18 12:37:36     17s] 640   -	1279	: 0 (0.0%) nets
[12/18 12:37:36     17s] 1280  -	2559	: 1 (0.0%) nets
[12/18 12:37:36     17s] 2560  -	5119	: 0 (0.0%) nets
[12/18 12:37:36     17s] 5120+		: 0 (0.0%) nets
[12/18 12:37:36     17s] no activity file in design. spp won't run.
[12/18 12:37:36     17s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/18 12:37:36     17s] Scan chains were not defined.
[12/18 12:37:36     17s] Processing tracks to init pin-track alignment.
[12/18 12:37:36     17s] z: 1, totalTracks: 1
[12/18 12:37:36     17s] z: 3, totalTracks: 1
[12/18 12:37:36     17s] z: 5, totalTracks: 1
[12/18 12:37:36     17s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:37:36     17s] All LLGs are deleted
[12/18 12:37:36     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:36     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:36     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1607.9M, EPOCH TIME: 1766050656.747032
[12/18 12:37:36     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1607.9M, EPOCH TIME: 1766050656.747188
[12/18 12:37:36     17s] # Building custom_riscv_core llgBox search-tree.
[12/18 12:37:36     17s] #std cell=11016 (0 fixed + 11016 movable) #buf cell=0 #inv cell=688 #block=0 (0 floating + 0 preplaced)
[12/18 12:37:36     17s] #ioInst=0 #net=11234 #term=43663 #term/net=3.89, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=206
[12/18 12:37:36     17s] stdCell: 11016 single + 0 double + 0 multi
[12/18 12:37:36     17s] Total standard cell length = 37.6367 (mm), area = 0.1024 (mm^2)
[12/18 12:37:36     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1607.9M, EPOCH TIME: 1766050656.749494
[12/18 12:37:36     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:36     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:36     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1607.9M, EPOCH TIME: 1766050656.749601
[12/18 12:37:36     17s] Max number of tech site patterns supported in site array is 256.
[12/18 12:37:36     17s] Core basic site is unithd
[12/18 12:37:36     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1607.9M, EPOCH TIME: 1766050656.753989
[12/18 12:37:36     17s] After signature check, allow fast init is false, keep pre-filter is false.
[12/18 12:37:36     17s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/18 12:37:36     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1607.9M, EPOCH TIME: 1766050656.754155
[12/18 12:37:36     17s] Use non-trimmed site array because memory saving is not enough.
[12/18 12:37:36     17s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:37:36     17s] SiteArray: use 409,600 bytes
[12/18 12:37:36     17s] SiteArray: current memory after site array memory allocation 1608.3M
[12/18 12:37:36     17s] SiteArray: FP blocked sites are writable
[12/18 12:37:36     17s] Estimated cell power/ground rail width = 0.340 um
[12/18 12:37:36     17s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:37:36     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1608.3M, EPOCH TIME: 1766050656.755459
[12/18 12:37:36     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1766050656.755503
[12/18 12:37:36     17s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:37:36     17s] Atter site array init, number of instance map data is 0.
[12/18 12:37:36     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1608.3M, EPOCH TIME: 1766050656.756457
[12/18 12:37:36     17s] 
[12/18 12:37:36     17s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:36     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1608.3M, EPOCH TIME: 1766050656.757956
[12/18 12:37:36     17s] 
[12/18 12:37:36     17s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:36     17s] Average module density = 0.999.
[12/18 12:37:36     17s] Density for the design = 0.999.
[12/18 12:37:36     17s]        = stdcell_area 81819 sites (102372 um^2) / alloc_area 81920 sites (102498 um^2).
[12/18 12:37:36     17s] Pin Density = 0.5330.
[12/18 12:37:36     17s]             = total # of pins 43663 / total area 81920.
[12/18 12:37:36     17s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1608.3M, EPOCH TIME: 1766050656.759978
[12/18 12:37:36     17s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1608.3M, EPOCH TIME: 1766050656.760617
[12/18 12:37:36     17s] OPERPROF: Starting pre-place ADS at level 1, MEM:1608.3M, EPOCH TIME: 1766050656.760859
[12/18 12:37:36     17s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1608.3M, EPOCH TIME: 1766050656.763072
[12/18 12:37:36     17s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1608.3M, EPOCH TIME: 1766050656.763116
[12/18 12:37:36     17s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1766050656.763197
[12/18 12:37:36     17s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1608.3M, EPOCH TIME: 1766050656.763282
[12/18 12:37:36     17s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1608.3M, EPOCH TIME: 1766050656.763355
[12/18 12:37:36     17s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1766050656.763578
[12/18 12:37:36     17s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1608.3M, EPOCH TIME: 1766050656.763613
[12/18 12:37:36     17s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1766050656.763653
[12/18 12:37:36     17s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1608.3M, EPOCH TIME: 1766050656.763685
[12/18 12:37:36     17s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1608.3M, EPOCH TIME: 1766050656.763753
[12/18 12:37:36     17s] ADSU 0.999 -> 0.999. site 81920.000 -> 81920.000. GS 21.760
[12/18 12:37:36     17s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.008, MEM:1608.3M, EPOCH TIME: 1766050656.768628
[12/18 12:37:36     17s] OPERPROF: Starting spMPad at level 1, MEM:1575.3M, EPOCH TIME: 1766050656.768997
[12/18 12:37:36     17s] OPERPROF:   Starting spContextMPad at level 2, MEM:1575.3M, EPOCH TIME: 1766050656.769382
[12/18 12:37:36     17s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1575.3M, EPOCH TIME: 1766050656.769416
[12/18 12:37:36     17s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1575.3M, EPOCH TIME: 1766050656.769448
[12/18 12:37:36     17s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1575.3M, EPOCH TIME: 1766050656.775736
[12/18 12:37:36     17s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.001, MEM:1575.3M, EPOCH TIME: 1766050656.776384
[12/18 12:37:36     17s] === lastAutoLevel = 8 
[12/18 12:37:36     17s] OPERPROF: Starting spInitNetWt at level 1, MEM:1575.3M, EPOCH TIME: 1766050656.778216
[12/18 12:37:36     17s] no activity file in design. spp won't run.
[12/18 12:37:36     17s] [spp] 0
[12/18 12:37:36     17s] [adp] 0:1:1:3
[12/18 12:37:37     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.790, REAL:0.791, MEM:1603.6M, EPOCH TIME: 1766050657.568964
[12/18 12:37:37     18s] Clock gating cells determined by native netlist tracing.
[12/18 12:37:37     18s] no activity file in design. spp won't run.
[12/18 12:37:37     18s] no activity file in design. spp won't run.
[12/18 12:37:37     18s] <CMD> createBasicPathGroups -quiet
[12/18 12:37:37     18s] Effort level <high> specified for reg2reg path_group
[12/18 12:37:37     18s] OPERPROF: Starting npMain at level 1, MEM:1606.6M, EPOCH TIME: 1766050657.905582
[12/18 12:37:38     18s] OPERPROF:   Starting npPlace at level 2, MEM:1625.2M, EPOCH TIME: 1766050658.927726
[12/18 12:37:38     18s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/18 12:37:38     18s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/18 12:37:38     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.2M
[12/18 12:37:38     18s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/18 12:37:38     18s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/18 12:37:38     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.2M
[12/18 12:37:38     18s] exp_mt_sequential is set from setPlaceMode option to 1
[12/18 12:37:38     18s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/18 12:37:38     18s] place_exp_mt_interval set to default 32
[12/18 12:37:38     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/18 12:37:39     19s] Iteration  3: Total net bbox = 5.639e+02 (3.83e+02 1.81e+02)
[12/18 12:37:39     19s]               Est.  stn bbox = 7.113e+02 (4.88e+02 2.23e+02)
[12/18 12:37:39     19s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1654.7M
[12/18 12:37:39     19s] Total number of setup views is 1.
[12/18 12:37:39     19s] Total number of active setup views is 1.
[12/18 12:37:39     19s] Active setup views:
[12/18 12:37:39     19s]     SINGLE_VIEW
[12/18 12:37:40     20s] Iteration  4: Total net bbox = 1.121e+05 (1.12e+05 2.11e+02)
[12/18 12:37:40     20s]               Est.  stn bbox = 1.444e+05 (1.44e+05 2.50e+02)
[12/18 12:37:40     20s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1671.9M
[12/18 12:37:42     22s] Iteration  5: Total net bbox = 2.199e+05 (1.44e+05 7.61e+04)
[12/18 12:37:42     22s]               Est.  stn bbox = 2.923e+05 (1.90e+05 1.03e+05)
[12/18 12:37:42     22s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1671.9M
[12/18 12:37:42     22s] OPERPROF:   Finished npPlace at level 2, CPU:3.410, REAL:3.403, MEM:1671.9M, EPOCH TIME: 1766050662.330575
[12/18 12:37:42     22s] OPERPROF: Finished npMain at level 1, CPU:3.440, REAL:4.433, MEM:1671.9M, EPOCH TIME: 1766050662.338173
[12/18 12:37:42     22s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1671.9M, EPOCH TIME: 1766050662.340428
[12/18 12:37:42     22s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:37:42     22s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1671.9M, EPOCH TIME: 1766050662.341983
[12/18 12:37:42     22s] OPERPROF: Starting npMain at level 1, MEM:1671.9M, EPOCH TIME: 1766050662.342785
[12/18 12:37:42     22s] OPERPROF:   Starting npPlace at level 2, MEM:1671.9M, EPOCH TIME: 1766050662.381906
[12/18 12:37:44     24s] Iteration  6: Total net bbox = 2.304e+05 (1.37e+05 9.39e+04)
[12/18 12:37:44     24s]               Est.  stn bbox = 3.134e+05 (1.83e+05 1.30e+05)
[12/18 12:37:44     24s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 1664.9M
[12/18 12:37:44     24s] OPERPROF:   Finished npPlace at level 2, CPU:2.550, REAL:2.537, MEM:1664.9M, EPOCH TIME: 1766050664.919042
[12/18 12:37:44     24s] OPERPROF: Finished npMain at level 1, CPU:2.590, REAL:2.584, MEM:1664.9M, EPOCH TIME: 1766050664.927135
[12/18 12:37:44     24s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1664.9M, EPOCH TIME: 1766050664.927812
[12/18 12:37:44     24s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:37:44     24s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1664.9M, EPOCH TIME: 1766050664.928458
[12/18 12:37:44     24s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1664.9M, EPOCH TIME: 1766050664.928606
[12/18 12:37:44     24s] Starting Early Global Route rough congestion estimation: mem = 1664.9M
[12/18 12:37:44     24s] <CMD> psp::embedded_egr_init_
[12/18 12:37:44     24s] (I)      ================== Layers ===================
[12/18 12:37:44     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:44     24s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:37:44     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:44     24s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:37:44     24s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:37:44     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:44     24s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:37:44     24s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:37:44     24s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:44     24s] (I)      Started Import and model ( Curr Mem: 1664.88 MB )
[12/18 12:37:44     24s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:37:44     24s] (I)      == Non-default Options ==
[12/18 12:37:44     24s] (I)      Print mode                                         : 2
[12/18 12:37:44     24s] (I)      Stop if highly congested                           : false
[12/18 12:37:44     24s] (I)      Maximum routing layer                              : 6
[12/18 12:37:44     24s] (I)      Assign partition pins                              : false
[12/18 12:37:44     24s] (I)      Support large GCell                                : true
[12/18 12:37:44     24s] (I)      Number of threads                                  : 1
[12/18 12:37:44     24s] (I)      Number of rows per GCell                           : 8
[12/18 12:37:44     24s] (I)      Max num rows per GCell                             : 32
[12/18 12:37:44     24s] (I)      Method to set GCell size                           : row
[12/18 12:37:44     24s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:37:44     24s] (I)      Use row-based GCell size
[12/18 12:37:44     24s] (I)      Use row-based GCell align
[12/18 12:37:44     24s] (I)      layer 0 area = 56099
[12/18 12:37:44     24s] (I)      layer 1 area = 83000
[12/18 12:37:44     24s] (I)      layer 2 area = 67600
[12/18 12:37:44     24s] (I)      layer 3 area = 240000
[12/18 12:37:44     24s] (I)      layer 4 area = 240000
[12/18 12:37:44     24s] (I)      layer 5 area = 4000000
[12/18 12:37:44     24s] (I)      GCell unit size   : 2720
[12/18 12:37:44     24s] (I)      GCell multiplier  : 8
[12/18 12:37:44     24s] (I)      GCell row height  : 2720
[12/18 12:37:44     24s] (I)      Actual row height : 2720
[12/18 12:37:44     24s] (I)      GCell align ref   : 10120 10200
[12/18 12:37:44     24s] [NR-eGR] Track table information for default rule: 
[12/18 12:37:44     24s] [NR-eGR] li1 has single uniform track structure
[12/18 12:37:44     24s] [NR-eGR] met1 has single uniform track structure
[12/18 12:37:44     24s] [NR-eGR] met2 has single uniform track structure
[12/18 12:37:44     24s] [NR-eGR] met3 has single uniform track structure
[12/18 12:37:44     24s] [NR-eGR] met4 has single uniform track structure
[12/18 12:37:44     24s] [NR-eGR] met5 has single uniform track structure
[12/18 12:37:44     24s] (I)      =============== Default via ===============
[12/18 12:37:44     24s] (I)      +---+------------------+------------------+
[12/18 12:37:44     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:37:44     24s] (I)      +---+------------------+------------------+
[12/18 12:37:44     24s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:37:44     24s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:37:44     24s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:37:44     24s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:37:44     24s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:37:44     24s] (I)      +---+------------------+------------------+
[12/18 12:37:44     24s] [NR-eGR] Read 0 PG shapes
[12/18 12:37:44     24s] [NR-eGR] Read 0 clock shapes
[12/18 12:37:44     24s] [NR-eGR] Read 0 other shapes
[12/18 12:37:44     24s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:37:44     24s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:37:44     24s] [NR-eGR] #PG Blockages       : 0
[12/18 12:37:44     24s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:37:44     24s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:37:44     24s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:37:44     24s] [NR-eGR] #Other Blockages    : 0
[12/18 12:37:44     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:37:44     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:37:44     24s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:37:44     24s] (I)      early_global_route_priority property id does not exist.
[12/18 12:37:44     24s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:37:44     24s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:37:44     24s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:44     24s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:44     24s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:44     24s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:44     24s] (I)      Number of ignored nets                =      0
[12/18 12:37:44     24s] (I)      Number of connected nets              =      0
[12/18 12:37:44     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:37:44     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:37:44     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:37:44     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:37:44     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:37:44     24s] (I)      Ndr track 0 does not exist
[12/18 12:37:44     24s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:37:44     24s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:37:44     24s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:37:44     24s] (I)      Site width          :   460  (dbu)
[12/18 12:37:44     24s] (I)      Row height          :  2720  (dbu)
[12/18 12:37:44     24s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:37:44     24s] (I)      GCell width         : 21760  (dbu)
[12/18 12:37:44     24s] (I)      GCell height        : 21760  (dbu)
[12/18 12:37:44     24s] (I)      Grid                :    28     9     6
[12/18 12:37:44     24s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:37:44     24s] (I)      Vertical capacity   :     0     0 21760     0 21760     0
[12/18 12:37:44     24s] (I)      Horizontal capacity :     0 21760     0 21760     0 21760
[12/18 12:37:44     24s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:37:44     24s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:37:44     24s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:37:44     24s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:37:44     24s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:37:44     24s] (I)      Num tracks per GCell: 64.00 64.00 47.30 35.67 31.54  5.95
[12/18 12:37:44     24s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:37:44     24s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:37:44     24s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:37:44     24s] (I)      --------------------------------------------------------
[12/18 12:37:44     24s] 
[12/18 12:37:44     24s] [NR-eGR] ============ Routing rule table ============
[12/18 12:37:44     24s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:37:44     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:37:44     24s] (I)                    Layer    2    3    4    5     6 
[12/18 12:37:44     24s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:37:44     24s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:37:44     24s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:37:44     24s] [NR-eGR] ========================================
[12/18 12:37:44     24s] [NR-eGR] 
[12/18 12:37:44     24s] (I)      =============== Blocked Tracks ===============
[12/18 12:37:44     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:44     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:37:44     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:44     24s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:37:44     24s] (I)      |     2 |   16016 |    10089 |        62.99% |
[12/18 12:37:44     24s] (I)      |     3 |   11916 |        0 |         0.00% |
[12/18 12:37:44     24s] (I)      |     4 |    8904 |        0 |         0.00% |
[12/18 12:37:44     24s] (I)      |     5 |    7938 |        0 |         0.00% |
[12/18 12:37:44     24s] (I)      |     6 |    1484 |        0 |         0.00% |
[12/18 12:37:44     24s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:44     24s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1664.88 MB )
[12/18 12:37:44     24s] (I)      Reset routing kernel
[12/18 12:37:44     24s] (I)      numLocalWires=46337  numGlobalNetBranches=13914  numLocalNetBranches=9342
[12/18 12:37:44     24s] (I)      totalPins=43361  totalGlobalPin=13802 (31.83%)
[12/18 12:37:44     24s] (I)      total 2D Cap : 38197 = (18343 H, 19854 V)
[12/18 12:37:44     24s] (I)      
[12/18 12:37:44     24s] (I)      ============  Phase 1a Route ============
[12/18 12:37:44     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:37:44     24s] (I)      Usage: 12235 = (6758 H, 5477 V) = (36.84% H, 27.59% V) = (1.471e+05um H, 1.192e+05um V)
[12/18 12:37:44     24s] (I)      
[12/18 12:37:44     24s] (I)      ============  Phase 1b Route ============
[12/18 12:37:44     24s] (I)      Usage: 12302 = (6758 H, 5544 V) = (36.84% H, 27.92% V) = (1.471e+05um H, 1.206e+05um V)
[12/18 12:37:44     24s] (I)      eGR overflow: 199.11% H + 29.62% V
[12/18 12:37:44     24s] 
[12/18 12:37:44     24s] [NR-eGR] Overflow after Early Global Route 34.39% H + 4.35% V
[12/18 12:37:44     24s] <CMD> psp::embedded_egr_term_
[12/18 12:37:44     24s] Finished Early Global Route rough congestion estimation: mem = 1664.9M
[12/18 12:37:44     24s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.048, MEM:1664.9M, EPOCH TIME: 1766050664.976543
[12/18 12:37:44     24s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/18 12:37:44     24s] OPERPROF: Starting CDPad at level 1, MEM:1664.9M, EPOCH TIME: 1766050664.976746
[12/18 12:37:44     24s] CDPadU 0.999 -> 1.000. R=0.999, N=11016, GS=21.760
[12/18 12:37:44     24s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.012, MEM:1664.9M, EPOCH TIME: 1766050664.988823
[12/18 12:37:44     24s] OPERPROF: Starting npMain at level 1, MEM:1664.9M, EPOCH TIME: 1766050664.989609
[12/18 12:37:45     24s] OPERPROF:   Starting npPlace at level 2, MEM:1664.9M, EPOCH TIME: 1766050665.027763
[12/18 12:37:45     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1664.9M, EPOCH TIME: 1766050665.037963
[12/18 12:37:45     25s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.057, MEM:1664.9M, EPOCH TIME: 1766050665.046123
[12/18 12:37:45     25s] Global placement CDP skipped at cutLevel 7.
[12/18 12:37:45     25s] Iteration  7: Total net bbox = 3.230e+05 (2.11e+05 1.12e+05)
[12/18 12:37:45     25s]               Est.  stn bbox = 4.110e+05 (2.61e+05 1.50e+05)
[12/18 12:37:45     25s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1664.9M
[12/18 12:37:45     25s] 
[12/18 12:37:45     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:37:45     25s] TLC MultiMap info (StdDelay):
[12/18 12:37:45     25s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:37:45     25s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:37:45     25s]  Setting StdDelay to: 42.5ps
[12/18 12:37:45     25s] 
[12/18 12:37:45     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:37:45     25s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:37:46     26s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:37:46     26s] Iteration  8: Total net bbox = 3.230e+05 (2.11e+05 1.12e+05)
[12/18 12:37:46     26s]               Est.  stn bbox = 4.110e+05 (2.61e+05 1.50e+05)
[12/18 12:37:46     26s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 1664.9M
[12/18 12:37:46     26s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1664.9M, EPOCH TIME: 1766050666.869449
[12/18 12:37:46     26s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:37:46     26s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1664.9M, EPOCH TIME: 1766050666.870044
[12/18 12:37:46     26s] OPERPROF: Starting npMain at level 1, MEM:1664.9M, EPOCH TIME: 1766050666.870694
[12/18 12:37:46     26s] OPERPROF:   Starting npPlace at level 2, MEM:1664.9M, EPOCH TIME: 1766050666.910804
[12/18 12:37:49     29s] OPERPROF:   Finished npPlace at level 2, CPU:2.680, REAL:2.668, MEM:1664.9M, EPOCH TIME: 1766050669.578475
[12/18 12:37:49     29s] OPERPROF: Finished npMain at level 1, CPU:2.730, REAL:2.716, MEM:1664.9M, EPOCH TIME: 1766050669.586724
[12/18 12:37:49     29s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:37:49     29s] No instances found in the vector
[12/18 12:37:49     29s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1664.9M, DRC: 0)
[12/18 12:37:49     29s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:37:49     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1664.9M, EPOCH TIME: 1766050669.587729
[12/18 12:37:49     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:37:49     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1664.9M, EPOCH TIME: 1766050669.588264
[12/18 12:37:49     29s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1664.9M, EPOCH TIME: 1766050669.588401
[12/18 12:37:49     29s] Starting Early Global Route rough congestion estimation: mem = 1664.9M
[12/18 12:37:49     29s] <CMD> psp::embedded_egr_init_
[12/18 12:37:49     29s] (I)      ================== Layers ===================
[12/18 12:37:49     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:49     29s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:37:49     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:49     29s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:37:49     29s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:37:49     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:49     29s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:37:49     29s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:37:49     29s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:49     29s] (I)      Started Import and model ( Curr Mem: 1664.88 MB )
[12/18 12:37:49     29s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:37:49     29s] (I)      == Non-default Options ==
[12/18 12:37:49     29s] (I)      Print mode                                         : 2
[12/18 12:37:49     29s] (I)      Stop if highly congested                           : false
[12/18 12:37:49     29s] (I)      Maximum routing layer                              : 6
[12/18 12:37:49     29s] (I)      Assign partition pins                              : false
[12/18 12:37:49     29s] (I)      Support large GCell                                : true
[12/18 12:37:49     29s] (I)      Number of threads                                  : 1
[12/18 12:37:49     29s] (I)      Number of rows per GCell                           : 4
[12/18 12:37:49     29s] (I)      Max num rows per GCell                             : 32
[12/18 12:37:49     29s] (I)      Method to set GCell size                           : row
[12/18 12:37:49     29s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:37:49     29s] (I)      Use row-based GCell size
[12/18 12:37:49     29s] (I)      Use row-based GCell align
[12/18 12:37:49     29s] (I)      layer 0 area = 56099
[12/18 12:37:49     29s] (I)      layer 1 area = 83000
[12/18 12:37:49     29s] (I)      layer 2 area = 67600
[12/18 12:37:49     29s] (I)      layer 3 area = 240000
[12/18 12:37:49     29s] (I)      layer 4 area = 240000
[12/18 12:37:49     29s] (I)      layer 5 area = 4000000
[12/18 12:37:49     29s] (I)      GCell unit size   : 2720
[12/18 12:37:49     29s] (I)      GCell multiplier  : 4
[12/18 12:37:49     29s] (I)      GCell row height  : 2720
[12/18 12:37:49     29s] (I)      Actual row height : 2720
[12/18 12:37:49     29s] (I)      GCell align ref   : 10120 10200
[12/18 12:37:49     29s] [NR-eGR] Track table information for default rule: 
[12/18 12:37:49     29s] [NR-eGR] li1 has single uniform track structure
[12/18 12:37:49     29s] [NR-eGR] met1 has single uniform track structure
[12/18 12:37:49     29s] [NR-eGR] met2 has single uniform track structure
[12/18 12:37:49     29s] [NR-eGR] met3 has single uniform track structure
[12/18 12:37:49     29s] [NR-eGR] met4 has single uniform track structure
[12/18 12:37:49     29s] [NR-eGR] met5 has single uniform track structure
[12/18 12:37:49     29s] (I)      =============== Default via ===============
[12/18 12:37:49     29s] (I)      +---+------------------+------------------+
[12/18 12:37:49     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:37:49     29s] (I)      +---+------------------+------------------+
[12/18 12:37:49     29s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:37:49     29s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:37:49     29s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:37:49     29s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:37:49     29s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:37:49     29s] (I)      +---+------------------+------------------+
[12/18 12:37:49     29s] [NR-eGR] Read 0 PG shapes
[12/18 12:37:49     29s] [NR-eGR] Read 0 clock shapes
[12/18 12:37:49     29s] [NR-eGR] Read 0 other shapes
[12/18 12:37:49     29s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:37:49     29s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:37:49     29s] [NR-eGR] #PG Blockages       : 0
[12/18 12:37:49     29s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:37:49     29s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:37:49     29s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:37:49     29s] [NR-eGR] #Other Blockages    : 0
[12/18 12:37:49     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:37:49     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:37:49     29s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:37:49     29s] (I)      early_global_route_priority property id does not exist.
[12/18 12:37:49     29s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:37:49     29s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:37:49     29s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:49     29s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:49     29s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:49     29s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:49     29s] (I)      Number of ignored nets                =      0
[12/18 12:37:49     29s] (I)      Number of connected nets              =      0
[12/18 12:37:49     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:37:49     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:37:49     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:37:49     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:37:49     29s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:37:49     29s] (I)      Ndr track 0 does not exist
[12/18 12:37:49     29s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:37:49     29s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:37:49     29s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:37:49     29s] (I)      Site width          :   460  (dbu)
[12/18 12:37:49     29s] (I)      Row height          :  2720  (dbu)
[12/18 12:37:49     29s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:37:49     29s] (I)      GCell width         : 10880  (dbu)
[12/18 12:37:49     29s] (I)      GCell height        : 10880  (dbu)
[12/18 12:37:49     29s] (I)      Grid                :    56    18     6
[12/18 12:37:49     29s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:37:49     29s] (I)      Vertical capacity   :     0     0 10880     0 10880     0
[12/18 12:37:49     29s] (I)      Horizontal capacity :     0 10880     0 10880     0 10880
[12/18 12:37:49     29s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:37:49     29s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:37:49     29s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:37:49     29s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:37:49     29s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:37:49     29s] (I)      Num tracks per GCell: 32.00 32.00 23.65 17.84 15.77  2.97
[12/18 12:37:49     29s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:37:49     29s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:37:49     29s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:37:49     29s] (I)      --------------------------------------------------------
[12/18 12:37:49     29s] 
[12/18 12:37:49     29s] [NR-eGR] ============ Routing rule table ============
[12/18 12:37:49     29s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:37:49     29s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:37:49     29s] (I)                    Layer    2    3    4    5     6 
[12/18 12:37:49     29s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:37:49     29s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:37:49     29s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:37:49     29s] [NR-eGR] ========================================
[12/18 12:37:49     29s] [NR-eGR] 
[12/18 12:37:49     29s] (I)      =============== Blocked Tracks ===============
[12/18 12:37:49     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:49     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:37:49     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:49     29s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:37:49     29s] (I)      |     2 |   32032 |    22971 |        71.71% |
[12/18 12:37:49     29s] (I)      |     3 |   23832 |        0 |         0.00% |
[12/18 12:37:49     29s] (I)      |     4 |   17808 |        0 |         0.00% |
[12/18 12:37:49     29s] (I)      |     5 |   15876 |        0 |         0.00% |
[12/18 12:37:49     29s] (I)      |     6 |    2968 |        0 |         0.00% |
[12/18 12:37:49     29s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:49     29s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1664.88 MB )
[12/18 12:37:49     29s] (I)      Reset routing kernel
[12/18 12:37:49     29s] (I)      numLocalWires=33793  numGlobalNetBranches=11289  numLocalNetBranches=5683
[12/18 12:37:49     29s] (I)      totalPins=43361  totalGlobalPin=22122 (51.02%)
[12/18 12:37:49     29s] (I)      total 2D Cap : 73243 = (33535 H, 39708 V)
[12/18 12:37:49     29s] (I)      
[12/18 12:37:49     29s] (I)      ============  Phase 1a Route ============
[12/18 12:37:49     29s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:37:49     29s] (I)      Usage: 25933 = (15013 H, 10920 V) = (44.77% H, 27.50% V) = (1.633e+05um H, 1.188e+05um V)
[12/18 12:37:49     29s] (I)      
[12/18 12:37:49     29s] (I)      ============  Phase 1b Route ============
[12/18 12:37:49     29s] (I)      Usage: 26042 = (15017 H, 11025 V) = (44.78% H, 27.77% V) = (1.634e+05um H, 1.200e+05um V)
[12/18 12:37:49     29s] (I)      eGR overflow: 161.88% H + 9.19% V
[12/18 12:37:49     29s] 
[12/18 12:37:49     29s] [NR-eGR] Overflow after Early Global Route 43.11% H + 3.27% V
[12/18 12:37:49     29s] <CMD> psp::embedded_egr_term_
[12/18 12:37:49     29s] Finished Early Global Route rough congestion estimation: mem = 1664.9M
[12/18 12:37:49     29s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.050, MEM:1664.9M, EPOCH TIME: 1766050669.638805
[12/18 12:37:49     29s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/18 12:37:49     29s] OPERPROF: Starting CDPad at level 1, MEM:1664.9M, EPOCH TIME: 1766050669.638998
[12/18 12:37:49     29s] CDPadU 1.000 -> 1.000. R=0.999, N=11016, GS=10.880
[12/18 12:37:49     29s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.013, MEM:1664.9M, EPOCH TIME: 1766050669.652369
[12/18 12:37:49     29s] OPERPROF: Starting npMain at level 1, MEM:1664.9M, EPOCH TIME: 1766050669.653164
[12/18 12:37:49     29s] OPERPROF:   Starting npPlace at level 2, MEM:1664.9M, EPOCH TIME: 1766050669.691752
[12/18 12:37:49     29s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.011, MEM:1664.9M, EPOCH TIME: 1766050669.702870
[12/18 12:37:49     29s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.058, MEM:1664.9M, EPOCH TIME: 1766050669.711039
[12/18 12:37:49     29s] Global placement CDP skipped at cutLevel 9.
[12/18 12:37:49     29s] Iteration  9: Total net bbox = 3.221e+05 (2.14e+05 1.08e+05)
[12/18 12:37:49     29s]               Est.  stn bbox = 4.133e+05 (2.65e+05 1.48e+05)
[12/18 12:37:49     29s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1664.9M
[12/18 12:37:50     30s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:37:51     31s] nrCritNet: 0.00% ( 0 / 11234 ) cutoffSlk: 214748364.7ps stdDelay: 42.5ps
[12/18 12:37:51     31s] Iteration 10: Total net bbox = 3.221e+05 (2.14e+05 1.08e+05)
[12/18 12:37:51     31s]               Est.  stn bbox = 4.133e+05 (2.65e+05 1.48e+05)
[12/18 12:37:51     31s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1664.9M
[12/18 12:37:51     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1664.9M, EPOCH TIME: 1766050671.542773
[12/18 12:37:51     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:37:51     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1664.9M, EPOCH TIME: 1766050671.543401
[12/18 12:37:51     31s] Legalizing MH Cells... 0 / 0 (level 8)
[12/18 12:37:51     31s] No instances found in the vector
[12/18 12:37:51     31s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1664.9M, DRC: 0)
[12/18 12:37:51     31s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:37:51     31s] OPERPROF: Starting npMain at level 1, MEM:1664.9M, EPOCH TIME: 1766050671.544028
[12/18 12:37:51     31s] OPERPROF:   Starting npPlace at level 2, MEM:1664.9M, EPOCH TIME: 1766050671.584287
[12/18 12:37:56     36s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:37:57     37s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1664.9M, EPOCH TIME: 1766050677.304181
[12/18 12:37:57     37s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.304276
[12/18 12:37:57     37s] OPERPROF:   Finished npPlace at level 2, CPU:5.710, REAL:5.721, MEM:1664.9M, EPOCH TIME: 1766050677.304903
[12/18 12:37:57     37s] OPERPROF: Finished npMain at level 1, CPU:5.760, REAL:5.769, MEM:1664.9M, EPOCH TIME: 1766050677.313154
[12/18 12:37:57     37s] Iteration 11: Total net bbox = 3.263e+05 (2.15e+05 1.12e+05)
[12/18 12:37:57     37s]               Est.  stn bbox = 4.173e+05 (2.65e+05 1.52e+05)
[12/18 12:37:57     37s]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 1664.9M
[12/18 12:37:57     37s] [adp] clock
[12/18 12:37:57     37s] [adp] weight, nr nets, wire length
[12/18 12:37:57     37s] [adp]      0        1  774.540000
[12/18 12:37:57     37s] [adp] data
[12/18 12:37:57     37s] [adp] weight, nr nets, wire length
[12/18 12:37:57     37s] [adp]      0    11233  325515.347000
[12/18 12:37:57     37s] [adp] 0.000000|0.000000|0.000000
[12/18 12:37:57     37s] Iteration 12: Total net bbox = 3.263e+05 (2.15e+05 1.12e+05)
[12/18 12:37:57     37s]               Est.  stn bbox = 4.173e+05 (2.65e+05 1.52e+05)
[12/18 12:37:57     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1664.9M
[12/18 12:37:57     37s] *** cost = 3.263e+05 (2.15e+05 1.12e+05) (cpu for global=0:00:18.8) real=0:00:20.0***
[12/18 12:37:57     37s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[12/18 12:37:57     37s] <CMD> reset_path_group
[12/18 12:37:57     37s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:57     37s] Saved padding area to DB
[12/18 12:37:57     37s] All LLGs are deleted
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1664.9M, EPOCH TIME: 1766050677.358601
[12/18 12:37:57     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.358741
[12/18 12:37:57     37s] Solver runtime cpu: 0:00:14.1 real: 0:00:14.1
[12/18 12:37:57     37s] Core Placement runtime cpu: 0:00:14.6 real: 0:00:17.0
[12/18 12:37:57     37s] <CMD> scanReorder
[12/18 12:37:57     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/18 12:37:57     37s] Type 'man IMPSP-9025' for more detail.
[12/18 12:37:57     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1664.9M, EPOCH TIME: 1766050677.359837
[12/18 12:37:57     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1664.9M, EPOCH TIME: 1766050677.359922
[12/18 12:37:57     37s] Processing tracks to init pin-track alignment.
[12/18 12:37:57     37s] z: 1, totalTracks: 1
[12/18 12:37:57     37s] z: 3, totalTracks: 1
[12/18 12:37:57     37s] z: 5, totalTracks: 1
[12/18 12:37:57     37s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:37:57     37s] All LLGs are deleted
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1664.9M, EPOCH TIME: 1766050677.363599
[12/18 12:37:57     37s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.363725
[12/18 12:37:57     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1664.9M, EPOCH TIME: 1766050677.365395
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1664.9M, EPOCH TIME: 1766050677.365662
[12/18 12:37:57     37s] Max number of tech site patterns supported in site array is 256.
[12/18 12:37:57     37s] Core basic site is unithd
[12/18 12:37:57     37s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1664.9M, EPOCH TIME: 1766050677.369872
[12/18 12:37:57     37s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:37:57     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:37:57     37s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.370324
[12/18 12:37:57     37s] Fast DP-INIT is on for default
[12/18 12:37:57     37s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:37:57     37s] Atter site array init, number of instance map data is 0.
[12/18 12:37:57     37s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:1664.9M, EPOCH TIME: 1766050677.371902
[12/18 12:37:57     37s] 
[12/18 12:37:57     37s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:57     37s] OPERPROF:       Starting CMU at level 4, MEM:1664.9M, EPOCH TIME: 1766050677.372821
[12/18 12:37:57     37s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1664.9M, EPOCH TIME: 1766050677.373480
[12/18 12:37:57     37s] 
[12/18 12:37:57     37s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:37:57     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1664.9M, EPOCH TIME: 1766050677.374284
[12/18 12:37:57     37s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1664.9M, EPOCH TIME: 1766050677.374320
[12/18 12:37:57     37s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.374357
[12/18 12:37:57     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1664.9MB).
[12/18 12:37:57     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1664.9M, EPOCH TIME: 1766050677.376657
[12/18 12:37:57     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.017, MEM:1664.9M, EPOCH TIME: 1766050677.376692
[12/18 12:37:57     37s] TDRefine: refinePlace mode is spiral
[12/18 12:37:57     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.1
[12/18 12:37:57     37s] OPERPROF: Starting RefinePlace at level 1, MEM:1664.9M, EPOCH TIME: 1766050677.376741
[12/18 12:37:57     37s] *** Starting refinePlace (0:00:37.3 mem=1664.9M) ***
[12/18 12:37:57     37s] Total net bbox length = 3.263e+05 (2.146e+05 1.117e+05) (ext = 8.303e+04)
[12/18 12:37:57     37s] 
[12/18 12:37:57     37s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:57     37s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:37:57     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:37:57     37s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:37:57     37s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:37:57     37s] Total net bbox length = 3.263e+05 (2.146e+05 1.117e+05) (ext = 8.303e+04)
[12/18 12:37:57     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.9MB
[12/18 12:37:57     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1664.9MB) @(0:00:37.3 - 0:00:37.4).
[12/18 12:37:57     37s] *** Finished refinePlace (0:00:37.4 mem=1664.9M) ***
[12/18 12:37:57     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.1
[12/18 12:37:57     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1664.9M, EPOCH TIME: 1766050677.390975
[12/18 12:37:57     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1664.9M, EPOCH TIME: 1766050677.391029
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] All LLGs are deleted
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1664.9M, EPOCH TIME: 1766050677.394005
[12/18 12:37:57     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1664.9M, EPOCH TIME: 1766050677.394123
[12/18 12:37:57     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1637.9M, EPOCH TIME: 1766050677.396229
[12/18 12:37:57     37s] *** End of Placement (cpu=0:00:20.2, real=0:00:21.0, mem=1637.9M) ***
[12/18 12:37:57     37s] Processing tracks to init pin-track alignment.
[12/18 12:37:57     37s] z: 1, totalTracks: 1
[12/18 12:37:57     37s] z: 3, totalTracks: 1
[12/18 12:37:57     37s] z: 5, totalTracks: 1
[12/18 12:37:57     37s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:37:57     37s] All LLGs are deleted
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1637.9M, EPOCH TIME: 1766050677.400131
[12/18 12:37:57     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1637.9M, EPOCH TIME: 1766050677.400249
[12/18 12:37:57     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1637.9M, EPOCH TIME: 1766050677.401558
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1637.9M, EPOCH TIME: 1766050677.401641
[12/18 12:37:57     37s] Max number of tech site patterns supported in site array is 256.
[12/18 12:37:57     37s] Core basic site is unithd
[12/18 12:37:57     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1637.9M, EPOCH TIME: 1766050677.405750
[12/18 12:37:57     37s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:37:57     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:37:57     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1637.9M, EPOCH TIME: 1766050677.406247
[12/18 12:37:57     37s] Fast DP-INIT is on for default
[12/18 12:37:57     37s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:37:57     37s] Atter site array init, number of instance map data is 0.
[12/18 12:37:57     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1637.9M, EPOCH TIME: 1766050677.407827
[12/18 12:37:57     37s] 
[12/18 12:37:57     37s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:57     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1637.9M, EPOCH TIME: 1766050677.409261
[12/18 12:37:57     37s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1637.9M, EPOCH TIME: 1766050677.410133
[12/18 12:37:57     37s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1637.9M, EPOCH TIME: 1766050677.411215
[12/18 12:37:57     37s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1637.9M, EPOCH TIME: 1766050677.413036
[12/18 12:37:57     37s] default core: bins with density > 0.750 = 100.00 % ( 154 / 154 )
[12/18 12:37:57     37s] Density distribution unevenness ratio = 55.021%
[12/18 12:37:57     37s] Density distribution unevenness ratio (U70) = 55.021%
[12/18 12:37:57     37s] Density distribution unevenness ratio (U80) = 55.021%
[12/18 12:37:57     37s] Density distribution unevenness ratio (U90) = 55.021%
[12/18 12:37:57     37s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:1637.9M, EPOCH TIME: 1766050677.413141
[12/18 12:37:57     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1637.9M, EPOCH TIME: 1766050677.413188
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] All LLGs are deleted
[12/18 12:37:57     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:57     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.9M, EPOCH TIME: 1766050677.416752
[12/18 12:37:57     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1637.9M, EPOCH TIME: 1766050677.416865
[12/18 12:37:57     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1637.9M, EPOCH TIME: 1766050677.417329
[12/18 12:37:57     37s] *** Free Virtual Timing Model ...(mem=1637.9M)
[12/18 12:37:57     37s] <CMD> setDelayCalMode -engine aae
[12/18 12:37:57     37s] <CMD> all_setup_analysis_views
[12/18 12:37:57     37s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:57     37s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/18 12:37:57     37s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/18 12:37:57     37s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/18 12:37:57     37s] <CMD> get_ccopt_clock_trees *
[12/18 12:37:57     37s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/18 12:37:57     37s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/18 12:37:57     37s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/18 12:37:57     37s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/18 12:37:57     37s] <CMD> getPlaceMode -quiet -timingEffort
[12/18 12:37:57     37s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:37:57     37s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/18 12:37:57     37s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/18 12:37:57     37s] **INFO: Enable pre-place timing setting for timing analysis
[12/18 12:37:57     37s] Set Using Default Delay Limit as 101.
[12/18 12:37:57     37s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/18 12:37:57     37s] <CMD> set delaycal_use_default_delay_limit 101
[12/18 12:37:57     37s] Set Default Net Delay as 0 ps.
[12/18 12:37:57     37s] <CMD> set delaycal_default_net_delay 0
[12/18 12:37:57     37s] Set Default Net Load as 0 pF. 
[12/18 12:37:57     37s] <CMD> set delaycal_default_net_load 0
[12/18 12:37:57     37s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:37:57     37s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/18 12:37:57     37s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/18 12:37:57     37s] <CMD> getAnalysisMode -checkType -quiet
[12/18 12:37:57     37s] <CMD> buildTimingGraph
[12/18 12:37:57     37s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:37:57     37s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/18 12:37:57     37s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/18 12:37:57     37s] **INFO: Analyzing IO path groups for slack adjustment
[12/18 12:37:57     37s] <CMD> get_global timing_enable_path_group_priority
[12/18 12:37:57     37s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/18 12:37:57     37s] <CMD> set_global timing_enable_path_group_priority false
[12/18 12:37:57     37s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/18 12:37:57     37s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:37:57     37s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:57     37s] <CMD> group_path -name in2reg_tmp.28794 -from {0x27 0x2a} -to 0x2b -ignore_source_of_trigger_arc
[12/18 12:37:57     37s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/18 12:37:57     37s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:57     37s] <CMD> group_path -name in2out_tmp.28794 -from {0x2e 0x31} -to 0x32 -ignore_source_of_trigger_arc
[12/18 12:37:57     37s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:57     37s] <CMD> group_path -name reg2reg_tmp.28794 -from 0x34 -to 0x35
[12/18 12:37:57     37s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/18 12:37:57     37s] <CMD> group_path -name reg2out_tmp.28794 -from 0x38 -to 0x39
[12/18 12:37:57     37s] <CMD> setPathGroupOptions reg2reg_tmp.28794 -effortLevel high
[12/18 12:37:57     37s] Effort level <high> specified for reg2reg_tmp.28794 path_group
[12/18 12:37:57     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:37:57     37s] #################################################################################
[12/18 12:37:57     37s] # Design Stage: PreRoute
[12/18 12:37:57     37s] # Design Name: custom_riscv_core
[12/18 12:37:57     37s] # Design Mode: 90nm
[12/18 12:37:57     37s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:37:57     37s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:37:57     37s] # Signoff Settings: SI Off 
[12/18 12:37:57     37s] #################################################################################
[12/18 12:37:57     37s] Calculate delays in Single mode...
[12/18 12:37:57     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1628.4M, InitMEM = 1628.4M)
[12/18 12:37:57     37s] Start delay calculation (fullDC) (1 T). (MEM=1628.37)
[12/18 12:37:57     37s] End AAE Lib Interpolated Model. (MEM=1639.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:37:58     38s] Total number of fetched objects 11234
[12/18 12:37:58     38s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:37:58     38s] End delay calculation. (MEM=1687.58 CPU=0:00:00.9 REAL=0:00:01.0)
[12/18 12:37:58     38s] End delay calculation (fullDC). (MEM=1687.58 CPU=0:00:01.0 REAL=0:00:01.0)
[12/18 12:37:58     38s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1687.6M) ***
[12/18 12:37:58     38s] <CMD> reset_path_group -name reg2out_tmp.28794
[12/18 12:37:58     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:58     38s] <CMD> reset_path_group -name in2reg_tmp.28794
[12/18 12:37:58     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:58     38s] <CMD> reset_path_group -name in2out_tmp.28794
[12/18 12:37:58     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:58     38s] <CMD> reset_path_group -name reg2reg_tmp.28794
[12/18 12:37:58     38s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/18 12:37:58     38s] **INFO: Disable pre-place timing setting for timing analysis
[12/18 12:37:58     38s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/18 12:37:59     39s] Set Using Default Delay Limit as 1000.
[12/18 12:37:59     39s] <CMD> set delaycal_use_default_delay_limit 1000
[12/18 12:37:59     39s] Set Default Net Delay as 1000 ps.
[12/18 12:37:59     39s] <CMD> set delaycal_default_net_delay 1000ps
[12/18 12:37:59     39s] Set Default Net Load as 0.5 pF. 
[12/18 12:37:59     39s] <CMD> set delaycal_default_net_load 0.5pf
[12/18 12:37:59     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/18 12:37:59     39s] <CMD> all_setup_analysis_views
[12/18 12:37:59     39s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/18 12:37:59     39s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:37:59     39s] <CMD> setPlaceMode -reset -improveWithPsp
[12/18 12:37:59     39s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/18 12:37:59     39s] <CMD> getPlaceMode -congRepair -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -fp -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/18 12:37:59     39s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/18 12:37:59     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/18 12:37:59     39s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/18 12:37:59     39s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/18 12:37:59     39s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/18 12:37:59     39s] <CMD> getPlaceMode -quickCTS -quiet
[12/18 12:37:59     39s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/18 12:37:59     39s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/18 12:37:59     39s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/18 12:37:59     39s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/18 12:37:59     39s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:37:59     39s] <CMD> congRepair
[12/18 12:37:59     39s] Info: Disable timing driven in postCTS congRepair.
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] Starting congRepair ...
[12/18 12:37:59     39s] User Input Parameters:
[12/18 12:37:59     39s] - Congestion Driven    : On
[12/18 12:37:59     39s] - Timing Driven        : Off
[12/18 12:37:59     39s] - Area-Violation Based : On
[12/18 12:37:59     39s] - Start Rollback Level : -5
[12/18 12:37:59     39s] - Legalized            : On
[12/18 12:37:59     39s] - Window Based         : Off
[12/18 12:37:59     39s] - eDen incr mode       : Off
[12/18 12:37:59     39s] - Small incr mode      : Off
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1678.1M, EPOCH TIME: 1766050679.029023
[12/18 12:37:59     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1678.1M, EPOCH TIME: 1766050679.034586
[12/18 12:37:59     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1678.1M, EPOCH TIME: 1766050679.034647
[12/18 12:37:59     39s] Starting Early Global Route congestion estimation: mem = 1678.1M
[12/18 12:37:59     39s] (I)      ================== Layers ===================
[12/18 12:37:59     39s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:59     39s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:37:59     39s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:59     39s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:37:59     39s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:37:59     39s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:59     39s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:37:59     39s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:37:59     39s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:37:59     39s] (I)      Started Import and model ( Curr Mem: 1678.07 MB )
[12/18 12:37:59     39s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:37:59     39s] (I)      == Non-default Options ==
[12/18 12:37:59     39s] (I)      Maximum routing layer                              : 6
[12/18 12:37:59     39s] (I)      Number of threads                                  : 1
[12/18 12:37:59     39s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:37:59     39s] (I)      Method to set GCell size                           : row
[12/18 12:37:59     39s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:37:59     39s] (I)      Use row-based GCell size
[12/18 12:37:59     39s] (I)      Use row-based GCell align
[12/18 12:37:59     39s] (I)      layer 0 area = 56099
[12/18 12:37:59     39s] (I)      layer 1 area = 83000
[12/18 12:37:59     39s] (I)      layer 2 area = 67600
[12/18 12:37:59     39s] (I)      layer 3 area = 240000
[12/18 12:37:59     39s] (I)      layer 4 area = 240000
[12/18 12:37:59     39s] (I)      layer 5 area = 4000000
[12/18 12:37:59     39s] (I)      GCell unit size   : 2720
[12/18 12:37:59     39s] (I)      GCell multiplier  : 1
[12/18 12:37:59     39s] (I)      GCell row height  : 2720
[12/18 12:37:59     39s] (I)      Actual row height : 2720
[12/18 12:37:59     39s] (I)      GCell align ref   : 10120 10200
[12/18 12:37:59     39s] [NR-eGR] Track table information for default rule: 
[12/18 12:37:59     39s] [NR-eGR] li1 has single uniform track structure
[12/18 12:37:59     39s] [NR-eGR] met1 has single uniform track structure
[12/18 12:37:59     39s] [NR-eGR] met2 has single uniform track structure
[12/18 12:37:59     39s] [NR-eGR] met3 has single uniform track structure
[12/18 12:37:59     39s] [NR-eGR] met4 has single uniform track structure
[12/18 12:37:59     39s] [NR-eGR] met5 has single uniform track structure
[12/18 12:37:59     39s] (I)      =============== Default via ===============
[12/18 12:37:59     39s] (I)      +---+------------------+------------------+
[12/18 12:37:59     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:37:59     39s] (I)      +---+------------------+------------------+
[12/18 12:37:59     39s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:37:59     39s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:37:59     39s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:37:59     39s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:37:59     39s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:37:59     39s] (I)      +---+------------------+------------------+
[12/18 12:37:59     39s] [NR-eGR] Read 0 PG shapes
[12/18 12:37:59     39s] [NR-eGR] Read 0 clock shapes
[12/18 12:37:59     39s] [NR-eGR] Read 0 other shapes
[12/18 12:37:59     39s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:37:59     39s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:37:59     39s] [NR-eGR] #PG Blockages       : 0
[12/18 12:37:59     39s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:37:59     39s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:37:59     39s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:37:59     39s] [NR-eGR] #Other Blockages    : 0
[12/18 12:37:59     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:37:59     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:37:59     39s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:37:59     39s] (I)      early_global_route_priority property id does not exist.
[12/18 12:37:59     39s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:37:59     39s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:37:59     39s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:59     39s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:59     39s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:37:59     39s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:37:59     39s] (I)      Number of ignored nets                =      0
[12/18 12:37:59     39s] (I)      Number of connected nets              =      0
[12/18 12:37:59     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:37:59     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:37:59     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:37:59     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:37:59     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:37:59     39s] (I)      Ndr track 0 does not exist
[12/18 12:37:59     39s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:37:59     39s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:37:59     39s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:37:59     39s] (I)      Site width          :   460  (dbu)
[12/18 12:37:59     39s] (I)      Row height          :  2720  (dbu)
[12/18 12:37:59     39s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:37:59     39s] (I)      GCell width         :  2720  (dbu)
[12/18 12:37:59     39s] (I)      GCell height        :  2720  (dbu)
[12/18 12:37:59     39s] (I)      Grid                :   224    71     6
[12/18 12:37:59     39s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:37:59     39s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:37:59     39s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:37:59     39s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:37:59     39s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:37:59     39s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:37:59     39s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:37:59     39s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:37:59     39s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:37:59     39s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:37:59     39s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:37:59     39s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:37:59     39s] (I)      --------------------------------------------------------
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] [NR-eGR] ============ Routing rule table ============
[12/18 12:37:59     39s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:37:59     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:37:59     39s] (I)                    Layer    2    3    4    5     6 
[12/18 12:37:59     39s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:37:59     39s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:37:59     39s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:37:59     39s] [NR-eGR] ========================================
[12/18 12:37:59     39s] [NR-eGR] 
[12/18 12:37:59     39s] (I)      =============== Blocked Tracks ===============
[12/18 12:37:59     39s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:59     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:37:59     39s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:59     39s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:37:59     39s] (I)      |     2 |  128128 |    52466 |        40.95% |
[12/18 12:37:59     39s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:37:59     39s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:37:59     39s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:37:59     39s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:37:59     39s] (I)      +-------+---------+----------+---------------+
[12/18 12:37:59     39s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1678.07 MB )
[12/18 12:37:59     39s] (I)      Reset routing kernel
[12/18 12:37:59     39s] (I)      Started Global Routing ( Curr Mem: 1678.07 MB )
[12/18 12:37:59     39s] (I)      totalPins=43361  totalGlobalPin=39577 (91.27%)
[12/18 12:37:59     39s] (I)      total 2D Cap : 316540 = (159914 H, 156626 V)
[12/18 12:37:59     39s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1a Route ============
[12/18 12:37:59     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:37:59     39s] (I)      Usage: 109295 = (63036 H, 46259 V) = (39.42% H, 29.53% V) = (1.715e+05um H, 1.258e+05um V)
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1b Route ============
[12/18 12:37:59     39s] (I)      Usage: 109798 = (63177 H, 46621 V) = (39.51% H, 29.77% V) = (1.718e+05um H, 1.268e+05um V)
[12/18 12:37:59     39s] (I)      Overflow of layer group 1: 37.76% H + 2.96% V. EstWL: 2.986506e+05um
[12/18 12:37:59     39s] (I)      Congestion metric : 37.76%H 2.96%V, 40.72%HV
[12/18 12:37:59     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1c Route ============
[12/18 12:37:59     39s] (I)      Level2 Grid: 45 x 15
[12/18 12:37:59     39s] (I)      Usage: 110545 = (63191 H, 47354 V) = (39.52% H, 30.23% V) = (1.719e+05um H, 1.288e+05um V)
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1d Route ============
[12/18 12:37:59     39s] (I)      Usage: 110545 = (63191 H, 47354 V) = (39.52% H, 30.23% V) = (1.719e+05um H, 1.288e+05um V)
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1e Route ============
[12/18 12:37:59     39s] (I)      Usage: 110545 = (63191 H, 47354 V) = (39.52% H, 30.23% V) = (1.719e+05um H, 1.288e+05um V)
[12/18 12:37:59     39s] [NR-eGR] Early Global Route overflow of layer group 1: 35.19% H + 3.00% V. EstWL: 3.006824e+05um
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] (I)      ============  Phase 1l Route ============
[12/18 12:37:59     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:37:59     39s] (I)      Layer  2:      78248     51571      6864         488      126176    ( 0.39%) 
[12/18 12:37:59     39s] (I)      Layer  3:      92680     42196      1269           0       92717    ( 0.00%) 
[12/18 12:37:59     39s] (I)      Layer  4:      70914     43164      5912           0       70600    ( 0.00%) 
[12/18 12:37:59     39s] (I)      Layer  5:      61740     10484       312           0       61811    ( 0.00%) 
[12/18 12:37:59     39s] (I)      Layer  6:      11819      1752        28        2983        8784    (25.35%) 
[12/18 12:37:59     39s] (I)      Total:        315401    149167     14385        3471      360085    ( 0.95%) 
[12/18 12:37:59     39s] (I)      
[12/18 12:37:59     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:37:59     39s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:37:59     39s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:37:59     39s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[12/18 12:37:59     39s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:37:59     39s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:37:59     39s] [NR-eGR]    met1 ( 2)      3408(21.61%)       148( 0.94%)         0( 0.00%)   (22.54%) 
[12/18 12:37:59     39s] [NR-eGR]    met2 ( 3)       750( 4.78%)         9( 0.06%)         0( 0.00%)   ( 4.84%) 
[12/18 12:37:59     39s] [NR-eGR]    met3 ( 4)      2776(17.53%)       153( 0.97%)         6( 0.04%)   (18.54%) 
[12/18 12:37:59     39s] [NR-eGR]    met4 ( 5)       176( 1.12%)         1( 0.01%)         1( 0.01%)   ( 1.14%) 
[12/18 12:37:59     39s] [NR-eGR]    met5 ( 6)        28( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[12/18 12:37:59     39s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:37:59     39s] [NR-eGR]        Total      7138( 9.54%)       311( 0.42%)         7( 0.01%)   ( 9.97%) 
[12/18 12:37:59     39s] [NR-eGR] 
[12/18 12:37:59     39s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1686.07 MB )
[12/18 12:37:59     39s] (I)      total 2D Cap : 318572 = (161946 H, 156626 V)
[12/18 12:37:59     39s] [NR-eGR] Overflow after Early Global Route 16.66% H + 1.91% V
[12/18 12:37:59     39s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1686.1M
[12/18 12:37:59     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.159, MEM:1686.1M, EPOCH TIME: 1766050679.193732
[12/18 12:37:59     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1686.1M, EPOCH TIME: 1766050679.193770
[12/18 12:37:59     39s] [hotspot] +------------+---------------+---------------+
[12/18 12:37:59     39s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:37:59     39s] [hotspot] +------------+---------------+---------------+
[12/18 12:37:59     39s] [hotspot] | normalized |        127.00 |        317.00 |
[12/18 12:37:59     39s] [hotspot] +------------+---------------+---------------+
[12/18 12:37:59     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 127.00, normalized total congestion hotspot area = 317.00 (area is in unit of 4 std-cell row bins)
[12/18 12:37:59     39s] [hotspot] max/total 127.00/317.00, big hotspot (>10) total 277.00
[12/18 12:37:59     39s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] |  1  |   252.20    23.80   469.80   176.12 |      155.00   |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] |  2  |    56.36    12.92   230.44   176.12 |      144.00   |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] |  3  |    99.88   132.60   197.80   176.12 |       24.00   |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] |  4  |   252.20   132.60   339.24   176.12 |       19.00   |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] [hotspot] |  5  |    56.36   143.48    89.00   176.12 |        6.00   |
[12/18 12:37:59     39s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:37:59     39s] Top 5 hotspots total area: 348.00
[12/18 12:37:59     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1686.1M, EPOCH TIME: 1766050679.196136
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] === incrementalPlace Internal Loop 1 ===
[12/18 12:37:59     39s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:37:59     39s] OPERPROF: Starting IPInitSPData at level 1, MEM:1686.1M, EPOCH TIME: 1766050679.197229
[12/18 12:37:59     39s] Processing tracks to init pin-track alignment.
[12/18 12:37:59     39s] z: 1, totalTracks: 1
[12/18 12:37:59     39s] z: 3, totalTracks: 1
[12/18 12:37:59     39s] z: 5, totalTracks: 1
[12/18 12:37:59     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:37:59     39s] All LLGs are deleted
[12/18 12:37:59     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:59     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:59     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1686.1M, EPOCH TIME: 1766050679.201074
[12/18 12:37:59     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1686.1M, EPOCH TIME: 1766050679.201203
[12/18 12:37:59     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1686.1M, EPOCH TIME: 1766050679.202547
[12/18 12:37:59     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:59     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:37:59     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1686.1M, EPOCH TIME: 1766050679.202632
[12/18 12:37:59     39s] Max number of tech site patterns supported in site array is 256.
[12/18 12:37:59     39s] Core basic site is unithd
[12/18 12:37:59     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1686.1M, EPOCH TIME: 1766050679.206789
[12/18 12:37:59     39s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:37:59     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:37:59     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1686.1M, EPOCH TIME: 1766050679.207257
[12/18 12:37:59     39s] Fast DP-INIT is on for default
[12/18 12:37:59     39s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:37:59     39s] Atter site array init, number of instance map data is 0.
[12/18 12:37:59     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1686.1M, EPOCH TIME: 1766050679.208840
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:37:59     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1686.1M, EPOCH TIME: 1766050679.210163
[12/18 12:37:59     39s] OPERPROF:   Starting post-place ADS at level 2, MEM:1686.1M, EPOCH TIME: 1766050679.210203
[12/18 12:37:59     39s] ADSU 0.999 -> 0.999. site 81920.000 -> 81920.000. GS 21.760
[12/18 12:37:59     39s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.014, MEM:1686.1M, EPOCH TIME: 1766050679.223981
[12/18 12:37:59     39s] OPERPROF:   Starting spMPad at level 2, MEM:1640.1M, EPOCH TIME: 1766050679.225250
[12/18 12:37:59     39s] OPERPROF:     Starting spContextMPad at level 3, MEM:1640.1M, EPOCH TIME: 1766050679.225637
[12/18 12:37:59     39s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1640.1M, EPOCH TIME: 1766050679.225673
[12/18 12:37:59     39s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:1640.1M, EPOCH TIME: 1766050679.226932
[12/18 12:37:59     39s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1640.1M, EPOCH TIME: 1766050679.228748
[12/18 12:37:59     39s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1640.1M, EPOCH TIME: 1766050679.229001
[12/18 12:37:59     39s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1640.1M, EPOCH TIME: 1766050679.229537
[12/18 12:37:59     39s] no activity file in design. spp won't run.
[12/18 12:37:59     39s] [spp] 0
[12/18 12:37:59     39s] [adp] 0:1:1:3
[12/18 12:37:59     39s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1640.1M, EPOCH TIME: 1766050679.230929
[12/18 12:37:59     39s] SP #FI/SF FL/PI 0/0 11016/0
[12/18 12:37:59     39s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.035, MEM:1640.1M, EPOCH TIME: 1766050679.231992
[12/18 12:37:59     39s] PP off. flexM 0
[12/18 12:37:59     39s] OPERPROF: Starting CDPad at level 1, MEM:1640.1M, EPOCH TIME: 1766050679.235646
[12/18 12:37:59     39s] 3DP is on.
[12/18 12:37:59     39s] 3DP OF M2 0.439, M4 0.372. Diff 1, Offset 0
[12/18 12:37:59     39s] pin dist: (1, 0.999), (2, 0.001), (3, 0.000), (4, 0.000), 
[12/18 12:37:59     39s] M4 smooth 0
[12/18 12:37:59     39s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:37:59     39s] CDPadU 1.049 -> 0.995. R=0.995, N=11016, GS=2.720
[12/18 12:37:59     39s] OPERPROF: Finished CDPad at level 1, CPU:0.250, REAL:0.249, MEM:1640.1M, EPOCH TIME: 1766050679.485004
[12/18 12:37:59     39s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:37:59     39s] no activity file in design. spp won't run.
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] AB Est...
[12/18 12:37:59     39s] OPERPROF: Starting npPlace at level 1, MEM:1640.1M, EPOCH TIME: 1766050679.504016
[12/18 12:37:59     39s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1656.2M, EPOCH TIME: 1766050679.513294
[12/18 12:37:59     39s] Iteration  4: Skipped, with CDP Off
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] AB Est...
[12/18 12:37:59     39s] OPERPROF: Starting npPlace at level 1, MEM:1656.2M, EPOCH TIME: 1766050679.517871
[12/18 12:37:59     39s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1656.2M, EPOCH TIME: 1766050679.527061
[12/18 12:37:59     39s] Iteration  5: Skipped, with CDP Off
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] AB Est...
[12/18 12:37:59     39s] OPERPROF: Starting npPlace at level 1, MEM:1656.2M, EPOCH TIME: 1766050679.531325
[12/18 12:37:59     39s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1656.2M, EPOCH TIME: 1766050679.541923
[12/18 12:37:59     39s] Iteration  6: Skipped, with CDP Off
[12/18 12:37:59     39s] 
[12/18 12:37:59     39s] AB Est...
[12/18 12:37:59     39s] OPERPROF: Starting npPlace at level 1, MEM:1656.2M, EPOCH TIME: 1766050679.546286
[12/18 12:37:59     39s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1656.2M, EPOCH TIME: 1766050679.556690
[12/18 12:37:59     39s] Iteration  7: Skipped, with CDP Off
[12/18 12:37:59     39s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:37:59     39s] No instances found in the vector
[12/18 12:37:59     39s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1656.2M, DRC: 0)
[12/18 12:37:59     39s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:37:59     39s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:37:59     39s] No instances found in the vector
[12/18 12:37:59     39s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1656.2M, DRC: 0)
[12/18 12:37:59     39s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:37:59     39s] OPERPROF: Starting npPlace at level 1, MEM:1656.2M, EPOCH TIME: 1766050679.593808
[12/18 12:38:00     40s] Iteration  8: Total net bbox = 2.305e+05 (1.40e+05 9.09e+04)
[12/18 12:38:00     40s]               Est.  stn bbox = 3.173e+05 (1.87e+05 1.30e+05)
[12/18 12:38:00     40s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1657.2M
[12/18 12:38:01     41s] Iteration  9: Total net bbox = 2.240e+05 (1.35e+05 8.90e+04)
[12/18 12:38:01     41s]               Est.  stn bbox = 3.090e+05 (1.81e+05 1.28e+05)
[12/18 12:38:01     41s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 1657.2M
[12/18 12:38:01     41s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:38:03     43s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.481219
[12/18 12:38:03     43s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.481316
[12/18 12:38:03     43s] Iteration 10: Total net bbox = 2.104e+05 (1.21e+05 8.97e+04)
[12/18 12:38:03     43s]               Est.  stn bbox = 2.900e+05 (1.62e+05 1.28e+05)
[12/18 12:38:03     43s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1659.2M
[12/18 12:38:03     43s] OPERPROF: Finished npPlace at level 1, CPU:3.900, REAL:3.889, MEM:1659.2M, EPOCH TIME: 1766050683.483272
[12/18 12:38:03     43s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:38:03     43s] No instances found in the vector
[12/18 12:38:03     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M, DRC: 0)
[12/18 12:38:03     43s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:38:03     43s] Move report: Congestion Driven Placement moves 11016 insts, mean move: 12.65 um, max move: 48.50 um 
[12/18 12:38:03     43s] 	Max move on inst (mdu_inst_quotient_reg_reg[2]): (581.59, 15.64) --> (552.12, 34.68)
[12/18 12:38:03     43s] no activity file in design. spp won't run.
[12/18 12:38:03     43s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1659.2M, EPOCH TIME: 1766050683.492319
[12/18 12:38:03     43s] Saved padding area to DB
[12/18 12:38:03     43s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.493023
[12/18 12:38:03     43s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1659.2M, EPOCH TIME: 1766050683.493693
[12/18 12:38:03     43s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.494709
[12/18 12:38:03     43s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:38:03     43s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1659.2M, EPOCH TIME: 1766050683.495976
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.496618
[12/18 12:38:03     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.496762
[12/18 12:38:03     43s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:1659.2M, EPOCH TIME: 1766050683.497223
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] Finished Incremental Placement (cpu=0:00:04.3, real=0:00:04.0, mem=1659.2M)
[12/18 12:38:03     43s] CongRepair sets shifter mode to gplace
[12/18 12:38:03     43s] TDRefine: refinePlace mode is spiral
[12/18 12:38:03     43s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1659.2M, EPOCH TIME: 1766050683.497435
[12/18 12:38:03     43s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.497483
[12/18 12:38:03     43s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1659.2M, EPOCH TIME: 1766050683.497537
[12/18 12:38:03     43s] Processing tracks to init pin-track alignment.
[12/18 12:38:03     43s] z: 1, totalTracks: 1
[12/18 12:38:03     43s] z: 3, totalTracks: 1
[12/18 12:38:03     43s] z: 5, totalTracks: 1
[12/18 12:38:03     43s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1659.2M, EPOCH TIME: 1766050683.501216
[12/18 12:38:03     43s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.501325
[12/18 12:38:03     43s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1659.2M, EPOCH TIME: 1766050683.502914
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1659.2M, EPOCH TIME: 1766050683.503173
[12/18 12:38:03     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:03     43s] Core basic site is unithd
[12/18 12:38:03     43s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1659.2M, EPOCH TIME: 1766050683.507260
[12/18 12:38:03     43s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:38:03     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:38:03     43s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.507739
[12/18 12:38:03     43s] Fast DP-INIT is on for default
[12/18 12:38:03     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:03     43s] Atter site array init, number of instance map data is 0.
[12/18 12:38:03     43s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.006, MEM:1659.2M, EPOCH TIME: 1766050683.509393
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:03     43s] OPERPROF:         Starting CMU at level 5, MEM:1659.2M, EPOCH TIME: 1766050683.510367
[12/18 12:38:03     43s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1659.2M, EPOCH TIME: 1766050683.510987
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:03     43s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1659.2M, EPOCH TIME: 1766050683.511780
[12/18 12:38:03     43s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1659.2M, EPOCH TIME: 1766050683.511818
[12/18 12:38:03     43s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.511852
[12/18 12:38:03     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2MB).
[12/18 12:38:03     43s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:1659.2M, EPOCH TIME: 1766050683.514512
[12/18 12:38:03     43s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.017, MEM:1659.2M, EPOCH TIME: 1766050683.514543
[12/18 12:38:03     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.2
[12/18 12:38:03     43s] OPERPROF:   Starting RefinePlace at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.514615
[12/18 12:38:03     43s] *** Starting refinePlace (0:00:43.5 mem=1659.2M) ***
[12/18 12:38:03     43s] Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:03     43s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:38:03     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:38:03     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:03     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:03     43s] Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
[12/18 12:38:03     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1659.2MB
[12/18 12:38:03     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2MB) @(0:00:43.5 - 0:00:43.5).
[12/18 12:38:03     43s] *** Finished refinePlace (0:00:43.5 mem=1659.2M) ***
[12/18 12:38:03     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.2
[12/18 12:38:03     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1659.2M, EPOCH TIME: 1766050683.528282
[12/18 12:38:03     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1659.2M, EPOCH TIME: 1766050683.528336
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1659.2M, EPOCH TIME: 1766050683.531420
[12/18 12:38:03     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1659.2M, EPOCH TIME: 1766050683.531539
[12/18 12:38:03     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.005, MEM:1644.2M, EPOCH TIME: 1766050683.533265
[12/18 12:38:03     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.036, MEM:1644.2M, EPOCH TIME: 1766050683.533310
[12/18 12:38:03     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1644.2M, EPOCH TIME: 1766050683.533643
[12/18 12:38:03     43s] Starting Early Global Route congestion estimation: mem = 1644.2M
[12/18 12:38:03     43s] (I)      ================== Layers ===================
[12/18 12:38:03     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:03     43s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:38:03     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:03     43s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:38:03     43s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:38:03     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:03     43s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:38:03     43s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:38:03     43s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:03     43s] (I)      Started Import and model ( Curr Mem: 1644.21 MB )
[12/18 12:38:03     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:03     43s] (I)      == Non-default Options ==
[12/18 12:38:03     43s] (I)      Maximum routing layer                              : 6
[12/18 12:38:03     43s] (I)      Number of threads                                  : 1
[12/18 12:38:03     43s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:38:03     43s] (I)      Method to set GCell size                           : row
[12/18 12:38:03     43s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:38:03     43s] (I)      Use row-based GCell size
[12/18 12:38:03     43s] (I)      Use row-based GCell align
[12/18 12:38:03     43s] (I)      layer 0 area = 56099
[12/18 12:38:03     43s] (I)      layer 1 area = 83000
[12/18 12:38:03     43s] (I)      layer 2 area = 67600
[12/18 12:38:03     43s] (I)      layer 3 area = 240000
[12/18 12:38:03     43s] (I)      layer 4 area = 240000
[12/18 12:38:03     43s] (I)      layer 5 area = 4000000
[12/18 12:38:03     43s] (I)      GCell unit size   : 2720
[12/18 12:38:03     43s] (I)      GCell multiplier  : 1
[12/18 12:38:03     43s] (I)      GCell row height  : 2720
[12/18 12:38:03     43s] (I)      Actual row height : 2720
[12/18 12:38:03     43s] (I)      GCell align ref   : 10120 10200
[12/18 12:38:03     43s] [NR-eGR] Track table information for default rule: 
[12/18 12:38:03     43s] [NR-eGR] li1 has single uniform track structure
[12/18 12:38:03     43s] [NR-eGR] met1 has single uniform track structure
[12/18 12:38:03     43s] [NR-eGR] met2 has single uniform track structure
[12/18 12:38:03     43s] [NR-eGR] met3 has single uniform track structure
[12/18 12:38:03     43s] [NR-eGR] met4 has single uniform track structure
[12/18 12:38:03     43s] [NR-eGR] met5 has single uniform track structure
[12/18 12:38:03     43s] (I)      =============== Default via ===============
[12/18 12:38:03     43s] (I)      +---+------------------+------------------+
[12/18 12:38:03     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:38:03     43s] (I)      +---+------------------+------------------+
[12/18 12:38:03     43s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:38:03     43s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:38:03     43s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:38:03     43s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:38:03     43s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:38:03     43s] (I)      +---+------------------+------------------+
[12/18 12:38:03     43s] [NR-eGR] Read 0 PG shapes
[12/18 12:38:03     43s] [NR-eGR] Read 0 clock shapes
[12/18 12:38:03     43s] [NR-eGR] Read 0 other shapes
[12/18 12:38:03     43s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:38:03     43s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:38:03     43s] [NR-eGR] #PG Blockages       : 0
[12/18 12:38:03     43s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:38:03     43s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:38:03     43s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:38:03     43s] [NR-eGR] #Other Blockages    : 0
[12/18 12:38:03     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:38:03     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:38:03     43s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:38:03     43s] (I)      early_global_route_priority property id does not exist.
[12/18 12:38:03     43s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:38:03     43s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:38:03     43s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:03     43s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:03     43s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:03     43s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:03     43s] (I)      Number of ignored nets                =      0
[12/18 12:38:03     43s] (I)      Number of connected nets              =      0
[12/18 12:38:03     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:38:03     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:38:03     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:38:03     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:38:03     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:38:03     43s] (I)      Ndr track 0 does not exist
[12/18 12:38:03     43s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:38:03     43s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:38:03     43s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:38:03     43s] (I)      Site width          :   460  (dbu)
[12/18 12:38:03     43s] (I)      Row height          :  2720  (dbu)
[12/18 12:38:03     43s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:38:03     43s] (I)      GCell width         :  2720  (dbu)
[12/18 12:38:03     43s] (I)      GCell height        :  2720  (dbu)
[12/18 12:38:03     43s] (I)      Grid                :   224    71     6
[12/18 12:38:03     43s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:38:03     43s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:38:03     43s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:38:03     43s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:38:03     43s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:38:03     43s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:38:03     43s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:38:03     43s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:38:03     43s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:38:03     43s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:38:03     43s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:38:03     43s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:38:03     43s] (I)      --------------------------------------------------------
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] [NR-eGR] ============ Routing rule table ============
[12/18 12:38:03     43s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:38:03     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:38:03     43s] (I)                    Layer    2    3    4    5     6 
[12/18 12:38:03     43s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:38:03     43s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:38:03     43s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:38:03     43s] [NR-eGR] ========================================
[12/18 12:38:03     43s] [NR-eGR] 
[12/18 12:38:03     43s] (I)      =============== Blocked Tracks ===============
[12/18 12:38:03     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:03     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:38:03     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:03     43s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:38:03     43s] (I)      |     2 |  128128 |    42298 |        33.01% |
[12/18 12:38:03     43s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:38:03     43s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:38:03     43s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:38:03     43s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:38:03     43s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:03     43s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] (I)      Reset routing kernel
[12/18 12:38:03     43s] (I)      Started Global Routing ( Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] (I)      totalPins=43361  totalGlobalPin=38848 (89.59%)
[12/18 12:38:03     43s] (I)      total 2D Cap : 326170 = (169544 H, 156626 V)
[12/18 12:38:03     43s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1a Route ============
[12/18 12:38:03     43s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:38:03     43s] (I)      Usage: 99852 = (55441 H, 44411 V) = (32.70% H, 28.35% V) = (1.508e+05um H, 1.208e+05um V)
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1b Route ============
[12/18 12:38:03     43s] (I)      Usage: 100232 = (55564 H, 44668 V) = (32.77% H, 28.52% V) = (1.511e+05um H, 1.215e+05um V)
[12/18 12:38:03     43s] (I)      Overflow of layer group 1: 37.06% H + 5.02% V. EstWL: 2.726310e+05um
[12/18 12:38:03     43s] (I)      Congestion metric : 37.06%H 5.02%V, 42.08%HV
[12/18 12:38:03     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1c Route ============
[12/18 12:38:03     43s] (I)      Level2 Grid: 45 x 15
[12/18 12:38:03     43s] (I)      Usage: 100824 = (55576 H, 45248 V) = (32.78% H, 28.89% V) = (1.512e+05um H, 1.231e+05um V)
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1d Route ============
[12/18 12:38:03     43s] (I)      Usage: 100828 = (55576 H, 45252 V) = (32.78% H, 28.89% V) = (1.512e+05um H, 1.231e+05um V)
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1e Route ============
[12/18 12:38:03     43s] (I)      Usage: 100828 = (55576 H, 45252 V) = (32.78% H, 28.89% V) = (1.512e+05um H, 1.231e+05um V)
[12/18 12:38:03     43s] [NR-eGR] Early Global Route overflow of layer group 1: 35.92% H + 5.12% V. EstWL: 2.742522e+05um
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] (I)      ============  Phase 1l Route ============
[12/18 12:38:03     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:38:03     43s] (I)      Layer  2:      87341     49542      7659          16      126648    ( 0.01%) 
[12/18 12:38:03     43s] (I)      Layer  3:      92680     39691      1998           0       92717    ( 0.00%) 
[12/18 12:38:03     43s] (I)      Layer  4:      70914     36771      4654           0       70600    ( 0.00%) 
[12/18 12:38:03     43s] (I)      Layer  5:      61740     10308       290           0       61811    ( 0.00%) 
[12/18 12:38:03     43s] (I)      Layer  6:      11819      1192        16        2983        8784    (25.35%) 
[12/18 12:38:03     43s] (I)      Total:        324494    137504     14617        2999      360557    ( 0.82%) 
[12/18 12:38:03     43s] (I)      
[12/18 12:38:03     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:38:03     43s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:38:03     43s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:38:03     43s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/18 12:38:03     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:38:03     43s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:38:03     43s] [NR-eGR]    met1 ( 2)      3483(22.00%)       212( 1.34%)         7( 0.04%)   (23.38%) 
[12/18 12:38:03     43s] [NR-eGR]    met2 ( 3)      1037( 6.61%)        28( 0.18%)         0( 0.00%)   ( 6.79%) 
[12/18 12:38:03     43s] [NR-eGR]    met3 ( 4)      2184(13.79%)       137( 0.87%)         3( 0.02%)   (14.68%) 
[12/18 12:38:03     43s] [NR-eGR]    met4 ( 5)       144( 0.92%)         7( 0.04%)         0( 0.00%)   ( 0.96%) 
[12/18 12:38:03     43s] [NR-eGR]    met5 ( 6)        16( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/18 12:38:03     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:38:03     43s] [NR-eGR]        Total      6864( 9.17%)       384( 0.51%)        10( 0.01%)   ( 9.70%) 
[12/18 12:38:03     43s] [NR-eGR] 
[12/18 12:38:03     43s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] (I)      total 2D Cap : 327676 = (171050 H, 156626 V)
[12/18 12:38:03     43s] [NR-eGR] Overflow after Early Global Route 15.49% H + 2.72% V
[12/18 12:38:03     43s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1648.3M
[12/18 12:38:03     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.140, REAL:0.148, MEM:1648.3M, EPOCH TIME: 1766050683.681388
[12/18 12:38:03     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:1648.3M, EPOCH TIME: 1766050683.681424
[12/18 12:38:03     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:03     43s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:38:03     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:03     43s] [hotspot] | normalized |        149.00 |        287.00 |
[12/18 12:38:03     43s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:03     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 149.00, normalized total congestion hotspot area = 287.00 (area is in unit of 4 std-cell row bins)
[12/18 12:38:03     43s] [hotspot] max/total 149.00/287.00, big hotspot (>10) total 270.00
[12/18 12:38:03     43s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] |  1  |   263.08    12.92   448.04   176.12 |      150.00   |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] |  2  |    56.36    12.92   219.56   176.12 |      128.00   |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] |  3  |    78.12   154.36   110.76   176.12 |        4.00   |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] |  4  |   480.68    23.80   502.44    34.68 |        2.00   |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] [hotspot] |  5  |   458.92    56.44   469.80    78.20 |        2.00   |
[12/18 12:38:03     43s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:03     43s] Top 5 hotspots total area: 286.00
[12/18 12:38:03     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1648.3M, EPOCH TIME: 1766050683.683821
[12/18 12:38:03     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1648.3M, EPOCH TIME: 1766050683.683869
[12/18 12:38:03     43s] Starting Early Global Route wiring: mem = 1648.3M
[12/18 12:38:03     43s] (I)      ============= Track Assignment ============
[12/18 12:38:03     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:38:03     43s] (I)      Run Multi-thread track assignment
[12/18 12:38:03     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] (I)      Started Export ( Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] [NR-eGR]               Length (um)    Vias 
[12/18 12:38:03     43s] [NR-eGR] ----------------------------------
[12/18 12:38:03     43s] [NR-eGR]  li1   (1V)             0   43325 
[12/18 12:38:03     43s] [NR-eGR]  met1  (2H)         94323   61506 
[12/18 12:38:03     43s] [NR-eGR]  met2  (3V)        107000    7246 
[12/18 12:38:03     43s] [NR-eGR]  met3  (4H)         67001    3212 
[12/18 12:38:03     43s] [NR-eGR]  met4  (5V)         25943     302 
[12/18 12:38:03     43s] [NR-eGR]  met5  (6H)          3267       0 
[12/18 12:38:03     43s] [NR-eGR] ----------------------------------
[12/18 12:38:03     43s] [NR-eGR]        Total       297533  115591 
[12/18 12:38:03     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:03     43s] [NR-eGR] Total half perimeter of net bounding box: 305529um
[12/18 12:38:03     43s] [NR-eGR] Total length: 297533um, number of vias: 115591
[12/18 12:38:03     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:03     43s] [NR-eGR] Total eGR-routed clock nets wire length: 11698um, number of vias: 6124
[12/18 12:38:03     43s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:03     43s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1648.34 MB )
[12/18 12:38:03     43s] Early Global Route wiring runtime: 0.16 seconds, mem = 1648.3M
[12/18 12:38:03     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.170, REAL:0.164, MEM:1648.3M, EPOCH TIME: 1766050683.847980
[12/18 12:38:03     43s] Tdgp not successfully inited but do clear! skip clearing
[12/18 12:38:03     43s] End of congRepair (cpu=0:00:04.8, real=0:00:04.0)
[12/18 12:38:03     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:38:03     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:38:03     43s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/18 12:38:03     43s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:38:03     43s] <CMD> all_setup_analysis_views
[12/18 12:38:03     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:38:03     43s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/18 12:38:03     43s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/18 12:38:03     43s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -timingEffort
[12/18 12:38:03     43s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/18 12:38:03     43s] *** Finishing placeDesign default flow ***
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/18 12:38:03     43s] **placeDesign ... cpu = 0: 0:29, real = 0: 0:30, mem = 1637.3M **
[12/18 12:38:03     43s] <CMD> getPlaceMode -trimView -quiet
[12/18 12:38:03     43s] <CMD> getOptMode -quiet -viewOptPolishing
[12/18 12:38:03     43s] <CMD> getOptMode -quiet -fastViewOpt
[12/18 12:38:03     43s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/18 12:38:03     43s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/18 12:38:03     43s] Tdgp not successfully inited but do clear! skip clearing
[12/18 12:38:03     43s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/18 12:38:03     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:38:03     43s] <CMD> setExtractRCMode -engine preRoute
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -ignoreScan
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -repairPlace
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/18 12:38:03     43s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/18 12:38:03     43s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/18 12:38:03     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -clusterMode
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/18 12:38:03     43s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/18 12:38:03     43s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/18 12:38:03     43s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/18 12:38:03     43s] <CMD> getPlaceMode -fp -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -fastfp -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -doRPlace -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/18 12:38:03     43s] <CMD> getPlaceMode -quickCTS -quiet
[12/18 12:38:03     43s] <CMD> set spgFlowInInitialPlace 0
[12/18 12:38:03     43s] <CMD> getPlaceMode -user -maxRouteLayer
[12/18 12:38:03     43s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/18 12:38:03     43s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/18 12:38:03     43s] <CMD> getDesignMode -quiet -flowEffort
[12/18 12:38:03     43s] <CMD> report_message -end_cmd
[12/18 12:38:03     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:38:03     43s] <CMD> um::create_snapshot -name final -auto min
[12/18 12:38:03     43s] <CMD> um::pop_snapshot_stack
[12/18 12:38:03     43s] <CMD> um::create_snapshot -name place_design
[12/18 12:38:03     43s] *** placeDesign #1 [finish] : cpu/real = 0:00:29.4/0:00:30.3 (1.0), totSession cpu/real = 0:00:43.9/0:00:44.5 (1.0), mem = 1637.3M
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] =============================================================================================
[12/18 12:38:03     43s]  Final TAT Report : placeDesign #1                                              21.35-s114_1
[12/18 12:38:03     43s] =============================================================================================
[12/18 12:38:03     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:03     43s] ---------------------------------------------------------------------------------------------
[12/18 12:38:03     43s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:03     43s] [ TimingUpdate           ]     10   0:00:01.1  (   3.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:38:03     43s] [ FullDelayCalc          ]      7   0:00:05.1  (  16.8 % )     0:00:05.1 /  0:00:05.1    1.0
[12/18 12:38:03     43s] [ MISC                   ]          0:00:24.2  (  79.7 % )     0:00:24.2 /  0:00:23.2    1.0
[12/18 12:38:03     43s] ---------------------------------------------------------------------------------------------
[12/18 12:38:03     43s]  placeDesign #1 TOTAL               0:00:30.3  ( 100.0 % )     0:00:30.3 /  0:00:29.4    1.0
[12/18 12:38:03     43s] ---------------------------------------------------------------------------------------------
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/18 12:38:03     43s] <CMD> addFiller -cell {FILL1 FILL2 FILL4 FILL8} -prefix FILLER
[12/18 12:38:03     43s] **WARN: (IMPSP-5123):	Cell FILL1 is not found.
[12/18 12:38:03     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:38:03     43s] **WARN: (IMPSP-5123):	Cell FILL2 is not found.
[12/18 12:38:03     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:38:03     43s] **WARN: (IMPSP-5123):	Cell FILL4 is not found.
[12/18 12:38:03     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:38:03     43s] **WARN: (IMPSP-5123):	Cell FILL8 is not found.
[12/18 12:38:03     43s] Type 'man IMPSP-5123' for more detail.
[12/18 12:38:03     43s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1637.3M, EPOCH TIME: 1766050683.890454
[12/18 12:38:03     43s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[12/18 12:38:03     43s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.890545
[12/18 12:38:03     43s] <CMD> refinePlace
[12/18 12:38:03     43s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1637.3M, EPOCH TIME: 1766050683.895686
[12/18 12:38:03     43s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1637.3M, EPOCH TIME: 1766050683.895733
[12/18 12:38:03     43s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1637.3M, EPOCH TIME: 1766050683.895830
[12/18 12:38:03     43s] Processing tracks to init pin-track alignment.
[12/18 12:38:03     43s] z: 1, totalTracks: 1
[12/18 12:38:03     43s] z: 3, totalTracks: 1
[12/18 12:38:03     43s] z: 5, totalTracks: 1
[12/18 12:38:03     43s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1637.3M, EPOCH TIME: 1766050683.899814
[12/18 12:38:03     43s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.899949
[12/18 12:38:03     43s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1637.3M, EPOCH TIME: 1766050683.901615
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1637.3M, EPOCH TIME: 1766050683.901889
[12/18 12:38:03     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:03     43s] Core basic site is unithd
[12/18 12:38:03     43s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1637.3M, EPOCH TIME: 1766050683.906036
[12/18 12:38:03     43s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:38:03     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:38:03     43s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.906519
[12/18 12:38:03     43s] Fast DP-INIT is on for default
[12/18 12:38:03     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:03     43s] Atter site array init, number of instance map data is 0.
[12/18 12:38:03     43s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.006, MEM:1637.3M, EPOCH TIME: 1766050683.908114
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:03     43s] OPERPROF:         Starting CMU at level 5, MEM:1637.3M, EPOCH TIME: 1766050683.909086
[12/18 12:38:03     43s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1637.3M, EPOCH TIME: 1766050683.909724
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:03     43s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1637.3M, EPOCH TIME: 1766050683.910511
[12/18 12:38:03     43s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1637.3M, EPOCH TIME: 1766050683.910547
[12/18 12:38:03     43s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.910584
[12/18 12:38:03     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1637.3MB).
[12/18 12:38:03     43s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:1637.3M, EPOCH TIME: 1766050683.912934
[12/18 12:38:03     43s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.017, MEM:1637.3M, EPOCH TIME: 1766050683.912966
[12/18 12:38:03     43s] TDRefine: refinePlace mode is spiral
[12/18 12:38:03     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.3
[12/18 12:38:03     43s] OPERPROF:   Starting RefinePlace at level 2, MEM:1637.3M, EPOCH TIME: 1766050683.913010
[12/18 12:38:03     43s] *** Starting refinePlace (0:00:43.9 mem=1637.3M) ***
[12/18 12:38:03     43s] Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:03     43s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:38:03     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:03     43s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:03     43s] Total net bbox length = 3.055e+05 (1.969e+05 1.086e+05) (ext = 8.235e+04)
[12/18 12:38:03     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1637.3MB
[12/18 12:38:03     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1637.3MB) @(0:00:43.9 - 0:00:43.9).
[12/18 12:38:03     43s] *** Finished refinePlace (0:00:43.9 mem=1637.3M) ***
[12/18 12:38:03     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.3
[12/18 12:38:03     43s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1637.3M, EPOCH TIME: 1766050683.926861
[12/18 12:38:03     43s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1637.3M, EPOCH TIME: 1766050683.926911
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1637.3M, EPOCH TIME: 1766050683.944482
[12/18 12:38:03     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.944643
[12/18 12:38:03     43s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.018, MEM:1637.3M, EPOCH TIME: 1766050683.945134
[12/18 12:38:03     43s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.049, MEM:1637.3M, EPOCH TIME: 1766050683.945174
[12/18 12:38:03     43s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/18 12:38:03     43s] <CMD> checkPlace
[12/18 12:38:03     43s] OPERPROF: Starting checkPlace at level 1, MEM:1637.3M, EPOCH TIME: 1766050683.951237
[12/18 12:38:03     43s] Processing tracks to init pin-track alignment.
[12/18 12:38:03     43s] z: 1, totalTracks: 1
[12/18 12:38:03     43s] z: 3, totalTracks: 1
[12/18 12:38:03     43s] z: 5, totalTracks: 1
[12/18 12:38:03     43s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:03     43s] All LLGs are deleted
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.3M, EPOCH TIME: 1766050683.954980
[12/18 12:38:03     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.955107
[12/18 12:38:03     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.3M, EPOCH TIME: 1766050683.955344
[12/18 12:38:03     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:03     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1637.3M, EPOCH TIME: 1766050683.955604
[12/18 12:38:03     43s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:03     43s] Core basic site is unithd
[12/18 12:38:03     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1637.3M, EPOCH TIME: 1766050683.959673
[12/18 12:38:03     43s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:38:03     43s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:38:03     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.960135
[12/18 12:38:03     43s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:38:03     43s] SiteArray: use 409,600 bytes
[12/18 12:38:03     43s] SiteArray: current memory after site array memory allocation 1637.3M
[12/18 12:38:03     43s] SiteArray: FP blocked sites are writable
[12/18 12:38:03     43s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:03     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1637.3M, EPOCH TIME: 1766050683.961318
[12/18 12:38:03     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050683.961358
[12/18 12:38:03     43s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:38:03     43s] Atter site array init, number of instance map data is 0.
[12/18 12:38:03     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1637.3M, EPOCH TIME: 1766050683.962270
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:03     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1637.3M, EPOCH TIME: 1766050683.962811
[12/18 12:38:03     43s] Begin checking placement ... (start mem=1637.3M, init mem=1637.3M)
[12/18 12:38:03     43s] Begin checking exclusive groups violation ...
[12/18 12:38:03     43s] There are 0 groups to check, max #box is 0, total #box is 0
[12/18 12:38:03     43s] Finished checking exclusive groups violations. Found 0 Vio.
[12/18 12:38:03     43s] 
[12/18 12:38:03     43s] Running CheckPlace using 1 thread in normal mode...
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] ...checkPlace normal is done!
[12/18 12:38:04     44s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.032197
[12/18 12:38:04     44s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1637.3M, EPOCH TIME: 1766050684.032743
[12/18 12:38:04     44s] Not Placed on Placement Grid:	5415
[12/18 12:38:04     44s] Overlapping with other instance:	10981
[12/18 12:38:04     44s] Orientation Violation:	5618
[12/18 12:38:04     44s] *info: Placed = 11016         
[12/18 12:38:04     44s] *info: Unplaced = 0           
[12/18 12:38:04     44s] Placement Density:99.88%(102372/102498)
[12/18 12:38:04     44s] Placement Density (including fixed std cells):99.88%(102372/102498)
[12/18 12:38:04     44s] All LLGs are deleted
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.099281
[12/18 12:38:04     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.099421
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1637.3M)
[12/18 12:38:04     44s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.149, MEM:1637.3M, EPOCH TIME: 1766050684.099981
[12/18 12:38:04     44s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/18 12:38:04     44s] <CMD> optDesign -preCTS
[12/18 12:38:04     44s] Executing: place_opt_design -opt
[12/18 12:38:04     44s] **INFO: User settings:
[12/18 12:38:04     44s] setExtractRCMode -engine                   preRoute
[12/18 12:38:04     44s] setDelayCalMode -engine                    aae
[12/18 12:38:04     44s] setDelayCalMode -ignoreNetLoad             false
[12/18 12:38:04     44s] setOptMode -fixCap                         true
[12/18 12:38:04     44s] setOptMode -fixFanoutLoad                  true
[12/18 12:38:04     44s] setOptMode -fixTran                        true
[12/18 12:38:04     44s] setPlaceMode -place_design_floorplan_mode  false
[12/18 12:38:04     44s] setAnalysisMode -analysisType              single
[12/18 12:38:04     44s] setAnalysisMode -clkSrcPath                true
[12/18 12:38:04     44s] setAnalysisMode -clockPropagation          sdcControl
[12/18 12:38:04     44s] setAnalysisMode -virtualIPO                false
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:44.1/0:00:44.7 (1.0), mem = 1637.3M
[12/18 12:38:04     44s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:38:04     44s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/18 12:38:04     44s] *** Starting GigaPlace ***
[12/18 12:38:04     44s] #optDebug: fT-E <X 2 3 1 0>
[12/18 12:38:04     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.3M, EPOCH TIME: 1766050684.112670
[12/18 12:38:04     44s] Processing tracks to init pin-track alignment.
[12/18 12:38:04     44s] z: 1, totalTracks: 1
[12/18 12:38:04     44s] z: 3, totalTracks: 1
[12/18 12:38:04     44s] z: 5, totalTracks: 1
[12/18 12:38:04     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:04     44s] All LLGs are deleted
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.116470
[12/18 12:38:04     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1636.9M, EPOCH TIME: 1766050684.116616
[12/18 12:38:04     44s] # Building custom_riscv_core llgBox search-tree.
[12/18 12:38:04     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.9M, EPOCH TIME: 1766050684.118250
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1636.9M, EPOCH TIME: 1766050684.118507
[12/18 12:38:04     44s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:04     44s] Core basic site is unithd
[12/18 12:38:04     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1636.9M, EPOCH TIME: 1766050684.122675
[12/18 12:38:04     44s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:38:04     44s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/18 12:38:04     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1636.9M, EPOCH TIME: 1766050684.123160
[12/18 12:38:04     44s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:38:04     44s] SiteArray: use 409,600 bytes
[12/18 12:38:04     44s] SiteArray: current memory after site array memory allocation 1637.3M
[12/18 12:38:04     44s] SiteArray: FP blocked sites are writable
[12/18 12:38:04     44s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:04     44s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1637.3M, EPOCH TIME: 1766050684.124392
[12/18 12:38:04     44s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.124430
[12/18 12:38:04     44s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:38:04     44s] Atter site array init, number of instance map data is 0.
[12/18 12:38:04     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1637.3M, EPOCH TIME: 1766050684.125356
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:04     44s] OPERPROF:     Starting CMU at level 3, MEM:1637.3M, EPOCH TIME: 1766050684.126320
[12/18 12:38:04     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1637.3M, EPOCH TIME: 1766050684.127005
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:04     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1637.3M, EPOCH TIME: 1766050684.127780
[12/18 12:38:04     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.127816
[12/18 12:38:04     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.127851
[12/18 12:38:04     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1637.3MB).
[12/18 12:38:04     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1637.3M, EPOCH TIME: 1766050684.130326
[12/18 12:38:04     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1637.3M, EPOCH TIME: 1766050684.130358
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] All LLGs are deleted
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.148160
[12/18 12:38:04     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.148302
[12/18 12:38:04     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.018, MEM:1637.3M, EPOCH TIME: 1766050684.148798
[12/18 12:38:04     44s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
[12/18 12:38:04     44s] VSMManager cleared!
[12/18 12:38:04     44s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] =============================================================================================
[12/18 12:38:04     44s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[12/18 12:38:04     44s] =============================================================================================
[12/18 12:38:04     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:04     44s] ---------------------------------------------------------------------------------------------
[12/18 12:38:04     44s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:04     44s] ---------------------------------------------------------------------------------------------
[12/18 12:38:04     44s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:04     44s] ---------------------------------------------------------------------------------------------
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] Enable CTE adjustment.
[12/18 12:38:04     44s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1341.3M, totSessionCpu=0:00:44 **
[12/18 12:38:04     44s] **WARN: (IMPOPT-576):	204 nets have unplaced terms. 
[12/18 12:38:04     44s] Info: 1 threads available for lower-level modules during optimization.
[12/18 12:38:04     44s] GigaOpt running with 1 threads.
[12/18 12:38:04     44s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:00:44.8 (1.0), mem = 1637.3M
[12/18 12:38:04     44s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/18 12:38:04     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.3M, EPOCH TIME: 1766050684.168789
[12/18 12:38:04     44s] Processing tracks to init pin-track alignment.
[12/18 12:38:04     44s] z: 1, totalTracks: 1
[12/18 12:38:04     44s] z: 3, totalTracks: 1
[12/18 12:38:04     44s] z: 5, totalTracks: 1
[12/18 12:38:04     44s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:04     44s] All LLGs are deleted
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.172456
[12/18 12:38:04     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.172583
[12/18 12:38:04     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.174217
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1637.3M, EPOCH TIME: 1766050684.174478
[12/18 12:38:04     44s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:04     44s] Core basic site is unithd
[12/18 12:38:04     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1637.3M, EPOCH TIME: 1766050684.178584
[12/18 12:38:04     44s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:38:04     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:38:04     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.179053
[12/18 12:38:04     44s] Fast DP-INIT is on for default
[12/18 12:38:04     44s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:04     44s] Atter site array init, number of instance map data is 0.
[12/18 12:38:04     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1637.3M, EPOCH TIME: 1766050684.180653
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:04     44s] OPERPROF:     Starting CMU at level 3, MEM:1637.3M, EPOCH TIME: 1766050684.181592
[12/18 12:38:04     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1637.3M, EPOCH TIME: 1766050684.182147
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:04     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1637.3M, EPOCH TIME: 1766050684.183033
[12/18 12:38:04     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1637.3M, EPOCH TIME: 1766050684.183070
[12/18 12:38:04     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M, EPOCH TIME: 1766050684.183105
[12/18 12:38:04     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1637.3MB).
[12/18 12:38:04     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1637.3M, EPOCH TIME: 1766050684.185413
[12/18 12:38:04     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.3M, EPOCH TIME: 1766050684.185464
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:04     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1637.3M, EPOCH TIME: 1766050684.203797
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] Trim Metal Layers:
[12/18 12:38:04     44s] LayerId::1 widthSet size::1
[12/18 12:38:04     44s] LayerId::2 widthSet size::1
[12/18 12:38:04     44s] LayerId::3 widthSet size::1
[12/18 12:38:04     44s] LayerId::4 widthSet size::1
[12/18 12:38:04     44s] LayerId::5 widthSet size::1
[12/18 12:38:04     44s] LayerId::6 widthSet size::1
[12/18 12:38:04     44s] Updating RC grid for preRoute extraction ...
[12/18 12:38:04     44s] eee: pegSigSF::1.070000
[12/18 12:38:04     44s] Initializing multi-corner resistance tables ...
[12/18 12:38:04     44s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:38:04     44s] eee: l::2 avDens::0.296895 usedTrk::3467.738959 availTrk::11680.000000 sigTrk::3467.738959
[12/18 12:38:04     44s] eee: l::3 avDens::0.453641 usedTrk::3916.300665 availTrk::8633.043478 sigTrk::3933.827574
[12/18 12:38:04     44s] eee: l::4 avDens::0.383626 usedTrk::2463.257903 availTrk::6420.983607 sigTrk::2463.257903
[12/18 12:38:04     44s] eee: l::5 avDens::0.175326 usedTrk::953.772427 availTrk::5440.000000 sigTrk::953.772427
[12/18 12:38:04     44s] eee: l::6 avDens::0.194609 usedTrk::120.040698 availTrk::616.830601 sigTrk::120.105698
[12/18 12:38:04     44s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:04     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.444060 uaWl=1.000000 uaWlH=0.323360 aWlH=0.000000 lMod=0 pMax=0.878100 pMod=80 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] Creating Lib Analyzer ...
[12/18 12:38:04     44s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:04     44s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:04     44s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:04     44s] 
[12/18 12:38:04     44s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:05     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.3 mem=1661.4M
[12/18 12:38:05     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.3 mem=1661.4M
[12/18 12:38:05     45s] Creating Lib Analyzer, finished. 
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:38:05     45s] Type 'man IMPOPT-665' for more detail.
[12/18 12:38:05     45s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/18 12:38:05     45s] To increase the message display limit, refer to the product command reference manual.
[12/18 12:38:05     45s] AAE DB initialization (MEM=1661.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/18 12:38:05     45s] #optDebug: fT-S <1 2 3 1 0>
[12/18 12:38:05     45s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/18 12:38:05     45s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/18 12:38:05     45s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1342.8M, totSessionCpu=0:00:45 **
[12/18 12:38:05     45s] *** optDesign -preCTS ***
[12/18 12:38:05     45s] DRC Margin: user margin 0.0; extra margin 0.2
[12/18 12:38:05     45s] Setup Target Slack: user slack 0; extra slack 0.0
[12/18 12:38:05     45s] Hold Target Slack: user slack 0
[12/18 12:38:05     45s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[12/18 12:38:05     45s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/18 12:38:05     45s] Type 'man IMPOPT-3195' for more detail.
[12/18 12:38:05     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1660.4M, EPOCH TIME: 1766050685.491696
[12/18 12:38:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:05     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1660.4M, EPOCH TIME: 1766050685.498649
[12/18 12:38:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:38:05     45s] Deleting Lib Analyzer.
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Deleting Cell Server End ...
[12/18 12:38:05     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:38:05     45s] Summary for sequential cells identification: 
[12/18 12:38:05     45s]   Identified SBFF number: 45
[12/18 12:38:05     45s]   Identified MBFF number: 0
[12/18 12:38:05     45s]   Identified SB Latch number: 0
[12/18 12:38:05     45s]   Identified MB Latch number: 0
[12/18 12:38:05     45s]   Not identified SBFF number: 0
[12/18 12:38:05     45s]   Not identified MBFF number: 0
[12/18 12:38:05     45s]   Not identified SB Latch number: 0
[12/18 12:38:05     45s]   Not identified MB Latch number: 0
[12/18 12:38:05     45s]   Number of sequential cells which are not FFs: 23
[12/18 12:38:05     45s]  Visiting view : SINGLE_VIEW
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:38:05     45s]  Visiting view : SINGLE_VIEW
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:38:05     45s] TLC MultiMap info (StdDelay):
[12/18 12:38:05     45s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:38:05     45s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:38:05     45s]  Setting StdDelay to: 42.5ps
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Deleting Cell Server End ...
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] Creating Lib Analyzer ...
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:38:05     45s] Summary for sequential cells identification: 
[12/18 12:38:05     45s]   Identified SBFF number: 45
[12/18 12:38:05     45s]   Identified MBFF number: 0
[12/18 12:38:05     45s]   Identified SB Latch number: 0
[12/18 12:38:05     45s]   Identified MB Latch number: 0
[12/18 12:38:05     45s]   Not identified SBFF number: 0
[12/18 12:38:05     45s]   Not identified MBFF number: 0
[12/18 12:38:05     45s]   Not identified SB Latch number: 0
[12/18 12:38:05     45s]   Not identified MB Latch number: 0
[12/18 12:38:05     45s]   Number of sequential cells which are not FFs: 23
[12/18 12:38:05     45s]  Visiting view : SINGLE_VIEW
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:38:05     45s]  Visiting view : SINGLE_VIEW
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:38:05     45s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:38:05     45s] TLC MultiMap info (StdDelay):
[12/18 12:38:05     45s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:38:05     45s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:38:05     45s]  Setting StdDelay to: 42.5ps
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:38:05     45s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:05     45s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:05     45s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:05     45s] 
[12/18 12:38:05     45s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:06     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.5 mem=1660.4M
[12/18 12:38:06     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.5 mem=1660.4M
[12/18 12:38:06     46s] Creating Lib Analyzer, finished. 
[12/18 12:38:06     46s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1660.4M, EPOCH TIME: 1766050686.494898
[12/18 12:38:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] All LLGs are deleted
[12/18 12:38:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.4M, EPOCH TIME: 1766050686.494962
[12/18 12:38:06     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1766050686.495008
[12/18 12:38:06     46s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1766050686.495154
[12/18 12:38:06     46s] {MMLU 0 0 11234}
[12/18 12:38:06     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.5 mem=1660.4M
[12/18 12:38:06     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.5 mem=1660.4M
[12/18 12:38:06     46s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1660.36 MB )
[12/18 12:38:06     46s] (I)      ================== Layers ===================
[12/18 12:38:06     46s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:06     46s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:38:06     46s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:06     46s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:38:06     46s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:38:06     46s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:06     46s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:38:06     46s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:38:06     46s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:06     46s] (I)      Started Import and model ( Curr Mem: 1660.36 MB )
[12/18 12:38:06     46s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:06     46s] (I)      Number of ignored instance 0
[12/18 12:38:06     46s] (I)      Number of inbound cells 0
[12/18 12:38:06     46s] (I)      Number of opened ILM blockages 0
[12/18 12:38:06     46s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/18 12:38:06     46s] (I)      numMoveCells=11016, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/18 12:38:06     46s] (I)      cell height: 2720, count: 11016
[12/18 12:38:06     46s] (I)      Number of nets = 11138 ( 96 ignored )
[12/18 12:38:06     46s] (I)      Read rows... (mem=1667.8M)
[12/18 12:38:06     46s] (I)      Done Read rows (cpu=0.000s, mem=1667.8M)
[12/18 12:38:06     46s] (I)      Identified Clock instances: Flop 2161, Clock buffer/inverter 0, Gate 0, Logic 0
[12/18 12:38:06     46s] (I)      Read module constraints... (mem=1667.8M)
[12/18 12:38:06     46s] (I)      Done Read module constraints (cpu=0.000s, mem=1667.8M)
[12/18 12:38:06     46s] (I)      == Non-default Options ==
[12/18 12:38:06     46s] (I)      Maximum routing layer                              : 6
[12/18 12:38:06     46s] (I)      Buffering-aware routing                            : true
[12/18 12:38:06     46s] (I)      Spread congestion away from blockages              : true
[12/18 12:38:06     46s] (I)      Number of threads                                  : 1
[12/18 12:38:06     46s] (I)      Overflow penalty cost                              : 10
[12/18 12:38:06     46s] (I)      Punch through distance                             : 4256.850000
[12/18 12:38:06     46s] (I)      Source-to-sink ratio                               : 0.300000
[12/18 12:38:06     46s] (I)      Method to set GCell size                           : row
[12/18 12:38:06     46s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:38:06     46s] (I)      Use row-based GCell size
[12/18 12:38:06     46s] (I)      Use row-based GCell align
[12/18 12:38:06     46s] (I)      layer 0 area = 56099
[12/18 12:38:06     46s] (I)      layer 1 area = 83000
[12/18 12:38:06     46s] (I)      layer 2 area = 67600
[12/18 12:38:06     46s] (I)      layer 3 area = 240000
[12/18 12:38:06     46s] (I)      layer 4 area = 240000
[12/18 12:38:06     46s] (I)      layer 5 area = 4000000
[12/18 12:38:06     46s] (I)      GCell unit size   : 2720
[12/18 12:38:06     46s] (I)      GCell multiplier  : 1
[12/18 12:38:06     46s] (I)      GCell row height  : 2720
[12/18 12:38:06     46s] (I)      Actual row height : 2720
[12/18 12:38:06     46s] (I)      GCell align ref   : 10120 10200
[12/18 12:38:06     46s] [NR-eGR] Track table information for default rule: 
[12/18 12:38:06     46s] [NR-eGR] li1 has single uniform track structure
[12/18 12:38:06     46s] [NR-eGR] met1 has single uniform track structure
[12/18 12:38:06     46s] [NR-eGR] met2 has single uniform track structure
[12/18 12:38:06     46s] [NR-eGR] met3 has single uniform track structure
[12/18 12:38:06     46s] [NR-eGR] met4 has single uniform track structure
[12/18 12:38:06     46s] [NR-eGR] met5 has single uniform track structure
[12/18 12:38:06     46s] (I)      =============== Default via ===============
[12/18 12:38:06     46s] (I)      +---+------------------+------------------+
[12/18 12:38:06     46s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:38:06     46s] (I)      +---+------------------+------------------+
[12/18 12:38:06     46s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:38:06     46s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:38:06     46s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:38:06     46s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:38:06     46s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:38:06     46s] (I)      +---+------------------+------------------+
[12/18 12:38:06     46s] [NR-eGR] Read 0 PG shapes
[12/18 12:38:06     46s] [NR-eGR] Read 0 clock shapes
[12/18 12:38:06     46s] [NR-eGR] Read 0 other shapes
[12/18 12:38:06     46s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:38:06     46s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:38:06     46s] [NR-eGR] #PG Blockages       : 0
[12/18 12:38:06     46s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:38:06     46s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:38:06     46s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:38:06     46s] [NR-eGR] #Other Blockages    : 0
[12/18 12:38:06     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:38:06     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:38:06     46s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:38:06     46s] (I)      early_global_route_priority property id does not exist.
[12/18 12:38:06     46s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:38:06     46s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:38:06     46s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:06     46s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:06     46s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:06     46s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:06     46s] (I)      Number of ignored nets                =      0
[12/18 12:38:06     46s] (I)      Number of connected nets              =      0
[12/18 12:38:06     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:38:06     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:38:06     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:38:06     46s] (I)      Constructing bin map
[12/18 12:38:06     46s] (I)      Initialize bin information with width=5440 height=5440
[12/18 12:38:06     46s] (I)      Done constructing bin map
[12/18 12:38:06     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:38:06     46s] (I)      Ndr track 0 does not exist
[12/18 12:38:06     46s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:38:06     46s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:38:06     46s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:38:06     46s] (I)      Site width          :   460  (dbu)
[12/18 12:38:06     46s] (I)      Row height          :  2720  (dbu)
[12/18 12:38:06     46s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:38:06     46s] (I)      GCell width         :  2720  (dbu)
[12/18 12:38:06     46s] (I)      GCell height        :  2720  (dbu)
[12/18 12:38:06     46s] (I)      Grid                :   224    71     6
[12/18 12:38:06     46s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:38:06     46s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:38:06     46s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:38:06     46s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:38:06     46s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:38:06     46s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:38:06     46s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:38:06     46s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:38:06     46s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:38:06     46s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:38:06     46s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:38:06     46s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:38:06     46s] (I)      --------------------------------------------------------
[12/18 12:38:06     46s] 
[12/18 12:38:06     46s] [NR-eGR] ============ Routing rule table ============
[12/18 12:38:06     46s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:38:06     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:38:06     46s] (I)                    Layer    2    3    4    5     6 
[12/18 12:38:06     46s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:38:06     46s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:38:06     46s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:38:06     46s] [NR-eGR] ========================================
[12/18 12:38:06     46s] [NR-eGR] 
[12/18 12:38:06     46s] (I)      =============== Blocked Tracks ===============
[12/18 12:38:06     46s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:06     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:38:06     46s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:06     46s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:38:06     46s] (I)      |     2 |  128128 |    42298 |        33.01% |
[12/18 12:38:06     46s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:38:06     46s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:38:06     46s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:38:06     46s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:38:06     46s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:06     46s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      Reset routing kernel
[12/18 12:38:06     46s] (I)      Started Global Routing ( Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      totalPins=43361  totalGlobalPin=38848 (89.59%)
[12/18 12:38:06     46s] (I)      total 2D Cap : 326170 = (169544 H, 156626 V)
[12/18 12:38:06     46s] (I)      #blocked areas for congestion spreading : 0
[12/18 12:38:06     46s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1a Route ============
[12/18 12:38:06     46s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:38:06     46s] (I)      Usage: 101037 = (56381 H, 44656 V) = (33.25% H, 28.51% V) = (1.534e+05um H, 1.215e+05um V)
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1b Route ============
[12/18 12:38:06     46s] (I)      Usage: 101698 = (56579 H, 45119 V) = (33.37% H, 28.81% V) = (1.539e+05um H, 1.227e+05um V)
[12/18 12:38:06     46s] (I)      Overflow of layer group 1: 37.49% H + 5.90% V. EstWL: 2.766186e+05um
[12/18 12:38:06     46s] (I)      Congestion metric : 37.49%H 5.90%V, 43.39%HV
[12/18 12:38:06     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1c Route ============
[12/18 12:38:06     46s] (I)      Level2 Grid: 45 x 15
[12/18 12:38:06     46s] (I)      Usage: 102167 = (56579 H, 45588 V) = (33.37% H, 29.11% V) = (1.539e+05um H, 1.240e+05um V)
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1d Route ============
[12/18 12:38:06     46s] (I)      Usage: 102167 = (56579 H, 45588 V) = (33.37% H, 29.11% V) = (1.539e+05um H, 1.240e+05um V)
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1e Route ============
[12/18 12:38:06     46s] (I)      Usage: 102167 = (56579 H, 45588 V) = (33.37% H, 29.11% V) = (1.539e+05um H, 1.240e+05um V)
[12/18 12:38:06     46s] [NR-eGR] Early Global Route overflow of layer group 1: 36.90% H + 6.08% V. EstWL: 2.778942e+05um
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] (I)      ============  Phase 1l Route ============
[12/18 12:38:06     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:38:06     46s] (I)      Layer  2:      87341     50206      8014          16      126648    ( 0.01%) 
[12/18 12:38:06     46s] (I)      Layer  3:      92680     40111      2137           0       92717    ( 0.00%) 
[12/18 12:38:06     46s] (I)      Layer  4:      70914     36840      4668           0       70600    ( 0.00%) 
[12/18 12:38:06     46s] (I)      Layer  5:      61740     10128       276           0       61811    ( 0.00%) 
[12/18 12:38:06     46s] (I)      Layer  6:      11819      1163        33        2983        8784    (25.35%) 
[12/18 12:38:06     46s] (I)      Total:        324494    138448     15128        2999      360557    ( 0.82%) 
[12/18 12:38:06     46s] (I)      
[12/18 12:38:06     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:38:06     46s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:38:06     46s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:38:06     46s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/18 12:38:06     46s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:38:06     46s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:38:06     46s] [NR-eGR]    met1 ( 2)      3682(23.26%)       192( 1.21%)         5( 0.03%)   (24.50%) 
[12/18 12:38:06     46s] [NR-eGR]    met2 ( 3)      1045( 6.66%)        42( 0.27%)         0( 0.00%)   ( 6.93%) 
[12/18 12:38:06     46s] [NR-eGR]    met3 ( 4)      2192(13.84%)       122( 0.77%)         6( 0.04%)   (14.65%) 
[12/18 12:38:06     46s] [NR-eGR]    met4 ( 5)       161( 1.03%)         2( 0.01%)         0( 0.00%)   ( 1.04%) 
[12/18 12:38:06     46s] [NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/18 12:38:06     46s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:38:06     46s] [NR-eGR]        Total      7113( 9.50%)       358( 0.48%)        11( 0.01%)   (10.00%) 
[12/18 12:38:06     46s] [NR-eGR] 
[12/18 12:38:06     46s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      total 2D Cap : 327676 = (171050 H, 156626 V)
[12/18 12:38:06     46s] [NR-eGR] Overflow after Early Global Route 16.00% H + 3.02% V
[12/18 12:38:06     46s] (I)      ============= Track Assignment ============
[12/18 12:38:06     46s] (I)      Started Track Assignment (1T) ( Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:38:06     46s] (I)      Run Multi-thread track assignment
[12/18 12:38:06     46s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      Started Export ( Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] [NR-eGR]               Length (um)    Vias 
[12/18 12:38:06     46s] [NR-eGR] ----------------------------------
[12/18 12:38:06     46s] [NR-eGR]  li1   (1V)             0   43325 
[12/18 12:38:06     46s] [NR-eGR]  met1  (2H)         95705   61406 
[12/18 12:38:06     46s] [NR-eGR]  met2  (3V)        108141    7116 
[12/18 12:38:06     46s] [NR-eGR]  met3  (4H)         68248    3261 
[12/18 12:38:06     46s] [NR-eGR]  met4  (5V)         25449     291 
[12/18 12:38:06     46s] [NR-eGR]  met5  (6H)          3180       0 
[12/18 12:38:06     46s] [NR-eGR] ----------------------------------
[12/18 12:38:06     46s] [NR-eGR]        Total       300723  115399 
[12/18 12:38:06     46s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:06     46s] [NR-eGR] Total half perimeter of net bounding box: 305529um
[12/18 12:38:06     46s] [NR-eGR] Total length: 300723um, number of vias: 115399
[12/18 12:38:06     46s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:06     46s] [NR-eGR] Total eGR-routed clock nets wire length: 12296um, number of vias: 6062
[12/18 12:38:06     46s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:38:06     46s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1671.78 MB )
[12/18 12:38:06     46s] (I)      ========================================== Runtime Summary ===========================================
[12/18 12:38:06     46s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[12/18 12:38:06     46s] (I)      ------------------------------------------------------------------------------------------------------
[12/18 12:38:06     46s] (I)       Early Global Route kernel                          100.00%  21.58 sec  21.90 sec  0.32 sec  0.32 sec 
[12/18 12:38:06     46s] (I)       +-Import and model                                  12.90%  21.58 sec  21.62 sec  0.04 sec  0.05 sec 
[12/18 12:38:06     46s] (I)       | +-Create place DB                                  6.41%  21.58 sec  21.60 sec  0.02 sec  0.03 sec 
[12/18 12:38:06     46s] (I)       | | +-Import place data                              6.39%  21.58 sec  21.60 sec  0.02 sec  0.03 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read instances and placement                 1.83%  21.58 sec  21.59 sec  0.01 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read nets                                    3.95%  21.59 sec  21.60 sec  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | +-Create route DB                                  5.19%  21.60 sec  21.62 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | +-Import route data (1T)                         5.11%  21.60 sec  21.62 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read blockages ( Layer 2-6 )                 1.50%  21.61 sec  21.61 sec  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read routing blockages                     0.00%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read instance blockages                    1.29%  21.61 sec  21.61 sec  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read PG blockages                          0.01%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read clock blockages                       0.01%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read other blockages                       0.01%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read halo blockages                        0.02%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Read boundary cut boxes                    0.00%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read blackboxes                              0.00%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read prerouted                               0.11%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read unlegalized nets                        0.18%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Read nets                                    0.63%  21.61 sec  21.61 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Set up via pillars                           0.01%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Initialize 3D grid graph                     0.04%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Model blockage capacity                      1.28%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Initialize 3D capacity                     1.18%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Read aux data                                    0.29%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Others data preparation                          0.18%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Create route kernel                              0.53%  21.62 sec  21.62 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Global Routing                                    32.18%  21.62 sec  21.73 sec  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)       | +-Initialization                                   0.59%  21.62 sec  21.63 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Net group 1                                     30.64%  21.63 sec  21.72 sec  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)       | | +-Generate topology                              3.36%  21.63 sec  21.64 sec  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1a                                       6.28%  21.64 sec  21.66 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | | +-Pattern routing (1T)                         4.86%  21.64 sec  21.65 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.69%  21.66 sec  21.66 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Add via demand to 2D                         0.60%  21.66 sec  21.66 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1b                                       5.40%  21.66 sec  21.68 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | | +-Monotonic routing (1T)                       5.28%  21.66 sec  21.68 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1c                                       1.58%  21.68 sec  21.68 sec  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | | +-Two level Routing                            1.55%  21.68 sec  21.68 sec  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Two Level Routing (Regular)                1.32%  21.68 sec  21.68 sec  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Two Level Routing (Strong)                 0.09%  21.68 sec  21.68 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.05%  21.68 sec  21.68 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1d                                       1.33%  21.68 sec  21.69 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Detoured routing (1T)                        1.29%  21.68 sec  21.69 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1e                                       0.14%  21.69 sec  21.69 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | +-Route legalization                           0.08%  21.69 sec  21.69 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | | | +-Legalize Reach Aware Violations            0.06%  21.69 sec  21.69 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | | +-Phase 1l                                      11.79%  21.69 sec  21.72 sec  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)       | | | +-Layer assignment (1T)                       11.48%  21.69 sec  21.72 sec  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)       | +-Clean cong LA                                    0.00%  21.72 sec  21.72 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Export 3D cong map                                 0.60%  21.73 sec  21.73 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Export 2D cong map                               0.09%  21.73 sec  21.73 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Extract Global 3D Wires                            0.55%  21.73 sec  21.73 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Track Assignment (1T)                             30.81%  21.73 sec  21.83 sec  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)       | +-Initialization                                   0.11%  21.73 sec  21.73 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       | +-Track Assignment Kernel                         30.28%  21.73 sec  21.83 sec  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)       | +-Free Memory                                      0.01%  21.83 sec  21.83 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Export                                            21.80%  21.83 sec  21.90 sec  0.07 sec  0.07 sec 
[12/18 12:38:06     46s] (I)       | +-Export DB wires                                 12.01%  21.83 sec  21.87 sec  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)       | | +-Export all nets                                9.35%  21.83 sec  21.86 sec  0.03 sec  0.03 sec 
[12/18 12:38:06     46s] (I)       | | +-Set wire vias                                  2.01%  21.86 sec  21.87 sec  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | +-Report wirelength                                4.37%  21.87 sec  21.88 sec  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)       | +-Update net boxes                                 5.31%  21.88 sec  21.90 sec  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)       | +-Update timing                                    0.00%  21.90 sec  21.90 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)       +-Postprocess design                                 0.03%  21.90 sec  21.90 sec  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)      ========================== Summary by functions ==========================
[12/18 12:38:06     46s] (I)       Lv  Step                                           %      Real       CPU 
[12/18 12:38:06     46s] (I)      --------------------------------------------------------------------------
[12/18 12:38:06     46s] (I)        0  Early Global Route kernel                100.00%  0.32 sec  0.32 sec 
[12/18 12:38:06     46s] (I)        1  Global Routing                            32.18%  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)        1  Track Assignment (1T)                     30.81%  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)        1  Export                                    21.80%  0.07 sec  0.07 sec 
[12/18 12:38:06     46s] (I)        1  Import and model                          12.90%  0.04 sec  0.05 sec 
[12/18 12:38:06     46s] (I)        1  Export 3D cong map                         0.60%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        1  Extract Global 3D Wires                    0.55%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        1  Postprocess design                         0.03%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Net group 1                               30.64%  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)        2  Track Assignment Kernel                   30.28%  0.10 sec  0.10 sec 
[12/18 12:38:06     46s] (I)        2  Export DB wires                           12.01%  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)        2  Create place DB                            6.41%  0.02 sec  0.03 sec 
[12/18 12:38:06     46s] (I)        2  Update net boxes                           5.31%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        2  Create route DB                            5.19%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        2  Report wirelength                          4.37%  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        2  Initialization                             0.70%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Create route kernel                        0.53%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Read aux data                              0.29%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Others data preparation                    0.18%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Export 2D cong map                         0.09%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1l                                  11.79%  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)        3  Export all nets                            9.35%  0.03 sec  0.03 sec 
[12/18 12:38:06     46s] (I)        3  Import place data                          6.39%  0.02 sec  0.03 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1a                                   6.28%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1b                                   5.40%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        3  Import route data (1T)                     5.11%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        3  Generate topology                          3.36%  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        3  Set wire vias                              2.01%  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1c                                   1.58%  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1d                                   1.33%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        3  Phase 1e                                   0.14%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Layer assignment (1T)                     11.48%  0.04 sec  0.04 sec 
[12/18 12:38:06     46s] (I)        4  Monotonic routing (1T)                     5.28%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        4  Pattern routing (1T)                       4.86%  0.02 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        4  Read nets                                  4.58%  0.01 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        4  Read instances and placement               1.83%  0.01 sec  0.02 sec 
[12/18 12:38:06     46s] (I)        4  Two level Routing                          1.55%  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        4  Read blockages ( Layer 2-6 )               1.50%  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        4  Detoured routing (1T)                      1.29%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Model blockage capacity                    1.28%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Pattern Routing Avoiding Blockages         0.69%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Add via demand to 2D                       0.60%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Read unlegalized nets                      0.18%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Read prerouted                             0.11%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Route legalization                         0.08%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Two Level Routing (Regular)                1.32%  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        5  Read instance blockages                    1.29%  0.00 sec  0.01 sec 
[12/18 12:38:06     46s] (I)        5  Initialize 3D capacity                     1.18%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Two Level Routing (Strong)                 0.09%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Legalize Reach Aware Violations            0.06%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.05%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read PG blockages                          0.01%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/18 12:38:06     46s] Extraction called for design 'custom_riscv_core' of instances=11016 and nets=11321 using extraction engine 'preRoute' .
[12/18 12:38:06     46s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:38:06     46s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:38:06     46s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:38:06     46s] RC Extraction called in multi-corner(1) mode.
[12/18 12:38:06     46s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:38:06     46s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:38:06     46s] RCMode: PreRoute
[12/18 12:38:06     46s]       RC Corner Indexes            0   
[12/18 12:38:06     46s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:38:06     46s] Resistance Scaling Factor    : 1.00000 
[12/18 12:38:06     46s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:38:06     46s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:38:06     46s] Shrink Factor                : 1.00000
[12/18 12:38:06     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:38:06     46s] 
[12/18 12:38:06     46s] Trim Metal Layers:
[12/18 12:38:06     46s] LayerId::1 widthSet size::1
[12/18 12:38:06     46s] LayerId::2 widthSet size::1
[12/18 12:38:06     46s] LayerId::3 widthSet size::1
[12/18 12:38:06     46s] LayerId::4 widthSet size::1
[12/18 12:38:06     46s] LayerId::5 widthSet size::1
[12/18 12:38:06     46s] LayerId::6 widthSet size::1
[12/18 12:38:06     46s] Updating RC grid for preRoute extraction ...
[12/18 12:38:06     46s] eee: pegSigSF::1.070000
[12/18 12:38:06     46s] Initializing multi-corner resistance tables ...
[12/18 12:38:06     46s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:38:06     46s] eee: l::2 avDens::0.301246 usedTrk::3518.556443 availTrk::11680.000000 sigTrk::3518.556443
[12/18 12:38:06     46s] eee: l::3 avDens::0.458109 usedTrk::3954.875195 availTrk::8633.043478 sigTrk::3975.779785
[12/18 12:38:06     46s] eee: l::4 avDens::0.393500 usedTrk::2509.107720 availTrk::6376.393443 sigTrk::2509.107720
[12/18 12:38:06     46s] eee: l::5 avDens::0.174521 usedTrk::935.632724 availTrk::5361.159420 sigTrk::935.632724
[12/18 12:38:06     46s] eee: l::6 avDens::0.194209 usedTrk::116.907353 availTrk::601.967213 sigTrk::116.907353
[12/18 12:38:06     46s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:06     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.442601 uaWl=1.000000 uaWlH=0.322147 aWlH=0.000000 lMod=0 pMax=0.877800 pMod=80 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:38:06     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.777M)
[12/18 12:38:06     46s] All LLGs are deleted
[12/18 12:38:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1671.8M, EPOCH TIME: 1766050686.926200
[12/18 12:38:06     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1671.8M, EPOCH TIME: 1766050686.926322
[12/18 12:38:06     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1671.8M, EPOCH TIME: 1766050686.928007
[12/18 12:38:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1671.8M, EPOCH TIME: 1766050686.928286
[12/18 12:38:06     46s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:06     46s] Core basic site is unithd
[12/18 12:38:06     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1671.8M, EPOCH TIME: 1766050686.932447
[12/18 12:38:06     46s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:38:06     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:38:06     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1671.8M, EPOCH TIME: 1766050686.932945
[12/18 12:38:06     46s] Fast DP-INIT is on for default
[12/18 12:38:06     46s] Atter site array init, number of instance map data is 0.
[12/18 12:38:06     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1671.8M, EPOCH TIME: 1766050686.934528
[12/18 12:38:06     46s] 
[12/18 12:38:06     46s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:06     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1671.8M, EPOCH TIME: 1766050686.936256
[12/18 12:38:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:06     46s] Starting delay calculation for Setup views
[12/18 12:38:06     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:38:07     46s] #################################################################################
[12/18 12:38:07     46s] # Design Stage: PreRoute
[12/18 12:38:07     46s] # Design Name: custom_riscv_core
[12/18 12:38:07     46s] # Design Mode: 90nm
[12/18 12:38:07     46s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:38:07     46s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:38:07     46s] # Signoff Settings: SI Off 
[12/18 12:38:07     46s] #################################################################################
[12/18 12:38:07     47s] Calculate delays in Single mode...
[12/18 12:38:07     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 1674.8M, InitMEM = 1674.8M)
[12/18 12:38:07     47s] Start delay calculation (fullDC) (1 T). (MEM=1674.8)
[12/18 12:38:07     47s] siFlow : Timing analysis mode is single, using late cdB files
[12/18 12:38:07     47s] Start AAE Lib Loading. (MEM=1686.32)
[12/18 12:38:07     47s] End AAE Lib Loading. (MEM=1705.39 CPU=0:00:00.0 Real=0:00:00.0)
[12/18 12:38:07     47s] End AAE Lib Interpolated Model. (MEM=1705.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:38:07     47s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/18 12:38:07     47s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/18 12:38:07     47s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/18 12:38:07     47s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/18 12:38:07     47s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR_MR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/18 12:38:08     48s] Total number of fetched objects 11234
[12/18 12:38:08     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:38:08     48s] End delay calculation. (MEM=1754.15 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:38:08     48s] End delay calculation (fullDC). (MEM=1717.54 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:38:08     48s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1717.5M) ***
[12/18 12:38:08     48s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:48.7 mem=1717.5M)
[12/18 12:38:08     48s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.945  |
|           TNS (ns):|-207.701 |
|    Violating Paths:|   156   |
|          All Paths:|  2402   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     63 (63)      |   -0.089   |     63 (63)      |
|   max_tran     |    62 (2312)     |   -1.479   |    62 (2312)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1732.8M, EPOCH TIME: 1766050688.853596
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:08     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1732.8M, EPOCH TIME: 1766050688.860299
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] Density: 99.877%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1392.9M, totSessionCpu=0:00:49 **
[12/18 12:38:08     48s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:00:48.8/0:00:49.5 (1.0), mem = 1690.8M
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s] =============================================================================================
[12/18 12:38:08     48s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[12/18 12:38:08     48s] =============================================================================================
[12/18 12:38:08     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:08     48s] ---------------------------------------------------------------------------------------------
[12/18 12:38:08     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:08     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:38:08     48s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:08     48s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[12/18 12:38:08     48s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  43.4 % )     0:00:02.0 /  0:00:02.0    1.0
[12/18 12:38:08     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:08     48s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:08     48s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:38:08     48s] [ ExtractRC              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:38:08     48s] [ TimingUpdate           ]      1   0:00:00.2  (   4.9 % )     0:00:01.8 /  0:00:01.8    1.0
[12/18 12:38:08     48s] [ FullDelayCalc          ]      1   0:00:01.6  (  33.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:38:08     48s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:38:08     48s] [ MISC                   ]          0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    0.9
[12/18 12:38:08     48s] ---------------------------------------------------------------------------------------------
[12/18 12:38:08     48s]  InitOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[12/18 12:38:08     48s] ---------------------------------------------------------------------------------------------
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/18 12:38:08     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:08     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.8 mem=1690.8M
[12/18 12:38:08     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1690.8M, EPOCH TIME: 1766050688.866242
[12/18 12:38:08     48s] Processing tracks to init pin-track alignment.
[12/18 12:38:08     48s] z: 1, totalTracks: 1
[12/18 12:38:08     48s] z: 3, totalTracks: 1
[12/18 12:38:08     48s] z: 5, totalTracks: 1
[12/18 12:38:08     48s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:08     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1690.8M, EPOCH TIME: 1766050688.871486
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:08     48s] OPERPROF:     Starting CMU at level 3, MEM:1690.8M, EPOCH TIME: 1766050688.877405
[12/18 12:38:08     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1690.8M, EPOCH TIME: 1766050688.877965
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:08     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1690.8M, EPOCH TIME: 1766050688.878803
[12/18 12:38:08     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1690.8M, EPOCH TIME: 1766050688.878840
[12/18 12:38:08     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1690.8M, EPOCH TIME: 1766050688.878874
[12/18 12:38:08     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1690.8MB).
[12/18 12:38:08     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1690.8M, EPOCH TIME: 1766050688.880200
[12/18 12:38:08     48s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:08     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=1690.8M
[12/18 12:38:08     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1690.8M, EPOCH TIME: 1766050688.890174
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1690.8M, EPOCH TIME: 1766050688.908206
[12/18 12:38:08     48s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:08     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:08     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=1690.8M
[12/18 12:38:08     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1690.8M, EPOCH TIME: 1766050688.908545
[12/18 12:38:08     48s] Processing tracks to init pin-track alignment.
[12/18 12:38:08     48s] z: 1, totalTracks: 1
[12/18 12:38:08     48s] z: 3, totalTracks: 1
[12/18 12:38:08     48s] z: 5, totalTracks: 1
[12/18 12:38:08     48s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:08     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1690.8M, EPOCH TIME: 1766050688.913750
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:08     48s] OPERPROF:     Starting CMU at level 3, MEM:1690.8M, EPOCH TIME: 1766050688.919489
[12/18 12:38:08     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1690.8M, EPOCH TIME: 1766050688.920044
[12/18 12:38:08     48s] 
[12/18 12:38:08     48s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:08     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1690.8M, EPOCH TIME: 1766050688.920826
[12/18 12:38:08     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1690.8M, EPOCH TIME: 1766050688.920863
[12/18 12:38:08     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1690.8M, EPOCH TIME: 1766050688.920897
[12/18 12:38:08     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1690.8MB).
[12/18 12:38:08     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1690.8M, EPOCH TIME: 1766050688.921974
[12/18 12:38:08     48s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:08     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=1690.8M
[12/18 12:38:08     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1690.8M, EPOCH TIME: 1766050688.931727
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:08     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1690.8M, EPOCH TIME: 1766050688.949638
[12/18 12:38:08     48s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:08     48s] *** Starting optimizing excluded clock nets MEM= 1690.8M) ***
[12/18 12:38:08     48s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1690.8M) ***
[12/18 12:38:08     48s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/18 12:38:08     48s] Begin: GigaOpt Route Type Constraints Refinement
[12/18 12:38:08     48s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:00:49.6 (1.0), mem = 1690.8M
[12/18 12:38:08     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.1
[12/18 12:38:08     48s] ### Creating RouteCongInterface, started
[12/18 12:38:08     48s] ### Creating TopoMgr, started
[12/18 12:38:08     48s] ### Creating TopoMgr, finished
[12/18 12:38:08     48s] #optDebug: Start CG creation (mem=1690.8M)
[12/18 12:38:08     48s]  ...initializing CG  maxDriveDist 1750.731000 stdCellHgt 2.720000 defLenToSkip 19.040000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 175.073000 
[12/18 12:38:09     48s] (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgPrt (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgEgp (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgPbk (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgNrb(cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgObs (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgCon (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s]  ...processing cgPdm (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     48s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=1758.7M)
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] #optDebug: {0, 1.000}
[12/18 12:38:09     49s] ### Creating RouteCongInterface, finished
[12/18 12:38:09     49s] Updated routing constraints on 0 nets.
[12/18 12:38:09     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.1
[12/18 12:38:09     49s] Bottom Preferred Layer:
[12/18 12:38:09     49s]     None
[12/18 12:38:09     49s] Via Pillar Rule:
[12/18 12:38:09     49s]     None
[12/18 12:38:09     49s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:49.0/0:00:49.7 (1.0), mem = 1758.7M
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] =============================================================================================
[12/18 12:38:09     49s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[12/18 12:38:09     49s] =============================================================================================
[12/18 12:38:09     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:09     49s] ---------------------------------------------------------------------------------------------
[12/18 12:38:09     49s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  93.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:38:09     49s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:09     49s] ---------------------------------------------------------------------------------------------
[12/18 12:38:09     49s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:38:09     49s] ---------------------------------------------------------------------------------------------
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] End: GigaOpt Route Type Constraints Refinement
[12/18 12:38:09     49s] The useful skew maximum allowed delay is: 0.3
[12/18 12:38:09     49s] Deleting Lib Analyzer.
[12/18 12:38:09     49s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.3/0:00:50.0 (1.0), mem = 1748.7M
[12/18 12:38:09     49s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:09     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.3 mem=1748.7M
[12/18 12:38:09     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.3 mem=1748.7M
[12/18 12:38:09     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:38:09     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.2
[12/18 12:38:09     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:09     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.3 mem=1748.7M
[12/18 12:38:09     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1748.7M, EPOCH TIME: 1766050689.363542
[12/18 12:38:09     49s] Processing tracks to init pin-track alignment.
[12/18 12:38:09     49s] z: 1, totalTracks: 1
[12/18 12:38:09     49s] z: 3, totalTracks: 1
[12/18 12:38:09     49s] z: 5, totalTracks: 1
[12/18 12:38:09     49s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:09     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1748.7M, EPOCH TIME: 1766050689.369070
[12/18 12:38:09     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:09     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:09     49s] OPERPROF:     Starting CMU at level 3, MEM:1748.7M, EPOCH TIME: 1766050689.374861
[12/18 12:38:09     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1748.7M, EPOCH TIME: 1766050689.375420
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:09     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1748.7M, EPOCH TIME: 1766050689.376226
[12/18 12:38:09     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1748.7M, EPOCH TIME: 1766050689.376264
[12/18 12:38:09     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1748.7M, EPOCH TIME: 1766050689.376300
[12/18 12:38:09     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1748.7MB).
[12/18 12:38:09     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1748.7M, EPOCH TIME: 1766050689.377354
[12/18 12:38:09     49s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:09     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.4 mem=1748.7M
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] Footprint cell information for calculating maxBufDist
[12/18 12:38:09     49s] *info: There are 13 candidate Buffer cells
[12/18 12:38:09     49s] *info: There are 13 candidate Inverter cells
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] #optDebug: Start CG creation (mem=1748.7M)
[12/18 12:38:09     49s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 2.720000 defLenToSkip 19.040000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 19.040000 
[12/18 12:38:09     49s] (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgPrt (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgEgp (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgPbk (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgNrb(cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgObs (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgCon (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s]  ...processing cgPdm (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1803.4M)
[12/18 12:38:09     49s] ### Creating RouteCongInterface, started
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] Creating Lib Analyzer ...
[12/18 12:38:09     49s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:09     49s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:09     49s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:09     49s] 
[12/18 12:38:09     49s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:10     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.5 mem=1819.4M
[12/18 12:38:10     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.5 mem=1819.4M
[12/18 12:38:10     50s] Creating Lib Analyzer, finished. 
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] #optDebug: {0, 1.000}
[12/18 12:38:10     50s] ### Creating RouteCongInterface, finished
[12/18 12:38:10     50s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:10     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1838.5M, EPOCH TIME: 1766050690.697499
[12/18 12:38:10     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1838.5M, EPOCH TIME: 1766050690.697679
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] Netlist preparation processing... 
[12/18 12:38:10     50s] Removed 0 instance
[12/18 12:38:10     50s] *info: Marking 0 isolation instances dont touch
[12/18 12:38:10     50s] *info: Marking 0 level shifter instances dont touch
[12/18 12:38:10     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1838.5M, EPOCH TIME: 1766050690.734326
[12/18 12:38:10     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:10     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:10     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:10     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:10     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1768.5M, EPOCH TIME: 1766050690.754546
[12/18 12:38:10     50s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:10     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.2
[12/18 12:38:10     50s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:50.7/0:00:51.4 (1.0), mem = 1768.5M
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] =============================================================================================
[12/18 12:38:10     50s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[12/18 12:38:10     50s] =============================================================================================
[12/18 12:38:10     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:10     50s] ---------------------------------------------------------------------------------------------
[12/18 12:38:10     50s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  66.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:38:10     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:10     50s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:38:10     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:38:10     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:38:10     50s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:38:10     50s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:10     50s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:10     50s] [ MISC                   ]          0:00:00.2  (  13.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:38:10     50s] ---------------------------------------------------------------------------------------------
[12/18 12:38:10     50s]  SimplifyNetlist #1 TOTAL           0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:38:10     50s] ---------------------------------------------------------------------------------------------
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] Deleting Lib Analyzer.
[12/18 12:38:10     50s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[12/18 12:38:10     50s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:10     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.7 mem=1768.5M
[12/18 12:38:10     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.7 mem=1768.5M
[12/18 12:38:10     50s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:38:10     50s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:10     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.7 mem=1825.7M
[12/18 12:38:10     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1825.7M, EPOCH TIME: 1766050690.773988
[12/18 12:38:10     50s] Processing tracks to init pin-track alignment.
[12/18 12:38:10     50s] z: 1, totalTracks: 1
[12/18 12:38:10     50s] z: 3, totalTracks: 1
[12/18 12:38:10     50s] z: 5, totalTracks: 1
[12/18 12:38:10     50s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:10     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1825.7M, EPOCH TIME: 1766050690.779374
[12/18 12:38:10     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:10     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:10     50s] OPERPROF:     Starting CMU at level 3, MEM:1825.7M, EPOCH TIME: 1766050690.785581
[12/18 12:38:10     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1825.7M, EPOCH TIME: 1766050690.786172
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:10     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1825.7M, EPOCH TIME: 1766050690.787012
[12/18 12:38:10     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1825.7M, EPOCH TIME: 1766050690.787050
[12/18 12:38:10     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1825.7M, EPOCH TIME: 1766050690.787085
[12/18 12:38:10     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1825.7MB).
[12/18 12:38:10     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1825.7M, EPOCH TIME: 1766050690.788250
[12/18 12:38:10     50s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:10     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.8 mem=1825.7M
[12/18 12:38:10     50s] Begin: Area Reclaim Optimization
[12/18 12:38:10     50s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.8/0:00:51.5 (1.0), mem = 1825.7M
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] Creating Lib Analyzer ...
[12/18 12:38:10     50s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:10     50s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:10     50s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:10     50s] 
[12/18 12:38:10     50s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:11     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.7 mem=1825.7M
[12/18 12:38:11     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.8 mem=1825.7M
[12/18 12:38:11     51s] Creating Lib Analyzer, finished. 
[12/18 12:38:11     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.3
[12/18 12:38:11     51s] ### Creating RouteCongInterface, started
[12/18 12:38:11     51s] 
[12/18 12:38:11     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:38:11     51s] 
[12/18 12:38:11     51s] #optDebug: {0, 1.000}
[12/18 12:38:11     51s] ### Creating RouteCongInterface, finished
[12/18 12:38:11     51s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:11     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1825.7M, EPOCH TIME: 1766050691.922057
[12/18 12:38:11     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1825.7M, EPOCH TIME: 1766050691.922197
[12/18 12:38:11     51s] Reclaim Optimization WNS Slack -3.945  TNS Slack -207.701 Density 99.88
[12/18 12:38:11     51s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:11     51s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:38:11     51s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:11     51s] |   99.88%|        -|  -3.945|-207.701|   0:00:00.0| 1825.7M|
[12/18 12:38:12     52s] |   99.88%|        0|  -3.945|-207.701|   0:00:01.0| 1852.3M|
[12/18 12:38:12     52s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:38:12     52s] |   99.88%|        0|  -3.945|-207.701|   0:00:00.0| 1852.3M|
[12/18 12:38:13     53s] |   99.86%|        5|  -3.943|-207.459|   0:00:01.0| 1854.3M|
[12/18 12:38:13     53s] |   99.86%|        0|  -3.943|-207.459|   0:00:00.0| 1854.3M|
[12/18 12:38:13     53s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:38:13     53s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:13     53s] Reclaim Optimization End WNS Slack -3.943  TNS Slack -207.459 Density 99.86
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 5 **
[12/18 12:38:13     53s] --------------------------------------------------------------
[12/18 12:38:13     53s] |                                   | Total     | Sequential |
[12/18 12:38:13     53s] --------------------------------------------------------------
[12/18 12:38:13     53s] | Num insts resized                 |       5  |       1    |
[12/18 12:38:13     53s] | Num insts undone                  |       0  |       0    |
[12/18 12:38:13     53s] | Num insts Downsized               |       5  |       1    |
[12/18 12:38:13     53s] | Num insts Samesized               |       0  |       0    |
[12/18 12:38:13     53s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:38:13     53s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:38:13     53s] --------------------------------------------------------------
[12/18 12:38:13     53s] Bottom Preferred Layer:
[12/18 12:38:13     53s]     None
[12/18 12:38:13     53s] Via Pillar Rule:
[12/18 12:38:13     53s]     None
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/18 12:38:13     53s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[12/18 12:38:13     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.3
[12/18 12:38:13     53s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:00:53.2/0:00:53.9 (1.0), mem = 1854.3M
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] =============================================================================================
[12/18 12:38:13     53s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[12/18 12:38:13     53s] =============================================================================================
[12/18 12:38:13     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:13     53s] ---------------------------------------------------------------------------------------------
[12/18 12:38:13     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:38:13     53s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  39.7 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:13     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:13     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:38:13     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:38:13     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:13     53s] [ OptimizationStep       ]      1   0:00:00.1  (   3.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:38:13     53s] [ OptSingleIteration     ]      4   0:00:00.1  (   2.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:38:13     53s] [ OptGetWeight           ]    392   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:13     53s] [ OptEval                ]    392   0:00:00.9  (  35.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:13     53s] [ OptCommit              ]    392   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:13     53s] [ PostCommitDelayUpdate  ]    392   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.9
[12/18 12:38:13     53s] [ IncrDelayCalc          ]     53   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:13     53s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:38:13     53s] [ MISC                   ]          0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:38:13     53s] ---------------------------------------------------------------------------------------------
[12/18 12:38:13     53s]  AreaOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/18 12:38:13     53s] ---------------------------------------------------------------------------------------------
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] Executing incremental physical updates
[12/18 12:38:13     53s] Executing incremental physical updates
[12/18 12:38:13     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1835.3M, EPOCH TIME: 1766050693.217070
[12/18 12:38:13     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:13     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:13     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:13     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:13     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1774.3M, EPOCH TIME: 1766050693.237774
[12/18 12:38:13     53s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:13     53s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1774.27M, totSessionCpu=0:00:53).
[12/18 12:38:13     53s] Deleting Lib Analyzer.
[12/18 12:38:13     53s] Begin: GigaOpt high fanout net optimization
[12/18 12:38:13     53s] GigaOpt HFN: use maxLocalDensity 1.2
[12/18 12:38:13     53s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/18 12:38:13     53s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.3/0:00:54.0 (1.0), mem = 1774.3M
[12/18 12:38:13     53s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:13     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.4
[12/18 12:38:13     53s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:13     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.3 mem=1774.3M
[12/18 12:38:13     53s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:38:13     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1774.3M, EPOCH TIME: 1766050693.355441
[12/18 12:38:13     53s] Processing tracks to init pin-track alignment.
[12/18 12:38:13     53s] z: 1, totalTracks: 1
[12/18 12:38:13     53s] z: 3, totalTracks: 1
[12/18 12:38:13     53s] z: 5, totalTracks: 1
[12/18 12:38:13     53s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:13     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.3M, EPOCH TIME: 1766050693.360685
[12/18 12:38:13     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:13     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:13     53s] OPERPROF:     Starting CMU at level 3, MEM:1774.3M, EPOCH TIME: 1766050693.366813
[12/18 12:38:13     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1774.3M, EPOCH TIME: 1766050693.367378
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:13     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1774.3M, EPOCH TIME: 1766050693.368297
[12/18 12:38:13     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1774.3M, EPOCH TIME: 1766050693.368335
[12/18 12:38:13     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1774.3M, EPOCH TIME: 1766050693.368369
[12/18 12:38:13     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1774.3MB).
[12/18 12:38:13     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1774.3M, EPOCH TIME: 1766050693.369514
[12/18 12:38:13     53s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:13     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.4 mem=1774.3M
[12/18 12:38:13     53s] ### Creating RouteCongInterface, started
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] Creating Lib Analyzer ...
[12/18 12:38:13     53s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:13     53s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:13     53s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:13     53s] 
[12/18 12:38:13     53s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:14     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.3 mem=1774.3M
[12/18 12:38:14     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.3 mem=1774.3M
[12/18 12:38:14     54s] Creating Lib Analyzer, finished. 
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] #optDebug: {0, 1.000}
[12/18 12:38:14     54s] ### Creating RouteCongInterface, finished
[12/18 12:38:14     54s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:14     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:38:14     54s] Total-nets :: 11234, Stn-nets :: 96, ratio :: 0.854549 %, Total-len 300723, Stn-len 0
[12/18 12:38:14     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1812.4M, EPOCH TIME: 1766050694.661001
[12/18 12:38:14     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1774.4M, EPOCH TIME: 1766050694.679482
[12/18 12:38:14     54s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:14     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.4
[12/18 12:38:14     54s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:54.7/0:00:55.3 (1.0), mem = 1774.4M
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] =============================================================================================
[12/18 12:38:14     54s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[12/18 12:38:14     54s] =============================================================================================
[12/18 12:38:14     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:14     54s] ---------------------------------------------------------------------------------------------
[12/18 12:38:14     54s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  70.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:14     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:14     54s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:38:14     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:38:14     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:14     54s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:14     54s] [ MISC                   ]          0:00:00.3  (  23.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:38:14     54s] ---------------------------------------------------------------------------------------------
[12/18 12:38:14     54s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:38:14     54s] ---------------------------------------------------------------------------------------------
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/18 12:38:14     54s] End: GigaOpt high fanout net optimization
[12/18 12:38:14     54s] Begin: GigaOpt DRV Optimization
[12/18 12:38:14     54s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/18 12:38:14     54s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.7/0:00:55.3 (1.0), mem = 1774.4M
[12/18 12:38:14     54s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:14     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.5
[12/18 12:38:14     54s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:14     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.7 mem=1774.4M
[12/18 12:38:14     54s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:38:14     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1774.4M, EPOCH TIME: 1766050694.695301
[12/18 12:38:14     54s] Processing tracks to init pin-track alignment.
[12/18 12:38:14     54s] z: 1, totalTracks: 1
[12/18 12:38:14     54s] z: 3, totalTracks: 1
[12/18 12:38:14     54s] z: 5, totalTracks: 1
[12/18 12:38:14     54s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:14     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.4M, EPOCH TIME: 1766050694.700708
[12/18 12:38:14     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:14     54s] OPERPROF:     Starting CMU at level 3, MEM:1774.4M, EPOCH TIME: 1766050694.706483
[12/18 12:38:14     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1774.4M, EPOCH TIME: 1766050694.707137
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:14     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1774.4M, EPOCH TIME: 1766050694.707935
[12/18 12:38:14     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1774.4M, EPOCH TIME: 1766050694.707972
[12/18 12:38:14     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1774.4M, EPOCH TIME: 1766050694.708007
[12/18 12:38:14     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1774.4MB).
[12/18 12:38:14     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1774.4M, EPOCH TIME: 1766050694.709077
[12/18 12:38:14     54s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:14     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.7 mem=1774.4M
[12/18 12:38:14     54s] ### Creating RouteCongInterface, started
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:38:14     54s] 
[12/18 12:38:14     54s] #optDebug: {0, 1.000}
[12/18 12:38:14     54s] ### Creating RouteCongInterface, finished
[12/18 12:38:14     54s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:15     55s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:38:15     55s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:38:15     55s] [GPS-DRV] maxLocalDensity: 1.2
[12/18 12:38:15     55s] [GPS-DRV] All active and enabled setup views
[12/18 12:38:15     55s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:38:15     55s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:38:15     55s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:38:15     55s] [GPS-DRV] maxFanoutLoad on
[12/18 12:38:15     55s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:38:15     55s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/18 12:38:15     55s] [GPS-DRV] timing-driven DRV settings
[12/18 12:38:15     55s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:38:15     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1831.7M, EPOCH TIME: 1766050695.050976
[12/18 12:38:15     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1766050695.051133
[12/18 12:38:15     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:38:15     55s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:38:15     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:38:15     55s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:38:15     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:38:15     55s] Info: violation cost 1645.998535 (cap = 47.465958, tran = 1598.531616, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:38:15     55s] |   137|  4362|    -1.78|   134|   134|    -0.11|     0|     0|     0|     0|    -3.94|  -207.46|       0|       0|       0| 99.86%|          |         |
[12/18 12:38:16     56s] Info: violation cost 1645.998535 (cap = 47.465958, tran = 1598.531616, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:38:16     56s] |   137|  4362|    -1.78|   134|   134|    -0.11|     0|     0|     0|     0|    -3.94|  -207.46|       0|       0|       0| 99.86%| 0:00:01.0|  1831.7M|
[12/18 12:38:16     56s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] ###############################################################################
[12/18 12:38:16     56s] #
[12/18 12:38:16     56s] #  Large fanout net report:  
[12/18 12:38:16     56s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:38:16     56s] #     - current density: 99.86
[12/18 12:38:16     56s] #
[12/18 12:38:16     56s] #  List of high fanout nets:
[12/18 12:38:16     56s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:38:16     56s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:38:16     56s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:38:16     56s] #
[12/18 12:38:16     56s] ###############################################################################
[12/18 12:38:16     56s] Bottom Preferred Layer:
[12/18 12:38:16     56s]     None
[12/18 12:38:16     56s] Via Pillar Rule:
[12/18 12:38:16     56s]     None
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] =======================================================================
[12/18 12:38:16     56s]                 Reasons for remaining drv violations
[12/18 12:38:16     56s] =======================================================================
[12/18 12:38:16     56s] *info: Total 139 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] MultiBuffering failure reasons
[12/18 12:38:16     56s] ------------------------------------------------
[12/18 12:38:16     56s] *info:    91 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:38:16     56s] *info:    48 net(s): Could not be fixed because of exceeding max density.
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1831.7M) ***
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] Total-nets :: 11234, Stn-nets :: 96, ratio :: 0.854549 %, Total-len 300723, Stn-len 0
[12/18 12:38:16     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1812.6M, EPOCH TIME: 1766050696.249861
[12/18 12:38:16     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:16     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:16     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:16     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:16     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1774.6M, EPOCH TIME: 1766050696.270149
[12/18 12:38:16     56s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:16     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.5
[12/18 12:38:16     56s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:56.2/0:00:56.9 (1.0), mem = 1774.6M
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] =============================================================================================
[12/18 12:38:16     56s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[12/18 12:38:16     56s] =============================================================================================
[12/18 12:38:16     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:16     56s] ---------------------------------------------------------------------------------------------
[12/18 12:38:16     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/18 12:38:16     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:16     56s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:38:16     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:38:16     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:38:16     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:16     56s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:38:16     56s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:38:16     56s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:16     56s] [ OptEval                ]      2   0:00:01.1  (  68.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:38:16     56s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:16     56s] [ DrvFindVioNets         ]      2   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.0    1.0
[12/18 12:38:16     56s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:16     56s] [ MISC                   ]          0:00:00.3  (  20.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:38:16     56s] ---------------------------------------------------------------------------------------------
[12/18 12:38:16     56s]  DrvOpt #2 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:38:16     56s] ---------------------------------------------------------------------------------------------
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] End: GigaOpt DRV Optimization
[12/18 12:38:16     56s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:38:16     56s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1467.8M, totSessionCpu=0:00:56 **
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] Active setup views:
[12/18 12:38:16     56s]  SINGLE_VIEW
[12/18 12:38:16     56s]   Dominating endpoints: 0
[12/18 12:38:16     56s]   Dominating TNS: -0.000
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] Deleting Lib Analyzer.
[12/18 12:38:16     56s] Begin: GigaOpt Global Optimization
[12/18 12:38:16     56s] *info: use new DP (enabled)
[12/18 12:38:16     56s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/18 12:38:16     56s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:16     56s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.3/0:00:57.0 (1.0), mem = 1812.7M
[12/18 12:38:16     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.6
[12/18 12:38:16     56s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:16     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.3 mem=1812.7M
[12/18 12:38:16     56s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:38:16     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.7M, EPOCH TIME: 1766050696.345594
[12/18 12:38:16     56s] Processing tracks to init pin-track alignment.
[12/18 12:38:16     56s] z: 1, totalTracks: 1
[12/18 12:38:16     56s] z: 3, totalTracks: 1
[12/18 12:38:16     56s] z: 5, totalTracks: 1
[12/18 12:38:16     56s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:16     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.7M, EPOCH TIME: 1766050696.351313
[12/18 12:38:16     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:16     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:16     56s] OPERPROF:     Starting CMU at level 3, MEM:1812.7M, EPOCH TIME: 1766050696.357478
[12/18 12:38:16     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1812.7M, EPOCH TIME: 1766050696.358091
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:16     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1812.7M, EPOCH TIME: 1766050696.358930
[12/18 12:38:16     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1812.7M, EPOCH TIME: 1766050696.358968
[12/18 12:38:16     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1812.7M, EPOCH TIME: 1766050696.359003
[12/18 12:38:16     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1812.7MB).
[12/18 12:38:16     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1812.7M, EPOCH TIME: 1766050696.360153
[12/18 12:38:16     56s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:16     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.4 mem=1812.7M
[12/18 12:38:16     56s] ### Creating RouteCongInterface, started
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] Creating Lib Analyzer ...
[12/18 12:38:16     56s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:16     56s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:16     56s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:16     56s] 
[12/18 12:38:16     56s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:17     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.3 mem=1812.7M
[12/18 12:38:17     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.3 mem=1812.7M
[12/18 12:38:17     57s] Creating Lib Analyzer, finished. 
[12/18 12:38:17     57s] 
[12/18 12:38:17     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:38:17     57s] 
[12/18 12:38:17     57s] #optDebug: {0, 1.000}
[12/18 12:38:17     57s] ### Creating RouteCongInterface, finished
[12/18 12:38:17     57s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:17     57s] *info: 1 clock net excluded
[12/18 12:38:17     57s] *info: 85 no-driver nets excluded.
[12/18 12:38:17     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1850.9M, EPOCH TIME: 1766050697.587417
[12/18 12:38:17     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1850.9M, EPOCH TIME: 1766050697.587605
[12/18 12:38:17     57s] ** GigaOpt Global Opt WNS Slack -3.943  TNS Slack -207.459 
[12/18 12:38:17     57s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:38:17     57s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:38:17     57s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:38:17     57s] |  -3.943|-207.459|   99.86%|   0:00:00.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
[12/18 12:38:18     58s] |  -3.943|-207.459|   99.86%|   0:00:01.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
[12/18 12:38:19     59s] |  -3.943|-207.459|   99.86%|   0:00:01.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
[12/18 12:38:19     59s] |  -3.943|-207.459|   99.86%|   0:00:00.0| 1850.9M|SINGLE_VIEW|  default| pc_reg[19]/D                         |
[12/18 12:38:21     61s] |  -3.916|-201.785|   99.86%|   0:00:02.0| 1874.5M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:22     62s] |  -3.916|-201.785|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:22     62s] |  -3.916|-201.785|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:22     62s] |  -3.916|-201.785|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:22     62s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:22     62s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:23     63s] |  -3.916|-201.813|   99.86%|   0:00:00.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:24     64s] |  -3.916|-201.813|   99.86%|   0:00:01.0| 1876.4M|SINGLE_VIEW|  default| pc_reg[31]/D                         |
[12/18 12:38:24     64s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=1876.4M) ***
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:07.0 mem=1876.4M) ***
[12/18 12:38:24     64s] Bottom Preferred Layer:
[12/18 12:38:24     64s]     None
[12/18 12:38:24     64s] Via Pillar Rule:
[12/18 12:38:24     64s]     None
[12/18 12:38:24     64s] ** GigaOpt Global Opt End WNS Slack -3.916  TNS Slack -201.813 
[12/18 12:38:24     64s] Total-nets :: 11234, Stn-nets :: 96, ratio :: 0.854549 %, Total-len 300723, Stn-len 0
[12/18 12:38:24     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1857.3M, EPOCH TIME: 1766050704.143195
[12/18 12:38:24     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:24     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:24     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:24     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:24     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1788.3M, EPOCH TIME: 1766050704.164211
[12/18 12:38:24     64s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:24     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.6
[12/18 12:38:24     64s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:01:04.2/0:01:04.8 (1.0), mem = 1788.3M
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] =============================================================================================
[12/18 12:38:24     64s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[12/18 12:38:24     64s] =============================================================================================
[12/18 12:38:24     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:24     64s] ---------------------------------------------------------------------------------------------
[12/18 12:38:24     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/18 12:38:24     64s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  12.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:24     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:24     64s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:24     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:38:24     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:38:24     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:24     64s] [ BottleneckAnalyzerInit ]      5   0:00:00.9  (  11.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:24     64s] [ TransformInit          ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:38:24     64s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.2 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:38:24     64s] [ OptGetWeight           ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[12/18 12:38:24     64s] [ OptEval                ]     17   0:00:03.9  (  49.3 % )     0:00:03.9 /  0:00:03.9    1.0
[12/18 12:38:24     64s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:24     64s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:38:24     64s] [ IncrDelayCalc          ]     13   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:24     64s] [ SetupOptGetWorkingSet  ]     17   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.5    1.0
[12/18 12:38:24     64s] [ SetupOptGetActiveNode  ]     17   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:38:24     64s] [ SetupOptSlackGraph     ]     17   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/18 12:38:24     64s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:24     64s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.0
[12/18 12:38:24     64s] ---------------------------------------------------------------------------------------------
[12/18 12:38:24     64s]  GlobalOpt #1 TOTAL                 0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.8    1.0
[12/18 12:38:24     64s] ---------------------------------------------------------------------------------------------
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] End: GigaOpt Global Optimization
[12/18 12:38:24     64s] *** Timing NOT met, worst failing slack is -3.916
[12/18 12:38:24     64s] *** Check timing (0:00:00.0)
[12/18 12:38:24     64s] Deleting Lib Analyzer.
[12/18 12:38:24     64s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/18 12:38:24     64s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:38:24     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1788.3M
[12/18 12:38:24     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1788.3M
[12/18 12:38:24     64s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:38:24     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:38:24     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1845.5M
[12/18 12:38:24     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1845.5M, EPOCH TIME: 1766050704.197429
[12/18 12:38:24     64s] Processing tracks to init pin-track alignment.
[12/18 12:38:24     64s] z: 1, totalTracks: 1
[12/18 12:38:24     64s] z: 3, totalTracks: 1
[12/18 12:38:24     64s] z: 5, totalTracks: 1
[12/18 12:38:24     64s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:24     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.5M, EPOCH TIME: 1766050704.202706
[12/18 12:38:24     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:24     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:24     64s] OPERPROF:     Starting CMU at level 3, MEM:1845.5M, EPOCH TIME: 1766050704.208712
[12/18 12:38:24     64s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1845.5M, EPOCH TIME: 1766050704.209266
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:24     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1845.5M, EPOCH TIME: 1766050704.210077
[12/18 12:38:24     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1845.5M, EPOCH TIME: 1766050704.210114
[12/18 12:38:24     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1845.5M, EPOCH TIME: 1766050704.210152
[12/18 12:38:24     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.5MB).
[12/18 12:38:24     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1845.5M, EPOCH TIME: 1766050704.211347
[12/18 12:38:24     64s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:38:24     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1845.5M
[12/18 12:38:24     64s] Begin: Area Reclaim Optimization
[12/18 12:38:24     64s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.2/0:01:04.9 (1.0), mem = 1845.5M
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] Creating Lib Analyzer ...
[12/18 12:38:24     64s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:38:24     64s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:38:24     64s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:38:24     64s] 
[12/18 12:38:24     64s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:38:25     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=1847.6M
[12/18 12:38:25     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=1847.6M
[12/18 12:38:25     65s] Creating Lib Analyzer, finished. 
[12/18 12:38:25     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.7
[12/18 12:38:25     65s] ### Creating RouteCongInterface, started
[12/18 12:38:25     65s] 
[12/18 12:38:25     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:38:25     65s] 
[12/18 12:38:25     65s] #optDebug: {0, 1.000}
[12/18 12:38:25     65s] ### Creating RouteCongInterface, finished
[12/18 12:38:25     65s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:38:25     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1847.6M, EPOCH TIME: 1766050705.499239
[12/18 12:38:25     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1766050705.499381
[12/18 12:38:25     65s] Reclaim Optimization WNS Slack -3.916  TNS Slack -201.813 Density 99.86
[12/18 12:38:25     65s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:25     65s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:38:25     65s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:25     65s] |   99.86%|        -|  -3.916|-201.813|   0:00:00.0| 1847.6M|
[12/18 12:38:26     66s] |   99.86%|        0|  -3.916|-201.813|   0:00:01.0| 1874.2M|
[12/18 12:38:26     66s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:38:26     66s] |   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
[12/18 12:38:26     66s] |   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
[12/18 12:38:26     66s] |   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
[12/18 12:38:26     66s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:38:26     66s] |   99.86%|        0|  -3.916|-201.813|   0:00:00.0| 1874.2M|
[12/18 12:38:26     66s] +---------+---------+--------+--------+------------+--------+
[12/18 12:38:26     66s] Reclaim Optimization End WNS Slack -3.916  TNS Slack -201.813 Density 99.86
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/18 12:38:26     66s] --------------------------------------------------------------
[12/18 12:38:26     66s] |                                   | Total     | Sequential |
[12/18 12:38:26     66s] --------------------------------------------------------------
[12/18 12:38:26     66s] | Num insts resized                 |       0  |       0    |
[12/18 12:38:26     66s] | Num insts undone                  |       0  |       0    |
[12/18 12:38:26     66s] | Num insts Downsized               |       0  |       0    |
[12/18 12:38:26     66s] | Num insts Samesized               |       0  |       0    |
[12/18 12:38:26     66s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:38:26     66s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:38:26     66s] --------------------------------------------------------------
[12/18 12:38:26     66s] Bottom Preferred Layer:
[12/18 12:38:26     66s]     None
[12/18 12:38:26     66s] Via Pillar Rule:
[12/18 12:38:26     66s]     None
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/18 12:38:26     66s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/18 12:38:26     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.7
[12/18 12:38:26     66s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:06.5/0:01:07.2 (1.0), mem = 1874.2M
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] =============================================================================================
[12/18 12:38:26     66s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[12/18 12:38:26     66s] =============================================================================================
[12/18 12:38:26     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:38:26     66s] ---------------------------------------------------------------------------------------------
[12/18 12:38:26     66s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:38:26     66s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  47.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:38:26     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:26     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:38:26     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:38:26     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:26     66s] [ OptimizationStep       ]      1   0:00:00.1  (   4.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:38:26     66s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:38:26     66s] [ OptGetWeight           ]    294   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:26     66s] [ OptEval                ]    294   0:00:00.8  (  36.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/18 12:38:26     66s] [ OptCommit              ]    294   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:26     66s] [ PostCommitDelayUpdate  ]    294   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:38:26     66s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:38:26     66s] ---------------------------------------------------------------------------------------------
[12/18 12:38:26     66s]  AreaOpt #2 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/18 12:38:26     66s] ---------------------------------------------------------------------------------------------
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] Executing incremental physical updates
[12/18 12:38:26     66s] Executing incremental physical updates
[12/18 12:38:26     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1855.1M, EPOCH TIME: 1766050706.558386
[12/18 12:38:26     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:38:26     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1792.1M, EPOCH TIME: 1766050706.578606
[12/18 12:38:26     66s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:38:26     66s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1792.08M, totSessionCpu=0:01:07).
[12/18 12:38:26     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1792.1M, EPOCH TIME: 1766050706.653083
[12/18 12:38:26     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:26     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1792.1M, EPOCH TIME: 1766050706.659676
[12/18 12:38:26     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] **INFO: Flow update: Design is easy to close.
[12/18 12:38:26     66s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.7/0:01:07.3 (1.0), mem = 1792.1M
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] *** Start incrementalPlace ***
[12/18 12:38:26     66s] User Input Parameters:
[12/18 12:38:26     66s] - Congestion Driven    : On
[12/18 12:38:26     66s] - Timing Driven        : On
[12/18 12:38:26     66s] - Area-Violation Based : On
[12/18 12:38:26     66s] - Start Rollback Level : -5
[12/18 12:38:26     66s] - Legalized            : On
[12/18 12:38:26     66s] - Window Based         : Off
[12/18 12:38:26     66s] - eDen incr mode       : Off
[12/18 12:38:26     66s] - Small incr mode      : Off
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] no activity file in design. spp won't run.
[12/18 12:38:26     66s] Effort level <high> specified for reg2reg path_group
[12/18 12:38:26     66s] No Views given, use default active views for adaptive view pruning
[12/18 12:38:26     66s] SKP will enable view:
[12/18 12:38:26     66s]   SINGLE_VIEW
[12/18 12:38:26     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1794.1M, EPOCH TIME: 1766050706.798963
[12/18 12:38:26     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1794.1M, EPOCH TIME: 1766050706.802096
[12/18 12:38:26     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1794.1M, EPOCH TIME: 1766050706.802149
[12/18 12:38:26     66s] Starting Early Global Route congestion estimation: mem = 1794.1M
[12/18 12:38:26     66s] (I)      ================== Layers ===================
[12/18 12:38:26     66s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:26     66s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:38:26     66s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:26     66s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:38:26     66s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:38:26     66s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:26     66s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:38:26     66s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:38:26     66s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:26     66s] (I)      Started Import and model ( Curr Mem: 1794.08 MB )
[12/18 12:38:26     66s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:26     66s] (I)      == Non-default Options ==
[12/18 12:38:26     66s] (I)      Maximum routing layer                              : 6
[12/18 12:38:26     66s] (I)      Number of threads                                  : 1
[12/18 12:38:26     66s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:38:26     66s] (I)      Method to set GCell size                           : row
[12/18 12:38:26     66s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:38:26     66s] (I)      Use row-based GCell size
[12/18 12:38:26     66s] (I)      Use row-based GCell align
[12/18 12:38:26     66s] (I)      layer 0 area = 56099
[12/18 12:38:26     66s] (I)      layer 1 area = 83000
[12/18 12:38:26     66s] (I)      layer 2 area = 67600
[12/18 12:38:26     66s] (I)      layer 3 area = 240000
[12/18 12:38:26     66s] (I)      layer 4 area = 240000
[12/18 12:38:26     66s] (I)      layer 5 area = 4000000
[12/18 12:38:26     66s] (I)      GCell unit size   : 2720
[12/18 12:38:26     66s] (I)      GCell multiplier  : 1
[12/18 12:38:26     66s] (I)      GCell row height  : 2720
[12/18 12:38:26     66s] (I)      Actual row height : 2720
[12/18 12:38:26     66s] (I)      GCell align ref   : 10120 10200
[12/18 12:38:26     66s] [NR-eGR] Track table information for default rule: 
[12/18 12:38:26     66s] [NR-eGR] li1 has single uniform track structure
[12/18 12:38:26     66s] [NR-eGR] met1 has single uniform track structure
[12/18 12:38:26     66s] [NR-eGR] met2 has single uniform track structure
[12/18 12:38:26     66s] [NR-eGR] met3 has single uniform track structure
[12/18 12:38:26     66s] [NR-eGR] met4 has single uniform track structure
[12/18 12:38:26     66s] [NR-eGR] met5 has single uniform track structure
[12/18 12:38:26     66s] (I)      =============== Default via ===============
[12/18 12:38:26     66s] (I)      +---+------------------+------------------+
[12/18 12:38:26     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:38:26     66s] (I)      +---+------------------+------------------+
[12/18 12:38:26     66s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:38:26     66s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:38:26     66s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:38:26     66s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:38:26     66s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:38:26     66s] (I)      +---+------------------+------------------+
[12/18 12:38:26     66s] [NR-eGR] Read 0 PG shapes
[12/18 12:38:26     66s] [NR-eGR] Read 0 clock shapes
[12/18 12:38:26     66s] [NR-eGR] Read 0 other shapes
[12/18 12:38:26     66s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:38:26     66s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:38:26     66s] [NR-eGR] #PG Blockages       : 0
[12/18 12:38:26     66s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:38:26     66s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:38:26     66s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:38:26     66s] [NR-eGR] #Other Blockages    : 0
[12/18 12:38:26     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:38:26     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:38:26     66s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:38:26     66s] (I)      early_global_route_priority property id does not exist.
[12/18 12:38:26     66s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:38:26     66s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:38:26     66s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:26     66s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:26     66s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:26     66s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:26     66s] (I)      Number of ignored nets                =      0
[12/18 12:38:26     66s] (I)      Number of connected nets              =      0
[12/18 12:38:26     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:38:26     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:38:26     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:38:26     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:38:26     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:38:26     66s] (I)      Ndr track 0 does not exist
[12/18 12:38:26     66s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:38:26     66s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:38:26     66s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:38:26     66s] (I)      Site width          :   460  (dbu)
[12/18 12:38:26     66s] (I)      Row height          :  2720  (dbu)
[12/18 12:38:26     66s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:38:26     66s] (I)      GCell width         :  2720  (dbu)
[12/18 12:38:26     66s] (I)      GCell height        :  2720  (dbu)
[12/18 12:38:26     66s] (I)      Grid                :   224    71     6
[12/18 12:38:26     66s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:38:26     66s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:38:26     66s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:38:26     66s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:38:26     66s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:38:26     66s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:38:26     66s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:38:26     66s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:38:26     66s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:38:26     66s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:38:26     66s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:38:26     66s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:38:26     66s] (I)      --------------------------------------------------------
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] [NR-eGR] ============ Routing rule table ============
[12/18 12:38:26     66s] [NR-eGR] Rule id: 0  Nets: 11134
[12/18 12:38:26     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:38:26     66s] (I)                    Layer    2    3    4    5     6 
[12/18 12:38:26     66s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:38:26     66s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:38:26     66s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:38:26     66s] [NR-eGR] ========================================
[12/18 12:38:26     66s] [NR-eGR] 
[12/18 12:38:26     66s] (I)      =============== Blocked Tracks ===============
[12/18 12:38:26     66s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:26     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:38:26     66s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:26     66s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:38:26     66s] (I)      |     2 |  128128 |    37186 |        29.02% |
[12/18 12:38:26     66s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:38:26     66s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:38:26     66s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:38:26     66s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:38:26     66s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:26     66s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1804.49 MB )
[12/18 12:38:26     66s] (I)      Reset routing kernel
[12/18 12:38:26     66s] (I)      Started Global Routing ( Curr Mem: 1804.49 MB )
[12/18 12:38:26     66s] (I)      totalPins=43353  totalGlobalPin=39118 (90.23%)
[12/18 12:38:26     66s] (I)      total 2D Cap : 331002 = (174376 H, 156626 V)
[12/18 12:38:26     66s] [NR-eGR] Layer group 1: route 11134 net(s) in layer range [2, 6]
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1a Route ============
[12/18 12:38:26     66s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:38:26     66s] (I)      Usage: 102284 = (55516 H, 46768 V) = (31.84% H, 29.86% V) = (1.510e+05um H, 1.272e+05um V)
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1b Route ============
[12/18 12:38:26     66s] (I)      Usage: 102846 = (55649 H, 47197 V) = (31.91% H, 30.13% V) = (1.514e+05um H, 1.284e+05um V)
[12/18 12:38:26     66s] (I)      Overflow of layer group 1: 38.97% H + 6.57% V. EstWL: 2.797411e+05um
[12/18 12:38:26     66s] (I)      Congestion metric : 38.97%H 6.57%V, 45.54%HV
[12/18 12:38:26     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1c Route ============
[12/18 12:38:26     66s] (I)      Level2 Grid: 45 x 15
[12/18 12:38:26     66s] (I)      Usage: 103479 = (55663 H, 47816 V) = (31.92% H, 30.53% V) = (1.514e+05um H, 1.301e+05um V)
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1d Route ============
[12/18 12:38:26     66s] (I)      Usage: 103478 = (55663 H, 47815 V) = (31.92% H, 30.53% V) = (1.514e+05um H, 1.301e+05um V)
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1e Route ============
[12/18 12:38:26     66s] (I)      Usage: 103478 = (55663 H, 47815 V) = (31.92% H, 30.53% V) = (1.514e+05um H, 1.301e+05um V)
[12/18 12:38:26     66s] [NR-eGR] Early Global Route overflow of layer group 1: 37.81% H + 6.71% V. EstWL: 2.814602e+05um
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] (I)      ============  Phase 1l Route ============
[12/18 12:38:26     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:38:26     66s] (I)      Layer  2:      91436     51697      9437           0      126664    ( 0.00%) 
[12/18 12:38:26     66s] (I)      Layer  3:      92680     41623      2379           0       92717    ( 0.00%) 
[12/18 12:38:26     66s] (I)      Layer  4:      70914     34889      4430           0       70600    ( 0.00%) 
[12/18 12:38:26     66s] (I)      Layer  5:      61740     10468       285           0       61811    ( 0.00%) 
[12/18 12:38:26     66s] (I)      Layer  6:      11819       791         7        2983        8784    (25.35%) 
[12/18 12:38:26     66s] (I)      Total:        328589    139468     16538        2983      360573    ( 0.82%) 
[12/18 12:38:26     66s] (I)      
[12/18 12:38:26     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:38:26     66s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/18 12:38:26     66s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:38:26     66s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/18 12:38:26     66s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:38:26     66s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:38:26     66s] [NR-eGR]    met1 ( 2)      3281(20.72%)       453( 2.86%)        30( 0.19%)         1( 0.01%)   (23.78%) 
[12/18 12:38:26     66s] [NR-eGR]    met2 ( 3)      1116( 7.12%)        60( 0.38%)         2( 0.01%)         0( 0.00%)   ( 7.51%) 
[12/18 12:38:26     66s] [NR-eGR]    met3 ( 4)      1947(12.30%)       137( 0.87%)        13( 0.08%)         0( 0.00%)   (13.24%) 
[12/18 12:38:26     66s] [NR-eGR]    met4 ( 5)       148( 0.94%)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.97%) 
[12/18 12:38:26     66s] [NR-eGR]    met5 ( 6)         7( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/18 12:38:26     66s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:38:26     66s] [NR-eGR]        Total      6499( 8.68%)       654( 0.87%)        45( 0.06%)         1( 0.00%)   ( 9.62%) 
[12/18 12:38:26     66s] [NR-eGR] 
[12/18 12:38:26     66s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1807.49 MB )
[12/18 12:38:26     66s] (I)      total 2D Cap : 331779 = (175153 H, 156626 V)
[12/18 12:38:26     66s] [NR-eGR] Overflow after Early Global Route 15.17% H + 3.23% V
[12/18 12:38:26     66s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1807.5M
[12/18 12:38:26     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.170, REAL:0.157, MEM:1807.5M, EPOCH TIME: 1766050706.958728
[12/18 12:38:26     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1807.5M, EPOCH TIME: 1766050706.958762
[12/18 12:38:26     66s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:26     66s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:38:26     66s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:26     66s] [hotspot] | normalized |        151.00 |        309.00 |
[12/18 12:38:26     66s] [hotspot] +------------+---------------+---------------+
[12/18 12:38:26     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 151.00, normalized total congestion hotspot area = 309.00 (area is in unit of 4 std-cell row bins)
[12/18 12:38:26     66s] [hotspot] max/total 151.00/309.00, big hotspot (>10) total 280.00
[12/18 12:38:26     66s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] |  1  |   263.08    12.92   448.04   176.12 |      154.00   |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] |  2  |    56.36    12.92   219.56   176.12 |      134.00   |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] |  3  |   491.56    89.08   535.08    99.96 |        4.00   |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] |  4  |    45.48    67.32    67.24    89.08 |        3.00   |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] [hotspot] |  5  |    45.48   143.48    67.24   165.24 |        3.00   |
[12/18 12:38:26     66s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:38:26     66s] Top 5 hotspots total area: 298.00
[12/18 12:38:26     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1807.5M, EPOCH TIME: 1766050706.961127
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s] === incrementalPlace Internal Loop 1 ===
[12/18 12:38:26     66s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:38:26     66s] OPERPROF: Starting IPInitSPData at level 1, MEM:1807.5M, EPOCH TIME: 1766050706.961511
[12/18 12:38:26     66s] Processing tracks to init pin-track alignment.
[12/18 12:38:26     66s] z: 1, totalTracks: 1
[12/18 12:38:26     66s] z: 3, totalTracks: 1
[12/18 12:38:26     66s] z: 5, totalTracks: 1
[12/18 12:38:26     66s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:26     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.5M, EPOCH TIME: 1766050706.966568
[12/18 12:38:26     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:26     66s] 
[12/18 12:38:26     66s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:26     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1807.5M, EPOCH TIME: 1766050706.972543
[12/18 12:38:26     66s] OPERPROF:   Starting post-place ADS at level 2, MEM:1807.5M, EPOCH TIME: 1766050706.972590
[12/18 12:38:26     66s] ADSU 0.999 -> 1.000. site 81920.000 -> 81822.000. GS 21.760
[12/18 12:38:26     66s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.015, MEM:1807.5M, EPOCH TIME: 1766050706.987258
[12/18 12:38:26     66s] OPERPROF:   Starting spMPad at level 2, MEM:1803.5M, EPOCH TIME: 1766050706.987777
[12/18 12:38:26     66s] OPERPROF:     Starting spContextMPad at level 3, MEM:1803.5M, EPOCH TIME: 1766050706.988154
[12/18 12:38:26     66s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1803.5M, EPOCH TIME: 1766050706.988187
[12/18 12:38:26     66s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1803.5M, EPOCH TIME: 1766050706.989440
[12/18 12:38:26     66s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1803.5M, EPOCH TIME: 1766050706.991251
[12/18 12:38:26     66s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1803.5M, EPOCH TIME: 1766050706.991502
[12/18 12:38:26     66s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1803.5M, EPOCH TIME: 1766050706.992037
[12/18 12:38:26     66s] no activity file in design. spp won't run.
[12/18 12:38:26     66s] [spp] 0
[12/18 12:38:26     66s] [adp] 0:1:1:3
[12/18 12:38:26     66s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1803.5M, EPOCH TIME: 1766050706.993394
[12/18 12:38:26     66s] SP #FI/SF FL/PI 0/0 11016/0
[12/18 12:38:26     66s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.033, MEM:1803.5M, EPOCH TIME: 1766050706.994420
[12/18 12:38:26     66s] PP off. flexM 0
[12/18 12:38:26     66s] OPERPROF: Starting CDPad at level 1, MEM:1803.5M, EPOCH TIME: 1766050706.997804
[12/18 12:38:26     66s] 3DP is on.
[12/18 12:38:26     66s] 3DP OF M2 0.588, M4 0.279. Diff 1, Offset 0
[12/18 12:38:26     66s] pin dist: (1, 0.999), (2, 0.001), (3, 0.000), (4, 0.000), 
[12/18 12:38:26     66s] M4 smooth 0
[12/18 12:38:27     67s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:38:27     67s] CDPadU 1.073 -> 1.000. R=1.000, N=11016, GS=2.720
[12/18 12:38:27     67s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.255, MEM:1807.5M, EPOCH TIME: 1766050707.252721
[12/18 12:38:27     67s] OPERPROF: Starting InitSKP at level 1, MEM:1807.5M, EPOCH TIME: 1766050707.252811
[12/18 12:38:27     67s] no activity file in design. spp won't run.
[12/18 12:38:27     67s] no activity file in design. spp won't run.
[12/18 12:38:27     67s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[12/18 12:38:27     67s] OPERPROF: Finished InitSKP at level 1, CPU:0.620, REAL:0.624, MEM:1815.5M, EPOCH TIME: 1766050707.877251
[12/18 12:38:27     67s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:38:27     67s] no activity file in design. spp won't run.
[12/18 12:38:27     67s] 
[12/18 12:38:27     67s] AB Est...
[12/18 12:38:27     67s] OPERPROF: Starting npPlace at level 1, MEM:1819.0M, EPOCH TIME: 1766050707.897422
[12/18 12:38:27     67s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.011, MEM:1850.6M, EPOCH TIME: 1766050707.908517
[12/18 12:38:27     67s] Iteration  4: Skipped, with CDP Off
[12/18 12:38:27     67s] 
[12/18 12:38:27     67s] AB Est...
[12/18 12:38:27     67s] OPERPROF: Starting npPlace at level 1, MEM:1850.6M, EPOCH TIME: 1766050707.927805
[12/18 12:38:27     67s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1850.6M, EPOCH TIME: 1766050707.937210
[12/18 12:38:27     67s] Iteration  5: Skipped, with CDP Off
[12/18 12:38:27     67s] OPERPROF: Starting npPlace at level 1, MEM:1850.6M, EPOCH TIME: 1766050707.988466
[12/18 12:38:30     70s] Iteration  6: Total net bbox = 2.051e+05 (1.22e+05 8.31e+04)
[12/18 12:38:30     70s]               Est.  stn bbox = 2.861e+05 (1.67e+05 1.20e+05)
[12/18 12:38:30     70s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1864.3M
[12/18 12:38:30     70s] OPERPROF: Finished npPlace at level 1, CPU:2.690, REAL:2.697, MEM:1864.3M, EPOCH TIME: 1766050710.685797
[12/18 12:38:30     70s] no activity file in design. spp won't run.
[12/18 12:38:30     70s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:38:30     70s] no activity file in design. spp won't run.
[12/18 12:38:30     70s] OPERPROF: Starting npPlace at level 1, MEM:1864.3M, EPOCH TIME: 1766050710.761750
[12/18 12:38:38     78s] Iteration  7: Total net bbox = 2.229e+05 (1.34e+05 8.90e+04)
[12/18 12:38:38     78s]               Est.  stn bbox = 3.093e+05 (1.81e+05 1.28e+05)
[12/18 12:38:38     78s]               cpu = 0:00:07.4 real = 0:00:08.0 mem = 1857.3M
[12/18 12:38:38     78s] OPERPROF: Finished npPlace at level 1, CPU:7.380, REAL:7.360, MEM:1857.3M, EPOCH TIME: 1766050718.121341
[12/18 12:38:38     78s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:38:38     78s] No instances found in the vector
[12/18 12:38:38     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1857.3M, DRC: 0)
[12/18 12:38:38     78s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:38:38     78s] no activity file in design. spp won't run.
[12/18 12:38:38     78s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:38:38     78s] no activity file in design. spp won't run.
[12/18 12:38:38     78s] OPERPROF: Starting npPlace at level 1, MEM:1857.3M, EPOCH TIME: 1766050718.196772
[12/18 12:38:44     84s] Iteration  8: Total net bbox = 2.202e+05 (1.34e+05 8.64e+04)
[12/18 12:38:44     84s]               Est.  stn bbox = 3.070e+05 (1.81e+05 1.26e+05)
[12/18 12:38:44     84s]               cpu = 0:00:06.4 real = 0:00:06.0 mem = 1851.3M
[12/18 12:38:44     84s] OPERPROF: Finished npPlace at level 1, CPU:6.450, REAL:6.442, MEM:1851.3M, EPOCH TIME: 1766050724.638449
[12/18 12:38:44     84s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:38:44     84s] No instances found in the vector
[12/18 12:38:44     84s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1851.3M, DRC: 0)
[12/18 12:38:44     84s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:38:44     84s] no activity file in design. spp won't run.
[12/18 12:38:44     84s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:38:44     84s] no activity file in design. spp won't run.
[12/18 12:38:44     84s] OPERPROF: Starting npPlace at level 1, MEM:1851.3M, EPOCH TIME: 1766050724.712339
[12/18 12:38:55     95s] Iteration  9: Total net bbox = 2.290e+05 (1.39e+05 9.02e+04)
[12/18 12:38:55     95s]               Est.  stn bbox = 3.166e+05 (1.86e+05 1.30e+05)
[12/18 12:38:55     95s]               cpu = 0:00:10.5 real = 0:00:11.0 mem = 1849.3M
[12/18 12:38:55     95s] OPERPROF: Finished npPlace at level 1, CPU:10.530, REAL:10.520, MEM:1849.3M, EPOCH TIME: 1766050735.232215
[12/18 12:38:55     95s] Legalizing MH Cells... 0 / 0 (level 7)
[12/18 12:38:55     95s] No instances found in the vector
[12/18 12:38:55     95s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1849.3M, DRC: 0)
[12/18 12:38:55     95s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:38:55     95s] no activity file in design. spp won't run.
[12/18 12:38:55     95s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:38:55     95s] no activity file in design. spp won't run.
[12/18 12:38:55     95s] OPERPROF: Starting npPlace at level 1, MEM:1849.3M, EPOCH TIME: 1766050735.307669
[12/18 12:38:55     95s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:38:59     99s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.840237
[12/18 12:38:59     99s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1766050739.840350
[12/18 12:38:59     99s] Iteration 10: Total net bbox = 2.110e+05 (1.20e+05 9.10e+04)
[12/18 12:38:59     99s]               Est.  stn bbox = 2.914e+05 (1.61e+05 1.31e+05)
[12/18 12:38:59     99s]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1849.3M
[12/18 12:38:59     99s] OPERPROF: Finished npPlace at level 1, CPU:4.540, REAL:4.535, MEM:1849.3M, EPOCH TIME: 1766050739.842347
[12/18 12:38:59     99s] Legalizing MH Cells... 0 / 0 (level 8)
[12/18 12:38:59     99s] No instances found in the vector
[12/18 12:38:59     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1849.3M, DRC: 0)
[12/18 12:38:59     99s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:38:59     99s] Move report: Timing Driven Placement moves 11016 insts, mean move: 10.74 um, max move: 71.02 um 
[12/18 12:38:59     99s] 	Max move on inst (g164243): (108.10, 56.44) --> (168.24, 45.56)
[12/18 12:38:59     99s] no activity file in design. spp won't run.
[12/18 12:38:59     99s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1849.3M, EPOCH TIME: 1766050739.867055
[12/18 12:38:59     99s] Saved padding area to DB
[12/18 12:38:59     99s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.867779
[12/18 12:38:59     99s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1849.3M, EPOCH TIME: 1766050739.868412
[12/18 12:38:59     99s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.869366
[12/18 12:38:59     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:38:59     99s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1849.3M, EPOCH TIME: 1766050739.870693
[12/18 12:38:59     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.871253
[12/18 12:38:59     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1766050739.871370
[12/18 12:38:59     99s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:1849.3M, EPOCH TIME: 1766050739.871891
[12/18 12:38:59     99s] 
[12/18 12:38:59     99s] Finished Incremental Placement (cpu=0:00:32.9, real=0:00:33.0, mem=1849.3M)
[12/18 12:38:59     99s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/18 12:38:59     99s] Type 'man IMPSP-9025' for more detail.
[12/18 12:38:59     99s] CongRepair sets shifter mode to gplace
[12/18 12:38:59     99s] TDRefine: refinePlace mode is spiral
[12/18 12:38:59     99s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1849.3M, EPOCH TIME: 1766050739.873671
[12/18 12:38:59     99s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.873713
[12/18 12:38:59     99s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1849.3M, EPOCH TIME: 1766050739.873770
[12/18 12:38:59     99s] Processing tracks to init pin-track alignment.
[12/18 12:38:59     99s] z: 1, totalTracks: 1
[12/18 12:38:59     99s] z: 3, totalTracks: 1
[12/18 12:38:59     99s] z: 5, totalTracks: 1
[12/18 12:38:59     99s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:38:59     99s] All LLGs are deleted
[12/18 12:38:59     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1849.3M, EPOCH TIME: 1766050739.877444
[12/18 12:38:59     99s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1766050739.877556
[12/18 12:38:59     99s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1849.3M, EPOCH TIME: 1766050739.879310
[12/18 12:38:59     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1849.3M, EPOCH TIME: 1766050739.879579
[12/18 12:38:59     99s] Max number of tech site patterns supported in site array is 256.
[12/18 12:38:59     99s] Core basic site is unithd
[12/18 12:38:59     99s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1849.3M, EPOCH TIME: 1766050739.883892
[12/18 12:38:59     99s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:38:59     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:38:59     99s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1849.3M, EPOCH TIME: 1766050739.884430
[12/18 12:38:59     99s] Fast DP-INIT is on for default
[12/18 12:38:59     99s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:38:59     99s] Atter site array init, number of instance map data is 0.
[12/18 12:38:59     99s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.006, MEM:1849.3M, EPOCH TIME: 1766050739.886017
[12/18 12:38:59     99s] 
[12/18 12:38:59     99s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:59     99s] OPERPROF:         Starting CMU at level 5, MEM:1849.3M, EPOCH TIME: 1766050739.886971
[12/18 12:38:59     99s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1849.3M, EPOCH TIME: 1766050739.887526
[12/18 12:38:59     99s] 
[12/18 12:38:59     99s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:38:59     99s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1849.3M, EPOCH TIME: 1766050739.888322
[12/18 12:38:59     99s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1849.3M, EPOCH TIME: 1766050739.888359
[12/18 12:38:59     99s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1849.3M, EPOCH TIME: 1766050739.888392
[12/18 12:38:59     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1849.3MB).
[12/18 12:38:59     99s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:1849.3M, EPOCH TIME: 1766050739.889442
[12/18 12:38:59     99s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.016, MEM:1849.3M, EPOCH TIME: 1766050739.889473
[12/18 12:38:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.4
[12/18 12:38:59     99s] OPERPROF:   Starting RefinePlace at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.889509
[12/18 12:38:59     99s] *** Starting refinePlace (0:01:40 mem=1849.3M) ***
[12/18 12:38:59     99s] Total net bbox length = 3.075e+05 (1.972e+05 1.103e+05) (ext = 8.300e+04)
[12/18 12:38:59     99s] 
[12/18 12:38:59     99s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:38:59     99s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:38:59     99s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:38:59     99s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:38:59     99s] Type 'man IMPSP-5140' for more detail.
[12/18 12:38:59     99s] **WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
[12/18 12:38:59     99s] Type 'man IMPSP-315' for more detail.
[12/18 12:38:59     99s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:59     99s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:59     99s] Total net bbox length = 3.075e+05 (1.972e+05 1.103e+05) (ext = 8.300e+04)
[12/18 12:38:59     99s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1849.3MB
[12/18 12:38:59     99s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1849.3MB) @(0:01:40 - 0:01:40).
[12/18 12:38:59     99s] *** Finished refinePlace (0:01:40 mem=1849.3M) ***
[12/18 12:38:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.4
[12/18 12:38:59     99s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1849.3M, EPOCH TIME: 1766050739.903660
[12/18 12:38:59     99s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1849.3M, EPOCH TIME: 1766050739.903711
[12/18 12:38:59     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:38:59     99s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.020, MEM:1834.3M, EPOCH TIME: 1766050739.923758
[12/18 12:38:59     99s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.050, MEM:1834.3M, EPOCH TIME: 1766050739.923827
[12/18 12:38:59     99s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1834.3M, EPOCH TIME: 1766050739.924170
[12/18 12:38:59     99s] Starting Early Global Route congestion estimation: mem = 1834.3M
[12/18 12:38:59     99s] (I)      ================== Layers ===================
[12/18 12:38:59     99s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:59     99s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:38:59     99s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:59     99s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:38:59     99s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:38:59     99s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:59     99s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:38:59     99s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:38:59     99s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:38:59     99s] (I)      Started Import and model ( Curr Mem: 1834.31 MB )
[12/18 12:38:59     99s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:38:59     99s] (I)      == Non-default Options ==
[12/18 12:38:59     99s] (I)      Maximum routing layer                              : 6
[12/18 12:38:59     99s] (I)      Number of threads                                  : 1
[12/18 12:38:59     99s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:38:59     99s] (I)      Method to set GCell size                           : row
[12/18 12:38:59     99s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:38:59     99s] (I)      Use row-based GCell size
[12/18 12:38:59     99s] (I)      Use row-based GCell align
[12/18 12:38:59     99s] (I)      layer 0 area = 56099
[12/18 12:38:59     99s] (I)      layer 1 area = 83000
[12/18 12:38:59     99s] (I)      layer 2 area = 67600
[12/18 12:38:59     99s] (I)      layer 3 area = 240000
[12/18 12:38:59     99s] (I)      layer 4 area = 240000
[12/18 12:38:59     99s] (I)      layer 5 area = 4000000
[12/18 12:38:59     99s] (I)      GCell unit size   : 2720
[12/18 12:38:59     99s] (I)      GCell multiplier  : 1
[12/18 12:38:59     99s] (I)      GCell row height  : 2720
[12/18 12:38:59     99s] (I)      Actual row height : 2720
[12/18 12:38:59     99s] (I)      GCell align ref   : 10120 10200
[12/18 12:38:59     99s] [NR-eGR] Track table information for default rule: 
[12/18 12:38:59     99s] [NR-eGR] li1 has single uniform track structure
[12/18 12:38:59     99s] [NR-eGR] met1 has single uniform track structure
[12/18 12:38:59     99s] [NR-eGR] met2 has single uniform track structure
[12/18 12:38:59     99s] [NR-eGR] met3 has single uniform track structure
[12/18 12:38:59     99s] [NR-eGR] met4 has single uniform track structure
[12/18 12:38:59     99s] [NR-eGR] met5 has single uniform track structure
[12/18 12:38:59     99s] (I)      =============== Default via ===============
[12/18 12:38:59     99s] (I)      +---+------------------+------------------+
[12/18 12:38:59     99s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:38:59     99s] (I)      +---+------------------+------------------+
[12/18 12:38:59     99s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:38:59     99s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:38:59     99s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:38:59     99s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:38:59     99s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:38:59     99s] (I)      +---+------------------+------------------+
[12/18 12:38:59     99s] [NR-eGR] Read 0 PG shapes
[12/18 12:38:59     99s] [NR-eGR] Read 0 clock shapes
[12/18 12:38:59     99s] [NR-eGR] Read 0 other shapes
[12/18 12:38:59     99s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:38:59     99s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:38:59     99s] [NR-eGR] #PG Blockages       : 0
[12/18 12:38:59     99s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:38:59     99s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:38:59     99s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:38:59     99s] [NR-eGR] #Other Blockages    : 0
[12/18 12:38:59     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:38:59     99s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:38:59     99s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:38:59     99s] (I)      early_global_route_priority property id does not exist.
[12/18 12:38:59     99s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:38:59     99s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:38:59     99s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:59     99s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:59     99s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:38:59     99s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:38:59     99s] (I)      Number of ignored nets                =      0
[12/18 12:38:59     99s] (I)      Number of connected nets              =      0
[12/18 12:38:59     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:38:59     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:38:59     99s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:38:59     99s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:38:59     99s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:38:59     99s] (I)      Ndr track 0 does not exist
[12/18 12:38:59     99s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:38:59     99s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:38:59     99s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:38:59     99s] (I)      Site width          :   460  (dbu)
[12/18 12:38:59     99s] (I)      Row height          :  2720  (dbu)
[12/18 12:38:59     99s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:38:59     99s] (I)      GCell width         :  2720  (dbu)
[12/18 12:38:59     99s] (I)      GCell height        :  2720  (dbu)
[12/18 12:38:59     99s] (I)      Grid                :   224    71     6
[12/18 12:38:59     99s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:38:59     99s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:38:59     99s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:38:59     99s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:38:59     99s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:38:59     99s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:38:59     99s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:38:59     99s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:38:59     99s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:38:59     99s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:38:59     99s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:38:59     99s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:38:59     99s] (I)      --------------------------------------------------------
[12/18 12:38:59     99s] 
[12/18 12:38:59     99s] [NR-eGR] ============ Routing rule table ============
[12/18 12:38:59     99s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:38:59     99s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:38:59     99s] (I)                    Layer    2    3    4    5     6 
[12/18 12:38:59     99s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:38:59     99s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:38:59     99s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:38:59     99s] [NR-eGR] ========================================
[12/18 12:38:59     99s] [NR-eGR] 
[12/18 12:38:59     99s] (I)      =============== Blocked Tracks ===============
[12/18 12:38:59     99s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:59     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:38:59     99s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:59     99s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:38:59     99s] (I)      |     2 |  128128 |    40857 |        31.89% |
[12/18 12:38:59     99s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:38:59     99s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:38:59     99s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:38:59     99s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:38:59     99s] (I)      +-------+---------+----------+---------------+
[12/18 12:38:59     99s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1838.44 MB )
[12/18 12:38:59     99s] (I)      Reset routing kernel
[12/18 12:38:59     99s] (I)      Started Global Routing ( Curr Mem: 1838.44 MB )
[12/18 12:38:59     99s] (I)      totalPins=43361  totalGlobalPin=38605 (89.03%)
[12/18 12:38:59    100s] (I)      total 2D Cap : 327464 = (170838 H, 156626 V)
[12/18 12:38:59    100s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:38:59    100s] (I)      
[12/18 12:38:59    100s] (I)      ============  Phase 1a Route ============
[12/18 12:38:59    100s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:38:59    100s] (I)      Usage: 99626 = (54846 H, 44780 V) = (32.10% H, 28.59% V) = (1.492e+05um H, 1.218e+05um V)
[12/18 12:38:59    100s] (I)      
[12/18 12:38:59    100s] (I)      ============  Phase 1b Route ============
[12/18 12:39:00    100s] (I)      Usage: 100018 = (54963 H, 45055 V) = (32.17% H, 28.77% V) = (1.495e+05um H, 1.225e+05um V)
[12/18 12:39:00    100s] (I)      Overflow of layer group 1: 35.35% H + 5.57% V. EstWL: 2.720490e+05um
[12/18 12:39:00    100s] (I)      Congestion metric : 35.35%H 5.57%V, 40.93%HV
[12/18 12:39:00    100s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:39:00    100s] (I)      
[12/18 12:39:00    100s] (I)      ============  Phase 1c Route ============
[12/18 12:39:00    100s] (I)      Level2 Grid: 45 x 15
[12/18 12:39:00    100s] (I)      Usage: 100452 = (54963 H, 45489 V) = (32.17% H, 29.04% V) = (1.495e+05um H, 1.237e+05um V)
[12/18 12:39:00    100s] (I)      
[12/18 12:39:00    100s] (I)      ============  Phase 1d Route ============
[12/18 12:39:00    100s] (I)      Usage: 100488 = (54963 H, 45525 V) = (32.17% H, 29.07% V) = (1.495e+05um H, 1.238e+05um V)
[12/18 12:39:00    100s] (I)      
[12/18 12:39:00    100s] (I)      ============  Phase 1e Route ============
[12/18 12:39:00    100s] (I)      Usage: 100488 = (54963 H, 45525 V) = (32.17% H, 29.07% V) = (1.495e+05um H, 1.238e+05um V)
[12/18 12:39:00    100s] [NR-eGR] Early Global Route overflow of layer group 1: 34.26% H + 5.64% V. EstWL: 2.733274e+05um
[12/18 12:39:00    100s] (I)      
[12/18 12:39:00    100s] (I)      ============  Phase 1l Route ============
[12/18 12:39:00    100s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:39:00    100s] (I)      Layer  2:      88413     49365      7509          24      126640    ( 0.02%) 
[12/18 12:39:00    100s] (I)      Layer  3:      92680     39698      1947           0       92717    ( 0.00%) 
[12/18 12:39:00    100s] (I)      Layer  4:      70914     36254      4707           0       70600    ( 0.00%) 
[12/18 12:39:00    100s] (I)      Layer  5:      61740     10283       313           0       61811    ( 0.00%) 
[12/18 12:39:00    100s] (I)      Layer  6:      11819       950        12        2983        8784    (25.35%) 
[12/18 12:39:00    100s] (I)      Total:        325566    136550     14488        3007      360549    ( 0.83%) 
[12/18 12:39:00    100s] (I)      
[12/18 12:39:00    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:39:00    100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:39:00    100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:39:00    100s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[12/18 12:39:00    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:00    100s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:39:00    100s] [NR-eGR]    met1 ( 2)      3286(20.76%)       230( 1.45%)         4( 0.03%)   (22.23%) 
[12/18 12:39:00    100s] [NR-eGR]    met2 ( 3)       968( 6.17%)        41( 0.26%)         0( 0.00%)   ( 6.43%) 
[12/18 12:39:00    100s] [NR-eGR]    met3 ( 4)      2080(13.14%)       160( 1.01%)         5( 0.03%)   (14.18%) 
[12/18 12:39:00    100s] [NR-eGR]    met4 ( 5)       151( 0.96%)        14( 0.09%)         0( 0.00%)   ( 1.05%) 
[12/18 12:39:00    100s] [NR-eGR]    met5 ( 6)        12( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/18 12:39:00    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:00    100s] [NR-eGR]        Total      6497( 8.68%)       445( 0.59%)         9( 0.01%)   ( 9.29%) 
[12/18 12:39:00    100s] [NR-eGR] 
[12/18 12:39:00    100s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1838.44 MB )
[12/18 12:39:00    100s] (I)      total 2D Cap : 328805 = (172179 H, 156626 V)
[12/18 12:39:00    100s] [NR-eGR] Overflow after Early Global Route 14.87% H + 2.57% V
[12/18 12:39:00    100s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1838.4M
[12/18 12:39:00    100s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.152, MEM:1838.4M, EPOCH TIME: 1766050740.075701
[12/18 12:39:00    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:1838.4M, EPOCH TIME: 1766050740.075738
[12/18 12:39:00    100s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:00    100s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:39:00    100s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:00    100s] [hotspot] | normalized |        138.00 |        270.00 |
[12/18 12:39:00    100s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:00    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 138.00, normalized total congestion hotspot area = 270.00 (area is in unit of 4 std-cell row bins)
[12/18 12:39:00    100s] [hotspot] max/total 138.00/270.00, big hotspot (>10) total 238.00
[12/18 12:39:00    100s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] |  1  |   273.96    12.92   448.04   187.00 |      146.00   |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] |  2  |    56.36    12.92   208.68   176.12 |      113.00   |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] |  3  |   121.64   132.60   186.92   176.12 |       15.00   |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] |  4  |    78.12   154.36   110.76   176.12 |        5.00   |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] [hotspot] |  5  |   458.92    56.44   491.56    78.20 |        4.00   |
[12/18 12:39:00    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:00    100s] Top 5 hotspots total area: 283.00
[12/18 12:39:00    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1838.4M, EPOCH TIME: 1766050740.078094
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s] === incrementalPlace Internal Loop 2 ===
[12/18 12:39:00    100s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:39:00    100s] OPERPROF: Starting IPInitSPData at level 1, MEM:1838.4M, EPOCH TIME: 1766050740.079278
[12/18 12:39:00    100s] Processing tracks to init pin-track alignment.
[12/18 12:39:00    100s] z: 1, totalTracks: 1
[12/18 12:39:00    100s] z: 3, totalTracks: 1
[12/18 12:39:00    100s] z: 5, totalTracks: 1
[12/18 12:39:00    100s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:39:00    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.4M, EPOCH TIME: 1766050740.084357
[12/18 12:39:00    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:00    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:00    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1838.4M, EPOCH TIME: 1766050740.090586
[12/18 12:39:00    100s] OPERPROF:   Starting post-place ADS at level 2, MEM:1838.4M, EPOCH TIME: 1766050740.090638
[12/18 12:39:00    100s] ADSU 0.999 -> 1.000. site 81920.000 -> 81824.000. GS 21.760
[12/18 12:39:00    100s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.017, MEM:1838.4M, EPOCH TIME: 1766050740.107867
[12/18 12:39:00    100s] OPERPROF:   Starting spMPad at level 2, MEM:1834.4M, EPOCH TIME: 1766050740.108808
[12/18 12:39:00    100s] OPERPROF:     Starting spContextMPad at level 3, MEM:1834.4M, EPOCH TIME: 1766050740.109212
[12/18 12:39:00    100s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1834.4M, EPOCH TIME: 1766050740.109247
[12/18 12:39:00    100s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1834.4M, EPOCH TIME: 1766050740.110593
[12/18 12:39:00    100s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1834.4M, EPOCH TIME: 1766050740.112553
[12/18 12:39:00    100s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1834.4M, EPOCH TIME: 1766050740.112856
[12/18 12:39:00    100s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1834.4M, EPOCH TIME: 1766050740.113660
[12/18 12:39:00    100s] no activity file in design. spp won't run.
[12/18 12:39:00    100s] [spp] 0
[12/18 12:39:00    100s] [adp] 0:1:1:3
[12/18 12:39:00    100s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1834.4M, EPOCH TIME: 1766050740.115103
[12/18 12:39:00    100s] SP #FI/SF FL/PI 0/0 11016/0
[12/18 12:39:00    100s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.037, MEM:1834.4M, EPOCH TIME: 1766050740.116269
[12/18 12:39:00    100s] OPERPROF: Starting CDPad at level 1, MEM:1834.4M, EPOCH TIME: 1766050740.119195
[12/18 12:39:00    100s] 3DP is on.
[12/18 12:39:00    100s] 3DP OF M2 0.466, M4 0.296. Diff 1, Offset 0
[12/18 12:39:00    100s] pin dist: (1, 0.999), (2, 0.001), (3, 0.000), (4, 0.000), 
[12/18 12:39:00    100s] M4 smooth 0
[12/18 12:39:00    100s] 3DP (1, 3) DPT Adjust 1. 1.505, 1.394, delta 0.112. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:39:00    100s] CDPadU 0.998 -> 0.998. R=0.997, N=11016, GS=2.720
[12/18 12:39:00    100s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.059, MEM:1834.4M, EPOCH TIME: 1766050740.178246
[12/18 12:39:00    100s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:00    100s] no activity file in design. spp won't run.
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s] AB Est...
[12/18 12:39:00    100s] OPERPROF: Starting npPlace at level 1, MEM:1836.0M, EPOCH TIME: 1766050740.207056
[12/18 12:39:00    100s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1852.1M, EPOCH TIME: 1766050740.216353
[12/18 12:39:00    100s] Iteration  4: Skipped, with CDP Off
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s] AB Est...
[12/18 12:39:00    100s] OPERPROF: Starting npPlace at level 1, MEM:1852.1M, EPOCH TIME: 1766050740.235557
[12/18 12:39:00    100s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1852.1M, EPOCH TIME: 1766050740.244723
[12/18 12:39:00    100s] Iteration  5: Skipped, with CDP Off
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s] AB Est...
[12/18 12:39:00    100s] OPERPROF: Starting npPlace at level 1, MEM:1852.1M, EPOCH TIME: 1766050740.263844
[12/18 12:39:00    100s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1852.1M, EPOCH TIME: 1766050740.274176
[12/18 12:39:00    100s] Iteration  6: Skipped, with CDP Off
[12/18 12:39:00    100s] 
[12/18 12:39:00    100s] AB Est...
[12/18 12:39:00    100s] OPERPROF: Starting npPlace at level 1, MEM:1852.1M, EPOCH TIME: 1766050740.293155
[12/18 12:39:00    100s] AB param 100.0% (11016/11016).
[12/18 12:39:00    100s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1852.1M, EPOCH TIME: 1766050740.303450
[12/18 12:39:00    100s] AB WA 1.00. HSB #SP 0
[12/18 12:39:00    100s] AB Full.
[12/18 12:39:00    100s] OPERPROF: Starting npPlace at level 1, MEM:1852.1M, EPOCH TIME: 1766050740.355325
[12/18 12:39:04    104s] Iteration  7: Total net bbox = 2.203e+05 (1.32e+05 8.83e+04)
[12/18 12:39:04    104s]               Est.  stn bbox = 3.060e+05 (1.79e+05 1.27e+05)
[12/18 12:39:04    104s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1862.1M
[12/18 12:39:04    104s] OPERPROF: Finished npPlace at level 1, CPU:4.050, REAL:4.045, MEM:1862.1M, EPOCH TIME: 1766050744.400436
[12/18 12:39:04    104s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:39:04    104s] No instances found in the vector
[12/18 12:39:04    104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1862.1M, DRC: 0)
[12/18 12:39:04    104s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:04    104s] no activity file in design. spp won't run.
[12/18 12:39:04    104s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:04    104s] no activity file in design. spp won't run.
[12/18 12:39:04    104s] OPERPROF: Starting npPlace at level 1, MEM:1862.1M, EPOCH TIME: 1766050744.474356
[12/18 12:39:11    111s] Iteration  8: Total net bbox = 2.198e+05 (1.34e+05 8.60e+04)
[12/18 12:39:11    111s]               Est.  stn bbox = 3.067e+05 (1.81e+05 1.26e+05)
[12/18 12:39:11    111s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 1856.1M
[12/18 12:39:11    111s] OPERPROF: Finished npPlace at level 1, CPU:6.750, REAL:6.741, MEM:1856.1M, EPOCH TIME: 1766050751.215796
[12/18 12:39:11    111s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:39:11    111s] No instances found in the vector
[12/18 12:39:11    111s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1856.1M, DRC: 0)
[12/18 12:39:11    111s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:11    111s] no activity file in design. spp won't run.
[12/18 12:39:11    111s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:11    111s] no activity file in design. spp won't run.
[12/18 12:39:11    111s] OPERPROF: Starting npPlace at level 1, MEM:1856.1M, EPOCH TIME: 1766050751.291138
[12/18 12:39:21    121s] Iteration  9: Total net bbox = 2.288e+05 (1.39e+05 9.02e+04)
[12/18 12:39:21    121s]               Est.  stn bbox = 3.166e+05 (1.86e+05 1.30e+05)
[12/18 12:39:21    121s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 1856.1M
[12/18 12:39:21    121s] OPERPROF: Finished npPlace at level 1, CPU:10.210, REAL:10.181, MEM:1856.1M, EPOCH TIME: 1766050761.471985
[12/18 12:39:21    121s] Legalizing MH Cells... 0 / 0 (level 7)
[12/18 12:39:21    121s] No instances found in the vector
[12/18 12:39:21    121s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1856.1M, DRC: 0)
[12/18 12:39:21    121s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:21    121s] no activity file in design. spp won't run.
[12/18 12:39:21    121s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:21    121s] no activity file in design. spp won't run.
[12/18 12:39:21    121s] OPERPROF: Starting npPlace at level 1, MEM:1856.1M, EPOCH TIME: 1766050761.548001
[12/18 12:39:21    121s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:39:26    126s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.423164
[12/18 12:39:26    126s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1858.1M, EPOCH TIME: 1766050766.423264
[12/18 12:39:26    126s] Iteration 10: Total net bbox = 2.098e+05 (1.19e+05 9.08e+04)
[12/18 12:39:26    126s]               Est.  stn bbox = 2.900e+05 (1.59e+05 1.31e+05)
[12/18 12:39:26    126s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1858.1M
[12/18 12:39:26    126s] OPERPROF: Finished npPlace at level 1, CPU:4.880, REAL:4.877, MEM:1858.1M, EPOCH TIME: 1766050766.425279
[12/18 12:39:26    126s] Legalizing MH Cells... 0 / 0 (level 8)
[12/18 12:39:26    126s] No instances found in the vector
[12/18 12:39:26    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1858.1M, DRC: 0)
[12/18 12:39:26    126s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:26    126s] Move report: Timing Driven Placement moves 11016 insts, mean move: 4.73 um, max move: 31.24 um 
[12/18 12:39:26    126s] 	Max move on inst (g130264): (438.36, 135.31) --> (434.32, 108.11)
[12/18 12:39:26    126s] no activity file in design. spp won't run.
[12/18 12:39:26    126s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1858.1M, EPOCH TIME: 1766050766.449852
[12/18 12:39:26    126s] Saved padding area to DB
[12/18 12:39:26    126s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.450652
[12/18 12:39:26    126s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1858.1M, EPOCH TIME: 1766050766.451286
[12/18 12:39:26    126s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.452277
[12/18 12:39:26    126s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:39:26    126s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.001, MEM:1858.1M, EPOCH TIME: 1766050766.453530
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.454101
[12/18 12:39:26    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1858.1M, EPOCH TIME: 1766050766.454224
[12/18 12:39:26    126s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:1858.1M, EPOCH TIME: 1766050766.454752
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] Finished Incremental Placement (cpu=0:00:26.4, real=0:00:26.0, mem=1858.1M)
[12/18 12:39:26    126s] CongRepair sets shifter mode to gplace
[12/18 12:39:26    126s] TDRefine: refinePlace mode is spiral
[12/18 12:39:26    126s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1858.1M, EPOCH TIME: 1766050766.454924
[12/18 12:39:26    126s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.454971
[12/18 12:39:26    126s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1858.1M, EPOCH TIME: 1766050766.455023
[12/18 12:39:26    126s] Processing tracks to init pin-track alignment.
[12/18 12:39:26    126s] z: 1, totalTracks: 1
[12/18 12:39:26    126s] z: 3, totalTracks: 1
[12/18 12:39:26    126s] z: 5, totalTracks: 1
[12/18 12:39:26    126s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:39:26    126s] All LLGs are deleted
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1858.1M, EPOCH TIME: 1766050766.458741
[12/18 12:39:26    126s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1858.1M, EPOCH TIME: 1766050766.458852
[12/18 12:39:26    126s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1858.1M, EPOCH TIME: 1766050766.460545
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1858.1M, EPOCH TIME: 1766050766.460843
[12/18 12:39:26    126s] Max number of tech site patterns supported in site array is 256.
[12/18 12:39:26    126s] Core basic site is unithd
[12/18 12:39:26    126s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1858.1M, EPOCH TIME: 1766050766.465337
[12/18 12:39:26    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:39:26    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:39:26    126s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1858.1M, EPOCH TIME: 1766050766.465898
[12/18 12:39:26    126s] Fast DP-INIT is on for default
[12/18 12:39:26    126s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:39:26    126s] Atter site array init, number of instance map data is 0.
[12/18 12:39:26    126s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.007, MEM:1858.1M, EPOCH TIME: 1766050766.467507
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:26    126s] OPERPROF:         Starting CMU at level 5, MEM:1858.1M, EPOCH TIME: 1766050766.468531
[12/18 12:39:26    126s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1858.1M, EPOCH TIME: 1766050766.469084
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:39:26    126s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1858.1M, EPOCH TIME: 1766050766.469902
[12/18 12:39:26    126s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1858.1M, EPOCH TIME: 1766050766.469938
[12/18 12:39:26    126s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1858.1M, EPOCH TIME: 1766050766.469972
[12/18 12:39:26    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1858.1MB).
[12/18 12:39:26    126s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:1858.1M, EPOCH TIME: 1766050766.471034
[12/18 12:39:26    126s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.016, MEM:1858.1M, EPOCH TIME: 1766050766.471066
[12/18 12:39:26    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.5
[12/18 12:39:26    126s] OPERPROF:   Starting RefinePlace at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.471102
[12/18 12:39:26    126s] *** Starting refinePlace (0:02:07 mem=1858.1M) ***
[12/18 12:39:26    126s] Total net bbox length = 3.067e+05 (1.965e+05 1.102e+05) (ext = 8.330e+04)
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:26    126s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:39:26    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:39:26    126s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:39:26    126s] Type 'man IMPSP-5140' for more detail.
[12/18 12:39:26    126s] **WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
[12/18 12:39:26    126s] Type 'man IMPSP-315' for more detail.
[12/18 12:39:26    126s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:26    126s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:26    126s] Total net bbox length = 3.067e+05 (1.965e+05 1.102e+05) (ext = 8.330e+04)
[12/18 12:39:26    126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1858.1MB
[12/18 12:39:26    126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1858.1MB) @(0:02:07 - 0:02:07).
[12/18 12:39:26    126s] *** Finished refinePlace (0:02:07 mem=1858.1M) ***
[12/18 12:39:26    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.5
[12/18 12:39:26    126s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1858.1M, EPOCH TIME: 1766050766.485318
[12/18 12:39:26    126s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1858.1M, EPOCH TIME: 1766050766.485381
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.020, MEM:1846.1M, EPOCH TIME: 1766050766.504963
[12/18 12:39:26    126s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.050, MEM:1846.1M, EPOCH TIME: 1766050766.505032
[12/18 12:39:26    126s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1846.1M, EPOCH TIME: 1766050766.505371
[12/18 12:39:26    126s] Starting Early Global Route congestion estimation: mem = 1846.1M
[12/18 12:39:26    126s] (I)      ================== Layers ===================
[12/18 12:39:26    126s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:26    126s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:39:26    126s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:26    126s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:39:26    126s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:39:26    126s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:26    126s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:39:26    126s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:39:26    126s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:26    126s] (I)      Started Import and model ( Curr Mem: 1846.12 MB )
[12/18 12:39:26    126s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:26    126s] (I)      == Non-default Options ==
[12/18 12:39:26    126s] (I)      Maximum routing layer                              : 6
[12/18 12:39:26    126s] (I)      Number of threads                                  : 1
[12/18 12:39:26    126s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:39:26    126s] (I)      Method to set GCell size                           : row
[12/18 12:39:26    126s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:39:26    126s] (I)      Use row-based GCell size
[12/18 12:39:26    126s] (I)      Use row-based GCell align
[12/18 12:39:26    126s] (I)      layer 0 area = 56099
[12/18 12:39:26    126s] (I)      layer 1 area = 83000
[12/18 12:39:26    126s] (I)      layer 2 area = 67600
[12/18 12:39:26    126s] (I)      layer 3 area = 240000
[12/18 12:39:26    126s] (I)      layer 4 area = 240000
[12/18 12:39:26    126s] (I)      layer 5 area = 4000000
[12/18 12:39:26    126s] (I)      GCell unit size   : 2720
[12/18 12:39:26    126s] (I)      GCell multiplier  : 1
[12/18 12:39:26    126s] (I)      GCell row height  : 2720
[12/18 12:39:26    126s] (I)      Actual row height : 2720
[12/18 12:39:26    126s] (I)      GCell align ref   : 10120 10200
[12/18 12:39:26    126s] [NR-eGR] Track table information for default rule: 
[12/18 12:39:26    126s] [NR-eGR] li1 has single uniform track structure
[12/18 12:39:26    126s] [NR-eGR] met1 has single uniform track structure
[12/18 12:39:26    126s] [NR-eGR] met2 has single uniform track structure
[12/18 12:39:26    126s] [NR-eGR] met3 has single uniform track structure
[12/18 12:39:26    126s] [NR-eGR] met4 has single uniform track structure
[12/18 12:39:26    126s] [NR-eGR] met5 has single uniform track structure
[12/18 12:39:26    126s] (I)      =============== Default via ===============
[12/18 12:39:26    126s] (I)      +---+------------------+------------------+
[12/18 12:39:26    126s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:39:26    126s] (I)      +---+------------------+------------------+
[12/18 12:39:26    126s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:39:26    126s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:39:26    126s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:39:26    126s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:39:26    126s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:39:26    126s] (I)      +---+------------------+------------------+
[12/18 12:39:26    126s] [NR-eGR] Read 0 PG shapes
[12/18 12:39:26    126s] [NR-eGR] Read 0 clock shapes
[12/18 12:39:26    126s] [NR-eGR] Read 0 other shapes
[12/18 12:39:26    126s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:39:26    126s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:39:26    126s] [NR-eGR] #PG Blockages       : 0
[12/18 12:39:26    126s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:39:26    126s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:39:26    126s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:39:26    126s] [NR-eGR] #Other Blockages    : 0
[12/18 12:39:26    126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:39:26    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:39:26    126s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:39:26    126s] (I)      early_global_route_priority property id does not exist.
[12/18 12:39:26    126s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:39:26    126s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:39:26    126s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:39:26    126s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:39:26    126s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:39:26    126s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:39:26    126s] (I)      Number of ignored nets                =      0
[12/18 12:39:26    126s] (I)      Number of connected nets              =      0
[12/18 12:39:26    126s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:39:26    126s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:39:26    126s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:39:26    126s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:39:26    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:39:26    126s] (I)      Ndr track 0 does not exist
[12/18 12:39:26    126s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:39:26    126s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:39:26    126s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:39:26    126s] (I)      Site width          :   460  (dbu)
[12/18 12:39:26    126s] (I)      Row height          :  2720  (dbu)
[12/18 12:39:26    126s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:39:26    126s] (I)      GCell width         :  2720  (dbu)
[12/18 12:39:26    126s] (I)      GCell height        :  2720  (dbu)
[12/18 12:39:26    126s] (I)      Grid                :   224    71     6
[12/18 12:39:26    126s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:39:26    126s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:39:26    126s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:39:26    126s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:39:26    126s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:39:26    126s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:39:26    126s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:39:26    126s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:39:26    126s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:39:26    126s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:39:26    126s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:39:26    126s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:39:26    126s] (I)      --------------------------------------------------------
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] [NR-eGR] ============ Routing rule table ============
[12/18 12:39:26    126s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:39:26    126s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:39:26    126s] (I)                    Layer    2    3    4    5     6 
[12/18 12:39:26    126s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:39:26    126s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:39:26    126s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:39:26    126s] [NR-eGR] ========================================
[12/18 12:39:26    126s] [NR-eGR] 
[12/18 12:39:26    126s] (I)      =============== Blocked Tracks ===============
[12/18 12:39:26    126s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:26    126s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:39:26    126s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:26    126s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:39:26    126s] (I)      |     2 |  128128 |    40062 |        31.27% |
[12/18 12:39:26    126s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:39:26    126s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:39:26    126s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:39:26    126s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:39:26    126s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:26    126s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1850.25 MB )
[12/18 12:39:26    126s] (I)      Reset routing kernel
[12/18 12:39:26    126s] (I)      Started Global Routing ( Curr Mem: 1850.25 MB )
[12/18 12:39:26    126s] (I)      totalPins=43361  totalGlobalPin=38406 (88.57%)
[12/18 12:39:26    126s] (I)      total 2D Cap : 328272 = (171646 H, 156626 V)
[12/18 12:39:26    126s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1a Route ============
[12/18 12:39:26    126s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:39:26    126s] (I)      Usage: 99078 = (54519 H, 44559 V) = (31.76% H, 28.45% V) = (1.483e+05um H, 1.212e+05um V)
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1b Route ============
[12/18 12:39:26    126s] (I)      Usage: 99406 = (54625 H, 44781 V) = (31.82% H, 28.59% V) = (1.486e+05um H, 1.218e+05um V)
[12/18 12:39:26    126s] (I)      Overflow of layer group 1: 34.40% H + 5.73% V. EstWL: 2.703843e+05um
[12/18 12:39:26    126s] (I)      Congestion metric : 34.40%H 5.73%V, 40.13%HV
[12/18 12:39:26    126s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1c Route ============
[12/18 12:39:26    126s] (I)      Level2 Grid: 45 x 15
[12/18 12:39:26    126s] (I)      Usage: 99942 = (54630 H, 45312 V) = (31.83% H, 28.93% V) = (1.486e+05um H, 1.232e+05um V)
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1d Route ============
[12/18 12:39:26    126s] (I)      Usage: 99943 = (54630 H, 45313 V) = (31.83% H, 28.93% V) = (1.486e+05um H, 1.233e+05um V)
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1e Route ============
[12/18 12:39:26    126s] (I)      Usage: 99943 = (54630 H, 45313 V) = (31.83% H, 28.93% V) = (1.486e+05um H, 1.233e+05um V)
[12/18 12:39:26    126s] [NR-eGR] Early Global Route overflow of layer group 1: 33.32% H + 5.77% V. EstWL: 2.718450e+05um
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] (I)      ============  Phase 1l Route ============
[12/18 12:39:26    126s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:39:26    126s] (I)      Layer  2:      89090     49306      7331           8      126656    ( 0.01%) 
[12/18 12:39:26    126s] (I)      Layer  3:      92680     39595      1978           0       92717    ( 0.00%) 
[12/18 12:39:26    126s] (I)      Layer  4:      70914     36249      4483           0       70600    ( 0.00%) 
[12/18 12:39:26    126s] (I)      Layer  5:      61740     10191       290           0       61811    ( 0.00%) 
[12/18 12:39:26    126s] (I)      Layer  6:      11819       831        24        2983        8784    (25.35%) 
[12/18 12:39:26    126s] (I)      Total:        326243    136172     14106        2991      360565    ( 0.82%) 
[12/18 12:39:26    126s] (I)      
[12/18 12:39:26    126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:39:26    126s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:39:26    126s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:39:26    126s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[12/18 12:39:26    126s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:26    126s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:39:26    126s] [NR-eGR]    met1 ( 2)      3259(20.58%)       223( 1.41%)         3( 0.02%)   (22.01%) 
[12/18 12:39:26    126s] [NR-eGR]    met2 ( 3)      1003( 6.40%)        45( 0.29%)         0( 0.00%)   ( 6.68%) 
[12/18 12:39:26    126s] [NR-eGR]    met3 ( 4)      2094(13.22%)       128( 0.81%)         6( 0.04%)   (14.07%) 
[12/18 12:39:26    126s] [NR-eGR]    met4 ( 5)       175( 1.12%)         5( 0.03%)         0( 0.00%)   ( 1.15%) 
[12/18 12:39:26    126s] [NR-eGR]    met5 ( 6)        24( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[12/18 12:39:26    126s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:26    126s] [NR-eGR]        Total      6555( 8.76%)       401( 0.54%)         9( 0.01%)   ( 9.31%) 
[12/18 12:39:26    126s] [NR-eGR] 
[12/18 12:39:26    126s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1850.25 MB )
[12/18 12:39:26    126s] (I)      total 2D Cap : 329442 = (172816 H, 156626 V)
[12/18 12:39:26    126s] [NR-eGR] Overflow after Early Global Route 14.74% H + 2.57% V
[12/18 12:39:26    126s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1850.2M
[12/18 12:39:26    126s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.140, REAL:0.151, MEM:1850.2M, EPOCH TIME: 1766050766.656124
[12/18 12:39:26    126s] OPERPROF: Starting HotSpotCal at level 1, MEM:1850.2M, EPOCH TIME: 1766050766.656161
[12/18 12:39:26    126s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:26    126s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:39:26    126s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:26    126s] [hotspot] | normalized |        132.00 |        266.00 |
[12/18 12:39:26    126s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:26    126s] Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 266.00 (area is in unit of 4 std-cell row bins)
[12/18 12:39:26    126s] [hotspot] max/total 132.00/266.00, big hotspot (>10) total 237.00
[12/18 12:39:26    126s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] |  1  |   273.96    12.92   448.04   187.00 |      139.00   |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] |  2  |    56.36    12.92   219.56   176.12 |      117.00   |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] |  3  |    89.00    89.08   186.92   176.12 |       40.00   |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] |  4  |   448.04    45.56   491.56    78.20 |        6.00   |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] [hotspot] |  5  |    89.00    67.32    99.88   121.72 |        5.00   |
[12/18 12:39:26    126s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:26    126s] Top 5 hotspots total area: 307.00
[12/18 12:39:26    126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1850.2M, EPOCH TIME: 1766050766.658516
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] === incrementalPlace Internal Loop 3 ===
[12/18 12:39:26    126s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:39:26    126s] OPERPROF: Starting IPInitSPData at level 1, MEM:1850.2M, EPOCH TIME: 1766050766.659536
[12/18 12:39:26    126s] Processing tracks to init pin-track alignment.
[12/18 12:39:26    126s] z: 1, totalTracks: 1
[12/18 12:39:26    126s] z: 3, totalTracks: 1
[12/18 12:39:26    126s] z: 5, totalTracks: 1
[12/18 12:39:26    126s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:39:26    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1850.2M, EPOCH TIME: 1766050766.664643
[12/18 12:39:26    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:26    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1850.2M, EPOCH TIME: 1766050766.670817
[12/18 12:39:26    126s] OPERPROF:   Starting post-place ADS at level 2, MEM:1850.2M, EPOCH TIME: 1766050766.670863
[12/18 12:39:26    126s] ADSU 0.999 -> 1.000. site 81920.000 -> 81824.000. GS 21.760
[12/18 12:39:26    126s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.014, MEM:1850.2M, EPOCH TIME: 1766050766.684822
[12/18 12:39:26    126s] OPERPROF:   Starting spMPad at level 2, MEM:1846.2M, EPOCH TIME: 1766050766.685586
[12/18 12:39:26    126s] OPERPROF:     Starting spContextMPad at level 3, MEM:1846.2M, EPOCH TIME: 1766050766.685967
[12/18 12:39:26    126s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1846.2M, EPOCH TIME: 1766050766.686001
[12/18 12:39:26    126s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1846.2M, EPOCH TIME: 1766050766.687296
[12/18 12:39:26    126s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1846.2M, EPOCH TIME: 1766050766.689149
[12/18 12:39:26    126s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1846.2M, EPOCH TIME: 1766050766.689403
[12/18 12:39:26    126s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1846.2M, EPOCH TIME: 1766050766.689942
[12/18 12:39:26    126s] no activity file in design. spp won't run.
[12/18 12:39:26    126s] [spp] 0
[12/18 12:39:26    126s] [adp] 0:1:1:3
[12/18 12:39:26    126s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1846.2M, EPOCH TIME: 1766050766.691356
[12/18 12:39:26    126s] SP #FI/SF FL/PI 0/0 11016/0
[12/18 12:39:26    126s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.033, MEM:1846.2M, EPOCH TIME: 1766050766.692383
[12/18 12:39:26    126s] OPERPROF: Starting CDPad at level 1, MEM:1846.2M, EPOCH TIME: 1766050766.695221
[12/18 12:39:26    126s] 3DP is on.
[12/18 12:39:26    126s] 3DP OF M2 0.453, M4 0.282. Diff 1, Offset 0
[12/18 12:39:26    126s] pin dist: (1, 0.999), (2, 0.001), (3, 0.000), (4, 0.000), 
[12/18 12:39:26    126s] M4 smooth 0
[12/18 12:39:26    126s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:39:26    126s] CDPadU 0.999 -> 0.998. R=0.997, N=11016, GS=2.720
[12/18 12:39:26    126s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.080, MEM:1846.2M, EPOCH TIME: 1766050766.775202
[12/18 12:39:26    126s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:26    126s] no activity file in design. spp won't run.
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] AB Est...
[12/18 12:39:26    126s] OPERPROF: Starting npPlace at level 1, MEM:1851.2M, EPOCH TIME: 1766050766.803980
[12/18 12:39:26    126s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1867.4M, EPOCH TIME: 1766050766.813095
[12/18 12:39:26    126s] Iteration  4: Skipped, with CDP Off
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] AB Est...
[12/18 12:39:26    126s] OPERPROF: Starting npPlace at level 1, MEM:1867.4M, EPOCH TIME: 1766050766.832236
[12/18 12:39:26    126s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1867.4M, EPOCH TIME: 1766050766.841411
[12/18 12:39:26    126s] Iteration  5: Skipped, with CDP Off
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] AB Est...
[12/18 12:39:26    126s] OPERPROF: Starting npPlace at level 1, MEM:1867.4M, EPOCH TIME: 1766050766.860349
[12/18 12:39:26    126s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1867.4M, EPOCH TIME: 1766050766.870597
[12/18 12:39:26    126s] Iteration  6: Skipped, with CDP Off
[12/18 12:39:26    126s] 
[12/18 12:39:26    126s] AB Est...
[12/18 12:39:26    126s] OPERPROF: Starting npPlace at level 1, MEM:1867.4M, EPOCH TIME: 1766050766.889529
[12/18 12:39:26    126s] AB param 100.0% (11016/11016).
[12/18 12:39:26    126s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1867.4M, EPOCH TIME: 1766050766.899725
[12/18 12:39:26    126s] AB WA 1.00. HSB #SP 0
[12/18 12:39:26    126s] AB Full.
[12/18 12:39:26    126s] OPERPROF: Starting npPlace at level 1, MEM:1867.4M, EPOCH TIME: 1766050766.951680
[12/18 12:39:31    131s] Iteration  7: Total net bbox = 2.198e+05 (1.32e+05 8.82e+04)
[12/18 12:39:31    131s]               Est.  stn bbox = 3.055e+05 (1.78e+05 1.27e+05)
[12/18 12:39:31    131s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1872.9M
[12/18 12:39:31    131s] OPERPROF: Finished npPlace at level 1, CPU:4.730, REAL:4.723, MEM:1872.9M, EPOCH TIME: 1766050771.674211
[12/18 12:39:31    131s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:39:31    131s] No instances found in the vector
[12/18 12:39:31    131s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1872.9M, DRC: 0)
[12/18 12:39:31    131s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:31    131s] no activity file in design. spp won't run.
[12/18 12:39:31    131s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:31    131s] no activity file in design. spp won't run.
[12/18 12:39:31    131s] OPERPROF: Starting npPlace at level 1, MEM:1872.9M, EPOCH TIME: 1766050771.749987
[12/18 12:39:38    138s] Iteration  8: Total net bbox = 2.193e+05 (1.33e+05 8.61e+04)
[12/18 12:39:38    138s]               Est.  stn bbox = 3.061e+05 (1.80e+05 1.26e+05)
[12/18 12:39:38    138s]               cpu = 0:00:06.4 real = 0:00:07.0 mem = 1867.9M
[12/18 12:39:38    138s] OPERPROF: Finished npPlace at level 1, CPU:6.360, REAL:6.358, MEM:1867.9M, EPOCH TIME: 1766050778.108430
[12/18 12:39:38    138s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:39:38    138s] No instances found in the vector
[12/18 12:39:38    138s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1867.9M, DRC: 0)
[12/18 12:39:38    138s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:38    138s] no activity file in design. spp won't run.
[12/18 12:39:38    138s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:38    138s] no activity file in design. spp won't run.
[12/18 12:39:38    138s] OPERPROF: Starting npPlace at level 1, MEM:1867.9M, EPOCH TIME: 1766050778.183923
[12/18 12:39:48    148s] Iteration  9: Total net bbox = 2.287e+05 (1.39e+05 9.01e+04)
[12/18 12:39:48    148s]               Est.  stn bbox = 3.161e+05 (1.86e+05 1.30e+05)
[12/18 12:39:48    148s]               cpu = 0:00:10.6 real = 0:00:10.0 mem = 1868.9M
[12/18 12:39:48    148s] OPERPROF: Finished npPlace at level 1, CPU:10.610, REAL:10.611, MEM:1868.9M, EPOCH TIME: 1766050788.794791
[12/18 12:39:48    148s] Legalizing MH Cells... 0 / 0 (level 7)
[12/18 12:39:48    148s] No instances found in the vector
[12/18 12:39:48    148s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1868.9M, DRC: 0)
[12/18 12:39:48    148s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:48    148s] no activity file in design. spp won't run.
[12/18 12:39:48    148s] NP #FI/FS/SF FL/PI: 0/0/0 11016/0
[12/18 12:39:48    148s] no activity file in design. spp won't run.
[12/18 12:39:48    148s] OPERPROF: Starting npPlace at level 1, MEM:1868.9M, EPOCH TIME: 1766050788.870245
[12/18 12:39:48    148s] GP RA stats: MHOnly 0 nrInst 11016 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:39:53    153s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.350067
[12/18 12:39:53    153s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1871.0M, EPOCH TIME: 1766050793.350178
[12/18 12:39:53    153s] Iteration 10: Total net bbox = 2.112e+05 (1.20e+05 9.09e+04)
[12/18 12:39:53    153s]               Est.  stn bbox = 2.917e+05 (1.61e+05 1.31e+05)
[12/18 12:39:53    153s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 1871.0M
[12/18 12:39:53    153s] OPERPROF: Finished npPlace at level 1, CPU:4.500, REAL:4.482, MEM:1871.0M, EPOCH TIME: 1766050793.352176
[12/18 12:39:53    153s] Legalizing MH Cells... 0 / 0 (level 8)
[12/18 12:39:53    153s] No instances found in the vector
[12/18 12:39:53    153s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1871.0M, DRC: 0)
[12/18 12:39:53    153s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:39:53    153s] Move report: Timing Driven Placement moves 11016 insts, mean move: 4.69 um, max move: 42.26 um 
[12/18 12:39:53    153s] 	Max move on inst (g130757__3680): (421.95, 151.64) --> (445.18, 132.60)
[12/18 12:39:53    153s] no activity file in design. spp won't run.
[12/18 12:39:53    153s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1871.0M, EPOCH TIME: 1766050793.376464
[12/18 12:39:53    153s] Saved padding area to DB
[12/18 12:39:53    153s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.377239
[12/18 12:39:53    153s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1766050793.377919
[12/18 12:39:53    153s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.378888
[12/18 12:39:53    153s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 12:39:53    153s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1766050793.380161
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.380751
[12/18 12:39:53    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1871.0M, EPOCH TIME: 1766050793.380867
[12/18 12:39:53    153s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:1871.0M, EPOCH TIME: 1766050793.381379
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s] Finished Incremental Placement (cpu=0:00:26.8, real=0:00:27.0, mem=1871.0M)
[12/18 12:39:53    153s] CongRepair sets shifter mode to gplace
[12/18 12:39:53    153s] TDRefine: refinePlace mode is spiral
[12/18 12:39:53    153s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1871.0M, EPOCH TIME: 1766050793.381499
[12/18 12:39:53    153s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.381532
[12/18 12:39:53    153s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1871.0M, EPOCH TIME: 1766050793.381635
[12/18 12:39:53    153s] Processing tracks to init pin-track alignment.
[12/18 12:39:53    153s] z: 1, totalTracks: 1
[12/18 12:39:53    153s] z: 3, totalTracks: 1
[12/18 12:39:53    153s] z: 5, totalTracks: 1
[12/18 12:39:53    153s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:39:53    153s] All LLGs are deleted
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1871.0M, EPOCH TIME: 1766050793.385313
[12/18 12:39:53    153s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1871.0M, EPOCH TIME: 1766050793.385423
[12/18 12:39:53    153s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1871.0M, EPOCH TIME: 1766050793.387015
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1871.0M, EPOCH TIME: 1766050793.387273
[12/18 12:39:53    153s] Max number of tech site patterns supported in site array is 256.
[12/18 12:39:53    153s] Core basic site is unithd
[12/18 12:39:53    153s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1871.0M, EPOCH TIME: 1766050793.391361
[12/18 12:39:53    153s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:39:53    153s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:39:53    153s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1766050793.391888
[12/18 12:39:53    153s] Fast DP-INIT is on for default
[12/18 12:39:53    153s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:39:53    153s] Atter site array init, number of instance map data is 0.
[12/18 12:39:53    153s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.006, MEM:1871.0M, EPOCH TIME: 1766050793.393418
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:53    153s] OPERPROF:         Starting CMU at level 5, MEM:1871.0M, EPOCH TIME: 1766050793.394484
[12/18 12:39:53    153s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1766050793.395114
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:39:53    153s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1871.0M, EPOCH TIME: 1766050793.395934
[12/18 12:39:53    153s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1871.0M, EPOCH TIME: 1766050793.395970
[12/18 12:39:53    153s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1871.0M, EPOCH TIME: 1766050793.396003
[12/18 12:39:53    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1871.0MB).
[12/18 12:39:53    153s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.015, MEM:1871.0M, EPOCH TIME: 1766050793.397077
[12/18 12:39:53    153s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.016, MEM:1871.0M, EPOCH TIME: 1766050793.397107
[12/18 12:39:53    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.6
[12/18 12:39:53    153s] OPERPROF:   Starting RefinePlace at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.397143
[12/18 12:39:53    153s] *** Starting refinePlace (0:02:33 mem=1871.0M) ***
[12/18 12:39:53    153s] Total net bbox length = 3.079e+05 (1.976e+05 1.103e+05) (ext = 8.335e+04)
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:53    153s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:39:53    153s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:39:53    153s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:39:53    153s] Type 'man IMPSP-5140' for more detail.
[12/18 12:39:53    153s] **WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
[12/18 12:39:53    153s] Type 'man IMPSP-315' for more detail.
[12/18 12:39:53    153s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:53    153s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:53    153s] Total net bbox length = 3.079e+05 (1.976e+05 1.103e+05) (ext = 8.335e+04)
[12/18 12:39:53    153s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1871.0MB
[12/18 12:39:53    153s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1871.0MB) @(0:02:33 - 0:02:33).
[12/18 12:39:53    153s] *** Finished refinePlace (0:02:33 mem=1871.0M) ***
[12/18 12:39:53    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.6
[12/18 12:39:53    153s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1871.0M, EPOCH TIME: 1766050793.411222
[12/18 12:39:53    153s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1871.0M, EPOCH TIME: 1766050793.411273
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.020, MEM:1858.0M, EPOCH TIME: 1766050793.431569
[12/18 12:39:53    153s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.050, MEM:1858.0M, EPOCH TIME: 1766050793.431664
[12/18 12:39:53    153s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1858.0M, EPOCH TIME: 1766050793.432002
[12/18 12:39:53    153s] Starting Early Global Route congestion estimation: mem = 1858.0M
[12/18 12:39:53    153s] (I)      ================== Layers ===================
[12/18 12:39:53    153s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:53    153s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:39:53    153s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:53    153s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:39:53    153s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:39:53    153s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:53    153s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:39:53    153s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:39:53    153s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:39:53    153s] (I)      Started Import and model ( Curr Mem: 1857.96 MB )
[12/18 12:39:53    153s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:39:53    153s] (I)      == Non-default Options ==
[12/18 12:39:53    153s] (I)      Maximum routing layer                              : 6
[12/18 12:39:53    153s] (I)      Number of threads                                  : 1
[12/18 12:39:53    153s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:39:53    153s] (I)      Method to set GCell size                           : row
[12/18 12:39:53    153s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:39:53    153s] (I)      Use row-based GCell size
[12/18 12:39:53    153s] (I)      Use row-based GCell align
[12/18 12:39:53    153s] (I)      layer 0 area = 56099
[12/18 12:39:53    153s] (I)      layer 1 area = 83000
[12/18 12:39:53    153s] (I)      layer 2 area = 67600
[12/18 12:39:53    153s] (I)      layer 3 area = 240000
[12/18 12:39:53    153s] (I)      layer 4 area = 240000
[12/18 12:39:53    153s] (I)      layer 5 area = 4000000
[12/18 12:39:53    153s] (I)      GCell unit size   : 2720
[12/18 12:39:53    153s] (I)      GCell multiplier  : 1
[12/18 12:39:53    153s] (I)      GCell row height  : 2720
[12/18 12:39:53    153s] (I)      Actual row height : 2720
[12/18 12:39:53    153s] (I)      GCell align ref   : 10120 10200
[12/18 12:39:53    153s] [NR-eGR] Track table information for default rule: 
[12/18 12:39:53    153s] [NR-eGR] li1 has single uniform track structure
[12/18 12:39:53    153s] [NR-eGR] met1 has single uniform track structure
[12/18 12:39:53    153s] [NR-eGR] met2 has single uniform track structure
[12/18 12:39:53    153s] [NR-eGR] met3 has single uniform track structure
[12/18 12:39:53    153s] [NR-eGR] met4 has single uniform track structure
[12/18 12:39:53    153s] [NR-eGR] met5 has single uniform track structure
[12/18 12:39:53    153s] (I)      =============== Default via ===============
[12/18 12:39:53    153s] (I)      +---+------------------+------------------+
[12/18 12:39:53    153s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:39:53    153s] (I)      +---+------------------+------------------+
[12/18 12:39:53    153s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:39:53    153s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:39:53    153s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:39:53    153s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:39:53    153s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:39:53    153s] (I)      +---+------------------+------------------+
[12/18 12:39:53    153s] [NR-eGR] Read 0 PG shapes
[12/18 12:39:53    153s] [NR-eGR] Read 0 clock shapes
[12/18 12:39:53    153s] [NR-eGR] Read 0 other shapes
[12/18 12:39:53    153s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:39:53    153s] [NR-eGR] #Instance Blockages : 52681
[12/18 12:39:53    153s] [NR-eGR] #PG Blockages       : 0
[12/18 12:39:53    153s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:39:53    153s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:39:53    153s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:39:53    153s] [NR-eGR] #Other Blockages    : 0
[12/18 12:39:53    153s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:39:53    153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:39:53    153s] [NR-eGR] Read 11138 nets ( ignored 0 )
[12/18 12:39:53    153s] (I)      early_global_route_priority property id does not exist.
[12/18 12:39:53    153s] (I)      Read Num Blocks=52681  Num Prerouted Wires=0  Num CS=0
[12/18 12:39:53    153s] (I)      Layer 1 (H) : #blockages 52681 : #preroutes 0
[12/18 12:39:53    153s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:39:53    153s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:39:53    153s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:39:53    153s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:39:53    153s] (I)      Number of ignored nets                =      0
[12/18 12:39:53    153s] (I)      Number of connected nets              =      0
[12/18 12:39:53    153s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:39:53    153s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:39:53    153s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:39:53    153s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:39:53    153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:39:53    153s] (I)      Ndr track 0 does not exist
[12/18 12:39:53    153s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:39:53    153s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:39:53    153s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:39:53    153s] (I)      Site width          :   460  (dbu)
[12/18 12:39:53    153s] (I)      Row height          :  2720  (dbu)
[12/18 12:39:53    153s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:39:53    153s] (I)      GCell width         :  2720  (dbu)
[12/18 12:39:53    153s] (I)      GCell height        :  2720  (dbu)
[12/18 12:39:53    153s] (I)      Grid                :   224    71     6
[12/18 12:39:53    153s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:39:53    153s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:39:53    153s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:39:53    153s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:39:53    153s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:39:53    153s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:39:53    153s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:39:53    153s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:39:53    153s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:39:53    153s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:39:53    153s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:39:53    153s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:39:53    153s] (I)      --------------------------------------------------------
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s] [NR-eGR] ============ Routing rule table ============
[12/18 12:39:53    153s] [NR-eGR] Rule id: 0  Nets: 11138
[12/18 12:39:53    153s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:39:53    153s] (I)                    Layer    2    3    4    5     6 
[12/18 12:39:53    153s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:39:53    153s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:39:53    153s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:39:53    153s] [NR-eGR] ========================================
[12/18 12:39:53    153s] [NR-eGR] 
[12/18 12:39:53    153s] (I)      =============== Blocked Tracks ===============
[12/18 12:39:53    153s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:53    153s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:39:53    153s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:53    153s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:39:53    153s] (I)      |     2 |  128128 |    40727 |        31.79% |
[12/18 12:39:53    153s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:39:53    153s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:39:53    153s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:39:53    153s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:39:53    153s] (I)      +-------+---------+----------+---------------+
[12/18 12:39:53    153s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] (I)      Reset routing kernel
[12/18 12:39:53    153s] (I)      Started Global Routing ( Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] (I)      totalPins=43361  totalGlobalPin=38498 (88.78%)
[12/18 12:39:53    153s] (I)      total 2D Cap : 327574 = (170948 H, 156626 V)
[12/18 12:39:53    153s] [NR-eGR] Layer group 1: route 11138 net(s) in layer range [2, 6]
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1a Route ============
[12/18 12:39:53    153s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:39:53    153s] (I)      Usage: 99632 = (55005 H, 44627 V) = (32.18% H, 28.49% V) = (1.496e+05um H, 1.214e+05um V)
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1b Route ============
[12/18 12:39:53    153s] (I)      Usage: 99996 = (55108 H, 44888 V) = (32.24% H, 28.66% V) = (1.499e+05um H, 1.221e+05um V)
[12/18 12:39:53    153s] (I)      Overflow of layer group 1: 33.74% H + 5.67% V. EstWL: 2.719891e+05um
[12/18 12:39:53    153s] (I)      Congestion metric : 33.74%H 5.67%V, 39.41%HV
[12/18 12:39:53    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1c Route ============
[12/18 12:39:53    153s] (I)      Level2 Grid: 45 x 15
[12/18 12:39:53    153s] (I)      Usage: 100459 = (55116 H, 45343 V) = (32.24% H, 28.95% V) = (1.499e+05um H, 1.233e+05um V)
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1d Route ============
[12/18 12:39:53    153s] (I)      Usage: 100460 = (55116 H, 45344 V) = (32.24% H, 28.95% V) = (1.499e+05um H, 1.233e+05um V)
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1e Route ============
[12/18 12:39:53    153s] (I)      Usage: 100460 = (55116 H, 45344 V) = (32.24% H, 28.95% V) = (1.499e+05um H, 1.233e+05um V)
[12/18 12:39:53    153s] [NR-eGR] Early Global Route overflow of layer group 1: 32.69% H + 5.69% V. EstWL: 2.732512e+05um
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] (I)      ============  Phase 1l Route ============
[12/18 12:39:53    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:39:53    153s] (I)      Layer  2:      88500     49695      7261          56      126608    ( 0.04%) 
[12/18 12:39:53    153s] (I)      Layer  3:      92680     39821      2067           0       92717    ( 0.00%) 
[12/18 12:39:53    153s] (I)      Layer  4:      70914     36021      4363           0       70600    ( 0.00%) 
[12/18 12:39:53    153s] (I)      Layer  5:      61740      9940       263           0       61811    ( 0.00%) 
[12/18 12:39:53    153s] (I)      Layer  6:      11819       861         4        2983        8784    (25.35%) 
[12/18 12:39:53    153s] (I)      Total:        325653    136338     13958        3039      360517    ( 0.84%) 
[12/18 12:39:53    153s] (I)      
[12/18 12:39:53    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:39:53    153s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:39:53    153s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:39:53    153s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/18 12:39:53    153s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:53    153s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:39:53    153s] [NR-eGR]    met1 ( 2)      3211(20.29%)       211( 1.33%)         4( 0.03%)   (21.65%) 
[12/18 12:39:53    153s] [NR-eGR]    met2 ( 3)       953( 6.08%)        57( 0.36%)         2( 0.01%)   ( 6.45%) 
[12/18 12:39:53    153s] [NR-eGR]    met3 ( 4)      2028(12.81%)       125( 0.79%)         6( 0.04%)   (13.64%) 
[12/18 12:39:53    153s] [NR-eGR]    met4 ( 5)       129( 0.82%)         8( 0.05%)         0( 0.00%)   ( 0.87%) 
[12/18 12:39:53    153s] [NR-eGR]    met5 ( 6)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/18 12:39:53    153s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:39:53    153s] [NR-eGR]        Total      6325( 8.45%)       401( 0.54%)        12( 0.02%)   ( 9.00%) 
[12/18 12:39:53    153s] [NR-eGR] 
[12/18 12:39:53    153s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] (I)      total 2D Cap : 328882 = (172256 H, 156626 V)
[12/18 12:39:53    153s] [NR-eGR] Overflow after Early Global Route 14.29% H + 2.65% V
[12/18 12:39:53    153s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1862.1M
[12/18 12:39:53    153s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.151, MEM:1862.1M, EPOCH TIME: 1766050793.582560
[12/18 12:39:53    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:1862.1M, EPOCH TIME: 1766050793.582632
[12/18 12:39:53    153s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:53    153s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:39:53    153s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:53    153s] [hotspot] | normalized |        124.00 |        272.00 |
[12/18 12:39:53    153s] [hotspot] +------------+---------------+---------------+
[12/18 12:39:53    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 124.00, normalized total congestion hotspot area = 272.00 (area is in unit of 4 std-cell row bins)
[12/18 12:39:53    153s] [hotspot] max/total 124.00/272.00, big hotspot (>10) total 258.00
[12/18 12:39:53    153s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] |  1  |   273.96    12.92   448.04   187.00 |      143.00   |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] |  2  |    56.36    12.92   219.56   176.12 |      121.00   |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] |  3  |   263.08   132.60   361.00   176.12 |       19.00   |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] |  4  |   458.92    56.44   480.68    67.32 |        2.00   |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] [hotspot] |  5  |    78.12   110.84    89.00   132.60 |        2.00   |
[12/18 12:39:53    153s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:39:53    153s] Top 5 hotspots total area: 287.00
[12/18 12:39:53    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1862.1M, EPOCH TIME: 1766050793.584998
[12/18 12:39:53    153s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1862.1M, EPOCH TIME: 1766050793.585044
[12/18 12:39:53    153s] Starting Early Global Route wiring: mem = 1862.1M
[12/18 12:39:53    153s] (I)      ============= Track Assignment ============
[12/18 12:39:53    153s] (I)      Started Track Assignment (1T) ( Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:39:53    153s] (I)      Run Multi-thread track assignment
[12/18 12:39:53    153s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] (I)      Started Export ( Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] [NR-eGR]               Length (um)    Vias 
[12/18 12:39:53    153s] [NR-eGR] ----------------------------------
[12/18 12:39:53    153s] [NR-eGR]  li1   (1V)             0   43325 
[12/18 12:39:53    153s] [NR-eGR]  met1  (2H)         93792   60480 
[12/18 12:39:53    153s] [NR-eGR]  met2  (3V)        107349    6813 
[12/18 12:39:53    153s] [NR-eGR]  met3  (4H)         66806    2901 
[12/18 12:39:53    153s] [NR-eGR]  met4  (5V)         25700     190 
[12/18 12:39:53    153s] [NR-eGR]  met5  (6H)          2348       0 
[12/18 12:39:53    153s] [NR-eGR] ----------------------------------
[12/18 12:39:53    153s] [NR-eGR]        Total       295995  113709 
[12/18 12:39:53    153s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:39:53    153s] [NR-eGR] Total half perimeter of net bounding box: 307895um
[12/18 12:39:53    153s] [NR-eGR] Total length: 295995um, number of vias: 113709
[12/18 12:39:53    153s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:39:53    153s] [NR-eGR] Total eGR-routed clock nets wire length: 11117um, number of vias: 5761
[12/18 12:39:53    153s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:39:53    153s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1862.09 MB )
[12/18 12:39:53    153s] Early Global Route wiring runtime: 0.17 seconds, mem = 1862.1M
[12/18 12:39:53    153s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.170, REAL:0.171, MEM:1862.1M, EPOCH TIME: 1766050793.756270
[12/18 12:39:53    153s] 0 delay mode for cte disabled.
[12/18 12:39:53    153s] SKP cleared!
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s] *** Finished incrementalPlace (cpu=0:01:27, real=0:01:27)***
[12/18 12:39:53    153s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1862.1M, EPOCH TIME: 1766050793.768051
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] All LLGs are deleted
[12/18 12:39:53    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:53    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1862.1M, EPOCH TIME: 1766050793.768133
[12/18 12:39:53    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1862.1M, EPOCH TIME: 1766050793.768234
[12/18 12:39:53    153s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1824.1M, EPOCH TIME: 1766050793.770762
[12/18 12:39:53    153s] Start to check current routing status for nets...
[12/18 12:39:53    153s] All nets are already routed correctly.
[12/18 12:39:53    153s] End to check current routing status for nets (mem=1824.1M)
[12/18 12:39:53    153s] Extraction called for design 'custom_riscv_core' of instances=11016 and nets=11321 using extraction engine 'preRoute' .
[12/18 12:39:53    153s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:39:53    153s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:39:53    153s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:39:53    153s] RC Extraction called in multi-corner(1) mode.
[12/18 12:39:53    153s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:39:53    153s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:39:53    153s] RCMode: PreRoute
[12/18 12:39:53    153s]       RC Corner Indexes            0   
[12/18 12:39:53    153s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:39:53    153s] Resistance Scaling Factor    : 1.00000 
[12/18 12:39:53    153s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:39:53    153s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:39:53    153s] Shrink Factor                : 1.00000
[12/18 12:39:53    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:39:53    153s] 
[12/18 12:39:53    153s] Trim Metal Layers:
[12/18 12:39:53    153s] LayerId::1 widthSet size::1
[12/18 12:39:53    153s] LayerId::2 widthSet size::1
[12/18 12:39:53    153s] LayerId::3 widthSet size::1
[12/18 12:39:53    153s] LayerId::4 widthSet size::1
[12/18 12:39:53    153s] LayerId::5 widthSet size::1
[12/18 12:39:53    153s] LayerId::6 widthSet size::1
[12/18 12:39:53    153s] Updating RC grid for preRoute extraction ...
[12/18 12:39:53    153s] eee: pegSigSF::1.070000
[12/18 12:39:53    153s] Initializing multi-corner resistance tables ...
[12/18 12:39:53    153s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:39:53    153s] eee: l::2 avDens::0.293218 usedTrk::3448.238066 availTrk::11760.000000 sigTrk::3448.238066
[12/18 12:39:53    153s] eee: l::3 avDens::0.456618 usedTrk::3942.006162 availTrk::8633.043478 sigTrk::3946.643366
[12/18 12:39:53    153s] eee: l::4 avDens::0.377272 usedTrk::2456.102399 availTrk::6510.163934 sigTrk::2456.102399
[12/18 12:39:53    153s] eee: l::5 avDens::0.169993 usedTrk::944.867641 availTrk::5558.260870 sigTrk::944.867641
[12/18 12:39:53    153s] eee: l::6 avDens::0.139932 usedTrk::86.314154 availTrk::616.830601 sigTrk::86.314154
[12/18 12:39:53    153s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:39:53    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.439648 uaWl=1.000000 uaWlH=0.320459 aWlH=0.000000 lMod=0 pMax=0.877300 pMod=80 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:39:53    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1824.086M)
[12/18 12:39:54    154s] Compute RC Scale Done ...
[12/18 12:39:54    154s] **optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1489.7M, totSessionCpu=0:02:34 **
[12/18 12:39:54    154s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:39:54    154s] #################################################################################
[12/18 12:39:54    154s] # Design Stage: PreRoute
[12/18 12:39:54    154s] # Design Name: custom_riscv_core
[12/18 12:39:54    154s] # Design Mode: 90nm
[12/18 12:39:54    154s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:39:54    154s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:39:54    154s] # Signoff Settings: SI Off 
[12/18 12:39:54    154s] #################################################################################
[12/18 12:39:54    154s] Calculate delays in Single mode...
[12/18 12:39:54    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 1826.2M, InitMEM = 1826.2M)
[12/18 12:39:54    154s] Start delay calculation (fullDC) (1 T). (MEM=1826.18)
[12/18 12:39:54    154s] End AAE Lib Interpolated Model. (MEM=1837.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:39:55    155s] Total number of fetched objects 11234
[12/18 12:39:55    155s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:39:55    155s] End delay calculation. (MEM=1846.12 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:39:55    155s] End delay calculation (fullDC). (MEM=1846.12 CPU=0:00:01.3 REAL=0:00:01.0)
[12/18 12:39:55    155s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1846.1M) ***
[12/18 12:39:55    155s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:29.3/0:01:29.2 (1.0), totSession cpu/real = 0:02:35.9/0:02:36.5 (1.0), mem = 1846.1M
[12/18 12:39:55    155s] 
[12/18 12:39:55    155s] =============================================================================================
[12/18 12:39:55    155s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[12/18 12:39:55    155s] =============================================================================================
[12/18 12:39:55    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:39:55    155s] ---------------------------------------------------------------------------------------------
[12/18 12:39:55    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:39:55    155s] [ ExtractRC              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:39:55    155s] [ TimingUpdate           ]      4   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:39:55    155s] [ FullDelayCalc          ]      1   0:00:01.5  (   1.7 % )     0:00:01.5 /  0:00:01.5    1.0
[12/18 12:39:55    155s] [ MISC                   ]          0:01:27.3  (  97.8 % )     0:01:27.3 /  0:01:27.4    1.0
[12/18 12:39:55    155s] ---------------------------------------------------------------------------------------------
[12/18 12:39:55    155s]  IncrReplace #1 TOTAL               0:01:29.2  ( 100.0 % )     0:01:29.2 /  0:01:29.3    1.0
[12/18 12:39:55    155s] ---------------------------------------------------------------------------------------------
[12/18 12:39:55    155s] 
[12/18 12:39:56    156s] Deleting Lib Analyzer.
[12/18 12:39:56    156s] Begin: GigaOpt DRV Optimization
[12/18 12:39:56    156s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[12/18 12:39:56    156s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:36.2/0:02:36.7 (1.0), mem = 1862.1M
[12/18 12:39:56    156s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:39:56    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.8
[12/18 12:39:56    156s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:39:56    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=1862.1M
[12/18 12:39:56    156s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:39:56    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.1M, EPOCH TIME: 1766050796.086158
[12/18 12:39:56    156s] Processing tracks to init pin-track alignment.
[12/18 12:39:56    156s] z: 1, totalTracks: 1
[12/18 12:39:56    156s] z: 3, totalTracks: 1
[12/18 12:39:56    156s] z: 5, totalTracks: 1
[12/18 12:39:56    156s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:39:56    156s] All LLGs are deleted
[12/18 12:39:56    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:56    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:56    156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1862.1M, EPOCH TIME: 1766050796.090009
[12/18 12:39:56    156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1862.1M, EPOCH TIME: 1766050796.090138
[12/18 12:39:56    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.1M, EPOCH TIME: 1766050796.091801
[12/18 12:39:56    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:56    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:39:56    156s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1862.1M, EPOCH TIME: 1766050796.092082
[12/18 12:39:56    156s] Max number of tech site patterns supported in site array is 256.
[12/18 12:39:56    156s] Core basic site is unithd
[12/18 12:39:56    156s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1862.1M, EPOCH TIME: 1766050796.096399
[12/18 12:39:56    156s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:39:56    156s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:39:56    156s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1862.1M, EPOCH TIME: 1766050796.096965
[12/18 12:39:56    156s] Fast DP-INIT is on for default
[12/18 12:39:56    156s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:39:56    156s] Atter site array init, number of instance map data is 0.
[12/18 12:39:56    156s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1862.1M, EPOCH TIME: 1766050796.098592
[12/18 12:39:56    156s] 
[12/18 12:39:56    156s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:39:56    156s] OPERPROF:     Starting CMU at level 3, MEM:1862.1M, EPOCH TIME: 1766050796.099662
[12/18 12:39:56    156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1862.1M, EPOCH TIME: 1766050796.100215
[12/18 12:39:56    156s] 
[12/18 12:39:56    156s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:39:56    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1862.1M, EPOCH TIME: 1766050796.101003
[12/18 12:39:56    156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1862.1M, EPOCH TIME: 1766050796.101039
[12/18 12:39:56    156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1862.1M, EPOCH TIME: 1766050796.101078
[12/18 12:39:56    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1862.1MB).
[12/18 12:39:56    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1862.1M, EPOCH TIME: 1766050796.102175
[12/18 12:39:56    156s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:39:56    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=1862.1M
[12/18 12:39:56    156s] ### Creating RouteCongInterface, started
[12/18 12:39:56    156s] 
[12/18 12:39:56    156s] Creating Lib Analyzer ...
[12/18 12:39:56    156s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:39:56    156s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:39:56    156s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:39:56    156s] 
[12/18 12:39:56    156s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:39:57    157s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=1862.1M
[12/18 12:39:57    157s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=1862.1M
[12/18 12:39:57    157s] Creating Lib Analyzer, finished. 
[12/18 12:39:57    157s] 
[12/18 12:39:57    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:39:57    157s] 
[12/18 12:39:57    157s] #optDebug: {0, 1.000}
[12/18 12:39:57    157s] ### Creating RouteCongInterface, finished
[12/18 12:39:57    157s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:39:57    157s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=1862.1M
[12/18 12:39:57    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=1862.1M
[12/18 12:39:57    157s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:39:57    157s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:39:57    157s] [GPS-DRV] maxLocalDensity: 1.2
[12/18 12:39:57    157s] [GPS-DRV] All active and enabled setup views
[12/18 12:39:57    157s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:39:57    157s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:39:57    157s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:39:57    157s] [GPS-DRV] maxFanoutLoad on
[12/18 12:39:57    157s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:39:57    157s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:39:57    157s] [GPS-DRV] timing-driven DRV settings
[12/18 12:39:57    157s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:39:57    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.2M, EPOCH TIME: 1766050797.658418
[12/18 12:39:57    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1881.2M, EPOCH TIME: 1766050797.658542
[12/18 12:39:57    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:39:57    157s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:39:57    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:39:57    157s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:39:57    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:39:57    157s] Info: violation cost 1544.151489 (cap = 44.927601, tran = 1499.224121, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:39:57    157s] |   127|  3995|    -1.68|   127|   127|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       0| 99.86%|          |         |
[12/18 12:40:01    162s] Info: violation cost 1481.125244 (cap = 43.138378, tran = 1437.986938, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:40:01    162s] |   122|  3829|    -1.68|   122|   122|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       6| 99.86%| 0:00:04.0|  1962.4M|
[12/18 12:40:05    165s] Info: violation cost 1481.125244 (cap = 43.138378, tran = 1437.986938, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:40:05    166s] |   122|  3829|    -1.68|   122|   122|    -0.10|     0|     0|     0|     0|    -3.82|  -188.44|       0|       0|       0| 99.86%| 0:00:04.0|  1962.4M|
[12/18 12:40:05    166s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] ###############################################################################
[12/18 12:40:05    166s] #
[12/18 12:40:05    166s] #  Large fanout net report:  
[12/18 12:40:05    166s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:40:05    166s] #     - current density: 99.86
[12/18 12:40:05    166s] #
[12/18 12:40:05    166s] #  List of high fanout nets:
[12/18 12:40:05    166s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:40:05    166s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:40:05    166s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:40:05    166s] #
[12/18 12:40:05    166s] ###############################################################################
[12/18 12:40:05    166s] Bottom Preferred Layer:
[12/18 12:40:05    166s]     None
[12/18 12:40:05    166s] Via Pillar Rule:
[12/18 12:40:05    166s]     None
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] =======================================================================
[12/18 12:40:05    166s]                 Reasons for remaining drv violations
[12/18 12:40:05    166s] =======================================================================
[12/18 12:40:05    166s] *info: Total 123 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] MultiBuffering failure reasons
[12/18 12:40:05    166s] ------------------------------------------------
[12/18 12:40:05    166s] *info:   123 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] *** Finish DRV Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=1962.4M) ***
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1962.4M, EPOCH TIME: 1766050805.942566
[12/18 12:40:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11016).
[12/18 12:40:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:05    166s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1920.4M, EPOCH TIME: 1766050805.962747
[12/18 12:40:05    166s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1920.4M, EPOCH TIME: 1766050805.964246
[12/18 12:40:05    166s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1920.4M, EPOCH TIME: 1766050805.964305
[12/18 12:40:05    166s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1920.4M, EPOCH TIME: 1766050805.969411
[12/18 12:40:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:05    166s] OPERPROF:       Starting CMU at level 4, MEM:1920.4M, EPOCH TIME: 1766050805.974978
[12/18 12:40:05    166s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1920.4M, EPOCH TIME: 1766050805.975523
[12/18 12:40:05    166s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1920.4M, EPOCH TIME: 1766050805.976293
[12/18 12:40:05    166s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1920.4M, EPOCH TIME: 1766050805.976329
[12/18 12:40:05    166s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1766050805.976362
[12/18 12:40:05    166s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1920.4M, EPOCH TIME: 1766050805.977418
[12/18 12:40:05    166s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1766050805.977520
[12/18 12:40:05    166s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1920.4M, EPOCH TIME: 1766050805.977583
[12/18 12:40:05    166s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1920.4M, EPOCH TIME: 1766050805.977612
[12/18 12:40:05    166s] TDRefine: refinePlace mode is spiral
[12/18 12:40:05    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.7
[12/18 12:40:05    166s] OPERPROF: Starting RefinePlace at level 1, MEM:1920.4M, EPOCH TIME: 1766050805.977655
[12/18 12:40:05    166s] *** Starting refinePlace (0:02:46 mem=1920.4M) ***
[12/18 12:40:05    166s] Total net bbox length = 3.122e+05 (1.975e+05 1.147e+05) (ext = 8.303e+04)
[12/18 12:40:05    166s] 
[12/18 12:40:05    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:05    166s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:40:05    166s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:40:05    166s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:40:05    166s] Type 'man IMPSP-5140' for more detail.
[12/18 12:40:05    166s] **WARN: (IMPSP-315):	Found 11016 instances insts with no PG Term connections.
[12/18 12:40:05    166s] Type 'man IMPSP-315' for more detail.
[12/18 12:40:05    166s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:40:05    166s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:40:05    166s] Total net bbox length = 3.122e+05 (1.975e+05 1.147e+05) (ext = 8.303e+04)
[12/18 12:40:05    166s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1920.4MB
[12/18 12:40:05    166s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1920.4MB) @(0:02:46 - 0:02:46).
[12/18 12:40:05    166s] *** Finished refinePlace (0:02:46 mem=1920.4M) ***
[12/18 12:40:05    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.7
[12/18 12:40:05    166s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.013, MEM:1920.4M, EPOCH TIME: 1766050805.990502
[12/18 12:40:06    166s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1920.4M, EPOCH TIME: 1766050806.019360
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1920.4M, EPOCH TIME: 1766050806.037670
[12/18 12:40:06    166s] *** maximum move = 0.00 um ***
[12/18 12:40:06    166s] *** Finished re-routing un-routed nets (1920.4M) ***
[12/18 12:40:06    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1920.4M, EPOCH TIME: 1766050806.053695
[12/18 12:40:06    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1920.4M, EPOCH TIME: 1766050806.058953
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:06    166s] OPERPROF:     Starting CMU at level 3, MEM:1920.4M, EPOCH TIME: 1766050806.064964
[12/18 12:40:06    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1920.4M, EPOCH TIME: 1766050806.065611
[12/18 12:40:06    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1920.4M, EPOCH TIME: 1766050806.066419
[12/18 12:40:06    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1920.4M, EPOCH TIME: 1766050806.066454
[12/18 12:40:06    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1766050806.066492
[12/18 12:40:06    166s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1920.4M, EPOCH TIME: 1766050806.067529
[12/18 12:40:06    166s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1766050806.067635
[12/18 12:40:06    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1920.4M, EPOCH TIME: 1766050806.067695
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1920.4M) ***
[12/18 12:40:06    166s] Total-nets :: 11234, Stn-nets :: 96, ratio :: 0.854549 %, Total-len 295995, Stn-len 0
[12/18 12:40:06    166s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1901.4M, EPOCH TIME: 1766050806.149235
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1840.4M, EPOCH TIME: 1766050806.168420
[12/18 12:40:06    166s] TotalInstCnt at PhyDesignMc Destruction: 11016
[12/18 12:40:06    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.8
[12/18 12:40:06    166s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:02:46.3/0:02:46.8 (1.0), mem = 1840.4M
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] =============================================================================================
[12/18 12:40:06    166s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[12/18 12:40:06    166s] =============================================================================================
[12/18 12:40:06    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:40:06    166s] ---------------------------------------------------------------------------------------------
[12/18 12:40:06    166s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:40:06    166s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  11.9 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:40:06    166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[12/18 12:40:06    166s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:40:06    166s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:40:06    166s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:08.2 /  0:00:08.2    1.0
[12/18 12:40:06    166s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:08.1 /  0:00:08.1    1.0
[12/18 12:40:06    166s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ OptEval                ]      4   0:00:08.0  (  79.6 % )     0:00:08.0 /  0:00:08.0    1.0
[12/18 12:40:06    166s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:40:06    166s] [ IncrDelayCalc          ]      7   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:40:06    166s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:40:06    166s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ RefinePlace            ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:40:06    166s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:06    166s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:40:06    166s] [ MISC                   ]          0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:40:06    166s] ---------------------------------------------------------------------------------------------
[12/18 12:40:06    166s]  DrvOpt #3 TOTAL                    0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.1    1.0
[12/18 12:40:06    166s] ---------------------------------------------------------------------------------------------
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] End: GigaOpt DRV Optimization
[12/18 12:40:06    166s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:40:06    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1840.4M, EPOCH TIME: 1766050806.175022
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:06    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1840.4M, EPOCH TIME: 1766050806.181807
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] 
------------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=1840.4M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.816  | -3.816  |  3.522  |
|           TNS (ns):|-188.438 |-188.438 |  0.000  |
|    Violating Paths:|   144   |   144   |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.083   |     57 (57)      |
|   max_tran     |    58 (2137)     |   -1.381   |    58 (2137)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:40:06    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1888.5M, EPOCH TIME: 1766050806.343697
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:06    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1888.5M, EPOCH TIME: 1766050806.350449
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] Density: 99.865%
Routing Overflow: 14.29% H and 2.65% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1525.0M, totSessionCpu=0:02:46 **
[12/18 12:40:06    166s] *** Timing NOT met, worst failing slack is -3.816
[12/18 12:40:06    166s] *** Check timing (0:00:00.0)
[12/18 12:40:06    166s] Deleting Lib Analyzer.
[12/18 12:40:06    166s] Begin: GigaOpt Optimization in WNS mode
[12/18 12:40:06    166s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/18 12:40:06    166s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:40:06    166s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.5/0:02:47.0 (1.0), mem = 1840.5M
[12/18 12:40:06    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.9
[12/18 12:40:06    166s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:40:06    166s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=1840.5M
[12/18 12:40:06    166s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:40:06    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1840.5M, EPOCH TIME: 1766050806.382611
[12/18 12:40:06    166s] Processing tracks to init pin-track alignment.
[12/18 12:40:06    166s] z: 1, totalTracks: 1
[12/18 12:40:06    166s] z: 3, totalTracks: 1
[12/18 12:40:06    166s] z: 5, totalTracks: 1
[12/18 12:40:06    166s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:40:06    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1840.5M, EPOCH TIME: 1766050806.387980
[12/18 12:40:06    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:06    166s] OPERPROF:     Starting CMU at level 3, MEM:1840.5M, EPOCH TIME: 1766050806.393765
[12/18 12:40:06    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1840.5M, EPOCH TIME: 1766050806.394327
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:40:06    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1840.5M, EPOCH TIME: 1766050806.395132
[12/18 12:40:06    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1840.5M, EPOCH TIME: 1766050806.395169
[12/18 12:40:06    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1840.5M, EPOCH TIME: 1766050806.395203
[12/18 12:40:06    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1840.5MB).
[12/18 12:40:06    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1840.5M, EPOCH TIME: 1766050806.396301
[12/18 12:40:06    166s] TotalInstCnt at PhyDesignMc Initialization: 11016
[12/18 12:40:06    166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=1840.5M
[12/18 12:40:06    166s] ### Creating RouteCongInterface, started
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] Creating Lib Analyzer ...
[12/18 12:40:06    166s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:40:06    166s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:40:06    166s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:40:06    166s] 
[12/18 12:40:06    166s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:40:07    167s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:48 mem=1840.5M
[12/18 12:40:07    167s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:48 mem=1840.5M
[12/18 12:40:07    167s] Creating Lib Analyzer, finished. 
[12/18 12:40:07    167s] 
[12/18 12:40:07    167s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:40:07    167s] 
[12/18 12:40:07    167s] #optDebug: {0, 1.000}
[12/18 12:40:07    167s] ### Creating RouteCongInterface, finished
[12/18 12:40:07    167s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:40:07    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1840.5M
[12/18 12:40:07    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1840.5M
[12/18 12:40:07    167s] *info: 1 clock net excluded
[12/18 12:40:07    167s] *info: 85 no-driver nets excluded.
[12/18 12:40:07    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.1
[12/18 12:40:08    168s] PathGroup :  reg2reg  TargetSlack : 0.0425 
[12/18 12:40:08    168s] ** GigaOpt Optimizer WNS Slack -3.816 TNS Slack -188.438 Density 99.86
[12/18 12:40:08    168s] Optimizer WNS Pass 0
[12/18 12:40:08    168s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 3.522|   0.000|
|reg2reg   |-3.816|-188.438|
|HEPG      |-3.816|-188.438|
|All Paths |-3.816|-188.438|
+----------+------+--------+

[12/18 12:40:08    168s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1897.8M, EPOCH TIME: 1766050808.255520
[12/18 12:40:08    168s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1897.8M, EPOCH TIME: 1766050808.255626
[12/18 12:40:08    168s] Active Path Group: reg2reg  
[12/18 12:40:08    168s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:40:08    168s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:40:08    168s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:40:08    168s] |  -3.816|   -3.816|-188.438| -188.438|   99.86%|   0:00:00.0| 1897.8M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:08    168s] |  -3.620|   -3.620|-165.875| -165.875|   99.91%|   0:00:00.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:09    169s] |  -3.424|   -3.424|-147.882| -147.882|   99.91%|   0:00:01.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:09    169s] |  -3.381|   -3.381|-147.802| -147.802|   99.93%|   0:00:00.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:10    170s] |  -3.318|   -3.318|-131.882| -131.882|   99.94%|   0:00:01.0| 1961.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:11    171s] |  -3.164|   -3.164|-129.461| -129.461|   99.94%|   0:00:01.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:11    171s] |  -3.006|   -3.006|-125.096| -125.096|   99.94%|   0:00:00.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:11    171s] |  -2.965|   -2.965|-123.910| -123.910|   99.95%|   0:00:00.0| 1964.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:12    172s] |  -2.868|   -2.868|-117.464| -117.464|   99.97%|   0:00:01.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:12    172s] |  -2.852|   -2.852|-118.239| -118.239|   99.97%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:12    172s] |  -2.810|   -2.810|-114.789| -114.789|  100.00%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:12    172s] |  -2.763|   -2.763|-114.640| -114.640|  100.01%|   0:00:00.0| 1926.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:12    172s] |  -2.714|   -2.714|-109.980| -109.980|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:13    173s] |  -2.691|   -2.691|-105.985| -105.985|  100.05%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:13    173s] |  -2.645|   -2.645|-105.911| -105.911|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:13    174s] |  -2.604|   -2.604|-104.994| -104.994|  100.05%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:14    174s] |  -2.546|   -2.546|-100.293| -100.293|  100.08%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:14    174s] |  -2.507|   -2.507|-100.057| -100.057|  100.12%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.491|   -2.491| -96.200|  -96.200|  100.16%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.476|   -2.476| -96.406|  -96.406|  100.17%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.427|   -2.427| -95.437|  -95.437|  100.18%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.400|   -2.400| -91.029|  -91.029|  100.19%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.368|   -2.368| -90.912|  -90.912|  100.20%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:15    175s] |  -2.346|   -2.346| -91.279|  -91.279|  100.21%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:16    176s] |  -2.333|   -2.333| -90.754|  -90.754|  100.26%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:17    177s] |  -2.309|   -2.309| -88.770|  -88.770|  100.29%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:17    178s] |  -2.264|   -2.264| -88.726|  -88.726|  100.33%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:18    178s] |  -2.220|   -2.220| -88.713|  -88.713|  100.37%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:40:20    180s] |  -2.169|   -2.169| -86.388|  -86.388|  100.43%|   0:00:02.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:40:20    180s] |  -2.142|   -2.142| -81.530|  -81.530|  100.45%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:20    180s] |  -2.100|   -2.100| -81.477|  -81.477|  100.48%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:20    180s] |  -2.060|   -2.060| -81.340|  -81.340|  100.49%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:22    183s] |  -2.044|   -2.044| -81.240|  -81.240|  100.56%|   0:00:02.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:23    183s] |  -2.013|   -2.013| -80.584|  -80.584|  100.55%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:40:23    183s] |  -1.970|   -1.970| -78.233|  -78.233|  100.60%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:24    184s] |  -1.936|   -1.936| -76.151|  -76.151|  100.65%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:25    185s] |  -1.914|   -1.914| -75.649|  -75.649|  100.71%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:40:25    185s] |  -1.874|   -1.874| -73.570|  -73.570|  100.72%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:26    186s] |  -1.852|   -1.852| -71.801|  -71.801|  100.79%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:27    187s] |  -1.862|   -1.862| -69.037|  -69.037|  100.85%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:27    187s] |  -1.830|   -1.830| -68.890|  -68.890|  100.86%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:27    188s] |  -1.819|   -1.819| -65.216|  -65.216|  100.94%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:28    188s] |  -1.789|   -1.789| -65.187|  -65.187|  100.93%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:28    189s] |  -1.757|   -1.757| -63.582|  -63.582|  100.95%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:29    189s] |  -1.734|   -1.734| -63.493|  -63.493|  100.95%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:30    191s] |  -1.709|   -1.709| -64.125|  -64.125|  101.04%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:33    193s] |  -1.680|   -1.680| -62.597|  -62.597|  101.08%|   0:00:03.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:37    197s] |  -1.655|   -1.655| -61.921|  -61.921|  101.10%|   0:00:04.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:40    200s] |  -1.641|   -1.641| -61.223|  -61.223|  101.14%|   0:00:03.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:44    204s] |  -1.641|   -1.641| -60.789|  -60.789|  101.21%|   0:00:04.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:44    204s] |  -1.641|   -1.641| -59.712|  -59.712|  101.26%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:45    205s] |  -1.641|   -1.641| -59.617|  -59.617|  101.28%|   0:00:01.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:45    205s] |  -1.640|   -1.640| -59.570|  -59.570|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:45    205s] |  -1.639|   -1.639| -59.542|  -59.542|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:45    205s] |  -1.639|   -1.639| -59.542|  -59.542|  101.27%|   0:00:00.0| 1945.6M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:45    205s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:40:45    205s] 
[12/18 12:40:45    205s] *** Finish Core Optimize Step (cpu=0:00:37.1 real=0:00:37.0 mem=1945.6M) ***
[12/18 12:40:45    205s] 
[12/18 12:40:45    205s] *** Finished Optimize Step Cumulative (cpu=0:00:37.1 real=0:00:37.0 mem=1945.6M) ***
[12/18 12:40:45    205s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.522|  0.000|
|reg2reg   |-1.639|-59.542|
|HEPG      |-1.639|-59.542|
|All Paths |-1.639|-59.542|
+----------+------+-------+

[12/18 12:40:45    205s] ** GigaOpt Optimizer WNS Slack -1.639 TNS Slack -59.542 Density 101.27
[12/18 12:40:45    205s] Placement Snapshot: Density distribution:
[12/18 12:40:45    205s] [1.00 -  +++]: 10 (7.58%)
[12/18 12:40:45    205s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:40:45    205s] [0.90 - 0.95]: 1 (0.76%)
[12/18 12:40:45    205s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:40:45    205s] [0.80 - 0.85]: 4 (3.03%)
[12/18 12:40:45    205s] [0.75 - 0.80]: 2 (1.52%)
[12/18 12:40:45    205s] [0.70 - 0.75]: 2 (1.52%)
[12/18 12:40:45    205s] [0.65 - 0.70]: 2 (1.52%)
[12/18 12:40:45    205s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:40:45    205s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:40:45    205s] [0.50 - 0.55]: 1 (0.76%)
[12/18 12:40:45    205s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:40:45    205s] [0.40 - 0.45]: 1 (0.76%)
[12/18 12:40:45    205s] [0.35 - 0.40]: 1 (0.76%)
[12/18 12:40:45    205s] [0.30 - 0.35]: 3 (2.27%)
[12/18 12:40:45    205s] [0.25 - 0.30]: 1 (0.76%)
[12/18 12:40:45    205s] [0.20 - 0.25]: 2 (1.52%)
[12/18 12:40:45    205s] [0.15 - 0.20]: 2 (1.52%)
[12/18 12:40:45    205s] [0.10 - 0.15]: 4 (3.03%)
[12/18 12:40:45    205s] [0.05 - 0.10]: 4 (3.03%)
[12/18 12:40:45    205s] [0.00 - 0.05]: 92 (69.70%)
[12/18 12:40:45    205s] Begin: Area Reclaim Optimization
[12/18 12:40:45    205s] *** AreaOpt #3 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:03:25.5/0:03:26.1 (1.0), mem = 1945.6M
[12/18 12:40:45    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1945.6M, EPOCH TIME: 1766050845.454689
[12/18 12:40:45    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1766050845.454801
[12/18 12:40:45    205s] Reclaim Optimization WNS Slack -1.639  TNS Slack -59.542 Density 101.27
[12/18 12:40:45    205s] +---------+---------+--------+--------+------------+--------+
[12/18 12:40:45    205s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:40:45    205s] +---------+---------+--------+--------+------------+--------+
[12/18 12:40:45    205s] |  101.27%|        -|  -1.639| -59.542|   0:00:00.0| 1945.6M|
[12/18 12:40:45    205s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:40:45    205s] |  101.27%|        0|  -1.639| -59.542|   0:00:00.0| 1945.6M|
[12/18 12:40:46    206s] |  101.08%|       45|  -1.606| -57.717|   0:00:01.0| 1945.6M|
[12/18 12:40:46    206s] |  101.08%|        0|  -1.606| -57.717|   0:00:00.0| 1945.6M|
[12/18 12:40:46    206s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:40:46    206s] +---------+---------+--------+--------+------------+--------+
[12/18 12:40:46    206s] Reclaim Optimization End WNS Slack -1.606  TNS Slack -57.717 Density 101.08
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 43 **
[12/18 12:40:46    206s] --------------------------------------------------------------
[12/18 12:40:46    206s] |                                   | Total     | Sequential |
[12/18 12:40:46    206s] --------------------------------------------------------------
[12/18 12:40:46    206s] | Num insts resized                 |      43  |       0    |
[12/18 12:40:46    206s] | Num insts undone                  |       2  |       0    |
[12/18 12:40:46    206s] | Num insts Downsized               |      43  |       0    |
[12/18 12:40:46    206s] | Num insts Samesized               |       0  |       0    |
[12/18 12:40:46    206s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:40:46    206s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:40:46    206s] --------------------------------------------------------------
[12/18 12:40:46    206s] Bottom Preferred Layer:
[12/18 12:40:46    206s]     None
[12/18 12:40:46    206s] Via Pillar Rule:
[12/18 12:40:46    206s]     None
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] Number of times islegalLocAvaiable called = 112 skipped = 0, called in commitmove = 45, skipped in commitmove = 0
[12/18 12:40:46    206s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[12/18 12:40:46    206s] *** AreaOpt #3 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:26.5/0:03:27.1 (1.0), mem = 1945.6M
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] =============================================================================================
[12/18 12:40:46    206s]  Step TAT Report : AreaOpt #3 / WnsOpt #1 / place_opt_design #1                 21.35-s114_1
[12/18 12:40:46    206s] =============================================================================================
[12/18 12:40:46    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:40:46    206s] ---------------------------------------------------------------------------------------------
[12/18 12:40:46    206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:40:46    206s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:46    206s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:46    206s] [ OptimizationStep       ]      1   0:00:00.1  (   7.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:40:46    206s] [ OptSingleIteration     ]      3   0:00:00.0  (   4.7 % )     0:00:00.8 /  0:00:00.9    1.0
[12/18 12:40:46    206s] [ OptGetWeight           ]    288   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:40:46    206s] [ OptEval                ]    288   0:00:00.3  (  29.4 % )     0:00:00.3 /  0:00:00.3    0.9
[12/18 12:40:46    206s] [ OptCommit              ]    288   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.9
[12/18 12:40:46    206s] [ PostCommitDelayUpdate  ]    290   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.1
[12/18 12:40:46    206s] [ IncrDelayCalc          ]     94   0:00:00.2  (  23.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:40:46    206s] [ IncrTimingUpdate       ]     27   0:00:00.3  (  26.0 % )     0:00:00.3 /  0:00:00.2    0.9
[12/18 12:40:46    206s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:40:46    206s] ---------------------------------------------------------------------------------------------
[12/18 12:40:46    206s]  AreaOpt #3 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:40:46    206s] ---------------------------------------------------------------------------------------------
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1924.59M, totSessionCpu=0:03:27).
[12/18 12:40:46    206s] Placement Snapshot: Density distribution:
[12/18 12:40:46    206s] [1.00 -  +++]: 10 (7.58%)
[12/18 12:40:46    206s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:40:46    206s] [0.90 - 0.95]: 1 (0.76%)
[12/18 12:40:46    206s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:40:46    206s] [0.80 - 0.85]: 4 (3.03%)
[12/18 12:40:46    206s] [0.75 - 0.80]: 2 (1.52%)
[12/18 12:40:46    206s] [0.70 - 0.75]: 3 (2.27%)
[12/18 12:40:46    206s] [0.65 - 0.70]: 1 (0.76%)
[12/18 12:40:46    206s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:40:46    206s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:40:46    206s] [0.50 - 0.55]: 1 (0.76%)
[12/18 12:40:46    206s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:40:46    206s] [0.40 - 0.45]: 1 (0.76%)
[12/18 12:40:46    206s] [0.35 - 0.40]: 1 (0.76%)
[12/18 12:40:46    206s] [0.30 - 0.35]: 3 (2.27%)
[12/18 12:40:46    206s] [0.25 - 0.30]: 1 (0.76%)
[12/18 12:40:46    206s] [0.20 - 0.25]: 2 (1.52%)
[12/18 12:40:46    206s] [0.15 - 0.20]: 2 (1.52%)
[12/18 12:40:46    206s] [0.10 - 0.15]: 4 (3.03%)
[12/18 12:40:46    206s] [0.05 - 0.10]: 4 (3.03%)
[12/18 12:40:46    206s] [0.00 - 0.05]: 92 (69.70%)
[12/18 12:40:46    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.1
[12/18 12:40:46    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1924.6M, EPOCH TIME: 1766050846.420502
[12/18 12:40:46    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11113).
[12/18 12:40:46    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:46    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:46    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:46    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1924.6M, EPOCH TIME: 1766050846.440528
[12/18 12:40:46    206s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1924.6M, EPOCH TIME: 1766050846.441761
[12/18 12:40:46    206s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1924.6M, EPOCH TIME: 1766050846.441825
[12/18 12:40:46    206s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1924.6M, EPOCH TIME: 1766050846.447343
[12/18 12:40:46    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:46    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:46    206s] OPERPROF:       Starting CMU at level 4, MEM:1924.6M, EPOCH TIME: 1766050846.453360
[12/18 12:40:46    206s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1924.6M, EPOCH TIME: 1766050846.453986
[12/18 12:40:46    206s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1924.6M, EPOCH TIME: 1766050846.454789
[12/18 12:40:46    206s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1924.6M, EPOCH TIME: 1766050846.454828
[12/18 12:40:46    206s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1766050846.454863
[12/18 12:40:46    206s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1924.6M, EPOCH TIME: 1766050846.455925
[12/18 12:40:46    206s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1924.6M, EPOCH TIME: 1766050846.455955
[12/18 12:40:46    206s] TDRefine: refinePlace mode is spiral
[12/18 12:40:46    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.8
[12/18 12:40:46    206s] OPERPROF: Starting RefinePlace at level 1, MEM:1924.6M, EPOCH TIME: 1766050846.455999
[12/18 12:40:46    206s] *** Starting refinePlace (0:03:27 mem=1924.6M) ***
[12/18 12:40:46    206s] Total net bbox length = 3.150e+05 (1.991e+05 1.159e+05) (ext = 8.303e+04)
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:46    206s] **ERROR: (IMPSP-2002):	Density too high (101.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:40:46    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:40:46    206s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:40:46    206s] Type 'man IMPSP-5140' for more detail.
[12/18 12:40:46    206s] **WARN: (IMPSP-315):	Found 11113 instances insts with no PG Term connections.
[12/18 12:40:46    206s] Type 'man IMPSP-315' for more detail.
[12/18 12:40:46    206s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:40:46    206s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] Starting Small incrNP...
[12/18 12:40:46    206s] User Input Parameters:
[12/18 12:40:46    206s] - Congestion Driven    : Off
[12/18 12:40:46    206s] - Timing Driven        : Off
[12/18 12:40:46    206s] - Area-Violation Based : Off
[12/18 12:40:46    206s] - Start Rollback Level : -5
[12/18 12:40:46    206s] - Legalized            : On
[12/18 12:40:46    206s] - Window Based         : Off
[12/18 12:40:46    206s] - eDen incr mode       : Off
[12/18 12:40:46    206s] - Small incr mode      : On
[12/18 12:40:46    206s] 
[12/18 12:40:46    206s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1924.6M, EPOCH TIME: 1766050846.466869
[12/18 12:40:46    206s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1924.6M, EPOCH TIME: 1766050846.467983
[12/18 12:40:46    206s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1924.6M, EPOCH TIME: 1766050846.469598
[12/18 12:40:46    206s] default core: bins with density > 0.750 = 73.38 % ( 113 / 154 )
[12/18 12:40:46    206s] Density distribution unevenness ratio = 15.539%
[12/18 12:40:46    206s] Density distribution unevenness ratio (U70) = 15.539%
[12/18 12:40:46    206s] Density distribution unevenness ratio (U80) = 15.539%
[12/18 12:40:46    206s] Density distribution unevenness ratio (U90) = 15.539%
[12/18 12:40:46    206s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1924.6M, EPOCH TIME: 1766050846.469657
[12/18 12:40:46    206s] cost 1.503390, thresh 1.000000
[12/18 12:40:46    206s] OPERPROF:   Starting spMPad at level 2, MEM:1924.6M, EPOCH TIME: 1766050846.469748
[12/18 12:40:46    206s] OPERPROF:     Starting spContextMPad at level 3, MEM:1924.6M, EPOCH TIME: 1766050846.470117
[12/18 12:40:46    206s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1766050846.470150
[12/18 12:40:46    206s] MP Top (11113): mp=1.000. U=1.011.
[12/18 12:40:46    206s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1924.6M, EPOCH TIME: 1766050846.472108
[12/18 12:40:46    206s] MPU (11113) 1.011 -> 1.011
[12/18 12:40:46    206s] incrNP th 1.000, 0.100
[12/18 12:40:46    206s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:40:46    206s] No instances found in the vector
[12/18 12:40:46    206s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1924.6M, DRC: 0)
[12/18 12:40:46    206s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:40:46    206s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:40:46    206s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1924.6M, EPOCH TIME: 1766050846.474964
[12/18 12:40:46    206s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1924.6M, EPOCH TIME: 1766050846.475533
[12/18 12:40:46    206s] no activity file in design. spp won't run.
[12/18 12:40:46    206s] [spp] 0
[12/18 12:40:46    206s] [adp] 0:1:1:3
[12/18 12:40:46    206s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1924.6M, EPOCH TIME: 1766050846.477024
[12/18 12:40:46    206s] SP #FI/SF FL/PI 0/0 11113/0
[12/18 12:40:46    206s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:1924.6M, EPOCH TIME: 1766050846.478114
[12/18 12:40:46    206s] NP #FI/FS/SF FL/PI: 0/0/0 11113/0
[12/18 12:40:46    206s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:40:46    206s] OPERPROF:   Starting npPlace at level 2, MEM:1929.2M, EPOCH TIME: 1766050846.497972
[12/18 12:40:49    209s] GP RA stats: MHOnly 0 nrInst 11113 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:40:50    210s] OPERPROF:   Finished npPlace at level 2, CPU:3.660, REAL:3.647, MEM:1940.7M, EPOCH TIME: 1766050850.145217
[12/18 12:40:50    210s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1940.7M, EPOCH TIME: 1766050850.168657
[12/18 12:40:50    210s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1940.7M, EPOCH TIME: 1766050850.168752
[12/18 12:40:50    210s] 
[12/18 12:40:50    210s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1940.7M, EPOCH TIME: 1766050850.169611
[12/18 12:40:50    210s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1940.7M, EPOCH TIME: 1766050850.170694
[12/18 12:40:50    210s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1940.7M, EPOCH TIME: 1766050850.172230
[12/18 12:40:50    210s] default core: bins with density > 0.750 = 92.86 % ( 143 / 154 )
[12/18 12:40:50    210s] Density distribution unevenness ratio = 2.327%
[12/18 12:40:50    210s] Density distribution unevenness ratio (U70) = 2.327%
[12/18 12:40:50    210s] Density distribution unevenness ratio (U80) = 2.327%
[12/18 12:40:50    210s] Density distribution unevenness ratio (U90) = 2.327%
[12/18 12:40:50    210s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1940.7M, EPOCH TIME: 1766050850.172287
[12/18 12:40:50    210s] RPlace postIncrNP: Density = 1.503390 -> 1.183051.
[12/18 12:40:50    210s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:40:50    210s] [1.10+      ] :	 75 (48.70%) -> 6 (3.90%)
[12/18 12:40:50    210s] [1.05 - 1.10] :	 15 (9.74%) -> 27 (17.53%)
[12/18 12:40:50    210s] [1.00 - 1.05] :	 11 (7.14%) -> 58 (37.66%)
[12/18 12:40:50    210s] [0.95 - 1.00] :	 5 (3.25%) -> 39 (25.32%)
[12/18 12:40:50    210s] [0.90 - 0.95] :	 7 (4.55%) -> 16 (10.39%)
[12/18 12:40:50    210s] [0.85 - 0.90] :	 3 (1.95%) -> 4 (2.60%)
[12/18 12:40:50    210s] [0.80 - 0.85] :	 2 (1.30%) -> 1 (0.65%)
[12/18 12:40:50    210s] Move report: incrNP moves 11079 insts, mean move: 16.71 um, max move: 106.14 um 
[12/18 12:40:50    210s] 	Max move on inst (FE_RC_249_0): (341.32, 64.60) --> (243.34, 56.44)
[12/18 12:40:50    210s] Finished incrNP (cpu=0:00:03.7, real=0:00:04.0, mem=1940.7M)
[12/18 12:40:50    210s] End of Small incrNP (cpu=0:00:03.7, real=0:00:04.0)
[12/18 12:40:50    210s] Total net bbox length = 3.247e+05 (2.151e+05 1.096e+05) (ext = 8.324e+04)
[12/18 12:40:50    210s] Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1940.7MB
[12/18 12:40:50    210s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:04.0, mem=1940.7MB) @(0:03:27 - 0:03:30).
[12/18 12:40:50    210s] *** Finished refinePlace (0:03:30 mem=1940.7M) ***
[12/18 12:40:50    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.8
[12/18 12:40:50    210s] OPERPROF: Finished RefinePlace at level 1, CPU:3.730, REAL:3.720, MEM:1940.7M, EPOCH TIME: 1766050850.176169
[12/18 12:40:50    210s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1940.7M, EPOCH TIME: 1766050850.224589
[12/18 12:40:50    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:50    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:50    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:50    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:50    210s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1932.7M, EPOCH TIME: 1766050850.236892
[12/18 12:40:50    210s] *** maximum move = 0.00 um ***
[12/18 12:40:50    210s] *** Finished re-routing un-routed nets (1932.7M) ***
[12/18 12:40:51    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1932.7M, EPOCH TIME: 1766050851.527111
[12/18 12:40:51    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1932.7M, EPOCH TIME: 1766050851.532599
[12/18 12:40:51    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:51    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:40:51    211s] 
[12/18 12:40:51    211s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:40:51    211s] OPERPROF:     Starting CMU at level 3, MEM:1932.7M, EPOCH TIME: 1766050851.538502
[12/18 12:40:51    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1932.7M, EPOCH TIME: 1766050851.539062
[12/18 12:40:51    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1932.7M, EPOCH TIME: 1766050851.539848
[12/18 12:40:51    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1932.7M, EPOCH TIME: 1766050851.539884
[12/18 12:40:51    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1932.7M, EPOCH TIME: 1766050851.539918
[12/18 12:40:51    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1932.7M, EPOCH TIME: 1766050851.540977
[12/18 12:40:51    211s] 
[12/18 12:40:51    211s] *** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1932.7M) ***
[12/18 12:40:51    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.1
[12/18 12:40:51    211s] ** GigaOpt Optimizer WNS Slack -1.878 TNS Slack -70.980 Density 101.08
[12/18 12:40:51    211s] Skipped Place ECO bump recovery (WNS opt)
[12/18 12:40:51    211s] Optimizer WNS Pass 1
[12/18 12:40:51    211s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.225|  0.000|
|reg2reg   |-1.878|-70.980|
|HEPG      |-1.878|-70.980|
|All Paths |-1.878|-70.980|
+----------+------+-------+

[12/18 12:40:51    211s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1932.7M, EPOCH TIME: 1766050851.711900
[12/18 12:40:51    211s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1932.7M, EPOCH TIME: 1766050851.712004
[12/18 12:40:51    211s] Active Path Group: reg2reg  
[12/18 12:40:51    211s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:40:51    211s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:40:51    211s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:40:51    211s] |  -1.878|   -1.878| -70.980|  -70.980|  101.08%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[1]/D                          |
[12/18 12:40:52    212s] |  -1.652|   -1.652| -63.404|  -63.404|  101.08%|   0:00:01.0| 1955.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:52    212s] |  -1.620|   -1.620| -61.123|  -61.123|  101.08%|   0:00:00.0| 1955.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:54    214s] |  -1.596|   -1.596| -57.728|  -57.728|  101.08%|   0:00:02.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:40:59    219s] |  -1.562|   -1.562| -56.320|  -56.320|  101.11%|   0:00:05.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:40:59    219s] |  -1.547|   -1.547| -54.714|  -54.714|  101.12%|   0:00:00.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:00    220s] |  -1.508|   -1.508| -54.119|  -54.119|  101.13%|   0:00:01.0| 1973.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:00    220s] |  -1.486|   -1.486| -53.907|  -53.907|  101.14%|   0:00:00.0| 1954.9M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:05    225s] |  -1.471|   -1.471| -53.065|  -53.065|  101.19%|   0:00:05.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:08    228s] |  -1.468|   -1.468| -52.871|  -52.871|  101.20%|   0:00:03.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:11    231s] |  -1.450|   -1.450| -52.572|  -52.572|  101.23%|   0:00:03.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:17    237s] |  -1.449|   -1.449| -52.384|  -52.384|  101.24%|   0:00:06.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:24    244s] |  -1.449|   -1.449| -51.416|  -51.416|  101.30%|   0:00:07.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:26    246s] |  -1.449|   -1.449| -51.416|  -51.416|  101.34%|   0:00:02.0| 1974.0M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:26    246s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:26    246s] 
[12/18 12:41:26    246s] *** Finish Core Optimize Step (cpu=0:00:34.7 real=0:00:35.0 mem=1974.0M) ***
[12/18 12:41:26    246s] 
[12/18 12:41:26    246s] *** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:35.0 mem=1974.0M) ***
[12/18 12:41:26    246s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.225|  0.000|
|reg2reg   |-1.449|-51.416|
|HEPG      |-1.449|-51.416|
|All Paths |-1.449|-51.416|
+----------+------+-------+

[12/18 12:41:26    246s] ** GigaOpt Optimizer WNS Slack -1.449 TNS Slack -51.416 Density 101.34
[12/18 12:41:26    246s] Placement Snapshot: Density distribution:
[12/18 12:41:26    246s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:41:26    246s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:41:26    246s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:41:26    246s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:41:26    246s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:41:26    246s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:41:26    246s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:41:26    246s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:41:26    246s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:41:26    246s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:41:26    246s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:41:26    246s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:41:26    246s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:41:26    246s] [0.35 - 0.40]: 1 (0.76%)
[12/18 12:41:26    246s] [0.30 - 0.35]: 0 (0.00%)
[12/18 12:41:26    246s] [0.25 - 0.30]: 0 (0.00%)
[12/18 12:41:26    246s] [0.20 - 0.25]: 1 (0.76%)
[12/18 12:41:26    246s] [0.15 - 0.20]: 3 (2.27%)
[12/18 12:41:26    246s] [0.10 - 0.15]: 14 (10.61%)
[12/18 12:41:26    246s] [0.05 - 0.10]: 33 (25.00%)
[12/18 12:41:26    246s] [0.00 - 0.05]: 80 (60.61%)
[12/18 12:41:26    246s] Begin: Area Reclaim Optimization
[12/18 12:41:26    246s] *** AreaOpt #4 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:04:06.6/0:04:07.1 (1.0), mem = 1974.0M
[12/18 12:41:26    246s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1974.0M, EPOCH TIME: 1766050886.618357
[12/18 12:41:26    246s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1766050886.618506
[12/18 12:41:26    246s] Reclaim Optimization WNS Slack -1.449  TNS Slack -51.416 Density 101.34
[12/18 12:41:26    246s] +---------+---------+--------+--------+------------+--------+
[12/18 12:41:26    246s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:41:26    246s] +---------+---------+--------+--------+------------+--------+
[12/18 12:41:26    246s] |  101.34%|        -|  -1.449| -51.416|   0:00:00.0| 1974.0M|
[12/18 12:41:26    246s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:41:26    246s] |  101.34%|        0|  -1.449| -51.416|   0:00:00.0| 1974.0M|
[12/18 12:41:27    247s] |  101.25%|       22|  -1.449| -51.404|   0:00:01.0| 1974.0M|
[12/18 12:41:27    247s] |  101.25%|        0|  -1.449| -51.404|   0:00:00.0| 1974.0M|
[12/18 12:41:27    247s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:41:27    247s] +---------+---------+--------+--------+------------+--------+
[12/18 12:41:27    247s] Reclaim Optimization End WNS Slack -1.450  TNS Slack -51.404 Density 101.25
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 18 **
[12/18 12:41:27    247s] --------------------------------------------------------------
[12/18 12:41:27    247s] |                                   | Total     | Sequential |
[12/18 12:41:27    247s] --------------------------------------------------------------
[12/18 12:41:27    247s] | Num insts resized                 |      18  |       0    |
[12/18 12:41:27    247s] | Num insts undone                  |       4  |       0    |
[12/18 12:41:27    247s] | Num insts Downsized               |      18  |       0    |
[12/18 12:41:27    247s] | Num insts Samesized               |       0  |       0    |
[12/18 12:41:27    247s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:41:27    247s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:41:27    247s] --------------------------------------------------------------
[12/18 12:41:27    247s] Bottom Preferred Layer:
[12/18 12:41:27    247s] +-------------+------------+----------+
[12/18 12:41:27    247s] |    Layer    |   OPT_LA   |   Rule   |
[12/18 12:41:27    247s] +-------------+------------+----------+
[12/18 12:41:27    247s] | met3 (z=4)  |          2 | default  |
[12/18 12:41:27    247s] +-------------+------------+----------+
[12/18 12:41:27    247s] Via Pillar Rule:
[12/18 12:41:27    247s]     None
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] Number of times islegalLocAvaiable called = 47 skipped = 0, called in commitmove = 22, skipped in commitmove = 0
[12/18 12:41:27    247s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[12/18 12:41:27    247s] *** AreaOpt #4 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:07.5/0:04:08.0 (1.0), mem = 1974.0M
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] =============================================================================================
[12/18 12:41:27    247s]  Step TAT Report : AreaOpt #4 / WnsOpt #1 / place_opt_design #1                 21.35-s114_1
[12/18 12:41:27    247s] =============================================================================================
[12/18 12:41:27    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:41:27    247s] ---------------------------------------------------------------------------------------------
[12/18 12:41:27    247s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:41:27    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:41:27    247s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:41:27    247s] [ OptimizationStep       ]      1   0:00:00.1  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/18 12:41:27    247s] [ OptSingleIteration     ]      3   0:00:00.0  (   5.1 % )     0:00:00.7 /  0:00:00.6    1.0
[12/18 12:41:27    247s] [ OptGetWeight           ]    285   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:41:27    247s] [ OptEval                ]    285   0:00:00.3  (  28.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:41:27    247s] [ OptCommit              ]    285   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:41:27    247s] [ PostCommitDelayUpdate  ]    289   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:41:27    247s] [ IncrDelayCalc          ]     69   0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:41:27    247s] [ IncrTimingUpdate       ]     21   0:00:00.1  (  16.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:41:27    247s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:41:27    247s] ---------------------------------------------------------------------------------------------
[12/18 12:41:27    247s]  AreaOpt #4 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:41:27    247s] ---------------------------------------------------------------------------------------------
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1936.00M, totSessionCpu=0:04:08).
[12/18 12:41:27    247s] Placement Snapshot: Density distribution:
[12/18 12:41:27    247s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:41:27    247s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:41:27    247s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:41:27    247s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:41:27    247s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:41:27    247s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:41:27    247s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:41:27    247s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:41:27    247s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:41:27    247s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:41:27    247s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:41:27    247s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:41:27    247s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:41:27    247s] [0.35 - 0.40]: 1 (0.76%)
[12/18 12:41:27    247s] [0.30 - 0.35]: 0 (0.00%)
[12/18 12:41:27    247s] [0.25 - 0.30]: 0 (0.00%)
[12/18 12:41:27    247s] [0.20 - 0.25]: 1 (0.76%)
[12/18 12:41:27    247s] [0.15 - 0.20]: 3 (2.27%)
[12/18 12:41:27    247s] [0.10 - 0.15]: 14 (10.61%)
[12/18 12:41:27    247s] [0.05 - 0.10]: 33 (25.00%)
[12/18 12:41:27    247s] [0.00 - 0.05]: 80 (60.61%)
[12/18 12:41:27    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.2
[12/18 12:41:27    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1936.0M, EPOCH TIME: 1766050887.393221
[12/18 12:41:27    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11123).
[12/18 12:41:27    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:27    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:27    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:27    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1936.0M, EPOCH TIME: 1766050887.410050
[12/18 12:41:27    247s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1936.0M, EPOCH TIME: 1766050887.411230
[12/18 12:41:27    247s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1936.0M, EPOCH TIME: 1766050887.411291
[12/18 12:41:27    247s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1936.0M, EPOCH TIME: 1766050887.416752
[12/18 12:41:27    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:27    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:27    247s] OPERPROF:       Starting CMU at level 4, MEM:1936.0M, EPOCH TIME: 1766050887.422508
[12/18 12:41:27    247s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1936.0M, EPOCH TIME: 1766050887.423057
[12/18 12:41:27    247s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1936.0M, EPOCH TIME: 1766050887.423838
[12/18 12:41:27    247s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1936.0M, EPOCH TIME: 1766050887.423875
[12/18 12:41:27    247s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1766050887.423908
[12/18 12:41:27    247s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1936.0M, EPOCH TIME: 1766050887.424999
[12/18 12:41:27    247s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1936.0M, EPOCH TIME: 1766050887.425029
[12/18 12:41:27    247s] TDRefine: refinePlace mode is spiral
[12/18 12:41:27    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.9
[12/18 12:41:27    247s] OPERPROF: Starting RefinePlace at level 1, MEM:1936.0M, EPOCH TIME: 1766050887.425104
[12/18 12:41:27    247s] *** Starting refinePlace (0:04:08 mem=1936.0M) ***
[12/18 12:41:27    247s] Total net bbox length = 3.258e+05 (2.156e+05 1.102e+05) (ext = 8.324e+04)
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:27    247s] **ERROR: (IMPSP-2002):	Density too high (101.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:41:27    247s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:41:27    247s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:41:27    247s] Type 'man IMPSP-5140' for more detail.
[12/18 12:41:27    247s] **WARN: (IMPSP-315):	Found 11123 instances insts with no PG Term connections.
[12/18 12:41:27    247s] Type 'man IMPSP-315' for more detail.
[12/18 12:41:27    247s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:41:27    247s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] Starting Small incrNP...
[12/18 12:41:27    247s] User Input Parameters:
[12/18 12:41:27    247s] - Congestion Driven    : Off
[12/18 12:41:27    247s] - Timing Driven        : Off
[12/18 12:41:27    247s] - Area-Violation Based : Off
[12/18 12:41:27    247s] - Start Rollback Level : -5
[12/18 12:41:27    247s] - Legalized            : On
[12/18 12:41:27    247s] - Window Based         : Off
[12/18 12:41:27    247s] - eDen incr mode       : Off
[12/18 12:41:27    247s] - Small incr mode      : On
[12/18 12:41:27    247s] 
[12/18 12:41:27    247s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1936.0M, EPOCH TIME: 1766050887.436994
[12/18 12:41:27    247s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1936.0M, EPOCH TIME: 1766050887.438039
[12/18 12:41:27    247s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.001, MEM:1936.0M, EPOCH TIME: 1766050887.439522
[12/18 12:41:27    247s] default core: bins with density > 0.750 = 92.86 % ( 143 / 154 )
[12/18 12:41:27    247s] Density distribution unevenness ratio = 2.313%
[12/18 12:41:27    247s] Density distribution unevenness ratio (U70) = 2.313%
[12/18 12:41:27    247s] Density distribution unevenness ratio (U80) = 2.313%
[12/18 12:41:27    247s] Density distribution unevenness ratio (U90) = 2.313%
[12/18 12:41:27    247s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:1936.0M, EPOCH TIME: 1766050887.439580
[12/18 12:41:27    247s] cost 1.200000, thresh 1.000000
[12/18 12:41:27    247s] OPERPROF:   Starting spMPad at level 2, MEM:1936.0M, EPOCH TIME: 1766050887.439697
[12/18 12:41:27    247s] OPERPROF:     Starting spContextMPad at level 3, MEM:1936.0M, EPOCH TIME: 1766050887.440054
[12/18 12:41:27    247s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1766050887.440085
[12/18 12:41:27    247s] MP Top (11123): mp=1.000. U=1.012.
[12/18 12:41:27    247s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1936.0M, EPOCH TIME: 1766050887.442053
[12/18 12:41:27    247s] MPU (11123) 1.012 -> 1.012
[12/18 12:41:27    247s] incrNP th 1.000, 0.100
[12/18 12:41:27    247s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:41:27    247s] No instances found in the vector
[12/18 12:41:27    247s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1936.0M, DRC: 0)
[12/18 12:41:27    247s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:41:27    247s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:41:27    247s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1936.0M, EPOCH TIME: 1766050887.444975
[12/18 12:41:27    247s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1936.0M, EPOCH TIME: 1766050887.445538
[12/18 12:41:27    247s] no activity file in design. spp won't run.
[12/18 12:41:27    247s] [spp] 0
[12/18 12:41:27    247s] [adp] 0:1:1:3
[12/18 12:41:27    247s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1936.0M, EPOCH TIME: 1766050887.446939
[12/18 12:41:27    247s] SP #FI/SF FL/PI 0/0 11123/0
[12/18 12:41:27    247s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:1936.0M, EPOCH TIME: 1766050887.447983
[12/18 12:41:27    247s] NP #FI/FS/SF FL/PI: 0/0/0 11123/0
[12/18 12:41:27    247s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:41:27    247s] OPERPROF:   Starting npPlace at level 2, MEM:1939.5M, EPOCH TIME: 1766050887.467072
[12/18 12:41:29    249s] GP RA stats: MHOnly 0 nrInst 11123 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:41:30    250s] OPERPROF:   Finished npPlace at level 2, CPU:2.770, REAL:2.759, MEM:1950.1M, EPOCH TIME: 1766050890.226317
[12/18 12:41:30    250s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1950.1M, EPOCH TIME: 1766050890.246853
[12/18 12:41:30    250s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1950.1M, EPOCH TIME: 1766050890.246948
[12/18 12:41:30    250s] 
[12/18 12:41:30    250s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1950.1M, EPOCH TIME: 1766050890.247800
[12/18 12:41:30    250s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1950.1M, EPOCH TIME: 1766050890.248870
[12/18 12:41:30    250s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1950.1M, EPOCH TIME: 1766050890.250406
[12/18 12:41:30    250s] default core: bins with density > 0.750 = 90.26 % ( 139 / 154 )
[12/18 12:41:30    250s] Density distribution unevenness ratio = 2.237%
[12/18 12:41:30    250s] Density distribution unevenness ratio (U70) = 2.237%
[12/18 12:41:30    250s] Density distribution unevenness ratio (U80) = 2.237%
[12/18 12:41:30    250s] Density distribution unevenness ratio (U90) = 2.237%
[12/18 12:41:30    250s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1950.1M, EPOCH TIME: 1766050890.250462
[12/18 12:41:30    250s] RPlace postIncrNP: Density = 1.200000 -> 1.164407.
[12/18 12:41:30    250s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:41:30    250s] [1.10+      ] :	 7 (4.55%) -> 6 (3.90%)
[12/18 12:41:30    250s] [1.05 - 1.10] :	 28 (18.18%) -> 28 (18.18%)
[12/18 12:41:30    250s] [1.00 - 1.05] :	 58 (37.66%) -> 56 (36.36%)
[12/18 12:41:30    250s] [0.95 - 1.00] :	 39 (25.32%) -> 39 (25.32%)
[12/18 12:41:30    250s] [0.90 - 0.95] :	 14 (9.09%) -> 18 (11.69%)
[12/18 12:41:30    250s] [0.85 - 0.90] :	 4 (2.60%) -> 2 (1.30%)
[12/18 12:41:30    250s] [0.80 - 0.85] :	 2 (1.30%) -> 2 (1.30%)
[12/18 12:41:30    250s] Move report: incrNP moves 10597 insts, mean move: 4.62 um, max move: 74.88 um 
[12/18 12:41:30    250s] 	Max move on inst (FE_RC_358_0): (11.96, 124.44) --> (48.76, 86.36)
[12/18 12:41:30    250s] Finished incrNP (cpu=0:00:02.8, real=0:00:03.0, mem=1950.1M)
[12/18 12:41:30    250s] End of Small incrNP (cpu=0:00:02.8, real=0:00:03.0)
[12/18 12:41:30    250s] Total net bbox length = 3.244e+05 (2.150e+05 1.094e+05) (ext = 8.334e+04)
[12/18 12:41:30    250s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1950.1MB
[12/18 12:41:30    250s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=1950.1MB) @(0:04:08 - 0:04:10).
[12/18 12:41:30    250s] *** Finished refinePlace (0:04:10 mem=1950.1M) ***
[12/18 12:41:30    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.9
[12/18 12:41:30    250s] OPERPROF: Finished RefinePlace at level 1, CPU:2.830, REAL:2.829, MEM:1950.1M, EPOCH TIME: 1766050890.254350
[12/18 12:41:30    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1950.1M, EPOCH TIME: 1766050890.283632
[12/18 12:41:30    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1942.1M, EPOCH TIME: 1766050890.299682
[12/18 12:41:30    250s] *** maximum move = 0.00 um ***
[12/18 12:41:30    250s] *** Finished re-routing un-routed nets (1942.1M) ***
[12/18 12:41:30    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:1942.1M, EPOCH TIME: 1766050890.622421
[12/18 12:41:30    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1942.1M, EPOCH TIME: 1766050890.627939
[12/18 12:41:30    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:30    250s] 
[12/18 12:41:30    250s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:30    250s] OPERPROF:     Starting CMU at level 3, MEM:1942.1M, EPOCH TIME: 1766050890.633821
[12/18 12:41:30    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1942.1M, EPOCH TIME: 1766050890.634370
[12/18 12:41:30    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1942.1M, EPOCH TIME: 1766050890.635156
[12/18 12:41:30    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1942.1M, EPOCH TIME: 1766050890.635192
[12/18 12:41:30    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1942.1M, EPOCH TIME: 1766050890.635225
[12/18 12:41:30    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1942.1M, EPOCH TIME: 1766050890.636309
[12/18 12:41:30    250s] 
[12/18 12:41:30    250s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=1942.1M) ***
[12/18 12:41:30    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.2
[12/18 12:41:30    250s] ** GigaOpt Optimizer WNS Slack -1.469 TNS Slack -52.079 Density 101.25
[12/18 12:41:30    250s] Skipped Place ECO bump recovery (WNS opt)
[12/18 12:41:30    250s] Optimizer WNS Pass 2
[12/18 12:41:30    250s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.215|  0.000|
|reg2reg   |-1.469|-52.079|
|HEPG      |-1.469|-52.079|
|All Paths |-1.469|-52.079|
+----------+------+-------+

[12/18 12:41:30    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1942.1M, EPOCH TIME: 1766050890.772488
[12/18 12:41:30    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1942.1M, EPOCH TIME: 1766050890.772594
[12/18 12:41:30    250s] Active Path Group: reg2reg  
[12/18 12:41:30    251s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:30    251s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:41:30    251s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:30    251s] |  -1.469|   -1.469| -52.079|  -52.079|  101.25%|   0:00:00.0| 1942.1M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:41:33    253s] |  -1.441|   -1.441| -50.215|  -50.215|  101.26%|   0:00:03.0| 1961.1M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:39    259s] |  -1.427|   -1.427| -49.956|  -49.956|  101.26%|   0:00:06.0| 1942.1M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:41    261s] |  -1.406|   -1.406| -49.023|  -49.023|  101.26%|   0:00:02.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:44    264s] |  -1.388|   -1.388| -47.918|  -47.918|  101.31%|   0:00:03.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:45    265s] |  -1.381|   -1.381| -48.073|  -48.073|  101.32%|   0:00:01.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:47    267s] |  -1.381|   -1.381| -48.073|  -48.073|  101.35%|   0:00:02.0| 1980.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:41:47    267s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:47    267s] 
[12/18 12:41:47    267s] *** Finish Core Optimize Step (cpu=0:00:17.0 real=0:00:17.0 mem=1980.3M) ***
[12/18 12:41:47    267s] 
[12/18 12:41:47    267s] *** Finished Optimize Step Cumulative (cpu=0:00:17.0 real=0:00:17.0 mem=1980.3M) ***
[12/18 12:41:47    267s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.215|  0.000|
|reg2reg   |-1.381|-48.073|
|HEPG      |-1.381|-48.073|
|All Paths |-1.381|-48.073|
+----------+------+-------+

[12/18 12:41:47    267s] ** GigaOpt Optimizer WNS Slack -1.381 TNS Slack -48.073 Density 101.35
[12/18 12:41:47    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.3
[12/18 12:41:47    267s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1980.3M, EPOCH TIME: 1766050907.857924
[12/18 12:41:47    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11117).
[12/18 12:41:47    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:47    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:47    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:47    268s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1942.3M, EPOCH TIME: 1766050907.875203
[12/18 12:41:47    268s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1942.3M, EPOCH TIME: 1766050907.876488
[12/18 12:41:47    268s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1942.3M, EPOCH TIME: 1766050907.876551
[12/18 12:41:47    268s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1942.3M, EPOCH TIME: 1766050907.881992
[12/18 12:41:47    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:47    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:47    268s] 
[12/18 12:41:47    268s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:47    268s] OPERPROF:       Starting CMU at level 4, MEM:1942.3M, EPOCH TIME: 1766050907.887703
[12/18 12:41:47    268s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1942.3M, EPOCH TIME: 1766050907.888235
[12/18 12:41:47    268s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1942.3M, EPOCH TIME: 1766050907.889044
[12/18 12:41:47    268s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1942.3M, EPOCH TIME: 1766050907.889081
[12/18 12:41:47    268s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1942.3M, EPOCH TIME: 1766050907.889115
[12/18 12:41:47    268s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1942.3M, EPOCH TIME: 1766050907.890149
[12/18 12:41:47    268s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1942.3M, EPOCH TIME: 1766050907.890178
[12/18 12:41:47    268s] TDRefine: refinePlace mode is spiral
[12/18 12:41:47    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.10
[12/18 12:41:47    268s] OPERPROF: Starting RefinePlace at level 1, MEM:1942.3M, EPOCH TIME: 1766050907.890220
[12/18 12:41:47    268s] *** Starting refinePlace (0:04:28 mem=1942.3M) ***
[12/18 12:41:47    268s] Total net bbox length = 3.248e+05 (2.151e+05 1.097e+05) (ext = 8.335e+04)
[12/18 12:41:47    268s] 
[12/18 12:41:47    268s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:47    268s] **ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:41:47    268s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:41:47    268s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:41:47    268s] Type 'man IMPSP-5140' for more detail.
[12/18 12:41:47    268s] **WARN: (IMPSP-315):	Found 11117 instances insts with no PG Term connections.
[12/18 12:41:47    268s] Type 'man IMPSP-315' for more detail.
[12/18 12:41:47    268s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:41:47    268s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:41:47    268s] 
[12/18 12:41:47    268s] Starting Small incrNP...
[12/18 12:41:47    268s] User Input Parameters:
[12/18 12:41:47    268s] - Congestion Driven    : Off
[12/18 12:41:47    268s] - Timing Driven        : Off
[12/18 12:41:47    268s] - Area-Violation Based : Off
[12/18 12:41:47    268s] - Start Rollback Level : -5
[12/18 12:41:47    268s] - Legalized            : On
[12/18 12:41:47    268s] - Window Based         : Off
[12/18 12:41:47    268s] - eDen incr mode       : Off
[12/18 12:41:47    268s] - Small incr mode      : On
[12/18 12:41:47    268s] 
[12/18 12:41:47    268s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1942.3M, EPOCH TIME: 1766050907.901922
[12/18 12:41:47    268s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1942.3M, EPOCH TIME: 1766050907.902995
[12/18 12:41:47    268s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1942.3M, EPOCH TIME: 1766050907.904476
[12/18 12:41:47    268s] default core: bins with density > 0.750 = 90.91 % ( 140 / 154 )
[12/18 12:41:47    268s] Density distribution unevenness ratio = 2.236%
[12/18 12:41:47    268s] Density distribution unevenness ratio (U70) = 2.236%
[12/18 12:41:47    268s] Density distribution unevenness ratio (U80) = 2.236%
[12/18 12:41:47    268s] Density distribution unevenness ratio (U90) = 2.236%
[12/18 12:41:47    268s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:1942.3M, EPOCH TIME: 1766050907.904532
[12/18 12:41:47    268s] cost 1.171186, thresh 1.000000
[12/18 12:41:47    268s] OPERPROF:   Starting spMPad at level 2, MEM:1942.3M, EPOCH TIME: 1766050907.904622
[12/18 12:41:47    268s] OPERPROF:     Starting spContextMPad at level 3, MEM:1942.3M, EPOCH TIME: 1766050907.904987
[12/18 12:41:47    268s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1942.3M, EPOCH TIME: 1766050907.905018
[12/18 12:41:47    268s] MP Top (11117): mp=1.000. U=1.013.
[12/18 12:41:47    268s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1942.3M, EPOCH TIME: 1766050907.906932
[12/18 12:41:47    268s] MPU (11117) 1.013 -> 1.013
[12/18 12:41:47    268s] incrNP th 1.000, 0.100
[12/18 12:41:47    268s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:41:47    268s] No instances found in the vector
[12/18 12:41:47    268s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1942.3M, DRC: 0)
[12/18 12:41:47    268s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:41:47    268s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:41:47    268s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1942.3M, EPOCH TIME: 1766050907.909874
[12/18 12:41:47    268s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1942.3M, EPOCH TIME: 1766050907.910433
[12/18 12:41:47    268s] no activity file in design. spp won't run.
[12/18 12:41:47    268s] [spp] 0
[12/18 12:41:47    268s] [adp] 0:1:1:3
[12/18 12:41:47    268s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1942.3M, EPOCH TIME: 1766050907.911840
[12/18 12:41:47    268s] SP #FI/SF FL/PI 0/0 11117/0
[12/18 12:41:47    268s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:1942.3M, EPOCH TIME: 1766050907.912928
[12/18 12:41:47    268s] NP #FI/FS/SF FL/PI: 0/0/0 11117/0
[12/18 12:41:47    268s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:41:47    268s] OPERPROF:   Starting npPlace at level 2, MEM:1942.3M, EPOCH TIME: 1766050907.931611
[12/18 12:41:50    270s] GP RA stats: MHOnly 0 nrInst 11117 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:41:50    270s] OPERPROF:   Finished npPlace at level 2, CPU:2.560, REAL:2.547, MEM:1952.8M, EPOCH TIME: 1766050910.478413
[12/18 12:41:50    270s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1952.8M, EPOCH TIME: 1766050910.498715
[12/18 12:41:50    270s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1952.8M, EPOCH TIME: 1766050910.498814
[12/18 12:41:50    270s] 
[12/18 12:41:50    270s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1952.8M, EPOCH TIME: 1766050910.499667
[12/18 12:41:50    270s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1952.8M, EPOCH TIME: 1766050910.500755
[12/18 12:41:50    270s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1952.8M, EPOCH TIME: 1766050910.502252
[12/18 12:41:50    270s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:41:50    270s] Density distribution unevenness ratio = 2.325%
[12/18 12:41:50    270s] Density distribution unevenness ratio (U70) = 2.325%
[12/18 12:41:50    270s] Density distribution unevenness ratio (U80) = 2.325%
[12/18 12:41:50    270s] Density distribution unevenness ratio (U90) = 2.325%
[12/18 12:41:50    270s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1952.8M, EPOCH TIME: 1766050910.502310
[12/18 12:41:50    270s] RPlace postIncrNP: Density = 1.171186 -> 1.166102.
[12/18 12:41:50    270s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:41:50    270s] [1.10+      ] :	 6 (3.90%) -> 7 (4.55%)
[12/18 12:41:50    270s] [1.05 - 1.10] :	 29 (18.83%) -> 31 (20.13%)
[12/18 12:41:50    270s] [1.00 - 1.05] :	 57 (37.01%) -> 52 (33.77%)
[12/18 12:41:50    270s] [0.95 - 1.00] :	 38 (24.68%) -> 46 (29.87%)
[12/18 12:41:50    270s] [0.90 - 0.95] :	 17 (11.04%) -> 10 (6.49%)
[12/18 12:41:50    270s] [0.85 - 0.90] :	 2 (1.30%) -> 3 (1.95%)
[12/18 12:41:50    270s] [0.80 - 0.85] :	 2 (1.30%) -> 1 (0.65%)
[12/18 12:41:50    270s] Move report: incrNP moves 10434 insts, mean move: 3.56 um, max move: 57.86 um 
[12/18 12:41:50    270s] 	Max move on inst (FE_RC_368_0): (403.42, 178.84) --> (383.64, 140.76)
[12/18 12:41:50    270s] Finished incrNP (cpu=0:00:02.6, real=0:00:03.0, mem=1952.8M)
[12/18 12:41:50    270s] End of Small incrNP (cpu=0:00:02.6, real=0:00:03.0)
[12/18 12:41:50    270s] Total net bbox length = 3.242e+05 (2.148e+05 1.095e+05) (ext = 8.328e+04)
[12/18 12:41:50    270s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1952.8MB
[12/18 12:41:50    270s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=1952.8MB) @(0:04:28 - 0:04:31).
[12/18 12:41:50    270s] *** Finished refinePlace (0:04:31 mem=1952.8M) ***
[12/18 12:41:50    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.10
[12/18 12:41:50    270s] OPERPROF: Finished RefinePlace at level 1, CPU:2.630, REAL:2.616, MEM:1952.8M, EPOCH TIME: 1766050910.506367
[12/18 12:41:50    270s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1952.8M, EPOCH TIME: 1766050910.534398
[12/18 12:41:50    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1942.8M, EPOCH TIME: 1766050910.550606
[12/18 12:41:50    270s] *** maximum move = 0.00 um ***
[12/18 12:41:50    270s] *** Finished re-routing un-routed nets (1942.8M) ***
[12/18 12:41:50    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:1942.8M, EPOCH TIME: 1766050910.817070
[12/18 12:41:50    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1942.8M, EPOCH TIME: 1766050910.822602
[12/18 12:41:50    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:41:50    270s] 
[12/18 12:41:50    270s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:41:50    270s] OPERPROF:     Starting CMU at level 3, MEM:1942.8M, EPOCH TIME: 1766050910.828638
[12/18 12:41:50    270s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1942.8M, EPOCH TIME: 1766050910.829160
[12/18 12:41:50    270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1942.8M, EPOCH TIME: 1766050910.829974
[12/18 12:41:50    270s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1942.8M, EPOCH TIME: 1766050910.830011
[12/18 12:41:50    270s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1942.8M, EPOCH TIME: 1766050910.830046
[12/18 12:41:50    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1942.8M, EPOCH TIME: 1766050910.831103
[12/18 12:41:50    271s] 
[12/18 12:41:50    271s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1942.8M) ***
[12/18 12:41:50    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.3
[12/18 12:41:50    271s] ** GigaOpt Optimizer WNS Slack -1.373 TNS Slack -46.862 Density 101.35
[12/18 12:41:50    271s] Optimizer WNS Pass 3
[12/18 12:41:50    271s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.132|  0.000|
|reg2reg   |-1.373|-46.862|
|HEPG      |-1.373|-46.862|
|All Paths |-1.373|-46.862|
+----------+------+-------+

[12/18 12:41:50    271s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1942.8M, EPOCH TIME: 1766050910.968004
[12/18 12:41:50    271s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1942.8M, EPOCH TIME: 1766050910.968111
[12/18 12:41:51    271s] Active Path Group: reg2reg  
[12/18 12:41:51    271s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:51    271s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:41:51    271s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:41:51    271s] |  -1.373|   -1.373| -46.862|  -46.862|  101.35%|   0:00:00.0| 1942.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:42:01    281s] |  -1.373|   -1.373| -46.548|  -46.548|  101.34%|   0:00:10.0| 1981.0M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:42:01    281s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s] *** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:10.0 mem=1981.0M) ***
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s] *** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:10.0 mem=1981.0M) ***
[12/18 12:42:01    281s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.132|  0.000|
|reg2reg   |-1.373|-46.548|
|HEPG      |-1.373|-46.548|
|All Paths |-1.373|-46.548|
+----------+------+-------+

[12/18 12:42:01    281s] ** GigaOpt Optimizer WNS Slack -1.373 TNS Slack -46.548 Density 101.34
[12/18 12:42:01    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.4
[12/18 12:42:01    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1981.0M, EPOCH TIME: 1766050921.482142
[12/18 12:42:01    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11117).
[12/18 12:42:01    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:01    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:01    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:01    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1943.0M, EPOCH TIME: 1766050921.499817
[12/18 12:42:01    281s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1943.0M, EPOCH TIME: 1766050921.501052
[12/18 12:42:01    281s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1943.0M, EPOCH TIME: 1766050921.501117
[12/18 12:42:01    281s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1943.0M, EPOCH TIME: 1766050921.506547
[12/18 12:42:01    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:01    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:01    281s] OPERPROF:       Starting CMU at level 4, MEM:1943.0M, EPOCH TIME: 1766050921.512648
[12/18 12:42:01    281s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1943.0M, EPOCH TIME: 1766050921.513175
[12/18 12:42:01    281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1943.0M, EPOCH TIME: 1766050921.513996
[12/18 12:42:01    281s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1943.0M, EPOCH TIME: 1766050921.514033
[12/18 12:42:01    281s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1943.0M, EPOCH TIME: 1766050921.514067
[12/18 12:42:01    281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1943.0M, EPOCH TIME: 1766050921.515183
[12/18 12:42:01    281s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1943.0M, EPOCH TIME: 1766050921.515212
[12/18 12:42:01    281s] TDRefine: refinePlace mode is spiral
[12/18 12:42:01    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.11
[12/18 12:42:01    281s] OPERPROF: Starting RefinePlace at level 1, MEM:1943.0M, EPOCH TIME: 1766050921.515256
[12/18 12:42:01    281s] *** Starting refinePlace (0:04:42 mem=1943.0M) ***
[12/18 12:42:01    281s] Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.329e+04)
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:01    281s] **ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:42:01    281s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:42:01    281s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:42:01    281s] Type 'man IMPSP-5140' for more detail.
[12/18 12:42:01    281s] **WARN: (IMPSP-315):	Found 11117 instances insts with no PG Term connections.
[12/18 12:42:01    281s] Type 'man IMPSP-315' for more detail.
[12/18 12:42:01    281s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:01    281s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s] Starting Small incrNP...
[12/18 12:42:01    281s] User Input Parameters:
[12/18 12:42:01    281s] - Congestion Driven    : Off
[12/18 12:42:01    281s] - Timing Driven        : Off
[12/18 12:42:01    281s] - Area-Violation Based : Off
[12/18 12:42:01    281s] - Start Rollback Level : -5
[12/18 12:42:01    281s] - Legalized            : On
[12/18 12:42:01    281s] - Window Based         : Off
[12/18 12:42:01    281s] - eDen incr mode       : Off
[12/18 12:42:01    281s] - Small incr mode      : On
[12/18 12:42:01    281s] 
[12/18 12:42:01    281s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1943.0M, EPOCH TIME: 1766050921.527112
[12/18 12:42:01    281s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1943.0M, EPOCH TIME: 1766050921.528227
[12/18 12:42:01    281s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.001, MEM:1943.0M, EPOCH TIME: 1766050921.529719
[12/18 12:42:01    281s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:42:01    281s] Density distribution unevenness ratio = 2.323%
[12/18 12:42:01    281s] Density distribution unevenness ratio (U70) = 2.323%
[12/18 12:42:01    281s] Density distribution unevenness ratio (U80) = 2.323%
[12/18 12:42:01    281s] Density distribution unevenness ratio (U90) = 2.323%
[12/18 12:42:01    281s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:1943.0M, EPOCH TIME: 1766050921.529776
[12/18 12:42:01    281s] cost 1.166102, thresh 1.000000
[12/18 12:42:01    281s] OPERPROF:   Starting spMPad at level 2, MEM:1943.0M, EPOCH TIME: 1766050921.529864
[12/18 12:42:01    281s] OPERPROF:     Starting spContextMPad at level 3, MEM:1943.0M, EPOCH TIME: 1766050921.530233
[12/18 12:42:01    281s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1943.0M, EPOCH TIME: 1766050921.530265
[12/18 12:42:01    281s] MP Top (11117): mp=1.000. U=1.013.
[12/18 12:42:01    281s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1943.0M, EPOCH TIME: 1766050921.532186
[12/18 12:42:01    281s] MPU (11117) 1.013 -> 1.013
[12/18 12:42:01    281s] incrNP th 1.000, 0.100
[12/18 12:42:01    281s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:42:01    281s] No instances found in the vector
[12/18 12:42:01    281s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1943.0M, DRC: 0)
[12/18 12:42:01    281s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:42:01    281s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:42:01    281s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1943.0M, EPOCH TIME: 1766050921.534982
[12/18 12:42:01    281s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1943.0M, EPOCH TIME: 1766050921.535575
[12/18 12:42:01    281s] no activity file in design. spp won't run.
[12/18 12:42:01    281s] [spp] 0
[12/18 12:42:01    281s] [adp] 0:1:1:3
[12/18 12:42:01    281s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1943.0M, EPOCH TIME: 1766050921.536930
[12/18 12:42:01    281s] SP #FI/SF FL/PI 0/0 11117/0
[12/18 12:42:01    281s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:1943.0M, EPOCH TIME: 1766050921.537971
[12/18 12:42:01    281s] NP #FI/FS/SF FL/PI: 0/0/0 11117/0
[12/18 12:42:01    281s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:42:01    281s] OPERPROF:   Starting npPlace at level 2, MEM:1943.0M, EPOCH TIME: 1766050921.557399
[12/18 12:42:03    283s] GP RA stats: MHOnly 0 nrInst 11117 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:42:04    284s] OPERPROF:   Finished npPlace at level 2, CPU:2.630, REAL:2.619, MEM:1954.5M, EPOCH TIME: 1766050924.176118
[12/18 12:42:04    284s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1954.5M, EPOCH TIME: 1766050924.196458
[12/18 12:42:04    284s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1954.5M, EPOCH TIME: 1766050924.196559
[12/18 12:42:04    284s] 
[12/18 12:42:04    284s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1954.5M, EPOCH TIME: 1766050924.197421
[12/18 12:42:04    284s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1954.5M, EPOCH TIME: 1766050924.198504
[12/18 12:42:04    284s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1954.5M, EPOCH TIME: 1766050924.200035
[12/18 12:42:04    284s] default core: bins with density > 0.750 = 92.86 % ( 143 / 154 )
[12/18 12:42:04    284s] Density distribution unevenness ratio = 2.363%
[12/18 12:42:04    284s] Density distribution unevenness ratio (U70) = 2.363%
[12/18 12:42:04    284s] Density distribution unevenness ratio (U80) = 2.363%
[12/18 12:42:04    284s] Density distribution unevenness ratio (U90) = 2.363%
[12/18 12:42:04    284s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1954.5M, EPOCH TIME: 1766050924.200096
[12/18 12:42:04    284s] RPlace postIncrNP: Density = 1.166102 -> 1.194915.
[12/18 12:42:04    284s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:42:04    284s] [1.10+      ] :	 7 (4.55%) -> 7 (4.55%)
[12/18 12:42:04    284s] [1.05 - 1.10] :	 31 (20.13%) -> 30 (19.48%)
[12/18 12:42:04    284s] [1.00 - 1.05] :	 52 (33.77%) -> 59 (38.31%)
[12/18 12:42:04    284s] [0.95 - 1.00] :	 46 (29.87%) -> 34 (22.08%)
[12/18 12:42:04    284s] [0.90 - 0.95] :	 10 (6.49%) -> 17 (11.04%)
[12/18 12:42:04    284s] [0.85 - 0.90] :	 3 (1.95%) -> 1 (0.65%)
[12/18 12:42:04    284s] [0.80 - 0.85] :	 1 (0.65%) -> 2 (1.30%)
[12/18 12:42:04    284s] Move report: incrNP moves 10328 insts, mean move: 3.58 um, max move: 29.74 um 
[12/18 12:42:04    284s] 	Max move on inst (regfile_inst_registers_reg[20][28]): (65.78, 102.68) --> (84.64, 113.56)
[12/18 12:42:04    284s] Finished incrNP (cpu=0:00:02.7, real=0:00:03.0, mem=1954.5M)
[12/18 12:42:04    284s] End of Small incrNP (cpu=0:00:02.7, real=0:00:03.0)
[12/18 12:42:04    284s] Total net bbox length = 3.243e+05 (2.150e+05 1.093e+05) (ext = 8.336e+04)
[12/18 12:42:04    284s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1954.5MB
[12/18 12:42:04    284s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=1954.5MB) @(0:04:42 - 0:04:44).
[12/18 12:42:04    284s] *** Finished refinePlace (0:04:44 mem=1954.5M) ***
[12/18 12:42:04    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.11
[12/18 12:42:04    284s] OPERPROF: Finished RefinePlace at level 1, CPU:2.690, REAL:2.689, MEM:1954.5M, EPOCH TIME: 1766050924.203941
[12/18 12:42:04    284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1954.5M, EPOCH TIME: 1766050924.232043
[12/18 12:42:04    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1943.5M, EPOCH TIME: 1766050924.247896
[12/18 12:42:04    284s] *** maximum move = 0.00 um ***
[12/18 12:42:04    284s] *** Finished re-routing un-routed nets (1943.5M) ***
[12/18 12:42:04    284s] OPERPROF: Starting DPlace-Init at level 1, MEM:1943.5M, EPOCH TIME: 1766050924.440364
[12/18 12:42:04    284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1943.5M, EPOCH TIME: 1766050924.446064
[12/18 12:42:04    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:04    284s] 
[12/18 12:42:04    284s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:04    284s] OPERPROF:     Starting CMU at level 3, MEM:1943.5M, EPOCH TIME: 1766050924.451965
[12/18 12:42:04    284s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1943.5M, EPOCH TIME: 1766050924.452498
[12/18 12:42:04    284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1943.5M, EPOCH TIME: 1766050924.453298
[12/18 12:42:04    284s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1943.5M, EPOCH TIME: 1766050924.453335
[12/18 12:42:04    284s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1943.5M, EPOCH TIME: 1766050924.453371
[12/18 12:42:04    284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1943.5M, EPOCH TIME: 1766050924.454444
[12/18 12:42:04    284s] 
[12/18 12:42:04    284s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1943.5M) ***
[12/18 12:42:04    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.4
[12/18 12:42:04    284s] ** GigaOpt Optimizer WNS Slack -1.386 TNS Slack -46.596 Density 101.34
[12/18 12:42:04    284s] Skipped Place ECO bump recovery (WNS opt)
[12/18 12:42:04    284s] Optimizer WNS Pass 4
[12/18 12:42:04    284s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.122|  0.000|
|reg2reg   |-1.386|-46.596|
|HEPG      |-1.386|-46.596|
|All Paths |-1.386|-46.596|
+----------+------+-------+

[12/18 12:42:04    284s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1943.5M, EPOCH TIME: 1766050924.579985
[12/18 12:42:04    284s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1943.5M, EPOCH TIME: 1766050924.580092
[12/18 12:42:04    284s] Active Path Group: reg2reg  
[12/18 12:42:04    284s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:04    284s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:42:04    284s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:04    284s] |  -1.386|   -1.386| -46.596|  -46.596|  101.34%|   0:00:00.0| 1943.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:17    297s] Starting generalSmallTnsOpt
[12/18 12:42:17    297s] Ending generalSmallTnsOpt End
[12/18 12:42:17    297s] Analyzing useful skew in preCTS mode ...
[12/18 12:42:17    297s] The view delay ratios are: (SINGLE_VIEW 1)
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[21]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[20]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[18]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[15]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[24]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[16]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[19]/CLK
[12/18 12:42:17    297s] skewClock is  advancing: -300ps, instruction_reg[23]/CLK
[12/18 12:42:17    297s] Finish useful skew analysis
[12/18 12:42:17    297s] |  -1.256|   -1.256| -39.250|  -39.250|  101.36%|   0:00:13.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:17    298s] |  -1.243|   -1.243| -38.822|  -38.822|  101.36%|   0:00:00.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:18    298s] |  -1.226|   -1.226| -38.228|  -38.228|  101.38%|   0:00:01.0| 1963.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:20    300s] Starting generalSmallTnsOpt
[12/18 12:42:20    300s] Ending generalSmallTnsOpt End
[12/18 12:42:20    300s] Analyzing useful skew in preCTS mode ...
[12/18 12:42:20    300s] skewClock is  advancing: -300ps, instruction_reg[14]/CLK
[12/18 12:42:20    300s] skewClock is  advancing: -300ps, instruction_reg[22]/CLK
[12/18 12:42:20    300s] skewClock is  advancing: -300ps, instruction_reg[17]/CLK
[12/18 12:42:20    300s] Finish useful skew analysis
[12/18 12:42:24    304s] |  -1.086|   -1.086| -32.189|  -32.189|  101.37%|   0:00:06.0| 1982.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:24    305s] Starting generalSmallTnsOpt
[12/18 12:42:24    305s] Ending generalSmallTnsOpt End
[12/18 12:42:24    305s] Analyzing useful skew in preCTS mode ...
[12/18 12:42:24    305s] skewClock is  advancing: -300ps, instruction_reg[6]/CLK
[12/18 12:42:24    305s] Finish useful skew analysis
[12/18 12:42:24    305s] |  -1.086|   -1.086| -32.189|  -32.189|  101.38%|   0:00:00.0| 1982.8M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:24    305s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s] *** Finish Core Optimize Step (cpu=0:00:20.3 real=0:00:20.0 mem=1982.8M) ***
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s] *** Finished Optimize Step Cumulative (cpu=0:00:20.3 real=0:00:20.0 mem=1982.8M) ***
[12/18 12:42:24    305s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.122|  0.000|
|reg2reg   |-1.086|-32.189|
|HEPG      |-1.086|-32.189|
|All Paths |-1.086|-32.189|
+----------+------+-------+

[12/18 12:42:24    305s] ** GigaOpt Optimizer WNS Slack -1.086 TNS Slack -32.189 Density 101.38
[12/18 12:42:24    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.5
[12/18 12:42:24    305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1982.8M, EPOCH TIME: 1766050944.932707
[12/18 12:42:24    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11120).
[12/18 12:42:24    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:24    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:24    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:24    305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1943.8M, EPOCH TIME: 1766050944.949528
[12/18 12:42:24    305s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1943.8M, EPOCH TIME: 1766050944.950750
[12/18 12:42:24    305s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1943.8M, EPOCH TIME: 1766050944.950813
[12/18 12:42:24    305s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1943.8M, EPOCH TIME: 1766050944.956038
[12/18 12:42:24    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:24    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:24    305s] OPERPROF:       Starting CMU at level 4, MEM:1943.8M, EPOCH TIME: 1766050944.961970
[12/18 12:42:24    305s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1943.8M, EPOCH TIME: 1766050944.962513
[12/18 12:42:24    305s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1943.8M, EPOCH TIME: 1766050944.963306
[12/18 12:42:24    305s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1943.8M, EPOCH TIME: 1766050944.963343
[12/18 12:42:24    305s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1943.8M, EPOCH TIME: 1766050944.963377
[12/18 12:42:24    305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1943.8M, EPOCH TIME: 1766050944.964445
[12/18 12:42:24    305s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1943.8M, EPOCH TIME: 1766050944.964474
[12/18 12:42:24    305s] TDRefine: refinePlace mode is spiral
[12/18 12:42:24    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.12
[12/18 12:42:24    305s] OPERPROF: Starting RefinePlace at level 1, MEM:1943.8M, EPOCH TIME: 1766050944.964517
[12/18 12:42:24    305s] *** Starting refinePlace (0:05:05 mem=1943.8M) ***
[12/18 12:42:24    305s] Total net bbox length = 3.245e+05 (2.151e+05 1.094e+05) (ext = 8.336e+04)
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:24    305s] **ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:42:24    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:42:24    305s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:42:24    305s] Type 'man IMPSP-5140' for more detail.
[12/18 12:42:24    305s] **WARN: (IMPSP-315):	Found 11120 instances insts with no PG Term connections.
[12/18 12:42:24    305s] Type 'man IMPSP-315' for more detail.
[12/18 12:42:24    305s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:24    305s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s] Starting Small incrNP...
[12/18 12:42:24    305s] User Input Parameters:
[12/18 12:42:24    305s] - Congestion Driven    : Off
[12/18 12:42:24    305s] - Timing Driven        : Off
[12/18 12:42:24    305s] - Area-Violation Based : Off
[12/18 12:42:24    305s] - Start Rollback Level : -5
[12/18 12:42:24    305s] - Legalized            : On
[12/18 12:42:24    305s] - Window Based         : Off
[12/18 12:42:24    305s] - eDen incr mode       : Off
[12/18 12:42:24    305s] - Small incr mode      : On
[12/18 12:42:24    305s] 
[12/18 12:42:24    305s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1943.8M, EPOCH TIME: 1766050944.976166
[12/18 12:42:24    305s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1943.8M, EPOCH TIME: 1766050944.977273
[12/18 12:42:24    305s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1943.8M, EPOCH TIME: 1766050944.978772
[12/18 12:42:24    305s] default core: bins with density > 0.750 = 92.86 % ( 143 / 154 )
[12/18 12:42:24    305s] Density distribution unevenness ratio = 2.377%
[12/18 12:42:24    305s] Density distribution unevenness ratio (U70) = 2.377%
[12/18 12:42:24    305s] Density distribution unevenness ratio (U80) = 2.377%
[12/18 12:42:24    305s] Density distribution unevenness ratio (U90) = 2.377%
[12/18 12:42:24    305s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:1943.8M, EPOCH TIME: 1766050944.978830
[12/18 12:42:24    305s] cost 1.194915, thresh 1.000000
[12/18 12:42:24    305s] OPERPROF:   Starting spMPad at level 2, MEM:1943.8M, EPOCH TIME: 1766050944.978919
[12/18 12:42:24    305s] OPERPROF:     Starting spContextMPad at level 3, MEM:1943.8M, EPOCH TIME: 1766050944.979289
[12/18 12:42:24    305s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1943.8M, EPOCH TIME: 1766050944.979321
[12/18 12:42:24    305s] MP Top (11120): mp=1.000. U=1.014.
[12/18 12:42:24    305s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1943.8M, EPOCH TIME: 1766050944.981246
[12/18 12:42:24    305s] MPU (11120) 1.014 -> 1.014
[12/18 12:42:24    305s] incrNP th 1.000, 0.100
[12/18 12:42:24    305s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:42:24    305s] No instances found in the vector
[12/18 12:42:24    305s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1943.8M, DRC: 0)
[12/18 12:42:24    305s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:42:24    305s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:42:24    305s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1943.8M, EPOCH TIME: 1766050944.984044
[12/18 12:42:24    305s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1943.8M, EPOCH TIME: 1766050944.984611
[12/18 12:42:24    305s] no activity file in design. spp won't run.
[12/18 12:42:24    305s] [spp] 0
[12/18 12:42:24    305s] [adp] 0:1:1:3
[12/18 12:42:24    305s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1943.8M, EPOCH TIME: 1766050944.985991
[12/18 12:42:24    305s] SP #FI/SF FL/PI 0/0 11120/0
[12/18 12:42:24    305s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:1943.8M, EPOCH TIME: 1766050944.987049
[12/18 12:42:24    305s] NP #FI/FS/SF FL/PI: 0/0/0 11120/0
[12/18 12:42:25    305s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:42:25    305s] OPERPROF:   Starting npPlace at level 2, MEM:1946.9M, EPOCH TIME: 1766050945.006451
[12/18 12:42:27    307s] GP RA stats: MHOnly 0 nrInst 11120 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:42:27    307s] OPERPROF:   Finished npPlace at level 2, CPU:2.450, REAL:2.441, MEM:1957.4M, EPOCH TIME: 1766050947.447111
[12/18 12:42:27    307s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1957.4M, EPOCH TIME: 1766050947.467839
[12/18 12:42:27    307s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1957.4M, EPOCH TIME: 1766050947.467954
[12/18 12:42:27    307s] 
[12/18 12:42:27    307s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1957.4M, EPOCH TIME: 1766050947.468779
[12/18 12:42:27    307s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1957.4M, EPOCH TIME: 1766050947.469855
[12/18 12:42:27    307s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1957.4M, EPOCH TIME: 1766050947.471403
[12/18 12:42:27    307s] default core: bins with density > 0.750 = 90.91 % ( 140 / 154 )
[12/18 12:42:27    307s] Density distribution unevenness ratio = 2.292%
[12/18 12:42:27    307s] Density distribution unevenness ratio (U70) = 2.292%
[12/18 12:42:27    307s] Density distribution unevenness ratio (U80) = 2.292%
[12/18 12:42:27    307s] Density distribution unevenness ratio (U90) = 2.292%
[12/18 12:42:27    307s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1957.4M, EPOCH TIME: 1766050947.471462
[12/18 12:42:27    307s] RPlace postIncrNP: Density = 1.194915 -> 1.145763.
[12/18 12:42:27    307s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:42:27    307s] [1.10+      ] :	 6 (3.90%) -> 6 (3.90%)
[12/18 12:42:27    307s] [1.05 - 1.10] :	 33 (21.43%) -> 36 (23.38%)
[12/18 12:42:27    307s] [1.00 - 1.05] :	 57 (37.01%) -> 52 (33.77%)
[12/18 12:42:27    307s] [0.95 - 1.00] :	 34 (22.08%) -> 39 (25.32%)
[12/18 12:42:27    307s] [0.90 - 0.95] :	 17 (11.04%) -> 11 (7.14%)
[12/18 12:42:27    307s] [0.85 - 0.90] :	 1 (0.65%) -> 5 (3.25%)
[12/18 12:42:27    307s] [0.80 - 0.85] :	 2 (1.30%) -> 2 (1.30%)
[12/18 12:42:27    307s] Move report: incrNP moves 10274 insts, mean move: 3.22 um, max move: 66.20 um 
[12/18 12:42:27    307s] 	Max move on inst (FE_RC_410_0): (135.24, 83.64) --> (71.76, 80.92)
[12/18 12:42:27    307s] Finished incrNP (cpu=0:00:02.5, real=0:00:03.0, mem=1957.4M)
[12/18 12:42:27    307s] End of Small incrNP (cpu=0:00:02.5, real=0:00:03.0)
[12/18 12:42:27    307s] Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.324e+04)
[12/18 12:42:27    307s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1957.4MB
[12/18 12:42:27    307s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=1957.4MB) @(0:05:05 - 0:05:08).
[12/18 12:42:27    307s] *** Finished refinePlace (0:05:08 mem=1957.4M) ***
[12/18 12:42:27    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.12
[12/18 12:42:27    307s] OPERPROF: Finished RefinePlace at level 1, CPU:2.520, REAL:2.511, MEM:1957.4M, EPOCH TIME: 1766050947.475403
[12/18 12:42:27    307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1957.4M, EPOCH TIME: 1766050947.502964
[12/18 12:42:27    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1944.4M, EPOCH TIME: 1766050947.519251
[12/18 12:42:27    307s] *** maximum move = 0.00 um ***
[12/18 12:42:27    307s] *** Finished re-routing un-routed nets (1944.4M) ***
[12/18 12:42:27    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.4M, EPOCH TIME: 1766050947.629926
[12/18 12:42:27    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.4M, EPOCH TIME: 1766050947.635530
[12/18 12:42:27    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:27    307s] 
[12/18 12:42:27    307s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:27    307s] OPERPROF:     Starting CMU at level 3, MEM:1944.4M, EPOCH TIME: 1766050947.641403
[12/18 12:42:27    307s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1944.4M, EPOCH TIME: 1766050947.641938
[12/18 12:42:27    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1944.4M, EPOCH TIME: 1766050947.642752
[12/18 12:42:27    307s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1944.4M, EPOCH TIME: 1766050947.642790
[12/18 12:42:27    307s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1944.4M, EPOCH TIME: 1766050947.642825
[12/18 12:42:27    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1944.4M, EPOCH TIME: 1766050947.643891
[12/18 12:42:27    307s] 
[12/18 12:42:27    307s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1944.4M) ***
[12/18 12:42:27    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.5
[12/18 12:42:27    307s] ** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -32.069 Density 101.38
[12/18 12:42:27    307s] Optimizer WNS Pass 5
[12/18 12:42:27    307s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.083|-32.069|
|HEPG      |-1.083|-32.069|
|All Paths |-1.083|-32.069|
+----------+------+-------+

[12/18 12:42:27    307s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1944.4M, EPOCH TIME: 1766050947.745624
[12/18 12:42:27    307s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1944.4M, EPOCH TIME: 1766050947.745733
[12/18 12:42:27    307s] Active Path Group: reg2reg  
[12/18 12:42:27    308s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:27    308s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:42:27    308s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:27    308s] |  -1.083|   -1.083| -32.069|  -32.069|  101.38%|   0:00:00.0| 1944.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:37    317s] Starting generalSmallTnsOpt
[12/18 12:42:37    317s] Ending generalSmallTnsOpt End
[12/18 12:42:37    317s] Analyzing useful skew in preCTS mode ...
[12/18 12:42:37    317s] skewClock did not found any end points to delay or to advance
[12/18 12:42:37    317s] skewClock did not found any end points to delay or to advance
[12/18 12:42:37    317s] skewClock did not found any end points to delay or to advance
[12/18 12:42:37    318s] skewClock did not found any end points to delay or to advance
[12/18 12:42:37    318s] Finish useful skew analysis
[12/18 12:42:37    318s] |  -1.083|   -1.083| -32.069|  -32.069|  101.38%|   0:00:10.0| 1978.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:42:37    318s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s] *** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=1978.5M) ***
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s] *** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:10.0 mem=1978.5M) ***
[12/18 12:42:37    318s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.083|-32.069|
|HEPG      |-1.083|-32.069|
|All Paths |-1.083|-32.069|
+----------+------+-------+

[12/18 12:42:37    318s] ** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -32.069 Density 101.38
[12/18 12:42:37    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.6
[12/18 12:42:37    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1978.5M, EPOCH TIME: 1766050957.871987
[12/18 12:42:37    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11120).
[12/18 12:42:37    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:37    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:37    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:37    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1944.5M, EPOCH TIME: 1766050957.888280
[12/18 12:42:37    318s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1944.5M, EPOCH TIME: 1766050957.889459
[12/18 12:42:37    318s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1944.5M, EPOCH TIME: 1766050957.889521
[12/18 12:42:37    318s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1944.5M, EPOCH TIME: 1766050957.894923
[12/18 12:42:37    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:37    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:37    318s] OPERPROF:       Starting CMU at level 4, MEM:1944.5M, EPOCH TIME: 1766050957.900823
[12/18 12:42:37    318s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1944.5M, EPOCH TIME: 1766050957.901345
[12/18 12:42:37    318s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1944.5M, EPOCH TIME: 1766050957.902131
[12/18 12:42:37    318s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1944.5M, EPOCH TIME: 1766050957.902166
[12/18 12:42:37    318s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1944.5M, EPOCH TIME: 1766050957.902200
[12/18 12:42:37    318s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1944.5M, EPOCH TIME: 1766050957.903269
[12/18 12:42:37    318s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1944.5M, EPOCH TIME: 1766050957.903299
[12/18 12:42:37    318s] TDRefine: refinePlace mode is spiral
[12/18 12:42:37    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.13
[12/18 12:42:37    318s] OPERPROF: Starting RefinePlace at level 1, MEM:1944.5M, EPOCH TIME: 1766050957.903341
[12/18 12:42:37    318s] *** Starting refinePlace (0:05:18 mem=1944.5M) ***
[12/18 12:42:37    318s] Total net bbox length = 3.243e+05 (2.148e+05 1.095e+05) (ext = 8.324e+04)
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:37    318s] **ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:42:37    318s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:42:37    318s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:42:37    318s] Type 'man IMPSP-5140' for more detail.
[12/18 12:42:37    318s] **WARN: (IMPSP-315):	Found 11120 instances insts with no PG Term connections.
[12/18 12:42:37    318s] Type 'man IMPSP-315' for more detail.
[12/18 12:42:37    318s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:37    318s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s] Starting Small incrNP...
[12/18 12:42:37    318s] User Input Parameters:
[12/18 12:42:37    318s] - Congestion Driven    : Off
[12/18 12:42:37    318s] - Timing Driven        : Off
[12/18 12:42:37    318s] - Area-Violation Based : Off
[12/18 12:42:37    318s] - Start Rollback Level : -5
[12/18 12:42:37    318s] - Legalized            : On
[12/18 12:42:37    318s] - Window Based         : Off
[12/18 12:42:37    318s] - eDen incr mode       : Off
[12/18 12:42:37    318s] - Small incr mode      : On
[12/18 12:42:37    318s] 
[12/18 12:42:37    318s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1944.5M, EPOCH TIME: 1766050957.914833
[12/18 12:42:37    318s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1944.5M, EPOCH TIME: 1766050957.915926
[12/18 12:42:37    318s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1944.5M, EPOCH TIME: 1766050957.917408
[12/18 12:42:37    318s] default core: bins with density > 0.750 = 90.91 % ( 140 / 154 )
[12/18 12:42:37    318s] Density distribution unevenness ratio = 2.292%
[12/18 12:42:37    318s] Density distribution unevenness ratio (U70) = 2.292%
[12/18 12:42:37    318s] Density distribution unevenness ratio (U80) = 2.292%
[12/18 12:42:37    318s] Density distribution unevenness ratio (U90) = 2.292%
[12/18 12:42:37    318s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1944.5M, EPOCH TIME: 1766050957.917463
[12/18 12:42:37    318s] cost 1.145763, thresh 1.000000
[12/18 12:42:37    318s] OPERPROF:   Starting spMPad at level 2, MEM:1944.5M, EPOCH TIME: 1766050957.917549
[12/18 12:42:37    318s] OPERPROF:     Starting spContextMPad at level 3, MEM:1944.5M, EPOCH TIME: 1766050957.917911
[12/18 12:42:37    318s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1944.5M, EPOCH TIME: 1766050957.917943
[12/18 12:42:37    318s] MP Top (11120): mp=1.000. U=1.014.
[12/18 12:42:37    318s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1944.5M, EPOCH TIME: 1766050957.920023
[12/18 12:42:37    318s] MPU (11120) 1.014 -> 1.014
[12/18 12:42:37    318s] incrNP th 1.000, 0.100
[12/18 12:42:37    318s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:42:37    318s] No instances found in the vector
[12/18 12:42:37    318s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1944.5M, DRC: 0)
[12/18 12:42:37    318s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:42:37    318s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:42:37    318s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1944.5M, EPOCH TIME: 1766050957.922876
[12/18 12:42:37    318s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1944.5M, EPOCH TIME: 1766050957.923442
[12/18 12:42:37    318s] no activity file in design. spp won't run.
[12/18 12:42:37    318s] [spp] 0
[12/18 12:42:37    318s] [adp] 0:1:1:3
[12/18 12:42:37    318s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.001, MEM:1944.5M, EPOCH TIME: 1766050957.924817
[12/18 12:42:37    318s] SP #FI/SF FL/PI 0/0 11120/0
[12/18 12:42:37    318s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:1944.5M, EPOCH TIME: 1766050957.925863
[12/18 12:42:37    318s] NP #FI/FS/SF FL/PI: 0/0/0 11120/0
[12/18 12:42:37    318s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:42:37    318s] OPERPROF:   Starting npPlace at level 2, MEM:1950.1M, EPOCH TIME: 1766050957.944845
[12/18 12:42:40    320s] GP RA stats: MHOnly 0 nrInst 11120 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:42:40    320s] OPERPROF:   Finished npPlace at level 2, CPU:2.530, REAL:2.519, MEM:1959.6M, EPOCH TIME: 1766050960.463691
[12/18 12:42:40    320s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1959.6M, EPOCH TIME: 1766050960.483331
[12/18 12:42:40    320s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1959.6M, EPOCH TIME: 1766050960.483428
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1959.6M, EPOCH TIME: 1766050960.484234
[12/18 12:42:40    320s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1959.6M, EPOCH TIME: 1766050960.485283
[12/18 12:42:40    320s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1959.6M, EPOCH TIME: 1766050960.486789
[12/18 12:42:40    320s] default core: bins with density > 0.750 = 91.56 % ( 141 / 154 )
[12/18 12:42:40    320s] Density distribution unevenness ratio = 2.251%
[12/18 12:42:40    320s] Density distribution unevenness ratio (U70) = 2.251%
[12/18 12:42:40    320s] Density distribution unevenness ratio (U80) = 2.251%
[12/18 12:42:40    320s] Density distribution unevenness ratio (U90) = 2.251%
[12/18 12:42:40    320s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1959.6M, EPOCH TIME: 1766050960.486844
[12/18 12:42:40    320s] RPlace postIncrNP: Density = 1.145763 -> 1.166102.
[12/18 12:42:40    320s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:42:40    320s] [1.10+      ] :	 6 (3.90%) -> 7 (4.55%)
[12/18 12:42:40    320s] [1.05 - 1.10] :	 36 (23.38%) -> 29 (18.83%)
[12/18 12:42:40    320s] [1.00 - 1.05] :	 52 (33.77%) -> 57 (37.01%)
[12/18 12:42:40    320s] [0.95 - 1.00] :	 39 (25.32%) -> 36 (23.38%)
[12/18 12:42:40    320s] [0.90 - 0.95] :	 11 (7.14%) -> 19 (12.34%)
[12/18 12:42:40    320s] [0.85 - 0.90] :	 5 (3.25%) -> 1 (0.65%)
[12/18 12:42:40    320s] [0.80 - 0.85] :	 2 (1.30%) -> 2 (1.30%)
[12/18 12:42:40    320s] Move report: incrNP moves 10079 insts, mean move: 3.01 um, max move: 25.40 um 
[12/18 12:42:40    320s] 	Max move on inst (g131875): (408.48, 105.40) --> (407.56, 80.92)
[12/18 12:42:40    320s] Finished incrNP (cpu=0:00:02.6, real=0:00:03.0, mem=1959.6M)
[12/18 12:42:40    320s] End of Small incrNP (cpu=0:00:02.6, real=0:00:03.0)
[12/18 12:42:40    320s] Total net bbox length = 3.243e+05 (2.146e+05 1.096e+05) (ext = 8.329e+04)
[12/18 12:42:40    320s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1959.6MB
[12/18 12:42:40    320s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=1959.6MB) @(0:05:18 - 0:05:21).
[12/18 12:42:40    320s] *** Finished refinePlace (0:05:21 mem=1959.6M) ***
[12/18 12:42:40    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.13
[12/18 12:42:40    320s] OPERPROF: Finished RefinePlace at level 1, CPU:2.600, REAL:2.587, MEM:1959.6M, EPOCH TIME: 1766050960.490606
[12/18 12:42:40    320s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1959.6M, EPOCH TIME: 1766050960.516706
[12/18 12:42:40    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1945.6M, EPOCH TIME: 1766050960.532590
[12/18 12:42:40    320s] *** maximum move = 0.00 um ***
[12/18 12:42:40    320s] *** Finished re-routing un-routed nets (1945.6M) ***
[12/18 12:42:40    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.6M, EPOCH TIME: 1766050960.632928
[12/18 12:42:40    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1945.6M, EPOCH TIME: 1766050960.638418
[12/18 12:42:40    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:40    320s] OPERPROF:     Starting CMU at level 3, MEM:1945.6M, EPOCH TIME: 1766050960.644279
[12/18 12:42:40    320s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1945.6M, EPOCH TIME: 1766050960.644801
[12/18 12:42:40    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1945.6M, EPOCH TIME: 1766050960.645605
[12/18 12:42:40    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.6M, EPOCH TIME: 1766050960.645655
[12/18 12:42:40    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1766050960.645688
[12/18 12:42:40    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1945.6M, EPOCH TIME: 1766050960.646728
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1945.6M) ***
[12/18 12:42:40    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.6
[12/18 12:42:40    320s] ** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -32.063 Density 101.38
[12/18 12:42:40    320s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-32.063|
|HEPG      |-1.085|-32.063|
|All Paths |-1.085|-32.063|
+----------+------+-------+

[12/18 12:42:40    320s] Bottom Preferred Layer:
[12/18 12:42:40    320s] +-------------+------------+----------+
[12/18 12:42:40    320s] |    Layer    |   OPT_LA   |   Rule   |
[12/18 12:42:40    320s] +-------------+------------+----------+
[12/18 12:42:40    320s] | met3 (z=4)  |          2 | default  |
[12/18 12:42:40    320s] +-------------+------------+----------+
[12/18 12:42:40    320s] Via Pillar Rule:
[12/18 12:42:40    320s]     None
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] *** Finish pre-CTS Setup Fixing (cpu=0:02:33 real=0:02:33 mem=1945.6M) ***
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.1
[12/18 12:42:40    320s] Total-nets :: 11336, Stn-nets :: 6345, ratio :: 55.9721 %, Total-len 320780, Stn-len 242434
[12/18 12:42:40    320s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1926.5M, EPOCH TIME: 1766050960.766396
[12/18 12:42:40    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    320s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1863.5M, EPOCH TIME: 1766050960.782972
[12/18 12:42:40    320s] TotalInstCnt at PhyDesignMc Destruction: 11120
[12/18 12:42:40    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.9
[12/18 12:42:40    320s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:34.5/0:02:34.4 (1.0), totSession cpu/real = 0:05:20.9/0:05:21.4 (1.0), mem = 1863.5M
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] =============================================================================================
[12/18 12:42:40    320s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.35-s114_1
[12/18 12:42:40    320s] =============================================================================================
[12/18 12:42:40    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:42:40    320s] ---------------------------------------------------------------------------------------------
[12/18 12:42:40    320s] [ SkewClock              ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.1
[12/18 12:42:40    320s] [ AreaOpt                ]      2   0:00:01.9  (   1.2 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:42:40    320s] [ SlackTraversorInit     ]      7   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/18 12:42:40    320s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:42:40    320s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:40    320s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:42:40    320s] [ PlacerPlacementInit    ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:42:40    320s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:42:40    320s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:40    320s] [ TransformInit          ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:42:40    320s] [ OptimizationStep       ]      6   0:00:00.2  (   0.1 % )     0:02:09.5 /  0:02:09.6    1.0
[12/18 12:42:40    320s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:42:40    320s] [ OptSingleIteration     ]    125   0:00:00.1  (   0.1 % )     0:02:09.2 /  0:02:09.2    1.0
[12/18 12:42:40    320s] [ OptGetWeight           ]    125   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/18 12:42:40    320s] [ OptEval                ]    125   0:02:03.4  (  79.9 % )     0:02:03.4 /  0:02:03.4    1.0
[12/18 12:42:40    320s] [ OptCommit              ]    125   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:42:40    320s] [ PostCommitDelayUpdate  ]    125   0:00:00.1  (   0.1 % )     0:00:02.3 /  0:00:02.4    1.0
[12/18 12:42:40    320s] [ IncrDelayCalc          ]    601   0:00:02.2  (   1.4 % )     0:00:02.2 /  0:00:02.3    1.0
[12/18 12:42:40    320s] [ SetupOptGetWorkingSet  ]    360   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:42:40    320s] [ SetupOptGetActiveNode  ]    360   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:40    320s] [ SetupOptSlackGraph     ]    125   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.2
[12/18 12:42:40    320s] [ RefinePlace            ]      6   0:00:19.8  (  12.8 % )     0:00:20.1 /  0:00:20.1    1.0
[12/18 12:42:40    320s] [ TimingUpdate           ]      7   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:42:40    320s] [ IncrTimingUpdate       ]    120   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/18 12:42:40    320s] [ MISC                   ]          0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[12/18 12:42:40    320s] ---------------------------------------------------------------------------------------------
[12/18 12:42:40    320s]  WnsOpt #1 TOTAL                    0:02:34.4  ( 100.0 % )     0:02:34.4 /  0:02:34.5    1.0
[12/18 12:42:40    320s] ---------------------------------------------------------------------------------------------
[12/18 12:42:40    320s] 
[12/18 12:42:40    320s] End: GigaOpt Optimization in WNS mode
[12/18 12:42:40    320s] *** Timing NOT met, worst failing slack is -1.085
[12/18 12:42:40    320s] *** Check timing (0:00:00.0)
[12/18 12:42:40    320s] Deleting Lib Analyzer.
[12/18 12:42:40    320s] Begin: GigaOpt Optimization in TNS mode
[12/18 12:42:40    321s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/18 12:42:40    321s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:42:40    321s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:21.0/0:05:21.5 (1.0), mem = 1863.5M
[12/18 12:42:40    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.10
[12/18 12:42:40    321s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:42:40    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=1863.5M
[12/18 12:42:40    321s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:42:40    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.5M, EPOCH TIME: 1766050960.855505
[12/18 12:42:40    321s] Processing tracks to init pin-track alignment.
[12/18 12:42:40    321s] z: 1, totalTracks: 1
[12/18 12:42:40    321s] z: 3, totalTracks: 1
[12/18 12:42:40    321s] z: 5, totalTracks: 1
[12/18 12:42:40    321s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:42:40    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.5M, EPOCH TIME: 1766050960.861240
[12/18 12:42:40    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:40    321s] 
[12/18 12:42:40    321s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:40    321s] OPERPROF:     Starting CMU at level 3, MEM:1863.5M, EPOCH TIME: 1766050960.867668
[12/18 12:42:40    321s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1863.5M, EPOCH TIME: 1766050960.868211
[12/18 12:42:40    321s] 
[12/18 12:42:40    321s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:42:40    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1863.5M, EPOCH TIME: 1766050960.869039
[12/18 12:42:40    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1863.5M, EPOCH TIME: 1766050960.869076
[12/18 12:42:40    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1766050960.869111
[12/18 12:42:40    321s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1863.5MB).
[12/18 12:42:40    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1863.5M, EPOCH TIME: 1766050960.870293
[12/18 12:42:40    321s] TotalInstCnt at PhyDesignMc Initialization: 11120
[12/18 12:42:40    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=1863.5M
[12/18 12:42:40    321s] ### Creating RouteCongInterface, started
[12/18 12:42:40    321s] 
[12/18 12:42:40    321s] Creating Lib Analyzer ...
[12/18 12:42:40    321s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:42:40    321s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:42:40    321s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:42:40    321s] 
[12/18 12:42:40    321s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:42:41    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=1865.6M
[12/18 12:42:41    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=1865.6M
[12/18 12:42:41    322s] Creating Lib Analyzer, finished. 
[12/18 12:42:42    322s] 
[12/18 12:42:42    322s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:42:42    322s] 
[12/18 12:42:42    322s] #optDebug: {0, 1.000}
[12/18 12:42:42    322s] ### Creating RouteCongInterface, finished
[12/18 12:42:42    322s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:42:42    322s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=1865.6M
[12/18 12:42:42    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=1865.6M
[12/18 12:42:42    322s] *info: 1 clock net excluded
[12/18 12:42:42    322s] *info: 85 no-driver nets excluded.
[12/18 12:42:42    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.2
[12/18 12:42:42    322s] PathGroup :  reg2reg  TargetSlack : 0.0425 
[12/18 12:42:42    322s] ** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -32.063 Density 101.38
[12/18 12:42:42    322s] Optimizer TNS Opt
[12/18 12:42:42    322s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-32.063|
|HEPG      |-1.085|-32.063|
|All Paths |-1.085|-32.063|
+----------+------+-------+

[12/18 12:42:42    322s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1922.8M, EPOCH TIME: 1766050962.266178
[12/18 12:42:42    322s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1922.8M, EPOCH TIME: 1766050962.266283
[12/18 12:42:42    322s] Active Path Group: reg2reg  
[12/18 12:42:42    322s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:42    322s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:42:42    322s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:42    322s] |  -1.085|   -1.085| -32.063|  -32.063|  101.38%|   0:00:00.0| 1922.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:42:52    332s] |  -1.085|   -1.085| -31.908|  -31.908|  101.39%|   0:00:10.0| 1987.6M|SINGLE_VIEW|  reg2reg| mdu_inst_multiplicand_reg[29]/D      |
[12/18 12:42:53    333s] |  -1.085|   -1.085| -31.908|  -31.908|  101.39%|   0:00:01.0| 1987.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:42:53    333s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s] *** Finish Core Optimize Step (cpu=0:00:11.3 real=0:00:11.0 mem=1987.6M) ***
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s] *** Finished Optimize Step Cumulative (cpu=0:00:11.3 real=0:00:11.0 mem=1987.6M) ***
[12/18 12:42:53    333s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-31.908|
|HEPG      |-1.085|-31.908|
|All Paths |-1.085|-31.908|
+----------+------+-------+

[12/18 12:42:53    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.7
[12/18 12:42:53    333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1987.6M, EPOCH TIME: 1766050973.623245
[12/18 12:42:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:42:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:53    333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1949.6M, EPOCH TIME: 1766050973.640421
[12/18 12:42:53    333s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1949.6M, EPOCH TIME: 1766050973.641620
[12/18 12:42:53    333s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1949.6M, EPOCH TIME: 1766050973.641686
[12/18 12:42:53    333s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1949.6M, EPOCH TIME: 1766050973.646950
[12/18 12:42:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:53    333s] OPERPROF:       Starting CMU at level 4, MEM:1949.6M, EPOCH TIME: 1766050973.653184
[12/18 12:42:53    333s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1949.6M, EPOCH TIME: 1766050973.653777
[12/18 12:42:53    333s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1949.6M, EPOCH TIME: 1766050973.654576
[12/18 12:42:53    333s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1949.6M, EPOCH TIME: 1766050973.654645
[12/18 12:42:53    333s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1949.6M, EPOCH TIME: 1766050973.654679
[12/18 12:42:53    333s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1949.6M, EPOCH TIME: 1766050973.655853
[12/18 12:42:53    333s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1949.6M, EPOCH TIME: 1766050973.655884
[12/18 12:42:53    333s] TDRefine: refinePlace mode is spiral
[12/18 12:42:53    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.14
[12/18 12:42:53    333s] OPERPROF: Starting RefinePlace at level 1, MEM:1949.6M, EPOCH TIME: 1766050973.655929
[12/18 12:42:53    333s] *** Starting refinePlace (0:05:34 mem=1949.6M) ***
[12/18 12:42:53    333s] Total net bbox length = 3.243e+05 (2.146e+05 1.096e+05) (ext = 8.330e+04)
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:53    333s] **ERROR: (IMPSP-2002):	Density too high (101.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:42:53    333s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:42:53    333s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:42:53    333s] Type 'man IMPSP-5140' for more detail.
[12/18 12:42:53    333s] **WARN: (IMPSP-315):	Found 11121 instances insts with no PG Term connections.
[12/18 12:42:53    333s] Type 'man IMPSP-315' for more detail.
[12/18 12:42:53    333s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:53    333s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s] Starting Small incrNP...
[12/18 12:42:53    333s] User Input Parameters:
[12/18 12:42:53    333s] - Congestion Driven    : Off
[12/18 12:42:53    333s] - Timing Driven        : Off
[12/18 12:42:53    333s] - Area-Violation Based : Off
[12/18 12:42:53    333s] - Start Rollback Level : -5
[12/18 12:42:53    333s] - Legalized            : On
[12/18 12:42:53    333s] - Window Based         : Off
[12/18 12:42:53    333s] - eDen incr mode       : Off
[12/18 12:42:53    333s] - Small incr mode      : On
[12/18 12:42:53    333s] 
[12/18 12:42:53    333s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1949.6M, EPOCH TIME: 1766050973.668023
[12/18 12:42:53    333s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1949.6M, EPOCH TIME: 1766050973.669108
[12/18 12:42:53    333s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1949.6M, EPOCH TIME: 1766050973.670619
[12/18 12:42:53    333s] default core: bins with density > 0.750 = 91.56 % ( 141 / 154 )
[12/18 12:42:53    333s] Density distribution unevenness ratio = 2.245%
[12/18 12:42:53    333s] Density distribution unevenness ratio (U70) = 2.245%
[12/18 12:42:53    333s] Density distribution unevenness ratio (U80) = 2.245%
[12/18 12:42:53    333s] Density distribution unevenness ratio (U90) = 2.245%
[12/18 12:42:53    333s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:1949.6M, EPOCH TIME: 1766050973.670678
[12/18 12:42:53    333s] cost 1.166102, thresh 1.000000
[12/18 12:42:53    333s] OPERPROF:   Starting spMPad at level 2, MEM:1949.6M, EPOCH TIME: 1766050973.670766
[12/18 12:42:53    333s] OPERPROF:     Starting spContextMPad at level 3, MEM:1949.6M, EPOCH TIME: 1766050973.671130
[12/18 12:42:53    333s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1949.6M, EPOCH TIME: 1766050973.671162
[12/18 12:42:53    333s] MP Top (11121): mp=1.000. U=1.014.
[12/18 12:42:53    333s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1949.6M, EPOCH TIME: 1766050973.673104
[12/18 12:42:53    333s] MPU (11121) 1.014 -> 1.014
[12/18 12:42:53    333s] incrNP th 1.000, 0.100
[12/18 12:42:53    333s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:42:53    333s] No instances found in the vector
[12/18 12:42:53    333s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1949.6M, DRC: 0)
[12/18 12:42:53    333s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:42:53    333s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/18 12:42:53    333s] OPERPROF:   Starting IPInitSPData at level 2, MEM:1949.6M, EPOCH TIME: 1766050973.676058
[12/18 12:42:53    333s] OPERPROF:     Starting spInitNetWt at level 3, MEM:1949.6M, EPOCH TIME: 1766050973.676639
[12/18 12:42:53    333s] no activity file in design. spp won't run.
[12/18 12:42:53    333s] [spp] 0
[12/18 12:42:53    333s] [adp] 0:1:1:3
[12/18 12:42:53    333s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.001, MEM:1949.6M, EPOCH TIME: 1766050973.678023
[12/18 12:42:53    333s] SP #FI/SF FL/PI 0/0 11121/0
[12/18 12:42:53    333s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:1949.6M, EPOCH TIME: 1766050973.679157
[12/18 12:42:53    333s] NP #FI/FS/SF FL/PI: 0/0/0 11121/0
[12/18 12:42:53    333s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:42:53    333s] OPERPROF:   Starting npPlace at level 2, MEM:1952.7M, EPOCH TIME: 1766050973.699056
[12/18 12:42:55    335s] GP RA stats: MHOnly 0 nrInst 11121 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:42:56    336s] OPERPROF:   Finished npPlace at level 2, CPU:2.440, REAL:2.443, MEM:1963.2M, EPOCH TIME: 1766050976.141803
[12/18 12:42:56    336s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:1963.2M, EPOCH TIME: 1766050976.161869
[12/18 12:42:56    336s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:1963.2M, EPOCH TIME: 1766050976.161983
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1963.2M, EPOCH TIME: 1766050976.162844
[12/18 12:42:56    336s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1963.2M, EPOCH TIME: 1766050976.163908
[12/18 12:42:56    336s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1963.2M, EPOCH TIME: 1766050976.165411
[12/18 12:42:56    336s] default core: bins with density > 0.750 = 94.16 % ( 145 / 154 )
[12/18 12:42:56    336s] Density distribution unevenness ratio = 2.406%
[12/18 12:42:56    336s] Density distribution unevenness ratio (U70) = 2.406%
[12/18 12:42:56    336s] Density distribution unevenness ratio (U80) = 2.406%
[12/18 12:42:56    336s] Density distribution unevenness ratio (U90) = 2.406%
[12/18 12:42:56    336s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:1963.2M, EPOCH TIME: 1766050976.165468
[12/18 12:42:56    336s] RPlace postIncrNP: Density = 1.166102 -> 1.162712.
[12/18 12:42:56    336s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:42:56    336s] [1.10+      ] :	 7 (4.55%) -> 10 (6.49%)
[12/18 12:42:56    336s] [1.05 - 1.10] :	 29 (18.83%) -> 28 (18.18%)
[12/18 12:42:56    336s] [1.00 - 1.05] :	 57 (37.01%) -> 57 (37.01%)
[12/18 12:42:56    336s] [0.95 - 1.00] :	 37 (24.03%) -> 34 (22.08%)
[12/18 12:42:56    336s] [0.90 - 0.95] :	 18 (11.69%) -> 17 (11.04%)
[12/18 12:42:56    336s] [0.85 - 0.90] :	 1 (0.65%) -> 3 (1.95%)
[12/18 12:42:56    336s] [0.80 - 0.85] :	 2 (1.30%) -> 2 (1.30%)
[12/18 12:42:56    336s] Move report: incrNP moves 10153 insts, mean move: 3.09 um, max move: 36.28 um 
[12/18 12:42:56    336s] 	Max move on inst (FE_RC_411_0): (238.28, 18.36) --> (239.20, 53.72)
[12/18 12:42:56    336s] Finished incrNP (cpu=0:00:02.5, real=0:00:03.0, mem=1963.2M)
[12/18 12:42:56    336s] End of Small incrNP (cpu=0:00:02.5, real=0:00:03.0)
[12/18 12:42:56    336s] Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.326e+04)
[12/18 12:42:56    336s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1963.2MB
[12/18 12:42:56    336s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=1963.2MB) @(0:05:34 - 0:05:36).
[12/18 12:42:56    336s] *** Finished refinePlace (0:05:36 mem=1963.2M) ***
[12/18 12:42:56    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.14
[12/18 12:42:56    336s] OPERPROF: Finished RefinePlace at level 1, CPU:2.520, REAL:2.514, MEM:1963.2M, EPOCH TIME: 1766050976.169434
[12/18 12:42:56    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1963.2M, EPOCH TIME: 1766050976.196522
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1955.2M, EPOCH TIME: 1766050976.212087
[12/18 12:42:56    336s] *** maximum move = 0.00 um ***
[12/18 12:42:56    336s] *** Finished re-routing un-routed nets (1955.2M) ***
[12/18 12:42:56    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:1955.2M, EPOCH TIME: 1766050976.310380
[12/18 12:42:56    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1955.2M, EPOCH TIME: 1766050976.315918
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:56    336s] OPERPROF:     Starting CMU at level 3, MEM:1955.2M, EPOCH TIME: 1766050976.321773
[12/18 12:42:56    336s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1955.2M, EPOCH TIME: 1766050976.322302
[12/18 12:42:56    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1955.2M, EPOCH TIME: 1766050976.323100
[12/18 12:42:56    336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1955.2M, EPOCH TIME: 1766050976.323138
[12/18 12:42:56    336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1955.2M, EPOCH TIME: 1766050976.323173
[12/18 12:42:56    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1955.2M, EPOCH TIME: 1766050976.324280
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1955.2M) ***
[12/18 12:42:56    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.7
[12/18 12:42:56    336s] ** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -31.958 Density 101.39
[12/18 12:42:56    336s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.085|-31.958|
|HEPG      |-1.085|-31.958|
|All Paths |-1.085|-31.958|
+----------+------+-------+

[12/18 12:42:56    336s] Bottom Preferred Layer:
[12/18 12:42:56    336s] +-------------+------------+----------+
[12/18 12:42:56    336s] |    Layer    |   OPT_LA   |   Rule   |
[12/18 12:42:56    336s] +-------------+------------+----------+
[12/18 12:42:56    336s] | met3 (z=4)  |          2 | default  |
[12/18 12:42:56    336s] +-------------+------------+----------+
[12/18 12:42:56    336s] Via Pillar Rule:
[12/18 12:42:56    336s]     None
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.2 real=0:00:14.0 mem=1955.2M) ***
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.2
[12/18 12:42:56    336s] Total-nets :: 11337, Stn-nets :: 6433, ratio :: 56.7434 %, Total-len 320659, Stn-len 243687
[12/18 12:42:56    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1936.1M, EPOCH TIME: 1766050976.441950
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1871.1M, EPOCH TIME: 1766050976.457865
[12/18 12:42:56    336s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:42:56    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.10
[12/18 12:42:56    336s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:05:36.6/0:05:37.1 (1.0), mem = 1871.1M
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] =============================================================================================
[12/18 12:42:56    336s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.35-s114_1
[12/18 12:42:56    336s] =============================================================================================
[12/18 12:42:56    336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:42:56    336s] ---------------------------------------------------------------------------------------------
[12/18 12:42:56    336s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:42:56    336s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   6.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:42:56    336s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:56    336s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:42:56    336s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:42:56    336s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:42:56    336s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:56    336s] [ TransformInit          ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:42:56    336s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:11.3 /  0:00:11.3    1.0
[12/18 12:42:56    336s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.0 % )     0:00:11.2 /  0:00:11.3    1.0
[12/18 12:42:56    336s] [ OptGetWeight           ]     13   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:42:56    336s] [ OptEval                ]     13   0:00:11.1  (  71.1 % )     0:00:11.1 /  0:00:11.1    1.0
[12/18 12:42:56    336s] [ OptCommit              ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:56    336s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:42:56    336s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:42:56    336s] [ SetupOptGetWorkingSet  ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[12/18 12:42:56    336s] [ SetupOptGetActiveNode  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:56    336s] [ SetupOptSlackGraph     ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:42:56    336s] [ RefinePlace            ]      1   0:00:02.7  (  17.5 % )     0:00:02.7 /  0:00:02.7    1.0
[12/18 12:42:56    336s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:42:56    336s] [ IncrTimingUpdate       ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:56    336s] [ MISC                   ]          0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:42:56    336s] ---------------------------------------------------------------------------------------------
[12/18 12:42:56    336s]  TnsOpt #1 TOTAL                    0:00:15.6  ( 100.0 % )     0:00:15.6 /  0:00:15.6    1.0
[12/18 12:42:56    336s] ---------------------------------------------------------------------------------------------
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] End: GigaOpt Optimization in TNS mode
[12/18 12:42:56    336s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[12/18 12:42:56    336s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:42:56    336s] ### Creating LA Mngr. totSessionCpu=0:05:37 mem=1871.1M
[12/18 12:42:56    336s] ### Creating LA Mngr, finished. totSessionCpu=0:05:37 mem=1871.1M
[12/18 12:42:56    336s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:42:56    336s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:42:56    336s] ### Creating PhyDesignMc. totSessionCpu=0:05:37 mem=1928.3M
[12/18 12:42:56    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.3M, EPOCH TIME: 1766050976.513715
[12/18 12:42:56    336s] Processing tracks to init pin-track alignment.
[12/18 12:42:56    336s] z: 1, totalTracks: 1
[12/18 12:42:56    336s] z: 3, totalTracks: 1
[12/18 12:42:56    336s] z: 5, totalTracks: 1
[12/18 12:42:56    336s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:42:56    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1928.3M, EPOCH TIME: 1766050976.519115
[12/18 12:42:56    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:56    336s] OPERPROF:     Starting CMU at level 3, MEM:1928.3M, EPOCH TIME: 1766050976.524911
[12/18 12:42:56    336s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1928.3M, EPOCH TIME: 1766050976.525444
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:42:56    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1928.3M, EPOCH TIME: 1766050976.526255
[12/18 12:42:56    336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.3M, EPOCH TIME: 1766050976.526293
[12/18 12:42:56    336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1928.3M, EPOCH TIME: 1766050976.526328
[12/18 12:42:56    336s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1928.3MB).
[12/18 12:42:56    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1928.3M, EPOCH TIME: 1766050976.527565
[12/18 12:42:56    336s] TotalInstCnt at PhyDesignMc Initialization: 11121
[12/18 12:42:56    336s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:37 mem=1928.3M
[12/18 12:42:56    336s] Begin: Area Reclaim Optimization
[12/18 12:42:56    336s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:36.7/0:05:37.2 (1.0), mem = 1928.3M
[12/18 12:42:56    336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.11
[12/18 12:42:56    336s] ### Creating RouteCongInterface, started
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:42:56    336s] 
[12/18 12:42:56    336s] #optDebug: {0, 1.000}
[12/18 12:42:56    336s] ### Creating RouteCongInterface, finished
[12/18 12:42:56    336s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:42:56    336s] ### Creating LA Mngr. totSessionCpu=0:05:37 mem=1928.3M
[12/18 12:42:56    336s] ### Creating LA Mngr, finished. totSessionCpu=0:05:37 mem=1928.3M
[12/18 12:42:56    336s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1928.3M, EPOCH TIME: 1766050976.707521
[12/18 12:42:56    336s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1928.3M, EPOCH TIME: 1766050976.707717
[12/18 12:42:56    336s] Reclaim Optimization WNS Slack -1.085  TNS Slack -31.958 Density 101.39
[12/18 12:42:56    336s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:56    336s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:42:56    336s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:56    336s] |  101.39%|        -|  -1.085| -31.958|   0:00:00.0| 1928.3M|
[12/18 12:42:56    336s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:42:58    338s] |  101.39%|        0|  -1.085| -31.958|   0:00:02.0| 1951.9M|
[12/18 12:42:58    338s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:42:58    338s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:58    338s] Reclaim Optimization End WNS Slack -1.085  TNS Slack -31.958 Density 101.39
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/18 12:42:58    338s] --------------------------------------------------------------
[12/18 12:42:58    338s] |                                   | Total     | Sequential |
[12/18 12:42:58    338s] --------------------------------------------------------------
[12/18 12:42:58    338s] | Num insts resized                 |       0  |       0    |
[12/18 12:42:58    338s] | Num insts undone                  |       0  |       0    |
[12/18 12:42:58    338s] | Num insts Downsized               |       0  |       0    |
[12/18 12:42:58    338s] | Num insts Samesized               |       0  |       0    |
[12/18 12:42:58    338s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:42:58    338s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:42:58    338s] --------------------------------------------------------------
[12/18 12:42:58    338s] Bottom Preferred Layer:
[12/18 12:42:58    338s] +-------------+------------+----------+
[12/18 12:42:58    338s] |    Layer    |   OPT_LA   |   Rule   |
[12/18 12:42:58    338s] +-------------+------------+----------+
[12/18 12:42:58    338s] | met3 (z=4)  |          2 | default  |
[12/18 12:42:58    338s] +-------------+------------+----------+
[12/18 12:42:58    338s] Via Pillar Rule:
[12/18 12:42:58    338s]     None
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/18 12:42:58    338s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
[12/18 12:42:58    338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.11
[12/18 12:42:58    338s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:05:38.3/0:05:38.8 (1.0), mem = 1951.9M
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] =============================================================================================
[12/18 12:42:58    338s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             21.35-s114_1
[12/18 12:42:58    338s] =============================================================================================
[12/18 12:42:58    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:42:58    338s] ---------------------------------------------------------------------------------------------
[12/18 12:42:58    338s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:42:58    338s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:58    338s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:42:58    338s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:42:58    338s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:58    338s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:42:58    338s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:42:58    338s] [ OptGetWeight           ]     94   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:58    338s] [ OptEval                ]     94   0:00:01.3  (  83.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:42:58    338s] [ OptCommit              ]     94   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:58    338s] [ PostCommitDelayUpdate  ]     94   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:58    338s] [ MISC                   ]          0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:42:58    338s] ---------------------------------------------------------------------------------------------
[12/18 12:42:58    338s]  AreaOpt #5 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:42:58    338s] ---------------------------------------------------------------------------------------------
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1932.9M, EPOCH TIME: 1766050978.122718
[12/18 12:42:58    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:42:58    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:58    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:58    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:58    338s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1870.9M, EPOCH TIME: 1766050978.140345
[12/18 12:42:58    338s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:42:58    338s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1870.87M, totSessionCpu=0:05:38).
[12/18 12:42:58    338s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/18 12:42:58    338s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:42:58    338s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=1870.9M
[12/18 12:42:58    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=1870.9M
[12/18 12:42:58    338s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:42:58    338s] ### Creating PhyDesignMc. totSessionCpu=0:05:38 mem=1928.1M
[12/18 12:42:58    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.1M, EPOCH TIME: 1766050978.157135
[12/18 12:42:58    338s] Processing tracks to init pin-track alignment.
[12/18 12:42:58    338s] z: 1, totalTracks: 1
[12/18 12:42:58    338s] z: 3, totalTracks: 1
[12/18 12:42:58    338s] z: 5, totalTracks: 1
[12/18 12:42:58    338s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:42:58    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1928.1M, EPOCH TIME: 1766050978.162518
[12/18 12:42:58    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:58    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:58    338s] OPERPROF:     Starting CMU at level 3, MEM:1928.1M, EPOCH TIME: 1766050978.168574
[12/18 12:42:58    338s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1928.1M, EPOCH TIME: 1766050978.169147
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:42:58    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1928.1M, EPOCH TIME: 1766050978.169957
[12/18 12:42:58    338s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.1M, EPOCH TIME: 1766050978.169994
[12/18 12:42:58    338s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1928.1M, EPOCH TIME: 1766050978.170029
[12/18 12:42:58    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1928.1MB).
[12/18 12:42:58    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1928.1M, EPOCH TIME: 1766050978.171130
[12/18 12:42:58    338s] TotalInstCnt at PhyDesignMc Initialization: 11121
[12/18 12:42:58    338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:38 mem=1928.1M
[12/18 12:42:58    338s] Begin: Area Reclaim Optimization
[12/18 12:42:58    338s] *** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:38.4/0:05:38.8 (1.0), mem = 1928.1M
[12/18 12:42:58    338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.12
[12/18 12:42:58    338s] ### Creating RouteCongInterface, started
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:42:58    338s] 
[12/18 12:42:58    338s] #optDebug: {0, 1.000}
[12/18 12:42:58    338s] ### Creating RouteCongInterface, finished
[12/18 12:42:58    338s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:42:58    338s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=1928.1M
[12/18 12:42:58    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=1928.1M
[12/18 12:42:58    338s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1928.1M, EPOCH TIME: 1766050978.352570
[12/18 12:42:58    338s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1928.1M, EPOCH TIME: 1766050978.352755
[12/18 12:42:58    338s] Reclaim Optimization WNS Slack -1.085  TNS Slack -31.958 Density 101.39
[12/18 12:42:58    338s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:58    338s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:42:58    338s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:58    338s] |  101.39%|        -|  -1.085| -31.958|   0:00:00.0| 1928.1M|
[12/18 12:42:58    338s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:42:58    338s] |  101.39%|        2|  -1.085| -31.958|   0:00:00.0| 1951.7M|
[12/18 12:42:58    338s] |  101.39%|        0|  -1.085| -31.958|   0:00:00.0| 1951.7M|
[12/18 12:42:59    339s] |  101.30%|       16|  -1.078| -31.738|   0:00:01.0| 1951.7M|
[12/18 12:42:59    339s] |  101.30%|        1|  -1.078| -31.738|   0:00:00.0| 1951.7M|
[12/18 12:42:59    339s] |  101.30%|        0|  -1.078| -31.738|   0:00:00.0| 1951.7M|
[12/18 12:42:59    339s] #optDebug: <stH: 2.7200 MiSeL: 51.0860>
[12/18 12:42:59    339s] #optDebug: RTR_SNLTF <10.0000 2.7200> <27.2000> 
[12/18 12:42:59    339s] |  101.30%|        0|  -1.078| -31.738|   0:00:00.0| 1951.7M|
[12/18 12:42:59    339s] +---------+---------+--------+--------+------------+--------+
[12/18 12:42:59    339s] Reclaim Optimization End WNS Slack -1.078  TNS Slack -31.738 Density 101.30
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 13 **
[12/18 12:42:59    339s] --------------------------------------------------------------
[12/18 12:42:59    339s] |                                   | Total     | Sequential |
[12/18 12:42:59    339s] --------------------------------------------------------------
[12/18 12:42:59    339s] | Num insts resized                 |      12  |       0    |
[12/18 12:42:59    339s] | Num insts undone                  |       4  |       0    |
[12/18 12:42:59    339s] | Num insts Downsized               |      12  |       0    |
[12/18 12:42:59    339s] | Num insts Samesized               |       0  |       0    |
[12/18 12:42:59    339s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:42:59    339s] | Num multiple commits+uncommits    |       1  |       -    |
[12/18 12:42:59    339s] --------------------------------------------------------------
[12/18 12:42:59    339s] Bottom Preferred Layer:
[12/18 12:42:59    339s]     None
[12/18 12:42:59    339s] Via Pillar Rule:
[12/18 12:42:59    339s]     None
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] Number of times islegalLocAvaiable called = 43 skipped = 0, called in commitmove = 17, skipped in commitmove = 0
[12/18 12:42:59    339s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[12/18 12:42:59    339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1951.7M, EPOCH TIME: 1766050979.180482
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1951.7M, EPOCH TIME: 1766050979.197501
[12/18 12:42:59    339s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1951.7M, EPOCH TIME: 1766050979.199304
[12/18 12:42:59    339s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1951.7M, EPOCH TIME: 1766050979.199382
[12/18 12:42:59    339s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1951.7M, EPOCH TIME: 1766050979.204609
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:59    339s] OPERPROF:       Starting CMU at level 4, MEM:1951.7M, EPOCH TIME: 1766050979.210663
[12/18 12:42:59    339s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1951.7M, EPOCH TIME: 1766050979.211211
[12/18 12:42:59    339s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1951.7M, EPOCH TIME: 1766050979.212047
[12/18 12:42:59    339s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1951.7M, EPOCH TIME: 1766050979.212085
[12/18 12:42:59    339s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1766050979.212119
[12/18 12:42:59    339s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1951.7M, EPOCH TIME: 1766050979.213193
[12/18 12:42:59    339s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1766050979.213297
[12/18 12:42:59    339s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1951.7M, EPOCH TIME: 1766050979.213358
[12/18 12:42:59    339s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1951.7M, EPOCH TIME: 1766050979.213391
[12/18 12:42:59    339s] TDRefine: refinePlace mode is spiral
[12/18 12:42:59    339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.15
[12/18 12:42:59    339s] OPERPROF: Starting RefinePlace at level 1, MEM:1951.7M, EPOCH TIME: 1766050979.213435
[12/18 12:42:59    339s] *** Starting refinePlace (0:05:39 mem=1951.7M) ***
[12/18 12:42:59    339s] Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.327e+04)
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:59    339s] **ERROR: (IMPSP-2002):	Density too high (101.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:42:59    339s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:42:59    339s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:42:59    339s] Type 'man IMPSP-5140' for more detail.
[12/18 12:42:59    339s] **WARN: (IMPSP-315):	Found 11121 instances insts with no PG Term connections.
[12/18 12:42:59    339s] Type 'man IMPSP-315' for more detail.
[12/18 12:42:59    339s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:59    339s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:42:59    339s] Total net bbox length = 3.239e+05 (2.146e+05 1.093e+05) (ext = 8.327e+04)
[12/18 12:42:59    339s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1951.7MB
[12/18 12:42:59    339s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1951.7MB) @(0:05:39 - 0:05:39).
[12/18 12:42:59    339s] *** Finished refinePlace (0:05:39 mem=1951.7M) ***
[12/18 12:42:59    339s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.15
[12/18 12:42:59    339s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1951.7M, EPOCH TIME: 1766050979.227821
[12/18 12:42:59    339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1951.7M, EPOCH TIME: 1766050979.253851
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1951.7M, EPOCH TIME: 1766050979.269271
[12/18 12:42:59    339s] *** maximum move = 0.00 um ***
[12/18 12:42:59    339s] *** Finished re-routing un-routed nets (1951.7M) ***
[12/18 12:42:59    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:1951.7M, EPOCH TIME: 1766050979.290155
[12/18 12:42:59    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1951.7M, EPOCH TIME: 1766050979.295729
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:59    339s] OPERPROF:     Starting CMU at level 3, MEM:1951.7M, EPOCH TIME: 1766050979.301538
[12/18 12:42:59    339s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1951.7M, EPOCH TIME: 1766050979.302072
[12/18 12:42:59    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1951.7M, EPOCH TIME: 1766050979.302869
[12/18 12:42:59    339s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1951.7M, EPOCH TIME: 1766050979.302907
[12/18 12:42:59    339s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1766050979.302942
[12/18 12:42:59    339s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1951.7M, EPOCH TIME: 1766050979.303970
[12/18 12:42:59    339s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1766050979.304073
[12/18 12:42:59    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1951.7M, EPOCH TIME: 1766050979.304134
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1951.7M) ***
[12/18 12:42:59    339s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.12
[12/18 12:42:59    339s] *** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:39.5/0:05:40.0 (1.0), mem = 1951.7M
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] =============================================================================================
[12/18 12:42:59    339s]  Step TAT Report : AreaOpt #6 / place_opt_design #1                             21.35-s114_1
[12/18 12:42:59    339s] =============================================================================================
[12/18 12:42:59    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:42:59    339s] ---------------------------------------------------------------------------------------------
[12/18 12:42:59    339s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:42:59    339s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:59    339s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:42:59    339s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:42:59    339s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:59    339s] [ OptimizationStep       ]      1   0:00:00.1  (  10.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/18 12:42:59    339s] [ OptSingleIteration     ]      6   0:00:00.1  (   5.0 % )     0:00:00.7 /  0:00:00.6    1.0
[12/18 12:42:59    339s] [ OptGetWeight           ]    378   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:59    339s] [ OptEval                ]    378   0:00:00.3  (  23.7 % )     0:00:00.3 /  0:00:00.2    0.8
[12/18 12:42:59    339s] [ OptCommit              ]    378   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.9
[12/18 12:42:59    339s] [ PostCommitDelayUpdate  ]    382   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:42:59    339s] [ IncrDelayCalc          ]     66   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    0.9
[12/18 12:42:59    339s] [ RefinePlace            ]      1   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:42:59    339s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:42:59    339s] [ IncrTimingUpdate       ]     20   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/18 12:42:59    339s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:42:59    339s] ---------------------------------------------------------------------------------------------
[12/18 12:42:59    339s]  AreaOpt #6 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:42:59    339s] ---------------------------------------------------------------------------------------------
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1932.6M, EPOCH TIME: 1766050979.345837
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1870.6M, EPOCH TIME: 1766050979.361772
[12/18 12:42:59    339s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:42:59    339s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1870.62M, totSessionCpu=0:05:40).
[12/18 12:42:59    339s] Begin: GigaOpt postEco DRV Optimization
[12/18 12:42:59    339s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/18 12:42:59    339s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:39.6/0:05:40.1 (1.0), mem = 1870.6M
[12/18 12:42:59    339s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:42:59    339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.13
[12/18 12:42:59    339s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:42:59    339s] ### Creating PhyDesignMc. totSessionCpu=0:05:40 mem=1870.6M
[12/18 12:42:59    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:1870.6M, EPOCH TIME: 1766050979.432065
[12/18 12:42:59    339s] Processing tracks to init pin-track alignment.
[12/18 12:42:59    339s] z: 1, totalTracks: 1
[12/18 12:42:59    339s] z: 3, totalTracks: 1
[12/18 12:42:59    339s] z: 5, totalTracks: 1
[12/18 12:42:59    339s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:42:59    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1870.6M, EPOCH TIME: 1766050979.437362
[12/18 12:42:59    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:42:59    339s] OPERPROF:     Starting CMU at level 3, MEM:1870.6M, EPOCH TIME: 1766050979.443632
[12/18 12:42:59    339s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1870.6M, EPOCH TIME: 1766050979.444199
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:42:59    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1870.6M, EPOCH TIME: 1766050979.445033
[12/18 12:42:59    339s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1870.6M, EPOCH TIME: 1766050979.445071
[12/18 12:42:59    339s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1870.6M, EPOCH TIME: 1766050979.445105
[12/18 12:42:59    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1870.6MB).
[12/18 12:42:59    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1870.6M, EPOCH TIME: 1766050979.446263
[12/18 12:42:59    339s] TotalInstCnt at PhyDesignMc Initialization: 11121
[12/18 12:42:59    339s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:40 mem=1870.6M
[12/18 12:42:59    339s] ### Creating RouteCongInterface, started
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:42:59    339s] 
[12/18 12:42:59    339s] #optDebug: {0, 1.000}
[12/18 12:42:59    339s] ### Creating RouteCongInterface, finished
[12/18 12:42:59    339s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:42:59    339s] ### Creating LA Mngr. totSessionCpu=0:05:40 mem=1870.6M
[12/18 12:42:59    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:40 mem=1870.6M
[12/18 12:42:59    339s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:42:59    339s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:42:59    339s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:42:59    339s] [GPS-DRV] All active and enabled setup views
[12/18 12:42:59    339s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:42:59    339s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:42:59    339s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:42:59    339s] [GPS-DRV] maxFanoutLoad on
[12/18 12:42:59    339s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:42:59    339s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:42:59    339s] [GPS-DRV] timing-driven DRV settings
[12/18 12:42:59    339s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:42:59    339s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1927.9M, EPOCH TIME: 1766050979.752029
[12/18 12:42:59    339s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1927.9M, EPOCH TIME: 1766050979.752180
[12/18 12:42:59    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:42:59    339s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:42:59    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:42:59    339s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:42:59    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:42:59    340s] Info: violation cost 1961.961670 (cap = 52.875175, tran = 1909.085327, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:42:59    340s] |   119|  4083|    -2.08|   117|   117|    -0.13|     0|     0|     0|     0|    -1.08|   -31.74|       0|       0|       0|101.30%|          |         |
[12/18 12:43:03    344s] Info: violation cost 1961.961670 (cap = 52.875175, tran = 1909.085327, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:43:03    344s] |   119|  4083|    -2.08|   117|   117|    -0.13|     0|     0|     0|     0|    -1.08|   -31.74|       0|       0|       0|101.30%| 0:00:04.0|  1989.6M|
[12/18 12:43:03    344s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] ###############################################################################
[12/18 12:43:03    344s] #
[12/18 12:43:03    344s] #  Large fanout net report:  
[12/18 12:43:03    344s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:43:03    344s] #     - current density: 101.30
[12/18 12:43:03    344s] #
[12/18 12:43:03    344s] #  List of high fanout nets:
[12/18 12:43:03    344s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:43:03    344s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:43:03    344s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:43:03    344s] #
[12/18 12:43:03    344s] ###############################################################################
[12/18 12:43:03    344s] Bottom Preferred Layer:
[12/18 12:43:03    344s]     None
[12/18 12:43:03    344s] Via Pillar Rule:
[12/18 12:43:03    344s]     None
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] =======================================================================
[12/18 12:43:03    344s]                 Reasons for remaining drv violations
[12/18 12:43:03    344s] =======================================================================
[12/18 12:43:03    344s] *info: Total 119 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] MultiBuffering failure reasons
[12/18 12:43:03    344s] ------------------------------------------------
[12/18 12:43:03    344s] *info:   105 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:43:03    344s] *info:    14 net(s): Could not be fixed because of exceeding max density.
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] *** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=1989.6M) ***
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] Total-nets :: 11337, Stn-nets :: 6436, ratio :: 56.7699 %, Total-len 320635, Stn-len 243693
[12/18 12:43:03    344s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1970.5M, EPOCH TIME: 1766050983.875147
[12/18 12:43:03    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:43:03    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:03    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:03    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:03    344s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1870.5M, EPOCH TIME: 1766050983.892705
[12/18 12:43:03    344s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:43:03    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.13
[12/18 12:43:03    344s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:05:44.1/0:05:44.5 (1.0), mem = 1870.5M
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] =============================================================================================
[12/18 12:43:03    344s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[12/18 12:43:03    344s] =============================================================================================
[12/18 12:43:03    344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:03    344s] ---------------------------------------------------------------------------------------------
[12/18 12:43:03    344s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:43:03    344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:03    344s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:43:03    344s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:43:03    344s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:43:03    344s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:03    344s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:04.1 /  0:00:04.0    1.0
[12/18 12:43:03    344s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:04.0 /  0:00:04.0    1.0
[12/18 12:43:03    344s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:03    344s] [ OptEval                ]      2   0:00:04.0  (  89.3 % )     0:00:04.0 /  0:00:04.0    1.0
[12/18 12:43:03    344s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:03    344s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:43:03    344s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:03    344s] [ MISC                   ]          0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:43:03    344s] ---------------------------------------------------------------------------------------------
[12/18 12:43:03    344s]  DrvOpt #4 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/18 12:43:03    344s] ---------------------------------------------------------------------------------------------
[12/18 12:43:03    344s] 
[12/18 12:43:03    344s] End: GigaOpt postEco DRV Optimization
[12/18 12:43:04    344s] GigaOpt: WNS changes after postEco optimization: -1.078 -> -1.078 (bump = 0.0)
[12/18 12:43:04    344s] GigaOpt: Skipping nonLegal postEco optimization
[12/18 12:43:04    344s] Design TNS changes after trial route: -31.738 -> -31.738
[12/18 12:43:04    344s] Begin: GigaOpt TNS non-legal recovery
[12/18 12:43:04    344s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/18 12:43:04    344s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:43:04    344s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:44.3/0:05:44.7 (1.0), mem = 1870.5M
[12/18 12:43:04    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.14
[12/18 12:43:04    344s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:04    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:44 mem=1870.5M
[12/18 12:43:04    344s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:43:04    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:1870.5M, EPOCH TIME: 1766050984.098476
[12/18 12:43:04    344s] Processing tracks to init pin-track alignment.
[12/18 12:43:04    344s] z: 1, totalTracks: 1
[12/18 12:43:04    344s] z: 3, totalTracks: 1
[12/18 12:43:04    344s] z: 5, totalTracks: 1
[12/18 12:43:04    344s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:04    344s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1870.5M, EPOCH TIME: 1766050984.103861
[12/18 12:43:04    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:04    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:04    344s] 
[12/18 12:43:04    344s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:04    344s] OPERPROF:     Starting CMU at level 3, MEM:1870.5M, EPOCH TIME: 1766050984.110105
[12/18 12:43:04    344s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1870.5M, EPOCH TIME: 1766050984.110664
[12/18 12:43:04    344s] 
[12/18 12:43:04    344s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:04    344s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1870.5M, EPOCH TIME: 1766050984.111465
[12/18 12:43:04    344s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1870.5M, EPOCH TIME: 1766050984.111502
[12/18 12:43:04    344s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1870.5M, EPOCH TIME: 1766050984.111537
[12/18 12:43:04    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1870.5MB).
[12/18 12:43:04    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1870.5M, EPOCH TIME: 1766050984.112649
[12/18 12:43:04    344s] TotalInstCnt at PhyDesignMc Initialization: 11121
[12/18 12:43:04    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:44 mem=1870.5M
[12/18 12:43:04    344s] ### Creating RouteCongInterface, started
[12/18 12:43:04    344s] 
[12/18 12:43:04    344s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:43:04    344s] 
[12/18 12:43:04    344s] #optDebug: {0, 1.000}
[12/18 12:43:04    344s] ### Creating RouteCongInterface, finished
[12/18 12:43:04    344s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:43:04    344s] ### Creating LA Mngr. totSessionCpu=0:05:44 mem=1870.5M
[12/18 12:43:04    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:44 mem=1870.5M
[12/18 12:43:04    344s] *info: 1 clock net excluded
[12/18 12:43:04    344s] *info: 85 no-driver nets excluded.
[12/18 12:43:04    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.3
[12/18 12:43:04    344s] PathGroup :  reg2reg  TargetSlack : 0 
[12/18 12:43:04    344s] ** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -31.738 Density 101.30
[12/18 12:43:04    344s] Optimizer TNS Opt
[12/18 12:43:04    344s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:04    344s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1929.8M, EPOCH TIME: 1766050984.426824
[12/18 12:43:04    344s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1929.8M, EPOCH TIME: 1766050984.426929
[12/18 12:43:04    344s] Active Path Group: reg2reg  
[12/18 12:43:04    344s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:04    344s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:43:04    344s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:04    344s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1929.8M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:43:15    355s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:11.0| 1993.5M|SINGLE_VIEW|  reg2reg| mdu_inst_dividend_reg[29]/D          |
[12/18 12:43:15    355s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1993.5M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:43:15    355s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] *** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1993.5M) ***
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=1993.5M) ***
[12/18 12:43:15    355s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:15    355s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:15    355s] Bottom Preferred Layer:
[12/18 12:43:15    355s]     None
[12/18 12:43:15    355s] Via Pillar Rule:
[12/18 12:43:15    355s]     None
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.2 real=0:00:11.0 mem=1993.5M) ***
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.3
[12/18 12:43:15    355s] Total-nets :: 11337, Stn-nets :: 6436, ratio :: 56.7699 %, Total-len 320635, Stn-len 243693
[12/18 12:43:15    355s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1974.5M, EPOCH TIME: 1766050995.626992
[12/18 12:43:15    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:43:15    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:15    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:15    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:15    355s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1873.5M, EPOCH TIME: 1766050995.645155
[12/18 12:43:15    355s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:43:15    355s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.14
[12/18 12:43:15    355s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:11.6/0:00:11.5 (1.0), totSession cpu/real = 0:05:55.8/0:05:56.3 (1.0), mem = 1873.5M
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] =============================================================================================
[12/18 12:43:15    355s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              21.35-s114_1
[12/18 12:43:15    355s] =============================================================================================
[12/18 12:43:15    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:15    355s] ---------------------------------------------------------------------------------------------
[12/18 12:43:15    355s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:43:15    355s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:15    355s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:43:15    355s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:43:15    355s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ TransformInit          ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:15    355s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:11.1 /  0:00:11.1    1.0
[12/18 12:43:15    355s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:11.1 /  0:00:11.1    1.0
[12/18 12:43:15    355s] [ OptGetWeight           ]     12   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:43:15    355s] [ OptEval                ]     12   0:00:11.0  (  95.0 % )     0:00:11.0 /  0:00:11.0    1.0
[12/18 12:43:15    355s] [ OptCommit              ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ SetupOptGetWorkingSet  ]     34   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:43:15    355s] [ SetupOptGetActiveNode  ]     34   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[12/18 12:43:15    355s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:15    355s] [ MISC                   ]          0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:43:15    355s] ---------------------------------------------------------------------------------------------
[12/18 12:43:15    355s]  TnsOpt #2 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.6    1.0
[12/18 12:43:15    355s] ---------------------------------------------------------------------------------------------
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] End: GigaOpt TNS non-legal recovery
[12/18 12:43:15    355s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/18 12:43:15    355s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/18 12:43:15    355s] Info: 1 clock net  excluded from IPO operation.
[12/18 12:43:15    355s] *** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:55.8/0:05:56.3 (1.0), mem = 1873.5M
[12/18 12:43:15    355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.15
[12/18 12:43:15    355s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:15    355s] ### Creating PhyDesignMc. totSessionCpu=0:05:56 mem=1873.5M
[12/18 12:43:15    355s] OPERPROF: Starting DPlace-Init at level 1, MEM:1873.5M, EPOCH TIME: 1766050995.665703
[12/18 12:43:15    355s] Processing tracks to init pin-track alignment.
[12/18 12:43:15    355s] z: 1, totalTracks: 1
[12/18 12:43:15    355s] z: 3, totalTracks: 1
[12/18 12:43:15    355s] z: 5, totalTracks: 1
[12/18 12:43:15    355s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:15    355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1873.5M, EPOCH TIME: 1766050995.671326
[12/18 12:43:15    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:15    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:15    355s] OPERPROF:     Starting CMU at level 3, MEM:1873.5M, EPOCH TIME: 1766050995.677567
[12/18 12:43:15    355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1873.5M, EPOCH TIME: 1766050995.678106
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:15    355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1873.5M, EPOCH TIME: 1766050995.678905
[12/18 12:43:15    355s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1873.5M, EPOCH TIME: 1766050995.678943
[12/18 12:43:15    355s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1873.5M, EPOCH TIME: 1766050995.678981
[12/18 12:43:15    355s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1873.5MB).
[12/18 12:43:15    355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1873.5M, EPOCH TIME: 1766050995.680080
[12/18 12:43:15    355s] TotalInstCnt at PhyDesignMc Initialization: 11121
[12/18 12:43:15    355s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:56 mem=1873.5M
[12/18 12:43:15    355s] ### Creating RouteCongInterface, started
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:43:15    355s] 
[12/18 12:43:15    355s] #optDebug: {0, 1.000}
[12/18 12:43:15    355s] ### Creating RouteCongInterface, finished
[12/18 12:43:15    355s] {MG  {4 0 3 0.0714286}  {5 0 24.2 0.571429} }
[12/18 12:43:15    355s] ### Creating LA Mngr. totSessionCpu=0:05:56 mem=1873.5M
[12/18 12:43:15    355s] ### Creating LA Mngr, finished. totSessionCpu=0:05:56 mem=1873.5M
[12/18 12:43:15    356s] *info: 1 clock net excluded
[12/18 12:43:15    356s] *info: 85 no-driver nets excluded.
[12/18 12:43:15    356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.4
[12/18 12:43:15    356s] PathGroup :  reg2reg  TargetSlack : 0 
[12/18 12:43:15    356s] ** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -31.738 Density 101.30
[12/18 12:43:16    356s] Optimizer TNS Opt
[12/18 12:43:16    356s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:16    356s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1932.7M, EPOCH TIME: 1766050996.001782
[12/18 12:43:16    356s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1932.7M, EPOCH TIME: 1766050996.001889
[12/18 12:43:16    356s] Active Path Group: reg2reg  
[12/18 12:43:16    356s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:16    356s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:43:16    356s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:16    356s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:43:16    356s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| mdu_inst_dividend_reg[29]/D          |
[12/18 12:43:16    356s] |  -1.078|   -1.078| -31.738|  -31.738|  101.30%|   0:00:00.0| 1932.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:43:16    356s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1932.7M) ***
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1932.7M) ***
[12/18 12:43:16    356s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:16    356s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 3.120|  0.000|
|reg2reg   |-1.078|-31.738|
|HEPG      |-1.078|-31.738|
|All Paths |-1.078|-31.738|
+----------+------+-------+

[12/18 12:43:16    356s] Bottom Preferred Layer:
[12/18 12:43:16    356s]     None
[12/18 12:43:16    356s] Via Pillar Rule:
[12/18 12:43:16    356s]     None
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1932.7M) ***
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.4
[12/18 12:43:16    356s] Total-nets :: 11337, Stn-nets :: 6436, ratio :: 56.7699 %, Total-len 320635, Stn-len 243693
[12/18 12:43:16    356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1913.6M, EPOCH TIME: 1766050996.222937
[12/18 12:43:16    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:43:16    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:16    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:16    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:16    356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1873.6M, EPOCH TIME: 1766050996.240414
[12/18 12:43:16    356s] TotalInstCnt at PhyDesignMc Destruction: 11121
[12/18 12:43:16    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.15
[12/18 12:43:16    356s] *** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:05:56.4/0:05:56.9 (1.0), mem = 1873.6M
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] =============================================================================================
[12/18 12:43:16    356s]  Step TAT Report : TnsOpt #3 / place_opt_design #1                              21.35-s114_1
[12/18 12:43:16    356s] =============================================================================================
[12/18 12:43:16    356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:16    356s] ---------------------------------------------------------------------------------------------
[12/18 12:43:16    356s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:43:16    356s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:16    356s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.6
[12/18 12:43:16    356s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:43:16    356s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ TransformInit          ]      1   0:00:00.2  (  38.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:16    356s] [ OptimizationStep       ]      1   0:00:00.0  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:43:16    356s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:43:16    356s] [ OptGetWeight           ]     12   0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/18 12:43:16    356s] [ OptEval                ]     12   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ OptCommit              ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:16    356s] [ MISC                   ]          0:00:00.1  (  16.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:16    356s] ---------------------------------------------------------------------------------------------
[12/18 12:43:16    356s]  TnsOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/18 12:43:16    356s] ---------------------------------------------------------------------------------------------
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] End: GigaOpt Optimization in post-eco TNS mode
[12/18 12:43:16    356s] Register exp ratio and priority group on 0 nets on 11337 nets : 
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] Active setup views:
[12/18 12:43:16    356s]  SINGLE_VIEW
[12/18 12:43:16    356s]   Dominating endpoints: 0
[12/18 12:43:16    356s]   Dominating TNS: -0.000
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] Extraction called for design 'custom_riscv_core' of instances=11121 and nets=11424 using extraction engine 'preRoute' .
[12/18 12:43:16    356s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:43:16    356s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:43:16    356s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:43:16    356s] RC Extraction called in multi-corner(1) mode.
[12/18 12:43:16    356s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:43:16    356s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:43:16    356s] RCMode: PreRoute
[12/18 12:43:16    356s]       RC Corner Indexes            0   
[12/18 12:43:16    356s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:43:16    356s] Resistance Scaling Factor    : 1.00000 
[12/18 12:43:16    356s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:43:16    356s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:43:16    356s] Shrink Factor                : 1.00000
[12/18 12:43:16    356s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:43:16    356s] RC Grid backup saved.
[12/18 12:43:16    356s] 
[12/18 12:43:16    356s] Trim Metal Layers:
[12/18 12:43:16    356s] LayerId::1 widthSet size::1
[12/18 12:43:16    356s] LayerId::2 widthSet size::1
[12/18 12:43:16    356s] LayerId::3 widthSet size::1
[12/18 12:43:16    356s] LayerId::4 widthSet size::1
[12/18 12:43:16    356s] LayerId::5 widthSet size::1
[12/18 12:43:16    356s] LayerId::6 widthSet size::1
[12/18 12:43:16    356s] Skipped RC grid update for preRoute extraction.
[12/18 12:43:16    356s] eee: pegSigSF::1.070000
[12/18 12:43:16    356s] Initializing multi-corner resistance tables ...
[12/18 12:43:16    356s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:16    356s] eee: l::2 avDens::0.293218 usedTrk::3448.238066 availTrk::11760.000000 sigTrk::3448.238066
[12/18 12:43:16    356s] eee: l::3 avDens::0.456618 usedTrk::3942.006162 availTrk::8633.043478 sigTrk::3946.643366
[12/18 12:43:16    356s] eee: l::4 avDens::0.377272 usedTrk::2456.102399 availTrk::6510.163934 sigTrk::2456.102399
[12/18 12:43:16    356s] eee: l::5 avDens::0.169993 usedTrk::944.867641 availTrk::5558.260870 sigTrk::944.867641
[12/18 12:43:16    356s] eee: l::6 avDens::0.139932 usedTrk::86.314154 availTrk::616.830601 sigTrk::86.314154
[12/18 12:43:16    356s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:16    356s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.439648 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.877300 pMod=80 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:16    356s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1902.266M)
[12/18 12:43:16    356s] Skewing Data Summary (End_of_FINAL)
[12/18 12:43:16    356s] --------------------------------------------------
[12/18 12:43:16    356s]  Total skewed count:12   (Analysis view: SINGLE_VIEW)
[12/18 12:43:16    356s]  Advancing count:12, Max:-300.0(ps) Min:-300.0(ps) Total:-3600.0(ps)
[12/18 12:43:16    356s]  Delaying  count:0
[12/18 12:43:16    356s] --------------------------------------------------
[12/18 12:43:16    356s] Starting delay calculation for Setup views
[12/18 12:43:16    356s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:43:16    356s] #################################################################################
[12/18 12:43:16    356s] # Design Stage: PreRoute
[12/18 12:43:16    356s] # Design Name: custom_riscv_core
[12/18 12:43:16    356s] # Design Mode: 90nm
[12/18 12:43:16    356s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:43:16    356s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:43:16    356s] # Signoff Settings: SI Off 
[12/18 12:43:16    356s] #################################################################################
[12/18 12:43:16    357s] Calculate delays in Single mode...
[12/18 12:43:16    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 1854.3M, InitMEM = 1854.3M)
[12/18 12:43:16    357s] Start delay calculation (fullDC) (1 T). (MEM=1854.27)
[12/18 12:43:16    357s] End AAE Lib Interpolated Model. (MEM=1865.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:18    358s] Total number of fetched objects 11337
[12/18 12:43:18    358s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:43:18    358s] End delay calculation. (MEM=1881.47 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:43:18    358s] End delay calculation (fullDC). (MEM=1881.47 CPU=0:00:01.3 REAL=0:00:02.0)
[12/18 12:43:18    358s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1881.5M) ***
[12/18 12:43:18    358s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:05:59 mem=1881.5M)
[12/18 12:43:18    358s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1881.47 MB )
[12/18 12:43:18    358s] (I)      ================== Layers ===================
[12/18 12:43:18    358s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:18    358s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:18    358s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:18    358s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:18    358s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:18    358s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:18    358s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:18    358s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:18    358s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:18    358s] (I)      Started Import and model ( Curr Mem: 1881.47 MB )
[12/18 12:43:18    358s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:18    358s] (I)      == Non-default Options ==
[12/18 12:43:18    358s] (I)      Build term to term wires                           : false
[12/18 12:43:18    358s] (I)      Maximum routing layer                              : 6
[12/18 12:43:18    358s] (I)      Number of threads                                  : 1
[12/18 12:43:18    358s] (I)      Method to set GCell size                           : row
[12/18 12:43:18    358s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:18    358s] (I)      Use row-based GCell size
[12/18 12:43:18    358s] (I)      Use row-based GCell align
[12/18 12:43:18    358s] (I)      layer 0 area = 56099
[12/18 12:43:18    358s] (I)      layer 1 area = 83000
[12/18 12:43:18    358s] (I)      layer 2 area = 67600
[12/18 12:43:18    358s] (I)      layer 3 area = 240000
[12/18 12:43:18    358s] (I)      layer 4 area = 240000
[12/18 12:43:18    358s] (I)      layer 5 area = 4000000
[12/18 12:43:18    358s] (I)      GCell unit size   : 2720
[12/18 12:43:18    358s] (I)      GCell multiplier  : 1
[12/18 12:43:18    358s] (I)      GCell row height  : 2720
[12/18 12:43:18    358s] (I)      Actual row height : 2720
[12/18 12:43:18    358s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:18    358s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:18    358s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:18    358s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:18    358s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:18    358s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:18    358s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:18    358s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:18    358s] (I)      =============== Default via ===============
[12/18 12:43:18    358s] (I)      +---+------------------+------------------+
[12/18 12:43:18    358s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:18    358s] (I)      +---+------------------+------------------+
[12/18 12:43:18    358s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:18    358s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:18    358s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:18    358s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:18    358s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:18    358s] (I)      +---+------------------+------------------+
[12/18 12:43:18    358s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:18    358s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:18    358s] [NR-eGR] Read 0 other shapes
[12/18 12:43:18    358s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:18    358s] [NR-eGR] #Instance Blockages : 52920
[12/18 12:43:18    358s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:18    358s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:18    358s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:18    358s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:18    358s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:18    358s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:18    358s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:43:18    358s] [NR-eGR] Read 11241 nets ( ignored 0 )
[12/18 12:43:18    358s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:18    358s] (I)      Read Num Blocks=52920  Num Prerouted Wires=0  Num CS=0
[12/18 12:43:18    358s] (I)      Layer 1 (H) : #blockages 52920 : #preroutes 0
[12/18 12:43:18    358s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:18    358s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:18    358s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:18    358s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:18    358s] (I)      Number of ignored nets                =      0
[12/18 12:43:18    358s] (I)      Number of connected nets              =      0
[12/18 12:43:18    358s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:43:18    358s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:18    358s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:18    358s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:18    358s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:43:18    358s] (I)      Ndr track 0 does not exist
[12/18 12:43:18    358s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:18    358s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:18    358s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:18    358s] (I)      Site width          :   460  (dbu)
[12/18 12:43:18    358s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:18    358s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:18    358s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:18    358s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:18    358s] (I)      Grid                :   224    71     6
[12/18 12:43:18    358s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:18    358s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:18    358s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:18    358s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:18    358s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:18    358s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:18    358s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:18    358s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:18    358s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:18    358s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:18    358s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:18    358s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:18    358s] (I)      --------------------------------------------------------
[12/18 12:43:18    358s] 
[12/18 12:43:18    358s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:18    358s] [NR-eGR] Rule id: 0  Nets: 11231
[12/18 12:43:18    358s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:18    358s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:18    358s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:18    358s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:18    358s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:18    358s] [NR-eGR] ========================================
[12/18 12:43:18    358s] [NR-eGR] 
[12/18 12:43:18    358s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:18    358s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:18    358s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:18    358s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:18    358s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:18    358s] (I)      |     2 |  128128 |    42884 |        33.47% |
[12/18 12:43:18    358s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:18    358s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:18    358s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:18    358s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:18    358s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:18    358s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1881.47 MB )
[12/18 12:43:18    358s] (I)      Reset routing kernel
[12/18 12:43:18    358s] (I)      Started Global Routing ( Curr Mem: 1881.47 MB )
[12/18 12:43:18    358s] (I)      totalPins=43546  totalGlobalPin=39947 (91.74%)
[12/18 12:43:18    358s] (I)      total 2D Cap : 325270 = (168644 H, 156626 V)
[12/18 12:43:18    358s] [NR-eGR] Layer group 1: route 11231 net(s) in layer range [2, 6]
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1a Route ============
[12/18 12:43:18    358s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:18    358s] (I)      Usage: 117978 = (69311 H, 48667 V) = (41.10% H, 31.07% V) = (1.885e+05um H, 1.324e+05um V)
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1b Route ============
[12/18 12:43:18    358s] (I)      Usage: 118817 = (69542 H, 49275 V) = (41.24% H, 31.46% V) = (1.892e+05um H, 1.340e+05um V)
[12/18 12:43:18    358s] (I)      Overflow of layer group 1: 28.46% H + 2.89% V. EstWL: 3.231822e+05um
[12/18 12:43:18    358s] (I)      Congestion metric : 28.46%H 2.89%V, 31.35%HV
[12/18 12:43:18    358s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1c Route ============
[12/18 12:43:18    358s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:18    358s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1d Route ============
[12/18 12:43:18    358s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1e Route ============
[12/18 12:43:18    358s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:18    358s] [NR-eGR] Early Global Route overflow of layer group 1: 27.69% H + 2.90% V. EstWL: 3.238786e+05um
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] (I)      ============  Phase 1l Route ============
[12/18 12:43:18    358s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:18    358s] (I)      Layer  2:      85676     57198      5707           0      126664    ( 0.00%) 
[12/18 12:43:18    358s] (I)      Layer  3:      92680     43219       849           0       92717    ( 0.00%) 
[12/18 12:43:18    358s] (I)      Layer  4:      70914     41932      4595           0       70600    ( 0.00%) 
[12/18 12:43:18    358s] (I)      Layer  5:      61740     10886       216           0       61811    ( 0.00%) 
[12/18 12:43:18    358s] (I)      Layer  6:      11819      1275        13        2983        8784    (25.35%) 
[12/18 12:43:18    358s] (I)      Total:        322829    154510     11380        2983      360573    ( 0.82%) 
[12/18 12:43:18    358s] (I)      
[12/18 12:43:18    358s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:18    358s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:43:18    358s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:18    358s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/18 12:43:18    358s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:18    358s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:18    358s] [NR-eGR]    met1 ( 2)      3125(19.74%)        71( 0.45%)         0( 0.00%)   (20.18%) 
[12/18 12:43:18    358s] [NR-eGR]    met2 ( 3)       585( 3.73%)         2( 0.01%)         0( 0.00%)   ( 3.74%) 
[12/18 12:43:18    358s] [NR-eGR]    met3 ( 4)      2497(15.77%)        74( 0.47%)         1( 0.01%)   (16.24%) 
[12/18 12:43:18    358s] [NR-eGR]    met4 ( 5)       122( 0.78%)         3( 0.02%)         0( 0.00%)   ( 0.80%) 
[12/18 12:43:18    358s] [NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/18 12:43:18    358s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:18    358s] [NR-eGR]        Total      6342( 8.47%)       150( 0.20%)         1( 0.00%)   ( 8.68%) 
[12/18 12:43:18    358s] [NR-eGR] 
[12/18 12:43:18    358s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1889.47 MB )
[12/18 12:43:18    358s] (I)      total 2D Cap : 326032 = (169406 H, 156626 V)
[12/18 12:43:18    358s] [NR-eGR] Overflow after Early Global Route 13.83% H + 0.99% V
[12/18 12:43:18    358s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1889.47 MB )
[12/18 12:43:18    358s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:43:18    358s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:43:18    358s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:43:18    358s] (I)       Early Global Route kernel                   100.00%  333.41 sec  333.58 sec  0.17 sec  0.17 sec 
[12/18 12:43:18    358s] (I)       +-Import and model                           26.45%  333.41 sec  333.46 sec  0.04 sec  0.05 sec 
[12/18 12:43:18    358s] (I)       | +-Create place DB                          12.10%  333.41 sec  333.43 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | +-Import place data                      12.06%  333.41 sec  333.43 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read instances and placement          3.31%  333.41 sec  333.42 sec  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read nets                             8.65%  333.42 sec  333.43 sec  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | +-Create route DB                          12.22%  333.43 sec  333.45 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | +-Import route data (1T)                 12.07%  333.43 sec  333.45 sec  0.02 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read blockages ( Layer 2-6 )          3.08%  333.44 sec  333.44 sec  0.01 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read routing blockages              0.00%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read instance blockages             2.55%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read PG blockages                   0.03%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read clock blockages                0.02%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read other blockages                0.02%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read halo blockages                 0.07%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Read boundary cut boxes             0.00%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read blackboxes                       0.01%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read prerouted                        1.82%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read unlegalized nets                 0.62%  333.44 sec  333.45 sec  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | +-Read nets                             1.23%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Set up via pillars                    0.03%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Initialize 3D grid graph              0.10%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Model blockage capacity               2.44%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Initialize 3D capacity              2.23%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | +-Read aux data                             0.00%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | +-Others data preparation                   0.36%  333.45 sec  333.45 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | +-Create route kernel                       1.10%  333.45 sec  333.46 sec  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       +-Global Routing                             70.80%  333.46 sec  333.58 sec  0.12 sec  0.12 sec 
[12/18 12:43:18    358s] (I)       | +-Initialization                            1.01%  333.46 sec  333.46 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | +-Net group 1                              67.92%  333.46 sec  333.57 sec  0.12 sec  0.12 sec 
[12/18 12:43:18    358s] (I)       | | +-Generate topology                       6.04%  333.46 sec  333.47 sec  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1a                               16.04%  333.47 sec  333.50 sec  0.03 sec  0.03 sec 
[12/18 12:43:18    358s] (I)       | | | +-Pattern routing (1T)                 12.83%  333.47 sec  333.49 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.78%  333.49 sec  333.50 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Add via demand to 2D                  1.17%  333.50 sec  333.50 sec  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1b                               12.34%  333.50 sec  333.52 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | | +-Monotonic routing (1T)               12.14%  333.50 sec  333.52 sec  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1c                                3.39%  333.52 sec  333.53 sec  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | +-Two level Routing                     3.34%  333.52 sec  333.53 sec  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Two Level Routing (Regular)         2.28%  333.52 sec  333.52 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | | +-Two Level Routing (Strong)          0.91%  333.52 sec  333.53 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1d                                2.89%  333.53 sec  333.53 sec  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | | +-Detoured routing (1T)                 2.82%  333.53 sec  333.53 sec  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1e                                0.11%  333.53 sec  333.53 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | | +-Route legalization                    0.00%  333.53 sec  333.53 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | | +-Phase 1l                               25.78%  333.53 sec  333.57 sec  0.04 sec  0.04 sec 
[12/18 12:43:18    358s] (I)       | | | +-Layer assignment (1T)                25.18%  333.53 sec  333.57 sec  0.04 sec  0.04 sec 
[12/18 12:43:18    358s] (I)       | +-Clean cong LA                             0.00%  333.57 sec  333.57 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       +-Export 3D cong map                          1.15%  333.58 sec  333.58 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)       | +-Export 2D cong map                        0.15%  333.58 sec  333.58 sec  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)      ======================= Summary by functions ========================
[12/18 12:43:18    358s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:43:18    358s] (I)      ---------------------------------------------------------------------
[12/18 12:43:18    358s] (I)        0  Early Global Route kernel           100.00%  0.17 sec  0.17 sec 
[12/18 12:43:18    358s] (I)        1  Global Routing                       70.80%  0.12 sec  0.12 sec 
[12/18 12:43:18    358s] (I)        1  Import and model                     26.45%  0.04 sec  0.05 sec 
[12/18 12:43:18    358s] (I)        1  Export 3D cong map                    1.15%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        2  Net group 1                          67.92%  0.12 sec  0.12 sec 
[12/18 12:43:18    358s] (I)        2  Create route DB                      12.22%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        2  Create place DB                      12.10%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        2  Create route kernel                   1.10%  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        2  Initialization                        1.01%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        2  Others data preparation               0.36%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1l                             25.78%  0.04 sec  0.04 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1a                             16.04%  0.03 sec  0.03 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1b                             12.34%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        3  Import route data (1T)               12.07%  0.02 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        3  Import place data                    12.06%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        3  Generate topology                     6.04%  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1c                              3.39%  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1d                              2.89%  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        3  Phase 1e                              0.11%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Layer assignment (1T)                25.18%  0.04 sec  0.04 sec 
[12/18 12:43:18    358s] (I)        4  Pattern routing (1T)                 12.83%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        4  Monotonic routing (1T)               12.14%  0.02 sec  0.02 sec 
[12/18 12:43:18    358s] (I)        4  Read nets                             9.88%  0.02 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Two level Routing                     3.34%  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Read instances and placement          3.31%  0.01 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Read blockages ( Layer 2-6 )          3.08%  0.01 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Detoured routing (1T)                 2.82%  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Model blockage capacity               2.44%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Read prerouted                        1.82%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Pattern Routing Avoiding Blockages    1.78%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Add via demand to 2D                  1.17%  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Read unlegalized nets                 0.62%  0.00 sec  0.01 sec 
[12/18 12:43:18    358s] (I)        4  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read instance blockages               2.55%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Two Level Routing (Regular)           2.28%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Initialize 3D capacity                2.23%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Two Level Routing (Strong)            0.91%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:43:18    358s] OPERPROF: Starting HotSpotCal at level 1, MEM:1889.5M, EPOCH TIME: 1766050998.518014
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] [hotspot] | normalized |         86.00 |        226.00 |
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] Local HotSpot Analysis: normalized max congestion hotspot area = 86.00, normalized total congestion hotspot area = 226.00 (area is in unit of 4 std-cell row bins)
[12/18 12:43:18    358s] [hotspot] max/total 86.00/226.00, big hotspot (>10) total 188.00
[12/18 12:43:18    358s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  1  |   263.08    23.80   458.92   176.12 |      111.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  2  |    34.60    12.92   230.44    89.08 |       58.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  3  |    34.60   143.48   186.92   176.12 |       28.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  4  |   263.08   121.72   350.12   176.12 |       20.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  5  |   197.80   121.72   219.56   176.12 |        6.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] Top 5 hotspots total area: 223.00
[12/18 12:43:18    358s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1889.5M, EPOCH TIME: 1766050998.520638
[12/18 12:43:18    358s] [hotspot] Hotspot report including placement blocked areas
[12/18 12:43:18    358s] OPERPROF: Starting HotSpotCal at level 1, MEM:1889.5M, EPOCH TIME: 1766050998.520756
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] [hotspot] | normalized |         86.00 |        226.00 |
[12/18 12:43:18    358s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:18    358s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 86.00, normalized total congestion hotspot area = 226.00 (area is in unit of 4 std-cell row bins)
[12/18 12:43:18    358s] [hotspot] max/total 86.00/226.00, big hotspot (>10) total 188.00
[12/18 12:43:18    358s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  1  |   263.08    23.80   458.92   176.12 |      111.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  2  |    34.60    12.92   230.44    89.08 |       58.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  3  |    34.60   143.48   186.92   176.12 |       28.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  4  |   263.08   121.72   350.12   176.12 |       20.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] [hotspot] |  5  |   197.80   121.72   219.56   176.12 |        6.00   |
[12/18 12:43:18    358s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:18    358s] Top 5 hotspots total area: 223.00
[12/18 12:43:18    358s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1889.5M, EPOCH TIME: 1766050998.523276
[12/18 12:43:18    358s] Reported timing to dir ./timingReports
[12/18 12:43:18    358s] **optDesign ... cpu = 0:05:15, real = 0:05:14, mem = 1560.3M, totSessionCpu=0:05:59 **
[12/18 12:43:18    358s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1843.5M, EPOCH TIME: 1766050998.530978
[12/18 12:43:18    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:18    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:18    358s] 
[12/18 12:43:18    358s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:18    358s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1843.5M, EPOCH TIME: 1766050998.537601
[12/18 12:43:18    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:18    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.077  | -1.077  |  3.120  |
|           TNS (ns):| -31.522 | -31.522 |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     76 (76)      |   -0.107   |     76 (76)      |
|   max_tran     |    76 (2797)     |   -1.781   |    76 (2797)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.9M, EPOCH TIME: 1766050999.555207
[12/18 12:43:19    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:19    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1858.9M, EPOCH TIME: 1766050999.562586
[12/18 12:43:19    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] Density: 101.298%
Routing Overflow: 13.83% H and 0.99% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.9M, EPOCH TIME: 1766050999.570967
[12/18 12:43:19    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:19    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1858.9M, EPOCH TIME: 1766050999.577752
[12/18 12:43:19    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] **optDesign ... cpu = 0:05:15, real = 0:05:15, mem = 1562.8M, totSessionCpu=0:05:59 **
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:43:19    359s] Deleting Lib Analyzer.
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] TimeStamp Deleting Cell Server End ...
[12/18 12:43:19    359s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/18 12:43:19    359s] Type 'man IMPOPT-3195' for more detail.
[12/18 12:43:19    359s] *** Finished optDesign ***
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:19 real=  0:05:19)
[12/18 12:43:19    359s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[12/18 12:43:19    359s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:06.1 real=0:00:06.1)
[12/18 12:43:19    359s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.9 real=0:00:07.8)
[12/18 12:43:19    359s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:28 real=  0:01:27)
[12/18 12:43:19    359s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:34 real=  0:02:34)
[12/18 12:43:19    359s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:15.6 real=0:00:15.6)
[12/18 12:43:19    359s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:16.8 real=0:00:16.8)
[12/18 12:43:19    359s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/18 12:43:19    359s] clean pInstBBox. size 0
[12/18 12:43:19    359s]  *** Writing scheduling file: 'scheduling_file.cts.28794' ***
[12/18 12:43:19    359s] All LLGs are deleted
[12/18 12:43:19    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:19    359s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1858.9M, EPOCH TIME: 1766050999.621777
[12/18 12:43:19    359s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1858.9M, EPOCH TIME: 1766050999.621844
[12/18 12:43:19    359s] Info: pop threads available for lower-level modules during optimization.
[12/18 12:43:19    359s] Disable CTE adjustment.
[12/18 12:43:19    359s] #optDebug: fT-D <X 1 0 0 0>
[12/18 12:43:19    359s] VSMManager cleared!
[12/18 12:43:19    359s] **place_opt_design ... cpu = 0:05:15, real = 0:05:15, mem = 1803.9M **
[12/18 12:43:19    359s] *** Finished GigaPlace ***
[12/18 12:43:19    359s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:43:19    359s] *** place_opt_design #1 [finish] : cpu/real = 0:05:15.2/0:05:15.5 (1.0), totSession cpu/real = 0:05:59.3/0:06:00.3 (1.0), mem = 1803.9M
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] =============================================================================================
[12/18 12:43:19    359s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[12/18 12:43:19    359s] =============================================================================================
[12/18 12:43:19    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:19    359s] ---------------------------------------------------------------------------------------------
[12/18 12:43:19    359s] [ InitOpt                ]      1   0:00:02.4  (   0.7 % )     0:00:04.7 /  0:00:04.7    1.0
[12/18 12:43:19    359s] [ WnsOpt                 ]      1   0:02:12.1  (  41.9 % )     0:02:34.4 /  0:02:34.5    1.0
[12/18 12:43:19    359s] [ TnsOpt                 ]      3   0:00:25.0  (   7.9 % )     0:00:27.7 /  0:00:27.8    1.0
[12/18 12:43:19    359s] [ GlobalOpt              ]      1   0:00:07.8  (   2.5 % )     0:00:07.8 /  0:00:07.8    1.0
[12/18 12:43:19    359s] [ DrvOpt                 ]      4   0:00:17.3  (   5.5 % )     0:00:17.5 /  0:00:17.5    1.0
[12/18 12:43:19    359s] [ SimplifyNetlist        ]      1   0:00:01.4  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:43:19    359s] [ SkewClock              ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.1
[12/18 12:43:19    359s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:19    359s] [ AreaOpt                ]      6   0:00:09.1  (   2.9 % )     0:00:09.2 /  0:00:09.2    1.0
[12/18 12:43:19    359s] [ ViewPruning            ]      8   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:43:19    359s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.0 % )     0:00:03.2 /  0:00:02.7    0.8
[12/18 12:43:19    359s] [ DrvReport              ]      3   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.4    0.5
[12/18 12:43:19    359s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:43:19    359s] [ SlackTraversorInit     ]     11   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:43:19    359s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:19    359s] [ PlacerInterfaceInit    ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:19    359s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:43:19    359s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:43:19    359s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:19    359s] [ IncrReplace            ]      1   0:01:27.3  (  27.7 % )     0:01:29.2 /  0:01:29.3    1.0
[12/18 12:43:19    359s] [ RefinePlace            ]      9   0:00:22.8  (   7.2 % )     0:00:23.1 /  0:00:23.2    1.0
[12/18 12:43:19    359s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:43:19    359s] [ ExtractRC              ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/18 12:43:19    359s] [ TimingUpdate           ]     48   0:00:01.4  (   0.4 % )     0:00:04.4 /  0:00:04.4    1.0
[12/18 12:43:19    359s] [ FullDelayCalc          ]      3   0:00:04.5  (   1.4 % )     0:00:04.5 /  0:00:04.5    1.0
[12/18 12:43:19    359s] [ TimingReport           ]      3   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.1    1.0
[12/18 12:43:19    359s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:19    359s] [ MISC                   ]          0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:43:19    359s] ---------------------------------------------------------------------------------------------
[12/18 12:43:19    359s]  place_opt_design #1 TOTAL          0:05:15.5  ( 100.0 % )     0:05:15.5 /  0:05:15.2    1.0
[12/18 12:43:19    359s] ---------------------------------------------------------------------------------------------
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[12/18 12:43:19    359s] Creating clock tree spec for modes (timing configs): FUNC_MODE
[12/18 12:43:19    359s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:43:19    359s] Summary for sequential cells identification: 
[12/18 12:43:19    359s]   Identified SBFF number: 45
[12/18 12:43:19    359s]   Identified MBFF number: 0
[12/18 12:43:19    359s]   Identified SB Latch number: 0
[12/18 12:43:19    359s]   Identified MB Latch number: 0
[12/18 12:43:19    359s]   Not identified SBFF number: 0
[12/18 12:43:19    359s]   Not identified MBFF number: 0
[12/18 12:43:19    359s]   Not identified SB Latch number: 0
[12/18 12:43:19    359s]   Not identified MB Latch number: 0
[12/18 12:43:19    359s]   Number of sequential cells which are not FFs: 23
[12/18 12:43:19    359s]  Visiting view : SINGLE_VIEW
[12/18 12:43:19    359s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:19    359s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:19    359s]  Visiting view : SINGLE_VIEW
[12/18 12:43:19    359s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:19    359s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:19    359s] TLC MultiMap info (StdDelay):
[12/18 12:43:19    359s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:43:19    359s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:43:19    359s]  Setting StdDelay to: 42.5ps
[12/18 12:43:19    359s] 
[12/18 12:43:19    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:43:19    359s] Reset timing graph...
[12/18 12:43:19    359s] Ignoring AAE DB Resetting ...
[12/18 12:43:19    359s] Reset timing graph done.
[12/18 12:43:19    359s] Ignoring AAE DB Resetting ...
[12/18 12:43:19    359s] Analyzing clock structure...
[12/18 12:43:19    359s] Analyzing clock structure done.
[12/18 12:43:19    359s] Reset timing graph...
[12/18 12:43:19    359s] Ignoring AAE DB Resetting ...
[12/18 12:43:19    359s] Reset timing graph done.
[12/18 12:43:19    359s] Wrote: ccopt.spec
[12/18 12:43:19    359s] <CMD> ccopt_design
[12/18 12:43:20    359s] % Begin ccopt_design (date=12/18 12:43:20, mem=1474.9M)
[12/18 12:43:20    359s] Turning off fast DC mode.
[12/18 12:43:20    359s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:59.7/0:06:00.7 (1.0), mem = 1785.4M
[12/18 12:43:20    359s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:43:20    359s] Runtime...
[12/18 12:43:20    359s] **INFO: User's settings:
[12/18 12:43:20    359s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/18 12:43:20    359s] setNanoRouteMode -grouteExpTdStdDelay          42.5
[12/18 12:43:20    359s] setExtractRCMode -engine                       preRoute
[12/18 12:43:20    359s] setDelayCalMode -enable_high_fanout            true
[12/18 12:43:20    359s] setDelayCalMode -engine                        aae
[12/18 12:43:20    359s] setDelayCalMode -ignoreNetLoad                 false
[12/18 12:43:20    359s] setDelayCalMode -socv_accuracy_mode            low
[12/18 12:43:20    359s] setOptMode -activeHoldViews                    { SINGLE_VIEW }
[12/18 12:43:20    359s] setOptMode -activeSetupViews                   { SINGLE_VIEW }
[12/18 12:43:20    359s] setOptMode -autoSetupViews                     { SINGLE_VIEW}
[12/18 12:43:20    359s] setOptMode -autoTDGRSetupViews                 { SINGLE_VIEW}
[12/18 12:43:20    359s] setOptMode -drcMargin                          0
[12/18 12:43:20    359s] setOptMode -fixCap                             true
[12/18 12:43:20    359s] setOptMode -fixDrc                             true
[12/18 12:43:20    359s] setOptMode -fixFanoutLoad                      true
[12/18 12:43:20    359s] setOptMode -fixTran                            true
[12/18 12:43:20    359s] setOptMode -optimizeFF                         true
[12/18 12:43:20    359s] setOptMode -preserveAllSequential              true
[12/18 12:43:20    359s] setOptMode -setupTargetSlack                   0
[12/18 12:43:20    359s] setPlaceMode -place_design_floorplan_mode      false
[12/18 12:43:20    359s] 
[12/18 12:43:20    359s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/18 12:43:20    359s] (ccopt_design): create_ccopt_clock_tree_spec
[12/18 12:43:20    359s] Creating clock tree spec for modes (timing configs): FUNC_MODE
[12/18 12:43:20    359s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/18 12:43:20    359s] Reset timing graph...
[12/18 12:43:20    359s] Ignoring AAE DB Resetting ...
[12/18 12:43:20    359s] Reset timing graph done.
[12/18 12:43:20    359s] Ignoring AAE DB Resetting ...
[12/18 12:43:20    359s] Analyzing clock structure...
[12/18 12:43:20    360s] Analyzing clock structure done.
[12/18 12:43:20    360s] Reset timing graph...
[12/18 12:43:20    360s] Ignoring AAE DB Resetting ...
[12/18 12:43:20    360s] Reset timing graph done.
[12/18 12:43:20    360s] Extracting original clock gating for sys_clk...
[12/18 12:43:20    360s]   clock_tree sys_clk contains 2161 sinks and 0 clock gates.
[12/18 12:43:20    360s] Extracting original clock gating for sys_clk done.
[12/18 12:43:20    360s] The skew group sys_clk/FUNC_MODE was created. It contains 2161 sinks and 1 sources.
[12/18 12:43:20    360s] Checking clock tree convergence...
[12/18 12:43:20    360s] Checking clock tree convergence done.
[12/18 12:43:20    360s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/18 12:43:20    360s] Set place::cacheFPlanSiteMark to 1
[12/18 12:43:20    360s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/18 12:43:20    360s] Using CCOpt effort standard.
[12/18 12:43:20    360s] CCOpt::Phase::Initialization...
[12/18 12:43:20    360s] Check Prerequisites...
[12/18 12:43:20    360s] Leaving CCOpt scope - CheckPlace...
[12/18 12:43:20    360s] OPERPROF: Starting checkPlace at level 1, MEM:1791.2M, EPOCH TIME: 1766051000.402053
[12/18 12:43:20    360s] Processing tracks to init pin-track alignment.
[12/18 12:43:20    360s] z: 1, totalTracks: 1
[12/18 12:43:20    360s] z: 3, totalTracks: 1
[12/18 12:43:20    360s] z: 5, totalTracks: 1
[12/18 12:43:20    360s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:20    360s] All LLGs are deleted
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1791.2M, EPOCH TIME: 1766051000.405615
[12/18 12:43:20    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1791.2M, EPOCH TIME: 1766051000.405743
[12/18 12:43:20    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1791.2M, EPOCH TIME: 1766051000.405990
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1791.2M, EPOCH TIME: 1766051000.406249
[12/18 12:43:20    360s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:20    360s] Core basic site is unithd
[12/18 12:43:20    360s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1791.2M, EPOCH TIME: 1766051000.406498
[12/18 12:43:20    360s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:43:20    360s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:43:20    360s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1791.2M, EPOCH TIME: 1766051000.407077
[12/18 12:43:20    360s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:43:20    360s] SiteArray: use 409,600 bytes
[12/18 12:43:20    360s] SiteArray: current memory after site array memory allocation 1791.2M
[12/18 12:43:20    360s] SiteArray: FP blocked sites are writable
[12/18 12:43:20    360s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:43:20    360s] Atter site array init, number of instance map data is 0.
[12/18 12:43:20    360s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1791.2M, EPOCH TIME: 1766051000.408639
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:20    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1791.2M, EPOCH TIME: 1766051000.409083
[12/18 12:43:20    360s] Begin checking placement ... (start mem=1791.2M, init mem=1791.2M)
[12/18 12:43:20    360s] Begin checking exclusive groups violation ...
[12/18 12:43:20    360s] There are 0 groups to check, max #box is 0, total #box is 0
[12/18 12:43:20    360s] Finished checking exclusive groups violations. Found 0 Vio.
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Running CheckPlace using 1 thread in normal mode...
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] ...checkPlace normal is done!
[12/18 12:43:20    360s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1791.2M, EPOCH TIME: 1766051000.479974
[12/18 12:43:20    360s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.004, MEM:1791.2M, EPOCH TIME: 1766051000.483521
[12/18 12:43:20    360s] Overlapping with other instance:	8273
[12/18 12:43:20    360s] Orientation Violation:	5545
[12/18 12:43:20    360s] *info: Placed = 11121         
[12/18 12:43:20    360s] *info: Unplaced = 0           
[12/18 12:43:20    360s] Placement Density:101.30%(103828/102498)
[12/18 12:43:20    360s] Placement Density (including fixed std cells):101.30%(103828/102498)
[12/18 12:43:20    360s] All LLGs are deleted
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11121).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1791.2M, EPOCH TIME: 1766051000.516931
[12/18 12:43:20    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1791.2M, EPOCH TIME: 1766051000.517093
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1791.2M)
[12/18 12:43:20    360s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.116, MEM:1791.2M, EPOCH TIME: 1766051000.517673
[12/18 12:43:20    360s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/18 12:43:20    360s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:20    360s] Innovus will update I/O latencies
[12/18 12:43:20    360s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:20    360s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:20    360s] Info: 1 threads available for lower-level modules during optimization.
[12/18 12:43:20    360s] Executing ccopt post-processing.
[12/18 12:43:20    360s] Synthesizing clock trees with CCOpt...
[12/18 12:43:20    360s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:00.2/0:06:01.2 (1.0), mem = 1791.2M
[12/18 12:43:20    360s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:43:20    360s] CCOpt::Phase::PreparingToBalance...
[12/18 12:43:20    360s] Leaving CCOpt scope - Initializing power interface...
[12/18 12:43:20    360s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Positive (advancing) pin insertion delays
[12/18 12:43:20    360s] =========================================
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] -----------------------------
[12/18 12:43:20    360s] From (ns)    To (ns)    Count
[12/18 12:43:20    360s] -----------------------------
[12/18 12:43:20    360s] below         0.300      12
[12/18 12:43:20    360s]   0.300       0.310       0
[12/18 12:43:20    360s] -----------------------------
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Total            : 3.600ns
[12/18 12:43:20    360s] Mean             : 0.300ns
[12/18 12:43:20    360s] Std.Dev          : 0.000ns
[12/18 12:43:20    360s]                     
[12/18 12:43:20    360s] Smallest advance : 0.300ns at instruction_reg[15]/CLK
[12/18 12:43:20    360s] Largest advance  : 0.300ns at instruction_reg[15]/CLK
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Found 12 advancing pin insertion delay (0.555% of 2161 clock tree sinks)
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Negative (delaying) pin insertion delays
[12/18 12:43:20    360s] ========================================
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Found 0 delaying pin insertion delay (0.000% of 2161 clock tree sinks)
[12/18 12:43:20    360s] Notify start of optimization...
[12/18 12:43:20    360s] Notify start of optimization done.
[12/18 12:43:20    360s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/18 12:43:20    360s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1791.2M, EPOCH TIME: 1766051000.529983
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] All LLGs are deleted
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1791.2M, EPOCH TIME: 1766051000.530053
[12/18 12:43:20    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1791.2M, EPOCH TIME: 1766051000.530089
[12/18 12:43:20    360s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1786.2M, EPOCH TIME: 1766051000.530817
[12/18 12:43:20    360s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1786.2M
[12/18 12:43:20    360s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1786.2M
[12/18 12:43:20    360s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1786.16 MB )
[12/18 12:43:20    360s] (I)      ================== Layers ===================
[12/18 12:43:20    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:20    360s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:20    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:20    360s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:20    360s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:20    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:20    360s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:20    360s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:20    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:20    360s] (I)      Started Import and model ( Curr Mem: 1786.16 MB )
[12/18 12:43:20    360s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:20    360s] (I)      == Non-default Options ==
[12/18 12:43:20    360s] (I)      Maximum routing layer                              : 6
[12/18 12:43:20    360s] (I)      Number of threads                                  : 1
[12/18 12:43:20    360s] (I)      Method to set GCell size                           : row
[12/18 12:43:20    360s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:20    360s] (I)      Use row-based GCell size
[12/18 12:43:20    360s] (I)      Use row-based GCell align
[12/18 12:43:20    360s] (I)      layer 0 area = 56099
[12/18 12:43:20    360s] (I)      layer 1 area = 83000
[12/18 12:43:20    360s] (I)      layer 2 area = 67600
[12/18 12:43:20    360s] (I)      layer 3 area = 240000
[12/18 12:43:20    360s] (I)      layer 4 area = 240000
[12/18 12:43:20    360s] (I)      layer 5 area = 4000000
[12/18 12:43:20    360s] (I)      GCell unit size   : 2720
[12/18 12:43:20    360s] (I)      GCell multiplier  : 1
[12/18 12:43:20    360s] (I)      GCell row height  : 2720
[12/18 12:43:20    360s] (I)      Actual row height : 2720
[12/18 12:43:20    360s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:20    360s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:20    360s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:20    360s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:20    360s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:20    360s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:20    360s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:20    360s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:20    360s] (I)      =============== Default via ===============
[12/18 12:43:20    360s] (I)      +---+------------------+------------------+
[12/18 12:43:20    360s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:20    360s] (I)      +---+------------------+------------------+
[12/18 12:43:20    360s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:20    360s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:20    360s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:20    360s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:20    360s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:20    360s] (I)      +---+------------------+------------------+
[12/18 12:43:20    360s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:20    360s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:20    360s] [NR-eGR] Read 0 other shapes
[12/18 12:43:20    360s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:20    360s] [NR-eGR] #Instance Blockages : 52920
[12/18 12:43:20    360s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:20    360s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:20    360s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:20    360s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:20    360s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:20    360s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:20    360s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:43:20    360s] [NR-eGR] Read 11241 nets ( ignored 0 )
[12/18 12:43:20    360s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:20    360s] (I)      Read Num Blocks=52920  Num Prerouted Wires=0  Num CS=0
[12/18 12:43:20    360s] (I)      Layer 1 (H) : #blockages 52920 : #preroutes 0
[12/18 12:43:20    360s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:20    360s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:20    360s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:20    360s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:20    360s] (I)      Number of ignored nets                =      0
[12/18 12:43:20    360s] (I)      Number of connected nets              =      0
[12/18 12:43:20    360s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/18 12:43:20    360s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:20    360s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:20    360s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:20    360s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/18 12:43:20    360s] (I)      Ndr track 0 does not exist
[12/18 12:43:20    360s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:20    360s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:20    360s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:20    360s] (I)      Site width          :   460  (dbu)
[12/18 12:43:20    360s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:20    360s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:20    360s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:20    360s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:20    360s] (I)      Grid                :   224    71     6
[12/18 12:43:20    360s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:20    360s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:20    360s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:20    360s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:20    360s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:20    360s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:20    360s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:20    360s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:20    360s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:20    360s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:20    360s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:20    360s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:20    360s] (I)      --------------------------------------------------------
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:20    360s] [NR-eGR] Rule id: 0  Nets: 11231
[12/18 12:43:20    360s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:20    360s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:20    360s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:20    360s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:20    360s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:20    360s] [NR-eGR] ========================================
[12/18 12:43:20    360s] [NR-eGR] 
[12/18 12:43:20    360s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:20    360s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:20    360s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:20    360s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:20    360s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:20    360s] (I)      |     2 |  128128 |    42884 |        33.47% |
[12/18 12:43:20    360s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:20    360s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:20    360s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:20    360s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:20    360s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:20    360s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      Reset routing kernel
[12/18 12:43:20    360s] (I)      Started Global Routing ( Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      totalPins=43546  totalGlobalPin=39947 (91.74%)
[12/18 12:43:20    360s] (I)      total 2D Cap : 325270 = (168644 H, 156626 V)
[12/18 12:43:20    360s] [NR-eGR] Layer group 1: route 11231 net(s) in layer range [2, 6]
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1a Route ============
[12/18 12:43:20    360s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:20    360s] (I)      Usage: 117978 = (69311 H, 48667 V) = (41.10% H, 31.07% V) = (1.885e+05um H, 1.324e+05um V)
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1b Route ============
[12/18 12:43:20    360s] (I)      Usage: 118817 = (69542 H, 49275 V) = (41.24% H, 31.46% V) = (1.892e+05um H, 1.340e+05um V)
[12/18 12:43:20    360s] (I)      Overflow of layer group 1: 28.46% H + 2.89% V. EstWL: 3.231822e+05um
[12/18 12:43:20    360s] (I)      Congestion metric : 28.46%H 2.89%V, 31.35%HV
[12/18 12:43:20    360s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1c Route ============
[12/18 12:43:20    360s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:20    360s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1d Route ============
[12/18 12:43:20    360s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1e Route ============
[12/18 12:43:20    360s] (I)      Usage: 119073 = (69542 H, 49531 V) = (41.24% H, 31.62% V) = (1.892e+05um H, 1.347e+05um V)
[12/18 12:43:20    360s] [NR-eGR] Early Global Route overflow of layer group 1: 27.69% H + 2.90% V. EstWL: 3.238786e+05um
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] (I)      ============  Phase 1l Route ============
[12/18 12:43:20    360s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:20    360s] (I)      Layer  2:      85676     57198      5707           0      126664    ( 0.00%) 
[12/18 12:43:20    360s] (I)      Layer  3:      92680     43219       849           0       92717    ( 0.00%) 
[12/18 12:43:20    360s] (I)      Layer  4:      70914     41932      4595           0       70600    ( 0.00%) 
[12/18 12:43:20    360s] (I)      Layer  5:      61740     10886       216           0       61811    ( 0.00%) 
[12/18 12:43:20    360s] (I)      Layer  6:      11819      1275        13        2983        8784    (25.35%) 
[12/18 12:43:20    360s] (I)      Total:        322829    154510     11380        2983      360573    ( 0.82%) 
[12/18 12:43:20    360s] (I)      
[12/18 12:43:20    360s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:20    360s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:43:20    360s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:20    360s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/18 12:43:20    360s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:20    360s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:20    360s] [NR-eGR]    met1 ( 2)      3125(19.74%)        71( 0.45%)         0( 0.00%)   (20.18%) 
[12/18 12:43:20    360s] [NR-eGR]    met2 ( 3)       585( 3.73%)         2( 0.01%)         0( 0.00%)   ( 3.74%) 
[12/18 12:43:20    360s] [NR-eGR]    met3 ( 4)      2497(15.77%)        74( 0.47%)         1( 0.01%)   (16.24%) 
[12/18 12:43:20    360s] [NR-eGR]    met4 ( 5)       122( 0.78%)         3( 0.02%)         0( 0.00%)   ( 0.80%) 
[12/18 12:43:20    360s] [NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/18 12:43:20    360s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:20    360s] [NR-eGR]        Total      6342( 8.47%)       150( 0.20%)         1( 0.00%)   ( 8.68%) 
[12/18 12:43:20    360s] [NR-eGR] 
[12/18 12:43:20    360s] (I)      Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      total 2D Cap : 326032 = (169406 H, 156626 V)
[12/18 12:43:20    360s] [NR-eGR] Overflow after Early Global Route 13.83% H + 0.99% V
[12/18 12:43:20    360s] (I)      ============= Track Assignment ============
[12/18 12:43:20    360s] (I)      Started Track Assignment (1T) ( Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:20    360s] (I)      Run Multi-thread track assignment
[12/18 12:43:20    360s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      Started Export ( Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:20    360s] [NR-eGR] ----------------------------------
[12/18 12:43:20    360s] [NR-eGR]  li1   (1V)             0   43365 
[12/18 12:43:20    360s] [NR-eGR]  met1  (2H)        114943   66767 
[12/18 12:43:20    360s] [NR-eGR]  met2  (3V)        117711    7651 
[12/18 12:43:20    360s] [NR-eGR]  met3  (4H)         80820    3149 
[12/18 12:43:20    360s] [NR-eGR]  met4  (5V)         27844     276 
[12/18 12:43:20    360s] [NR-eGR]  met5  (6H)          3493       0 
[12/18 12:43:20    360s] [NR-eGR] ----------------------------------
[12/18 12:43:20    360s] [NR-eGR]        Total       344812  121208 
[12/18 12:43:20    360s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:20    360s] [NR-eGR] Total half perimeter of net bounding box: 323902um
[12/18 12:43:20    360s] [NR-eGR] Total length: 344812um, number of vias: 121208
[12/18 12:43:20    360s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:20    360s] [NR-eGR] Total eGR-routed clock nets wire length: 13322um, number of vias: 6504
[12/18 12:43:20    360s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:20    360s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] Saved RC grid cleaned up.
[12/18 12:43:20    360s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1793.04 MB )
[12/18 12:43:20    360s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:43:20    360s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:43:20    360s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:43:20    360s] (I)       Early Global Route kernel                   100.00%  335.61 sec  335.94 sec  0.32 sec  0.33 sec 
[12/18 12:43:20    360s] (I)       +-Import and model                           12.15%  335.61 sec  335.65 sec  0.04 sec  0.03 sec 
[12/18 12:43:20    360s] (I)       | +-Create place DB                           5.96%  335.61 sec  335.63 sec  0.02 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | +-Import place data                       5.94%  335.61 sec  335.63 sec  0.02 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read instances and placement          1.82%  335.61 sec  335.62 sec  0.01 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read nets                             4.06%  335.62 sec  335.63 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | +-Create route DB                           5.19%  335.63 sec  335.65 sec  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | +-Import route data (1T)                  5.12%  335.63 sec  335.65 sec  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.49%  335.63 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read routing blockages              0.00%  335.63 sec  335.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read instance blockages             1.26%  335.63 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read PG blockages                   0.01%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read clock blockages                0.01%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read other blockages                0.01%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read halo blockages                 0.03%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Read boundary cut boxes             0.00%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read blackboxes                       0.00%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read prerouted                        0.15%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read unlegalized nets                 0.21%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Read nets                             0.67%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Set up via pillars                    0.02%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Initialize 3D grid graph              0.02%  335.64 sec  335.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Model blockage capacity               1.24%  335.64 sec  335.65 sec  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Initialize 3D capacity              1.14%  335.64 sec  335.65 sec  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | +-Read aux data                             0.00%  335.65 sec  335.65 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Others data preparation                   0.17%  335.65 sec  335.65 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Create route kernel                       0.53%  335.65 sec  335.65 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Global Routing                             36.55%  335.65 sec  335.77 sec  0.12 sec  0.12 sec 
[12/18 12:43:20    360s] (I)       | +-Initialization                            0.49%  335.65 sec  335.65 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Net group 1                              35.06%  335.65 sec  335.77 sec  0.11 sec  0.12 sec 
[12/18 12:43:20    360s] (I)       | | +-Generate topology                       3.13%  335.65 sec  335.66 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1a                                8.04%  335.67 sec  335.69 sec  0.03 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | | +-Pattern routing (1T)                  6.51%  335.67 sec  335.69 sec  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.78%  335.69 sec  335.69 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Add via demand to 2D                  0.62%  335.69 sec  335.69 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1b                                6.60%  335.69 sec  335.71 sec  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | | +-Monotonic routing (1T)                6.51%  335.69 sec  335.71 sec  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1c                                1.80%  335.71 sec  335.72 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | | +-Two level Routing                     1.77%  335.71 sec  335.72 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Two Level Routing (Regular)         1.21%  335.71 sec  335.72 sec  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | | | | +-Two Level Routing (Strong)          0.48%  335.72 sec  335.72 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1d                                1.37%  335.72 sec  335.72 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Detoured routing (1T)                 1.33%  335.72 sec  335.72 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1e                                0.05%  335.72 sec  335.72 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | | +-Route legalization                    0.00%  335.72 sec  335.72 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | | +-Phase 1l                               13.45%  335.72 sec  335.77 sec  0.04 sec  0.05 sec 
[12/18 12:43:20    360s] (I)       | | | +-Layer assignment (1T)                13.12%  335.73 sec  335.77 sec  0.04 sec  0.05 sec 
[12/18 12:43:20    360s] (I)       | +-Clean cong LA                             0.00%  335.77 sec  335.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Export 3D cong map                          0.61%  335.77 sec  335.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Export 2D cong map                        0.10%  335.77 sec  335.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Extract Global 3D Wires                     0.57%  335.77 sec  335.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Track Assignment (1T)                      30.39%  335.78 sec  335.87 sec  0.10 sec  0.10 sec 
[12/18 12:43:20    360s] (I)       | +-Initialization                            0.12%  335.78 sec  335.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Track Assignment Kernel                  29.85%  335.78 sec  335.87 sec  0.10 sec  0.10 sec 
[12/18 12:43:20    360s] (I)       | +-Free Memory                               0.01%  335.87 sec  335.87 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Export                                     18.57%  335.87 sec  335.93 sec  0.06 sec  0.06 sec 
[12/18 12:43:20    360s] (I)       | +-Export DB wires                          10.52%  335.87 sec  335.91 sec  0.03 sec  0.04 sec 
[12/18 12:43:20    360s] (I)       | | +-Export all nets                         8.11%  335.88 sec  335.90 sec  0.03 sec  0.03 sec 
[12/18 12:43:20    360s] (I)       | | +-Set wire vias                           1.81%  335.90 sec  335.91 sec  0.01 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       | +-Report wirelength                         3.70%  335.91 sec  335.92 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | +-Update net boxes                          4.25%  335.92 sec  335.93 sec  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)       | +-Update timing                             0.00%  335.93 sec  335.93 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)       +-Postprocess design                          0.01%  335.94 sec  335.94 sec  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)      ======================= Summary by functions ========================
[12/18 12:43:20    360s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:43:20    360s] (I)      ---------------------------------------------------------------------
[12/18 12:43:20    360s] (I)        0  Early Global Route kernel           100.00%  0.32 sec  0.33 sec 
[12/18 12:43:20    360s] (I)        1  Global Routing                       36.55%  0.12 sec  0.12 sec 
[12/18 12:43:20    360s] (I)        1  Track Assignment (1T)                30.39%  0.10 sec  0.10 sec 
[12/18 12:43:20    360s] (I)        1  Export                               18.57%  0.06 sec  0.06 sec 
[12/18 12:43:20    360s] (I)        1  Import and model                     12.15%  0.04 sec  0.03 sec 
[12/18 12:43:20    360s] (I)        1  Export 3D cong map                    0.61%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        1  Extract Global 3D Wires               0.57%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Net group 1                          35.06%  0.11 sec  0.12 sec 
[12/18 12:43:20    360s] (I)        2  Track Assignment Kernel              29.85%  0.10 sec  0.10 sec 
[12/18 12:43:20    360s] (I)        2  Export DB wires                      10.52%  0.03 sec  0.04 sec 
[12/18 12:43:20    360s] (I)        2  Create place DB                       5.96%  0.02 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        2  Create route DB                       5.19%  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        2  Update net boxes                      4.25%  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        2  Report wirelength                     3.70%  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        2  Initialization                        0.61%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Create route kernel                   0.53%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1l                             13.45%  0.04 sec  0.05 sec 
[12/18 12:43:20    360s] (I)        3  Export all nets                       8.11%  0.03 sec  0.03 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1a                              8.04%  0.03 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1b                              6.60%  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        3  Import place data                     5.94%  0.02 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        3  Import route data (1T)                5.12%  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        3  Generate topology                     3.13%  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        3  Set wire vias                         1.81%  0.01 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1c                              1.80%  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1d                              1.37%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        3  Phase 1e                              0.05%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Layer assignment (1T)                13.12%  0.04 sec  0.05 sec 
[12/18 12:43:20    360s] (I)        4  Pattern routing (1T)                  6.51%  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        4  Monotonic routing (1T)                6.51%  0.02 sec  0.02 sec 
[12/18 12:43:20    360s] (I)        4  Read nets                             4.73%  0.02 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        4  Read instances and placement          1.82%  0.01 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Two level Routing                     1.77%  0.01 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        4  Read blockages ( Layer 2-6 )          1.49%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Detoured routing (1T)                 1.33%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Model blockage capacity               1.24%  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        4  Pattern Routing Avoiding Blockages    0.78%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Add via demand to 2D                  0.62%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Read prerouted                        0.15%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read instance blockages               1.26%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Two Level Routing (Regular)           1.21%  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        5  Initialize 3D capacity                1.14%  0.00 sec  0.01 sec 
[12/18 12:43:20    360s] (I)        5  Two Level Routing (Strong)            0.48%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read PG blockages                     0.01%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:43:20    360s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:20    360s] Legalization setup...
[12/18 12:43:20    360s] Using cell based legalization.
[12/18 12:43:20    360s] Initializing placement interface...
[12/18 12:43:20    360s]   Use check_library -place or consult logv if problems occur.
[12/18 12:43:20    360s]   Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:20    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.0M, EPOCH TIME: 1766051000.876017
[12/18 12:43:20    360s] Processing tracks to init pin-track alignment.
[12/18 12:43:20    360s] z: 1, totalTracks: 1
[12/18 12:43:20    360s] z: 3, totalTracks: 1
[12/18 12:43:20    360s] z: 5, totalTracks: 1
[12/18 12:43:20    360s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:20    360s] All LLGs are deleted
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.0M, EPOCH TIME: 1766051000.880161
[12/18 12:43:20    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1793.0M, EPOCH TIME: 1766051000.880295
[12/18 12:43:20    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1793.0M, EPOCH TIME: 1766051000.881979
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1793.0M, EPOCH TIME: 1766051000.882248
[12/18 12:43:20    360s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:20    360s] Core basic site is unithd
[12/18 12:43:20    360s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1793.0M, EPOCH TIME: 1766051000.886603
[12/18 12:43:20    360s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:43:20    360s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:43:20    360s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1793.0M, EPOCH TIME: 1766051000.887216
[12/18 12:43:20    360s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:43:20    360s] SiteArray: use 409,600 bytes
[12/18 12:43:20    360s] SiteArray: current memory after site array memory allocation 1793.0M
[12/18 12:43:20    360s] SiteArray: FP blocked sites are writable
[12/18 12:43:20    360s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:43:20    360s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1793.0M, EPOCH TIME: 1766051000.888423
[12/18 12:43:20    360s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1793.0M, EPOCH TIME: 1766051000.888462
[12/18 12:43:20    360s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:43:20    360s] Atter site array init, number of instance map data is 0.
[12/18 12:43:20    360s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1793.0M, EPOCH TIME: 1766051000.889396
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:20    360s] OPERPROF:     Starting CMU at level 3, MEM:1793.0M, EPOCH TIME: 1766051000.890402
[12/18 12:43:20    360s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1793.0M, EPOCH TIME: 1766051000.891072
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:20    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1793.0M, EPOCH TIME: 1766051000.891889
[12/18 12:43:20    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1793.0M, EPOCH TIME: 1766051000.891925
[12/18 12:43:20    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1793.0M, EPOCH TIME: 1766051000.891959
[12/18 12:43:20    360s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.0MB).
[12/18 12:43:20    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1793.0M, EPOCH TIME: 1766051000.894397
[12/18 12:43:20    360s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:20    360s] Initializing placement interface done.
[12/18 12:43:20    360s] Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:20    360s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1793.0M, EPOCH TIME: 1766051000.894549
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:1787.0M, EPOCH TIME: 1766051000.910938
[12/18 12:43:20    360s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:20    360s] Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:20    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:1787.0M, EPOCH TIME: 1766051000.914352
[12/18 12:43:20    360s] Processing tracks to init pin-track alignment.
[12/18 12:43:20    360s] z: 1, totalTracks: 1
[12/18 12:43:20    360s] z: 3, totalTracks: 1
[12/18 12:43:20    360s] z: 5, totalTracks: 1
[12/18 12:43:20    360s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:20    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1787.0M, EPOCH TIME: 1766051000.919596
[12/18 12:43:20    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:20    360s] OPERPROF:     Starting CMU at level 3, MEM:1787.0M, EPOCH TIME: 1766051000.925465
[12/18 12:43:20    360s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1787.0M, EPOCH TIME: 1766051000.926171
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:20    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1787.0M, EPOCH TIME: 1766051000.926990
[12/18 12:43:20    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1787.0M, EPOCH TIME: 1766051000.927027
[12/18 12:43:20    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1787.0M, EPOCH TIME: 1766051000.927061
[12/18 12:43:20    360s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1787.0MB).
[12/18 12:43:20    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1787.0M, EPOCH TIME: 1766051000.928151
[12/18 12:43:20    360s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:20    360s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:20    360s] (I)      Load db... (mem=1787.0M)
[12/18 12:43:20    360s] (I)      Read data from FE... (mem=1787.0M)
[12/18 12:43:20    360s] (I)      Number of ignored instance 0
[12/18 12:43:20    360s] (I)      Number of inbound cells 0
[12/18 12:43:20    360s] (I)      Number of opened ILM blockages 0
[12/18 12:43:20    360s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/18 12:43:20    360s] (I)      numMoveCells=11121, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/18 12:43:20    360s] (I)      cell height: 2720, count: 11121
[12/18 12:43:20    360s] (I)      Read rows... (mem=1789.2M)
[12/18 12:43:20    360s] (I)      Done Read rows (cpu=0.000s, mem=1789.2M)
[12/18 12:43:20    360s] (I)      Done Read data from FE (cpu=0.000s, mem=1789.2M)
[12/18 12:43:20    360s] (I)      Done Load db (cpu=0.000s, mem=1789.2M)
[12/18 12:43:20    360s] (I)      Constructing placeable region... (mem=1789.2M)
[12/18 12:43:20    360s] (I)      Constructing bin map
[12/18 12:43:20    360s] (I)      Initialize bin information with width=27200 height=27200
[12/18 12:43:20    360s] (I)      Done constructing bin map
[12/18 12:43:20    360s] (I)      Compute region effective width... (mem=1789.2M)
[12/18 12:43:20    360s] (I)      Done Compute region effective width (cpu=0.000s, mem=1789.2M)
[12/18 12:43:20    360s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1789.2M)
[12/18 12:43:20    360s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:20    360s] Validating CTS configuration...
[12/18 12:43:20    360s] Checking module port directions...
[12/18 12:43:20    360s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:20    360s] Non-default CCOpt properties:
[12/18 12:43:20    360s]   Public non-default CCOpt properties:
[12/18 12:43:20    360s]     cts_merge_clock_gates is set for at least one object
[12/18 12:43:20    360s]     cts_merge_clock_logic is set for at least one object
[12/18 12:43:20    360s]     route_type is set for at least one object
[12/18 12:43:20    360s]   No private non-default CCOpt properties
[12/18 12:43:20    360s] Route type trimming info:
[12/18 12:43:20    360s]   No route type modifications were made.
[12/18 12:43:20    360s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree sys_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[12/18 12:43:20    360s] 
[12/18 12:43:20    360s] Trim Metal Layers:
[12/18 12:43:20    360s] LayerId::1 widthSet size::1
[12/18 12:43:20    360s] LayerId::2 widthSet size::1
[12/18 12:43:20    360s] LayerId::3 widthSet size::1
[12/18 12:43:20    360s] LayerId::4 widthSet size::1
[12/18 12:43:20    360s] LayerId::5 widthSet size::1
[12/18 12:43:20    360s] LayerId::6 widthSet size::1
[12/18 12:43:20    360s] Updating RC grid for preRoute extraction ...
[12/18 12:43:20    360s] eee: pegSigSF::1.070000
[12/18 12:43:20    360s] Initializing multi-corner resistance tables ...
[12/18 12:43:20    360s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:20    360s] eee: l::2 avDens::0.328118 usedTrk::4226.158955 availTrk::12880.000000 sigTrk::4226.158955
[12/18 12:43:20    360s] eee: l::3 avDens::0.463302 usedTrk::4328.444718 availTrk::9342.608696 sigTrk::4328.444718
[12/18 12:43:20    360s] eee: l::4 avDens::0.432703 usedTrk::2971.320950 availTrk::6866.885246 sigTrk::2971.320950
[12/18 12:43:20    360s] eee: l::5 avDens::0.173123 usedTrk::1023.686760 availTrk::5913.043478 sigTrk::1023.686760
[12/18 12:43:20    360s] eee: l::6 avDens::0.164560 usedTrk::128.411030 availTrk::780.327869 sigTrk::128.411030
[12/18 12:43:20    360s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:20    360s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.447329 uaWl=1.000000 uaWlH=0.325270 aWlH=0.000000 lMod=0 pMax=0.878600 pMod=80 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:21    360s] End AAE Lib Interpolated Model. (MEM=1789.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] (I)      Initializing Steiner engine. 
[12/18 12:43:21    360s] (I)      ================== Layers ===================
[12/18 12:43:21    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:21    360s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:21    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:21    360s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:21    360s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:21    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:21    360s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:21    360s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:21    360s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:21    360s] Library trimming inverters in power domain auto-default and half-corner SINGLE_CORNER:both.late removed 1 of 5 cells
[12/18 12:43:21    360s] Original list had 5 cells:
[12/18 12:43:21    360s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_4 
[12/18 12:43:21    360s] New trimmed list has 4 cells:
[12/18 12:43:21    360s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] Accumulated time to calculate placeable region: 0
[12/18 12:43:21    360s] **ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.133ns is too low on the rising edge. The largest clock gate is unable to drive the largest inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.133ns or remove these driver cells from the CTS cell lists:  sky130_fd_sc_hd__clkinv_16.
Type 'man IMPCCOPT-1209' for more detail.
[12/18 12:43:21    361s] Clock tree balancer configuration for clock_tree sys_clk:
[12/18 12:43:21    361s] Non-default CCOpt properties:
[12/18 12:43:21    361s]   Public non-default CCOpt properties:
[12/18 12:43:21    361s]     cts_merge_clock_gates: true (default: false)
[12/18 12:43:21    361s]     cts_merge_clock_logic: true (default: false)
[12/18 12:43:21    361s]     route_type (leaf): default_route_type_leaf (default: default)
[12/18 12:43:21    361s]     route_type (top): default_route_type_nonleaf (default: default)
[12/18 12:43:21    361s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/18 12:43:21    361s]   No private non-default CCOpt properties
[12/18 12:43:21    361s] For power domain auto-default:
[12/18 12:43:21    361s]   Buffers:     
[12/18 12:43:21    361s]   Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
[12/18 12:43:21    361s]   Clock gates (with test): sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[12/18 12:43:21    361s]   Clock gates   (no test): sky130_fd_sc_hd__dlclkp_4 sky130_fd_sc_hd__dlclkp_2 sky130_fd_sc_hd__dlclkp_1 
[12/18 12:43:21    361s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 102498.304um^2
[12/18 12:43:21    361s] Top Routing info:
[12/18 12:43:21    361s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] Trunk Routing info:
[12/18 12:43:21    361s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] Leaf Routing info:
[12/18 12:43:21    361s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] For timing_corner SINGLE_CORNER:both, late and power domain auto-default:
[12/18 12:43:21    361s]   Slew time target (leaf):    0.133ns
[12/18 12:43:21    361s]   Slew time target (trunk):   0.133ns
[12/18 12:43:21    361s]   Slew time target (top):     0.133ns (Note: no nets are considered top nets in this clock tree)
[12/18 12:43:21    361s]   Buffer unit delay: 0.148ns
[12/18 12:43:21    361s]   Buffer max distance: 741.132um
[12/18 12:43:21    361s] Fastest wire driving cells and distances:
[12/18 12:43:21    361s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=741.132um, saturatedSlew=0.122ns, speed=4775.335um per ns, cellArea=40.517um^2 per 1000um}
[12/18 12:43:21    361s]   Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=201.042um, saturatedSlew=0.121ns, speed=870.689um per ns, cellArea=112.024um^2 per 1000um}
[12/18 12:43:21    361s]   Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=SINGLE_CORNER:both.late, optimalDrivingDistance=186.468um, saturatedSlew=0.121ns, speed=794.834um per ns, cellArea=114.070um^2 per 1000um}
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Logic Sizing Table:
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] ----------------------------------------------------------
[12/18 12:43:21    361s] Cell    Instance count    Source    Eligible library cells
[12/18 12:43:21    361s] ----------------------------------------------------------
[12/18 12:43:21    361s]   (empty table)
[12/18 12:43:21    361s] ----------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Clock tree balancer configuration for skew_group sys_clk/FUNC_MODE:
[12/18 12:43:21    361s]   Sources:                     pin clk
[12/18 12:43:21    361s]   Total number of sinks:       2161
[12/18 12:43:21    361s]   Delay constrained sinks:     2161
[12/18 12:43:21    361s]   Constrains:                  default
[12/18 12:43:21    361s]   Non-leaf sinks:              0
[12/18 12:43:21    361s]   Ignore pins:                 0
[12/18 12:43:21    361s]  Timing corner SINGLE_CORNER:both.late:
[12/18 12:43:21    361s]   Skew target:                 0.148ns
[12/18 12:43:21    361s] Primary reporting skew groups are:
[12/18 12:43:21    361s] skew_group sys_clk/FUNC_MODE with 2161 clock sinks
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Clock DAG stats initial state:
[12/18 12:43:21    361s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/18 12:43:21    361s]   sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:21    361s]   misc counts      : r=1, pp=0
[12/18 12:43:21    361s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/18 12:43:21    361s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/18 12:43:21    361s] Clock DAG hash initial state: 10077697194136639687 13612701697701261517
[12/18 12:43:21    361s] CTS services accumulated run-time stats initial state:
[12/18 12:43:21    361s]   delay calculator: calls=2304, total_wall_time=0.058s, mean_wall_time=0.025ms
[12/18 12:43:21    361s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/18 12:43:21    361s]   steiner router: calls=2305, total_wall_time=0.011s, mean_wall_time=0.005ms
[12/18 12:43:21    361s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Layer information for route type default_route_type_leaf:
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] Layer    Preferred    Route    Res.          Cap.          RC
[12/18 12:43:21    361s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] li1      N            V          75.294        0.109         8.232
[12/18 12:43:21    361s] met1     N            H           0.893        0.174         0.155
[12/18 12:43:21    361s] met2     Y            V           0.893        0.149         0.133
[12/18 12:43:21    361s] met3     Y            H           0.157        0.210         0.033
[12/18 12:43:21    361s] met4     N            V           0.157        0.201         0.032
[12/18 12:43:21    361s] met5     N            H           0.018        0.190         0.003
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Layer information for route type default_route_type_nonleaf:
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] Layer    Preferred    Route    Res.          Cap.          RC
[12/18 12:43:21    361s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] li1      N            V          75.294        0.143        10.754
[12/18 12:43:21    361s] met1     N            H           0.893        0.270         0.241
[12/18 12:43:21    361s] met2     Y            V           0.893        0.225         0.201
[12/18 12:43:21    361s] met3     Y            H           0.157        0.312         0.049
[12/18 12:43:21    361s] met4     N            V           0.157        0.299         0.047
[12/18 12:43:21    361s] met5     N            H           0.018        0.220         0.004
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[12/18 12:43:21    361s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Layer information for route type default_route_type_nonleaf:
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] Layer    Preferred    Route    Res.          Cap.          RC
[12/18 12:43:21    361s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] li1      N            V          75.294        0.109         8.232
[12/18 12:43:21    361s] met1     N            H           0.893        0.174         0.155
[12/18 12:43:21    361s] met2     Y            V           0.893        0.149         0.133
[12/18 12:43:21    361s] met3     Y            H           0.157        0.210         0.033
[12/18 12:43:21    361s] met4     N            V           0.157        0.201         0.032
[12/18 12:43:21    361s] met5     N            H           0.018        0.190         0.003
[12/18 12:43:21    361s] --------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Via selection for estimated routes (rule default):
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] ------------------------------------------------------------------
[12/18 12:43:21    361s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[12/18 12:43:21    361s] Range                      (Ohm)    (fF)     (fs)     Only
[12/18 12:43:21    361s] ------------------------------------------------------------------
[12/18 12:43:21    361s] li1-met1     L1M1_PR_MR    4.000    0.000    0.000    false
[12/18 12:43:21    361s] met1-met2    M1M2_PR_M     4.000    0.000    0.000    false
[12/18 12:43:21    361s] met2-met3    M2M3_PR_MR    4.000    0.000    0.000    false
[12/18 12:43:21    361s] met3-met4    M3M4_PR_MR    4.000    0.000    0.000    false
[12/18 12:43:21    361s] met4-met5    M4M5_PR_MR    4.000    0.000    0.000    false
[12/18 12:43:21    361s] ------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] No ideal or dont_touch nets found in the clock tree
[12/18 12:43:21    361s] No dont_touch hnets found in the clock tree
[12/18 12:43:21    361s] No dont_touch hpins found in the clock network.
[12/18 12:43:21    361s] Checking for illegal sizes of clock logic instances...
[12/18 12:43:21    361s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Filtering reasons for cell type: buffer
[12/18 12:43:21    361s] =======================================
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] Clock trees    Power domain    Reason                         Library cells
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__probec_p_8 }
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Filtering reasons for cell type: inverter
[12/18 12:43:21    361s] =========================================
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] Clock trees    Power domain    Reason                         Library cells
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_16 }
[12/18 12:43:21    361s] all            auto-default    Library trimming               { sky130_fd_sc_hd__clkinvlp_4 }
[12/18 12:43:21    361s] all            auto-default    Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_2 sky130_fd_sc_hd__lpflow_clkinvkapwr_4
[12/18 12:43:21    361s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[12/18 12:43:21    361s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/18 12:43:21    361s] CCOpt configuration status: all checks passed.
[12/18 12:43:21    361s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/18 12:43:21    361s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/18 12:43:21    361s]   No exclusion drivers are needed.
[12/18 12:43:21    361s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/18 12:43:21    361s] Antenna diode management...
[12/18 12:43:21    361s]   Found 0 antenna diodes in the clock trees.
[12/18 12:43:21    361s]   
[12/18 12:43:21    361s] Antenna diode management done.
[12/18 12:43:21    361s] Adding driver cells for primary IOs...
[12/18 12:43:21    361s]   
[12/18 12:43:21    361s]   ----------------------------------------------------------------------------------------------
[12/18 12:43:21    361s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/18 12:43:21    361s]   ----------------------------------------------------------------------------------------------
[12/18 12:43:21    361s]     (empty table)
[12/18 12:43:21    361s]   ----------------------------------------------------------------------------------------------
[12/18 12:43:21    361s]   
[12/18 12:43:21    361s]   
[12/18 12:43:21    361s] Adding driver cells for primary IOs done.
[12/18 12:43:21    361s] Adding driver cell for primary IO roots...
[12/18 12:43:21    361s] Adding driver cell for primary IO roots done.
[12/18 12:43:21    361s] Maximizing clock DAG abstraction...
[12/18 12:43:21    361s]   Removing clock DAG drivers
[12/18 12:43:21    361s] Maximizing clock DAG abstraction done.
[12/18 12:43:21    361s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/18 12:43:21    361s] Synthesizing clock trees...
[12/18 12:43:21    361s]   Preparing To Balance...
[12/18 12:43:21    361s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:21    361s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1843.5M, EPOCH TIME: 1766051001.327726
[12/18 12:43:21    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:1841.5M, EPOCH TIME: 1766051001.343327
[12/18 12:43:21    361s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s]   Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:21    361s] OPERPROF: Starting DPlace-Init at level 1, MEM:1813.0M, EPOCH TIME: 1766051001.343625
[12/18 12:43:21    361s] Processing tracks to init pin-track alignment.
[12/18 12:43:21    361s] z: 1, totalTracks: 1
[12/18 12:43:21    361s] z: 3, totalTracks: 1
[12/18 12:43:21    361s] z: 5, totalTracks: 1
[12/18 12:43:21    361s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:21    361s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1813.0M, EPOCH TIME: 1766051001.349053
[12/18 12:43:21    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:21    361s] OPERPROF:     Starting CMU at level 3, MEM:1813.0M, EPOCH TIME: 1766051001.354802
[12/18 12:43:21    361s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1813.0M, EPOCH TIME: 1766051001.355468
[12/18 12:43:21    361s] 
[12/18 12:43:21    361s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:21    361s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1813.0M, EPOCH TIME: 1766051001.356346
[12/18 12:43:21    361s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1813.0M, EPOCH TIME: 1766051001.356383
[12/18 12:43:21    361s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1813.0M, EPOCH TIME: 1766051001.356418
[12/18 12:43:21    361s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1813.0MB).
[12/18 12:43:21    361s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1813.0M, EPOCH TIME: 1766051001.357503
[12/18 12:43:21    361s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s]   Merging duplicate siblings in DAG...
[12/18 12:43:21    361s]     Clock DAG stats before merging:
[12/18 12:43:21    361s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/18 12:43:21    361s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:21    361s]       misc counts      : r=1, pp=0
[12/18 12:43:21    361s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/18 12:43:21    361s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/18 12:43:21    361s]     Clock DAG hash before merging: 10077697194136639687 13612701697701261517
[12/18 12:43:21    361s]     CTS services accumulated run-time stats before merging:
[12/18 12:43:21    361s]       delay calculator: calls=2304, total_wall_time=0.058s, mean_wall_time=0.025ms
[12/18 12:43:21    361s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/18 12:43:21    361s]       steiner router: calls=2305, total_wall_time=0.011s, mean_wall_time=0.005ms
[12/18 12:43:21    361s]     Resynthesising clock tree into netlist...
[12/18 12:43:21    361s]       Reset timing graph...
[12/18 12:43:21    361s] Ignoring AAE DB Resetting ...
[12/18 12:43:21    361s]       Reset timing graph done.
[12/18 12:43:21    361s]     Resynthesising clock tree into netlist done.
[12/18 12:43:21    361s]     Merging duplicate clock dag driver clones in DAG...
[12/18 12:43:21    361s]     Merging duplicate clock dag driver clones in DAG done.
[12/18 12:43:21    361s]     
[12/18 12:43:21    361s]     Disconnecting clock tree from netlist...
[12/18 12:43:21    361s]     Disconnecting clock tree from netlist done.
[12/18 12:43:21    361s]   Merging duplicate siblings in DAG done.
[12/18 12:43:21    361s]   Applying movement limits...
[12/18 12:43:21    361s]   Applying movement limits done.
[12/18 12:43:21    361s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s]   CCOpt::Phase::Construction...
[12/18 12:43:21    361s]   Stage::Clustering...
[12/18 12:43:21    361s]   Clustering...
[12/18 12:43:21    361s]     Clock DAG hash before 'Clustering': 10077697194136639687 13612701697701261517
[12/18 12:43:21    361s]     CTS services accumulated run-time stats before 'Clustering':
[12/18 12:43:21    361s]       delay calculator: calls=2304, total_wall_time=0.058s, mean_wall_time=0.025ms
[12/18 12:43:21    361s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/18 12:43:21    361s]       steiner router: calls=2305, total_wall_time=0.011s, mean_wall_time=0.005ms
[12/18 12:43:21    361s]     Initialize for clustering...
[12/18 12:43:21    361s]     Clock DAG stats before clustering:
[12/18 12:43:21    361s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/18 12:43:21    361s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:21    361s]       misc counts      : r=1, pp=0
[12/18 12:43:21    361s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/18 12:43:21    361s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/18 12:43:21    361s]     Clock DAG hash before clustering: 10077697194136639687 13612701697701261517
[12/18 12:43:21    361s]     CTS services accumulated run-time stats before clustering:
[12/18 12:43:21    361s]       delay calculator: calls=2304, total_wall_time=0.058s, mean_wall_time=0.025ms
[12/18 12:43:21    361s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/18 12:43:21    361s]       steiner router: calls=2305, total_wall_time=0.011s, mean_wall_time=0.005ms
[12/18 12:43:21    361s]     Computing max distances from locked parents...
[12/18 12:43:21    361s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/18 12:43:21    361s]     Computing max distances from locked parents done.
[12/18 12:43:21    361s]     Computing optimal clock node locations...
[12/18 12:43:21    361s]     : ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:21    361s]     Optimal path computation stats:
[12/18 12:43:21    361s]       Successful          : 0
[12/18 12:43:21    361s]       Unsuccessful        : 0
[12/18 12:43:21    361s]       Immovable           : 139899969732609
[12/18 12:43:21    361s]       lockedParentLocation: 0
[12/18 12:43:21    361s]       Region hash         : e4d0d11cb7a6f7ec
[12/18 12:43:21    361s]     Unsuccessful details:
[12/18 12:43:21    361s]     
[12/18 12:43:21    361s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s] End AAE Lib Interpolated Model. (MEM=1812.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:21    361s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:21    361s]     Bottom-up phase...
[12/18 12:43:21    361s]     Clustering bottom-up starting from leaves...
[12/18 12:43:21    361s]       Clustering clock_tree sys_clk...
[12/18 12:43:22    361s]           Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:22    361s]           Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:22    361s]       Clustering clock_tree sys_clk done.
[12/18 12:43:22    361s]     Clustering bottom-up starting from leaves done.
[12/18 12:43:22    361s]     Rebuilding the clock tree after clustering...
[12/18 12:43:22    361s]     Rebuilding the clock tree after clustering done.
[12/18 12:43:22    361s]     Clock DAG stats after bottom-up phase:
[12/18 12:43:22    361s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:22    361s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:22    361s]       misc counts      : r=1, pp=0
[12/18 12:43:22    361s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:22    361s]       hp wire lengths  : top=0.000um, trunk=1197.820um, leaf=4110.840um, total=5308.660um
[12/18 12:43:22    361s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/18 12:43:22    361s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:22    361s]     Clock DAG hash after bottom-up phase: 13834811572188691072 16518309060292265044
[12/18 12:43:22    361s]     CTS services accumulated run-time stats after bottom-up phase:
[12/18 12:43:22    361s]       delay calculator: calls=2673, total_wall_time=0.119s, mean_wall_time=0.044ms
[12/18 12:43:22    361s]       legalizer: calls=557, total_wall_time=0.003s, mean_wall_time=0.006ms
[12/18 12:43:22    361s]       steiner router: calls=2620, total_wall_time=0.087s, mean_wall_time=0.033ms
[12/18 12:43:22    361s]     Bottom-up phase done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/18 12:43:22    361s]     Legalizing clock trees...
[12/18 12:43:22    361s]     Resynthesising clock tree into netlist...
[12/18 12:43:22    361s]       Reset timing graph...
[12/18 12:43:22    361s] Ignoring AAE DB Resetting ...
[12/18 12:43:22    361s]       Reset timing graph done.
[12/18 12:43:22    361s]     Resynthesising clock tree into netlist done.
[12/18 12:43:22    361s]     Commiting net attributes....
[12/18 12:43:22    361s]     Commiting net attributes. done.
[12/18 12:43:22    361s]     Leaving CCOpt scope - ClockRefiner...
[12/18 12:43:22    361s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1832.0M, EPOCH TIME: 1766051002.273907
[12/18 12:43:22    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    361s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:1794.0M, EPOCH TIME: 1766051002.289550
[12/18 12:43:22    361s]     Assigned high priority to 2211 instances.
[12/18 12:43:22    361s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/18 12:43:22    361s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/18 12:43:22    361s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.292353
[12/18 12:43:22    361s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1794.0M, EPOCH TIME: 1766051002.292453
[12/18 12:43:22    361s] Processing tracks to init pin-track alignment.
[12/18 12:43:22    361s] z: 1, totalTracks: 1
[12/18 12:43:22    361s] z: 3, totalTracks: 1
[12/18 12:43:22    361s] z: 5, totalTracks: 1
[12/18 12:43:22    361s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:22    362s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1794.0M, EPOCH TIME: 1766051002.297955
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:22    362s] OPERPROF:       Starting CMU at level 4, MEM:1794.0M, EPOCH TIME: 1766051002.303848
[12/18 12:43:22    362s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1794.0M, EPOCH TIME: 1766051002.304507
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:22    362s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1794.0M, EPOCH TIME: 1766051002.305318
[12/18 12:43:22    362s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1794.0M, EPOCH TIME: 1766051002.305355
[12/18 12:43:22    362s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1794.0M, EPOCH TIME: 1766051002.305389
[12/18 12:43:22    362s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.0MB).
[12/18 12:43:22    362s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1794.0M, EPOCH TIME: 1766051002.306631
[12/18 12:43:22    362s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1794.0M, EPOCH TIME: 1766051002.306662
[12/18 12:43:22    362s] TDRefine: refinePlace mode is spiral
[12/18 12:43:22    362s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.16
[12/18 12:43:22    362s] OPERPROF: Starting RefinePlace at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.306710
[12/18 12:43:22    362s] *** Starting refinePlace (0:06:02 mem=1794.0M) ***
[12/18 12:43:22    362s] Total net bbox length = 3.290e+05 (2.173e+05 1.117e+05) (ext = 8.347e+04)
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:22    362s] **ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:43:22    362s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:22    362s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:22    362s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:22    362s] Total net bbox length = 3.290e+05 (2.173e+05 1.117e+05) (ext = 8.347e+04)
[12/18 12:43:22    362s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.0MB
[12/18 12:43:22    362s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1794.0MB) @(0:06:02 - 0:06:02).
[12/18 12:43:22    362s] *** Finished refinePlace (0:06:02 mem=1794.0M) ***
[12/18 12:43:22    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.16
[12/18 12:43:22    362s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.013, MEM:1794.0M, EPOCH TIME: 1766051002.319953
[12/18 12:43:22    362s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.320006
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1794.0M, EPOCH TIME: 1766051002.334317
[12/18 12:43:22    362s]     ClockRefiner summary
[12/18 12:43:22    362s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
[12/18 12:43:22    362s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 50).
[12/18 12:43:22    362s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2161).
[12/18 12:43:22    362s]     Revert refine place priority changes on 0 instances.
[12/18 12:43:22    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.337783
[12/18 12:43:22    362s] Processing tracks to init pin-track alignment.
[12/18 12:43:22    362s] z: 1, totalTracks: 1
[12/18 12:43:22    362s] z: 3, totalTracks: 1
[12/18 12:43:22    362s] z: 5, totalTracks: 1
[12/18 12:43:22    362s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:22    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.0M, EPOCH TIME: 1766051002.343460
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:22    362s] OPERPROF:     Starting CMU at level 3, MEM:1794.0M, EPOCH TIME: 1766051002.349529
[12/18 12:43:22    362s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1794.0M, EPOCH TIME: 1766051002.350221
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:22    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1794.0M, EPOCH TIME: 1766051002.351031
[12/18 12:43:22    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.0M, EPOCH TIME: 1766051002.351069
[12/18 12:43:22    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.0M, EPOCH TIME: 1766051002.351104
[12/18 12:43:22    362s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.0MB).
[12/18 12:43:22    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1794.0M, EPOCH TIME: 1766051002.352197
[12/18 12:43:22    362s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:22    362s]     Disconnecting clock tree from netlist...
[12/18 12:43:22    362s]     Disconnecting clock tree from netlist done.
[12/18 12:43:22    362s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:22    362s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.354675
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1794.0M, EPOCH TIME: 1766051002.369786
[12/18 12:43:22    362s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:22    362s]     Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:22    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.0M, EPOCH TIME: 1766051002.370170
[12/18 12:43:22    362s] Processing tracks to init pin-track alignment.
[12/18 12:43:22    362s] z: 1, totalTracks: 1
[12/18 12:43:22    362s] z: 3, totalTracks: 1
[12/18 12:43:22    362s] z: 5, totalTracks: 1
[12/18 12:43:22    362s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:22    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.0M, EPOCH TIME: 1766051002.375885
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:22    362s] OPERPROF:     Starting CMU at level 3, MEM:1794.0M, EPOCH TIME: 1766051002.383963
[12/18 12:43:22    362s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1797.1M, EPOCH TIME: 1766051002.385811
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:22    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1797.1M, EPOCH TIME: 1766051002.386647
[12/18 12:43:22    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1797.1M, EPOCH TIME: 1766051002.386686
[12/18 12:43:22    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1797.1M, EPOCH TIME: 1766051002.386722
[12/18 12:43:22    362s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1797.1MB).
[12/18 12:43:22    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1797.1M, EPOCH TIME: 1766051002.387738
[12/18 12:43:22    362s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:22    362s]     Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:22    362s] End AAE Lib Interpolated Model. (MEM=1797.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:22    362s]     Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     Clock tree legalization - Histogram:
[12/18 12:43:22    362s]     ====================================
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     ------------------------------------
[12/18 12:43:22    362s]     Movement (um)        Number of cells
[12/18 12:43:22    362s]     ------------------------------------
[12/18 12:43:22    362s]     [1.84,3.2176)               2
[12/18 12:43:22    362s]     [3.2176,4.5952)             0
[12/18 12:43:22    362s]     [4.5952,5.9728)             4
[12/18 12:43:22    362s]     [5.9728,7.3504)             1
[12/18 12:43:22    362s]     [7.3504,8.728)              1
[12/18 12:43:22    362s]     [8.728,10.1056)             3
[12/18 12:43:22    362s]     [10.1056,11.4832)           5
[12/18 12:43:22    362s]     [11.4832,12.8608)           4
[12/18 12:43:22    362s]     [12.8608,14.2384)           1
[12/18 12:43:22    362s]     [14.2384,15.616)            2
[12/18 12:43:22    362s]     ------------------------------------
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     Clock tree legalization - Top 10 Movements:
[12/18 12:43:22    362s]     ===========================================
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]     Movement (um)    Desired              Achieved             Node
[12/18 12:43:22    362s]                      location             location             
[12/18 12:43:22    362s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]        15.616        (303.020,128.132)    (309.700,137.068)    CTS_ccl_a_inv_00008 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (304.060,135.320), in power domain auto-default
[12/18 12:43:22    362s]        15.136        (287.840,46.532)     (281.640,55.468)     CTS_ccl_a_inv_00020 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (276.000,53.720), in power domain auto-default
[12/18 12:43:22    362s]        13.8          (140.640,51.972)     (126.840,51.972)     CTS_ccl_a_inv_00019 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (121.440,51.000), in power domain auto-default
[12/18 12:43:22    362s]        12.8          (225.060,77.228)     (217.700,82.668)     CTS_ccl_a_inv_00021 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (212.060,80.920), in power domain auto-default
[12/18 12:43:22    362s]        12.684        (298.880,128.132)    (304.180,120.748)    CTS_ccl_a_inv_00034 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (298.540,119.000), in power domain auto-default
[12/18 12:43:22    362s]        12.34         (287.840,46.532)     (294.740,41.092)     CTS_ccl_a_inv_00007 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (289.340,40.120), in power domain auto-default
[12/18 12:43:22    362s]        12.224        (517.620,109.868)    (512.780,117.252)    CTS_ccl_a_inv_00029 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (507.380,116.280), in power domain auto-default
[12/18 12:43:22    362s]        11.34         (140.880,109.868)    (141.340,120.748)    CTS_ccl_a_inv_00024 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (135.700,119.000), in power domain auto-default
[12/18 12:43:22    362s]        11.04         (49.560,68.292)      (38.520,68.292)      CTS_ccl_a_inv_00010 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (33.120,67.320), in power domain auto-default
[12/18 12:43:22    362s]        10.88         (225.060,77.228)     (225.060,88.108)     CTS_ccl_a_inv_00011 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (219.420,86.360), in power domain auto-default
[12/18 12:43:22    362s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]     
[12/18 12:43:22    362s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:22    362s]     Clock DAG stats after 'Clustering':
[12/18 12:43:22    362s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:22    362s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:22    362s]       misc counts      : r=1, pp=0
[12/18 12:43:22    362s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:22    362s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:22    362s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:22    362s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.876pF, total=2.116pF
[12/18 12:43:22    362s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:22    362s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:22    362s]     Clock DAG net violations after 'Clustering': none
[12/18 12:43:22    362s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/18 12:43:22    362s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:22    362s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:22    362s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/18 12:43:22    362s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:22    362s]     Clock DAG hash after 'Clustering': 16690985124364314286 4757130260342731202
[12/18 12:43:22    362s]     CTS services accumulated run-time stats after 'Clustering':
[12/18 12:43:22    362s]       delay calculator: calls=2819, total_wall_time=0.145s, mean_wall_time=0.051ms
[12/18 12:43:22    362s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:22    362s]       steiner router: calls=2753, total_wall_time=0.121s, mean_wall_time=0.044ms
[12/18 12:43:22    362s]     Primary reporting skew groups after 'Clustering':
[12/18 12:43:22    362s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.474 gs=0.118)
[12/18 12:43:22    362s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:22    362s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:22    362s]     Skew group summary after 'Clustering':
[12/18 12:43:22    362s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.474 gs=0.118)
[12/18 12:43:22    362s]     Legalizer API calls during this step: 707 succeeded with high effort: 707 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:22    362s]   Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   Post-Clustering Statistics Report
[12/18 12:43:22    362s]   =================================
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   Fanout Statistics:
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   ------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/18 12:43:22    362s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/18 12:43:22    362s]   ------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   Trunk        18       2.833       1         4        0.924      {1 <= 1, 6 <= 2, 6 <= 3, 5 <= 4}
[12/18 12:43:22    362s]   Leaf         34      63.559      12        70        9.503      {1 <= 12, 1 <= 60, 32 <= 72}
[12/18 12:43:22    362s]   ------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   Clustering Failure Statistics:
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   ----------------------------------------------------------
[12/18 12:43:22    362s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/18 12:43:22    362s]               Tried       Failed      Failures    Failures
[12/18 12:43:22    362s]   ----------------------------------------------------------
[12/18 12:43:22    362s]   Trunk         137          45          1            45
[12/18 12:43:22    362s]   Leaf           83          49          0            49
[12/18 12:43:22    362s]   ----------------------------------------------------------
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   Clustering Partition Statistics:
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   --------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/18 12:43:22    362s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/18 12:43:22    362s]   --------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   Trunk        0.667       0.333          3          16.000      5       33      14.933
[12/18 12:43:22    362s]   Leaf         1.000       0.000          2        1080.500     12     2149    1511.087
[12/18 12:43:22    362s]   --------------------------------------------------------------------------------------
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   
[12/18 12:43:22    362s]   Looking for fanout violations...
[12/18 12:43:22    362s]   Looking for fanout violations done.
[12/18 12:43:22    362s]   CongRepair After Initial Clustering...
[12/18 12:43:22    362s]   Reset timing graph...
[12/18 12:43:22    362s] Ignoring AAE DB Resetting ...
[12/18 12:43:22    362s]   Reset timing graph done.
[12/18 12:43:22    362s]   Leaving CCOpt scope - Early Global Route...
[12/18 12:43:22    362s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1835.3M, EPOCH TIME: 1766051002.584948
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2161).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] All LLGs are deleted
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1835.3M, EPOCH TIME: 1766051002.599646
[12/18 12:43:22    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1835.3M, EPOCH TIME: 1766051002.599800
[12/18 12:43:22    362s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.016, MEM:1794.3M, EPOCH TIME: 1766051002.600707
[12/18 12:43:22    362s]   Clock implementation routing...
[12/18 12:43:22    362s] Net route status summary:
[12/18 12:43:22    362s]   Clock:        51 (unrouted=51, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:22    362s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:22    362s]     Routing using eGR only...
[12/18 12:43:22    362s]       Early Global Route - eGR only step...
[12/18 12:43:22    362s] (ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
[12/18 12:43:22    362s] (ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
[12/18 12:43:22    362s] (ccopt eGR): Start to route 51 all nets
[12/18 12:43:22    362s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1794.26 MB )
[12/18 12:43:22    362s] (I)      ================== Layers ===================
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:22    362s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      Started Import and model ( Curr Mem: 1794.26 MB )
[12/18 12:43:22    362s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:22    362s] (I)      == Non-default Options ==
[12/18 12:43:22    362s] (I)      Clean congestion better                            : true
[12/18 12:43:22    362s] (I)      Estimate vias on DPT layer                         : true
[12/18 12:43:22    362s] (I)      Clean congestion layer assignment rounds           : 3
[12/18 12:43:22    362s] (I)      Layer constraints as soft constraints              : true
[12/18 12:43:22    362s] (I)      Soft top layer                                     : true
[12/18 12:43:22    362s] (I)      Skip prospective layer relax nets                  : true
[12/18 12:43:22    362s] (I)      Better NDR handling                                : true
[12/18 12:43:22    362s] (I)      Improved NDR modeling in LA                        : true
[12/18 12:43:22    362s] (I)      Routing cost fix for NDR handling                  : true
[12/18 12:43:22    362s] (I)      Block tracks for preroutes                         : true
[12/18 12:43:22    362s] (I)      Assign IRoute by net group key                     : true
[12/18 12:43:22    362s] (I)      Block unroutable channels                          : true
[12/18 12:43:22    362s] (I)      Block unroutable channels 3D                       : true
[12/18 12:43:22    362s] (I)      Bound layer relaxed segment wl                     : true
[12/18 12:43:22    362s] (I)      Blocked pin reach length threshold                 : 2
[12/18 12:43:22    362s] (I)      Check blockage within NDR space in TA              : true
[12/18 12:43:22    362s] (I)      Skip must join for term with via pillar            : true
[12/18 12:43:22    362s] (I)      Model find APA for IO pin                          : true
[12/18 12:43:22    362s] (I)      On pin location for off pin term                   : true
[12/18 12:43:22    362s] (I)      Handle EOL spacing                                 : true
[12/18 12:43:22    362s] (I)      Merge PG vias by gap                               : true
[12/18 12:43:22    362s] (I)      Maximum routing layer                              : 6
[12/18 12:43:22    362s] (I)      Route selected nets only                           : true
[12/18 12:43:22    362s] (I)      Refine MST                                         : true
[12/18 12:43:22    362s] (I)      Honor PRL                                          : true
[12/18 12:43:22    362s] (I)      Strong congestion aware                            : true
[12/18 12:43:22    362s] (I)      Improved initial location for IRoutes              : true
[12/18 12:43:22    362s] (I)      Multi panel TA                                     : true
[12/18 12:43:22    362s] (I)      Penalize wire overlap                              : true
[12/18 12:43:22    362s] (I)      Expand small instance blockage                     : true
[12/18 12:43:22    362s] (I)      Reduce via in TA                                   : true
[12/18 12:43:22    362s] (I)      SS-aware routing                                   : true
[12/18 12:43:22    362s] (I)      Improve tree edge sharing                          : true
[12/18 12:43:22    362s] (I)      Improve 2D via estimation                          : true
[12/18 12:43:22    362s] (I)      Refine Steiner tree                                : true
[12/18 12:43:22    362s] (I)      Build spine tree                                   : true
[12/18 12:43:22    362s] (I)      Model pass through capacity                        : true
[12/18 12:43:22    362s] (I)      Extend blockages by a half GCell                   : true
[12/18 12:43:22    362s] (I)      Consider pin shapes                                : true
[12/18 12:43:22    362s] (I)      Consider pin shapes for all nodes                  : true
[12/18 12:43:22    362s] (I)      Consider NR APA                                    : true
[12/18 12:43:22    362s] (I)      Consider IO pin shape                              : true
[12/18 12:43:22    362s] (I)      Fix pin connection bug                             : true
[12/18 12:43:22    362s] (I)      Consider layer RC for local wires                  : true
[12/18 12:43:22    362s] (I)      Route to clock mesh pin                            : true
[12/18 12:43:22    362s] (I)      LA-aware pin escape length                         : 2
[12/18 12:43:22    362s] (I)      Connect multiple ports                             : true
[12/18 12:43:22    362s] (I)      Split for must join                                : true
[12/18 12:43:22    362s] (I)      Number of threads                                  : 1
[12/18 12:43:22    362s] (I)      Routing effort level                               : 10000
[12/18 12:43:22    362s] (I)      Prefer layer length threshold                      : 8
[12/18 12:43:22    362s] (I)      Overflow penalty cost                              : 10
[12/18 12:43:22    362s] (I)      A-star cost                                        : 0.300000
[12/18 12:43:22    362s] (I)      Misalignment cost                                  : 10.000000
[12/18 12:43:22    362s] (I)      Threshold for short IRoute                         : 6
[12/18 12:43:22    362s] (I)      Via cost during post routing                       : 1.000000
[12/18 12:43:22    362s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/18 12:43:22    362s] (I)      Source-to-sink ratio                               : 0.300000
[12/18 12:43:22    362s] (I)      Scenic ratio bound                                 : 3.000000
[12/18 12:43:22    362s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/18 12:43:22    362s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/18 12:43:22    362s] (I)      PG-aware similar topology routing                  : true
[12/18 12:43:22    362s] (I)      Maze routing via cost fix                          : true
[12/18 12:43:22    362s] (I)      Apply PRL on PG terms                              : true
[12/18 12:43:22    362s] (I)      Apply PRL on obs objects                           : true
[12/18 12:43:22    362s] (I)      Handle range-type spacing rules                    : true
[12/18 12:43:22    362s] (I)      PG gap threshold multiplier                        : 10.000000
[12/18 12:43:22    362s] (I)      Parallel spacing query fix                         : true
[12/18 12:43:22    362s] (I)      Force source to root IR                            : true
[12/18 12:43:22    362s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/18 12:43:22    362s] (I)      Do not relax to DPT layer                          : true
[12/18 12:43:22    362s] (I)      No DPT in post routing                             : true
[12/18 12:43:22    362s] (I)      Modeling PG via merging fix                        : true
[12/18 12:43:22    362s] (I)      Shield aware TA                                    : true
[12/18 12:43:22    362s] (I)      Strong shield aware TA                             : true
[12/18 12:43:22    362s] (I)      Overflow calculation fix in LA                     : true
[12/18 12:43:22    362s] (I)      Post routing fix                                   : true
[12/18 12:43:22    362s] (I)      Strong post routing                                : true
[12/18 12:43:22    362s] (I)      Access via pillar from top                         : true
[12/18 12:43:22    362s] (I)      NDR via pillar fix                                 : true
[12/18 12:43:22    362s] (I)      Violation on path threshold                        : 1
[12/18 12:43:22    362s] (I)      Pass through capacity modeling                     : true
[12/18 12:43:22    362s] (I)      Select the non-relaxed segments in post routing stage : true
[12/18 12:43:22    362s] (I)      Select term pin box for io pin                     : true
[12/18 12:43:22    362s] (I)      Penalize NDR sharing                               : true
[12/18 12:43:22    362s] (I)      Enable special modeling                            : false
[12/18 12:43:22    362s] (I)      Keep fixed segments                                : true
[12/18 12:43:22    362s] (I)      Reorder net groups by key                          : true
[12/18 12:43:22    362s] (I)      Increase net scenic ratio                          : true
[12/18 12:43:22    362s] (I)      Method to set GCell size                           : row
[12/18 12:43:22    362s] (I)      Connect multiple ports and must join fix           : true
[12/18 12:43:22    362s] (I)      Avoid high resistance layers                       : true
[12/18 12:43:22    362s] (I)      Model find APA for IO pin fix                      : true
[12/18 12:43:22    362s] (I)      Avoid connecting non-metal layers                  : true
[12/18 12:43:22    362s] (I)      Use track pitch for NDR                            : true
[12/18 12:43:22    362s] (I)      Enable layer relax to lower layer                  : true
[12/18 12:43:22    362s] (I)      Enable layer relax to upper layer                  : true
[12/18 12:43:22    362s] (I)      Top layer relaxation fix                           : true
[12/18 12:43:22    362s] (I)      Handle non-default track width                     : false
[12/18 12:43:22    362s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:22    362s] (I)      Use row-based GCell size
[12/18 12:43:22    362s] (I)      Use row-based GCell align
[12/18 12:43:22    362s] (I)      layer 0 area = 56099
[12/18 12:43:22    362s] (I)      layer 1 area = 83000
[12/18 12:43:22    362s] (I)      layer 2 area = 67600
[12/18 12:43:22    362s] (I)      layer 3 area = 240000
[12/18 12:43:22    362s] (I)      layer 4 area = 240000
[12/18 12:43:22    362s] (I)      layer 5 area = 4000000
[12/18 12:43:22    362s] (I)      GCell unit size   : 2720
[12/18 12:43:22    362s] (I)      GCell multiplier  : 1
[12/18 12:43:22    362s] (I)      GCell row height  : 2720
[12/18 12:43:22    362s] (I)      Actual row height : 2720
[12/18 12:43:22    362s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:22    362s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:22    362s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:22    362s] (I)      =============== Default via ===============
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:22    362s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:22    362s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:22    362s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:22    362s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:22    362s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:22    362s] [NR-eGR] Read 0 other shapes
[12/18 12:43:22    362s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:22    362s] [NR-eGR] #Instance Blockages : 89184
[12/18 12:43:22    362s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:22    362s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:22    362s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:22    362s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:22    362s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:22    362s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:22    362s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:43:22    362s] [NR-eGR] Read 11291 nets ( ignored 11240 )
[12/18 12:43:22    362s] [NR-eGR] Connected 0 must-join pins/ports
[12/18 12:43:22    362s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:22    362s] (I)      Read Num Blocks=89184  Num Prerouted Wires=0  Num CS=0
[12/18 12:43:22    362s] (I)      Layer 1 (H) : #blockages 89184 : #preroutes 0
[12/18 12:43:22    362s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:22    362s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:22    362s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:22    362s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:22    362s] (I)      Moved 98 terms for better access 
[12/18 12:43:22    362s] (I)      Number of ignored nets                =      0
[12/18 12:43:22    362s] (I)      Number of connected nets              =      0
[12/18 12:43:22    362s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:22    362s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:22    362s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:22    362s] [NR-eGR] There are 51 clock nets ( 51 with NDR ).
[12/18 12:43:22    362s] (I)      Ndr track 0 does not exist
[12/18 12:43:22    362s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:22    362s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:22    362s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:22    362s] (I)      Site width          :   460  (dbu)
[12/18 12:43:22    362s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:22    362s] (I)      Grid                :   224    71     6
[12/18 12:43:22    362s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:22    362s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:22    362s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:22    362s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:22    362s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:22    362s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:22    362s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:22    362s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:22    362s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:22    362s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:22    362s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:22    362s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:22    362s] (I)      --------------------------------------------------------
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:22    362s] [NR-eGR] Rule id: 0  Nets: 51
[12/18 12:43:22    362s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/18 12:43:22    362s] (I)                    Layer    2    3     4     5     6 
[12/18 12:43:22    362s] (I)                    Pitch  680  920  1200  1200  6400 
[12/18 12:43:22    362s] (I)             #Used tracks    2    2     2     2     2 
[12/18 12:43:22    362s] (I)       #Fully used tracks    1    1     1     1     1 
[12/18 12:43:22    362s] [NR-eGR] ========================================
[12/18 12:43:22    362s] [NR-eGR] 
[12/18 12:43:22    362s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     2 |  128128 |    43124 |        33.66% |
[12/18 12:43:22    362s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      Reset routing kernel
[12/18 12:43:22    362s] (I)      Started Global Routing ( Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      totalPins=2261  totalGlobalPin=2259 (99.91%)
[12/18 12:43:22    362s] (I)      total 2D Cap : 165236 = (71232 H, 94004 V)
[12/18 12:43:22    362s] [NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1a Route ============
[12/18 12:43:22    362s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1b Route ============
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426096e+04um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1c Route ============
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1d Route ============
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1e Route ============
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426096e+04um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1f Route ============
[12/18 12:43:22    362s] (I)      Usage: 5243 = (2521 H, 2722 V) = (3.54% H, 2.90% V) = (6.857e+03um H, 7.404e+03um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1g Route ============
[12/18 12:43:22    362s] (I)      Usage: 5158 = (2456 H, 2702 V) = (3.45% H, 2.87% V) = (6.680e+03um H, 7.349e+03um V)
[12/18 12:43:22    362s] (I)      #Nets         : 51
[12/18 12:43:22    362s] (I)      #Relaxed nets : 14
[12/18 12:43:22    362s] (I)      Wire length   : 3252
[12/18 12:43:22    362s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1h Route ============
[12/18 12:43:22    362s] (I)      Usage: 5160 = (2461 H, 2699 V) = (3.45% H, 2.87% V) = (6.694e+03um H, 7.341e+03um V)
[12/18 12:43:22    362s] (I)      total 2D Cap : 239730 = (83104 H, 156626 V)
[12/18 12:43:22    362s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1a Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1b Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.941536e+04um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1c Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1d Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1e Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.941536e+04um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1f Route ============
[12/18 12:43:22    362s] (I)      Usage: 7138 = (3374 H, 3764 V) = (4.06% H, 2.40% V) = (9.177e+03um H, 1.024e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1g Route ============
[12/18 12:43:22    362s] (I)      Usage: 7059 = (3319 H, 3740 V) = (3.99% H, 2.39% V) = (9.028e+03um H, 1.017e+04um V)
[12/18 12:43:22    362s] (I)      #Nets         : 14
[12/18 12:43:22    362s] (I)      #Relaxed nets : 14
[12/18 12:43:22    362s] (I)      Wire length   : 0
[12/18 12:43:22    362s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 6]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1h Route ============
[12/18 12:43:22    362s] (I)      Usage: 7059 = (3319 H, 3740 V) = (3.99% H, 2.39% V) = (9.028e+03um H, 1.017e+04um V)
[12/18 12:43:22    362s] (I)      total 2D Cap : 325028 = (168402 H, 156626 V)
[12/18 12:43:22    362s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [2, 6]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1a Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1b Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.981936e+04um
[12/18 12:43:22    362s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/18 12:43:22    362s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1c Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1d Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1e Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.981936e+04um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1f Route ============
[12/18 12:43:22    362s] (I)      Usage: 10963 = (5100 H, 5863 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.595e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1g Route ============
[12/18 12:43:22    362s] (I)      Usage: 10959 = (5099 H, 5860 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.594e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1h Route ============
[12/18 12:43:22    362s] (I)      Usage: 10959 = (5099 H, 5860 V) = (3.03% H, 3.74% V) = (1.387e+04um H, 1.594e+04um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:22    362s] [NR-eGR]                        OverCon            
[12/18 12:43:22    362s] [NR-eGR]                         #Gcell     %Gcell
[12/18 12:43:22    362s] [NR-eGR]        Layer               (1)    OverCon
[12/18 12:43:22    362s] [NR-eGR] ----------------------------------------------
[12/18 12:43:22    362s] [NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[12/18 12:43:22    362s] [NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR]    met3 ( 4)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR] ----------------------------------------------
[12/18 12:43:22    362s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR] 
[12/18 12:43:22    362s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      total 2D Cap : 325808 = (169182 H, 156626 V)
[12/18 12:43:22    362s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/18 12:43:22    362s] (I)      ============= Track Assignment ============
[12/18 12:43:22    362s] (I)      Started Track Assignment (1T) ( Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:22    362s] (I)      Run Multi-thread track assignment
[12/18 12:43:22    362s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      Started Export ( Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:22    362s] [NR-eGR] ----------------------------------
[12/18 12:43:22    362s] [NR-eGR]  li1   (1V)             0   43417 
[12/18 12:43:22    362s] [NR-eGR]  met1  (2H)        112391   65078 
[12/18 12:43:22    362s] [NR-eGR]  met2  (3V)        118532    8332 
[12/18 12:43:22    362s] [NR-eGR]  met3  (4H)         83857    3240 
[12/18 12:43:22    362s] [NR-eGR]  met4  (5V)         28012     276 
[12/18 12:43:22    362s] [NR-eGR]  met5  (6H)          3493       0 
[12/18 12:43:22    362s] [NR-eGR] ----------------------------------
[12/18 12:43:22    362s] [NR-eGR]        Total       346286  120343 
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR] Total half perimeter of net bounding box: 329226um
[12/18 12:43:22    362s] [NR-eGR] Total length: 346286um, number of vias: 120343
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR] Total eGR-routed clock nets wire length: 14797um, number of vias: 5639
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR] Report for selected net(s) only.
[12/18 12:43:22    362s] [NR-eGR]               Length (um)  Vias 
[12/18 12:43:22    362s] [NR-eGR] --------------------------------
[12/18 12:43:22    362s] [NR-eGR]  li1   (1V)             0  2213 
[12/18 12:43:22    362s] [NR-eGR]  met1  (2H)          3944  2503 
[12/18 12:43:22    362s] [NR-eGR]  met2  (3V)          7297   830 
[12/18 12:43:22    362s] [NR-eGR]  met3  (4H)          3387    93 
[12/18 12:43:22    362s] [NR-eGR]  met4  (5V)           169     0 
[12/18 12:43:22    362s] [NR-eGR]  met5  (6H)             0     0 
[12/18 12:43:22    362s] [NR-eGR] --------------------------------
[12/18 12:43:22    362s] [NR-eGR]        Total        14797  5639 
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR] Total half perimeter of net bounding box: 5685um
[12/18 12:43:22    362s] [NR-eGR] Total length: 14797um, number of vias: 5639
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR] Total routed clock nets wire length: 14797um, number of vias: 5639
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:22    362s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:43:22    362s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:43:22    362s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:43:22    362s] (I)       Early Global Route kernel                   100.00%  337.72 sec  337.85 sec  0.13 sec  0.13 sec 
[12/18 12:43:22    362s] (I)       +-Import and model                           33.44%  337.72 sec  337.77 sec  0.04 sec  0.05 sec 
[12/18 12:43:22    362s] (I)       | +-Create place DB                          14.91%  337.72 sec  337.74 sec  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | | +-Import place data                      14.85%  337.72 sec  337.74 sec  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read instances and placement          4.49%  337.72 sec  337.73 sec  0.01 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read nets                            10.22%  337.73 sec  337.74 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | +-Create route DB                          16.44%  337.74 sec  337.77 sec  0.02 sec  0.03 sec 
[12/18 12:43:22    362s] (I)       | | +-Import route data (1T)                 15.80%  337.74 sec  337.77 sec  0.02 sec  0.03 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read blockages ( Layer 2-6 )          5.34%  337.75 sec  337.75 sec  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read routing blockages              0.00%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read instance blockages             4.82%  337.75 sec  337.75 sec  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read PG blockages                   0.03%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read clock blockages                0.01%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read other blockages                0.01%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read halo blockages                 0.07%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Read boundary cut boxes             0.00%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read blackboxes                       0.01%  337.75 sec  337.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read prerouted                        1.75%  337.75 sec  337.76 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read unlegalized nets                 0.61%  337.76 sec  337.76 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Read nets                             0.12%  337.76 sec  337.76 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Set up via pillars                    0.00%  337.76 sec  337.76 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Initialize 3D grid graph              0.19%  337.76 sec  337.76 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Model blockage capacity               5.16%  337.76 sec  337.76 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | | | +-Initialize 3D capacity              4.80%  337.76 sec  337.76 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | | +-Move terms for access (1T)            0.35%  337.76 sec  337.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Read aux data                             0.00%  337.77 sec  337.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Others data preparation                   0.05%  337.77 sec  337.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Create route kernel                       1.30%  337.77 sec  337.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       +-Global Routing                             30.29%  337.77 sec  337.81 sec  0.04 sec  0.04 sec 
[12/18 12:43:22    362s] (I)       | +-Initialization                            0.10%  337.77 sec  337.77 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Net group 1                              19.04%  337.77 sec  337.79 sec  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | | +-Generate topology                       7.01%  337.77 sec  337.78 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1a                                1.05%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Pattern routing (1T)                  0.47%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1b                                0.90%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Monotonic routing (1T)                0.46%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1c                                0.01%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1d                                0.01%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1e                                0.11%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Route legalization                    0.00%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1f                                0.01%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1g                                1.88%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          1.81%  337.78 sec  337.78 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1h                                1.27%  337.78 sec  337.79 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          1.20%  337.78 sec  337.79 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Layer assignment (1T)                   5.14%  337.79 sec  337.79 sec  0.01 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Net group 2                               6.11%  337.79 sec  337.80 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | +-Generate topology                       2.91%  337.79 sec  337.80 sec  0.00 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1a                                0.49%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Pattern routing (1T)                  0.34%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1b                                0.18%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1c                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1d                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1e                                0.11%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Route legalization                    0.00%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1f                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1g                                0.87%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          0.81%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1h                                0.11%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          0.05%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Net group 3                               3.93%  337.80 sec  337.81 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | | +-Generate topology                       0.00%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1a                                0.52%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Pattern routing (1T)                  0.29%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Add via demand to 2D                  0.09%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1b                                0.18%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1c                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1d                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1e                                0.10%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Route legalization                    0.00%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1f                                0.01%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1g                                0.13%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          0.08%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Phase 1h                                0.14%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | | +-Post Routing                          0.07%  337.80 sec  337.80 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Layer assignment (1T)                   0.76%  337.81 sec  337.81 sec  0.00 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       +-Export 3D cong map                          1.28%  337.81 sec  337.81 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Export 2D cong map                        0.19%  337.81 sec  337.81 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       +-Extract Global 3D Wires                     0.04%  337.81 sec  337.81 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       +-Track Assignment (1T)                      10.14%  337.81 sec  337.82 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | +-Initialization                            0.01%  337.81 sec  337.81 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Track Assignment Kernel                   9.95%  337.81 sec  337.82 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | +-Free Memory                               0.00%  337.82 sec  337.82 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       +-Export                                     22.95%  337.82 sec  337.85 sec  0.03 sec  0.03 sec 
[12/18 12:43:22    362s] (I)       | +-Export DB wires                           1.28%  337.82 sec  337.82 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Export all nets                         0.98%  337.82 sec  337.82 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | | +-Set wire vias                           0.16%  337.82 sec  337.82 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       | +-Report wirelength                        10.37%  337.82 sec  337.84 sec  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)       | +-Update net boxes                         11.04%  337.84 sec  337.85 sec  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)       | +-Update timing                             0.00%  337.85 sec  337.85 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)       +-Postprocess design                          0.04%  337.85 sec  337.85 sec  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)      ======================= Summary by functions ========================
[12/18 12:43:22    362s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:43:22    362s] (I)      ---------------------------------------------------------------------
[12/18 12:43:22    362s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.13 sec 
[12/18 12:43:22    362s] (I)        1  Import and model                     33.44%  0.04 sec  0.05 sec 
[12/18 12:43:22    362s] (I)        1  Global Routing                       30.29%  0.04 sec  0.04 sec 
[12/18 12:43:22    362s] (I)        1  Export                               22.95%  0.03 sec  0.03 sec 
[12/18 12:43:22    362s] (I)        1  Track Assignment (1T)                10.14%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        1  Export 3D cong map                    1.28%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        1  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Net group 1                          19.04%  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        2  Create route DB                      16.44%  0.02 sec  0.03 sec 
[12/18 12:43:22    362s] (I)        2  Create place DB                      14.91%  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        2  Update net boxes                     11.04%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        2  Report wirelength                    10.37%  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        2  Track Assignment Kernel               9.95%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        2  Net group 2                           6.11%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        2  Net group 3                           3.93%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        2  Create route kernel                   1.30%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Export DB wires                       1.28%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Initialization                        0.11%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Import route data (1T)               15.80%  0.02 sec  0.03 sec 
[12/18 12:43:22    362s] (I)        3  Import place data                    14.85%  0.02 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        3  Generate topology                     9.92%  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        3  Layer assignment (1T)                 5.91%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1g                              2.89%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1a                              2.06%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1h                              1.52%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1b                              1.27%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Export all nets                       0.98%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1e                              0.32%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Set wire vias                         0.16%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1f                              0.03%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Read nets                            10.34%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        4  Read blockages ( Layer 2-6 )          5.34%  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        4  Model blockage capacity               5.16%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        4  Read instances and placement          4.49%  0.01 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Post Routing                          4.02%  0.01 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Read prerouted                        1.75%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Pattern routing (1T)                  1.10%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Read unlegalized nets                 0.61%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Monotonic routing (1T)                0.46%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Move terms for access (1T)            0.35%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Initialize 3D grid graph              0.19%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read instance blockages               4.82%  0.01 sec  0.02 sec 
[12/18 12:43:22    362s] (I)        5  Initialize 3D capacity                4.80%  0.01 sec  0.01 sec 
[12/18 12:43:22    362s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:43:22    362s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:22    362s]     Routing using eGR only done.
[12/18 12:43:22    362s] Net route status summary:
[12/18 12:43:22    362s]   Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:22    362s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] CCOPT: Done with clock implementation routing.
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]   Clock implementation routing done.
[12/18 12:43:22    362s]   Fixed 51 wires.
[12/18 12:43:22    362s]   CCOpt: Starting congestion repair using flow wrapper...
[12/18 12:43:22    362s]     Congestion Repair...
[12/18 12:43:22    362s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:02.5/0:06:03.5 (1.0), mem = 1800.9M
[12/18 12:43:22    362s] Info: Disable timing driven in postCTS congRepair.
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] Starting congRepair ...
[12/18 12:43:22    362s] User Input Parameters:
[12/18 12:43:22    362s] - Congestion Driven    : On
[12/18 12:43:22    362s] - Timing Driven        : Off
[12/18 12:43:22    362s] - Area-Violation Based : On
[12/18 12:43:22    362s] - Start Rollback Level : -5
[12/18 12:43:22    362s] - Legalized            : On
[12/18 12:43:22    362s] - Window Based         : Off
[12/18 12:43:22    362s] - eDen incr mode       : Off
[12/18 12:43:22    362s] - Small incr mode      : Off
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1800.9M, EPOCH TIME: 1766051002.819096
[12/18 12:43:22    362s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1800.9M, EPOCH TIME: 1766051002.822203
[12/18 12:43:22    362s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1800.9M, EPOCH TIME: 1766051002.822251
[12/18 12:43:22    362s] Starting Early Global Route congestion estimation: mem = 1800.9M
[12/18 12:43:22    362s] (I)      ================== Layers ===================
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:22    362s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:22    362s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:22    362s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:22    362s] (I)      Started Import and model ( Curr Mem: 1800.88 MB )
[12/18 12:43:22    362s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:22    362s] (I)      == Non-default Options ==
[12/18 12:43:22    362s] (I)      Maximum routing layer                              : 6
[12/18 12:43:22    362s] (I)      Number of threads                                  : 1
[12/18 12:43:22    362s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:43:22    362s] (I)      Method to set GCell size                           : row
[12/18 12:43:22    362s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:22    362s] (I)      Use row-based GCell size
[12/18 12:43:22    362s] (I)      Use row-based GCell align
[12/18 12:43:22    362s] (I)      layer 0 area = 56099
[12/18 12:43:22    362s] (I)      layer 1 area = 83000
[12/18 12:43:22    362s] (I)      layer 2 area = 67600
[12/18 12:43:22    362s] (I)      layer 3 area = 240000
[12/18 12:43:22    362s] (I)      layer 4 area = 240000
[12/18 12:43:22    362s] (I)      layer 5 area = 4000000
[12/18 12:43:22    362s] (I)      GCell unit size   : 2720
[12/18 12:43:22    362s] (I)      GCell multiplier  : 1
[12/18 12:43:22    362s] (I)      GCell row height  : 2720
[12/18 12:43:22    362s] (I)      Actual row height : 2720
[12/18 12:43:22    362s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:22    362s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:22    362s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:22    362s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:22    362s] (I)      =============== Default via ===============
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:22    362s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:22    362s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:22    362s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:22    362s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:22    362s] (I)      +---+------------------+------------------+
[12/18 12:43:22    362s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:22    362s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:22    362s] [NR-eGR] Read 0 other shapes
[12/18 12:43:22    362s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:22    362s] [NR-eGR] #Instance Blockages : 53260
[12/18 12:43:22    362s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:22    362s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:22    362s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:22    362s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:22    362s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:22    362s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:22    362s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[12/18 12:43:22    362s] [NR-eGR] Read 11291 nets ( ignored 51 )
[12/18 12:43:22    362s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:22    362s] (I)      Read Num Blocks=53260  Num Prerouted Wires=6086  Num CS=0
[12/18 12:43:22    362s] (I)      Layer 1 (H) : #blockages 53260 : #preroutes 3758
[12/18 12:43:22    362s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 1916
[12/18 12:43:22    362s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 366
[12/18 12:43:22    362s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 46
[12/18 12:43:22    362s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:22    362s] (I)      Number of ignored nets                =     51
[12/18 12:43:22    362s] (I)      Number of connected nets              =      0
[12/18 12:43:22    362s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:22    362s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:22    362s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:22    362s] (I)      Ndr track 0 does not exist
[12/18 12:43:22    362s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:22    362s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:22    362s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:22    362s] (I)      Site width          :   460  (dbu)
[12/18 12:43:22    362s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:22    362s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:22    362s] (I)      Grid                :   224    71     6
[12/18 12:43:22    362s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:22    362s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:22    362s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:22    362s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:22    362s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:22    362s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:22    362s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:22    362s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:22    362s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:22    362s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:22    362s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:22    362s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:22    362s] (I)      --------------------------------------------------------
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:22    362s] [NR-eGR] Rule id: 1  Nets: 11230
[12/18 12:43:22    362s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:22    362s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:22    362s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:22    362s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:22    362s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:22    362s] [NR-eGR] ========================================
[12/18 12:43:22    362s] [NR-eGR] 
[12/18 12:43:22    362s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     2 |  128128 |    43124 |        33.66% |
[12/18 12:43:22    362s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:22    362s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:22    362s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1803.63 MB )
[12/18 12:43:22    362s] (I)      Reset routing kernel
[12/18 12:43:22    362s] (I)      Started Global Routing ( Curr Mem: 1803.63 MB )
[12/18 12:43:22    362s] (I)      totalPins=41385  totalGlobalPin=37786 (91.30%)
[12/18 12:43:22    362s] (I)      total 2D Cap : 325028 = (168402 H, 156626 V)
[12/18 12:43:22    362s] [NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1a Route ============
[12/18 12:43:22    362s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:22    362s] (I)      Usage: 113616 = (67147 H, 46469 V) = (39.87% H, 29.67% V) = (1.826e+05um H, 1.264e+05um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1b Route ============
[12/18 12:43:22    362s] (I)      Usage: 114455 = (67384 H, 47071 V) = (40.01% H, 30.05% V) = (1.833e+05um H, 1.280e+05um V)
[12/18 12:43:22    362s] (I)      Overflow of layer group 1: 30.09% H + 4.28% V. EstWL: 3.113176e+05um
[12/18 12:43:22    362s] (I)      Congestion metric : 30.09%H 4.28%V, 34.38%HV
[12/18 12:43:22    362s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1c Route ============
[12/18 12:43:22    362s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:22    362s] (I)      Usage: 114641 = (67384 H, 47257 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1d Route ============
[12/18 12:43:22    362s] (I)      Usage: 114643 = (67384 H, 47259 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1e Route ============
[12/18 12:43:22    362s] (I)      Usage: 114643 = (67384 H, 47259 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:22    362s] [NR-eGR] Early Global Route overflow of layer group 1: 29.33% H + 4.28% V. EstWL: 3.118290e+05um
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] (I)      ============  Phase 1l Route ============
[12/18 12:43:22    362s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:22    362s] (I)      Layer  2:      85450     58447      6400           0      126664    ( 0.00%) 
[12/18 12:43:22    362s] (I)      Layer  3:      92680     47596      1330           0       92717    ( 0.00%) 
[12/18 12:43:22    362s] (I)      Layer  4:      70914     45433      5681           0       70600    ( 0.00%) 
[12/18 12:43:22    362s] (I)      Layer  5:      61740     13096       275           0       61811    ( 0.00%) 
[12/18 12:43:22    362s] (I)      Layer  6:      11819      1667        33        2983        8784    (25.35%) 
[12/18 12:43:22    362s] (I)      Total:        322603    166239     13719        2983      360573    ( 0.82%) 
[12/18 12:43:22    362s] (I)      
[12/18 12:43:22    362s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:22    362s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:43:22    362s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:22    362s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:22    362s] [NR-eGR]    met1 ( 2)      3424(21.62%)        82( 0.52%)         0( 0.00%)   (22.14%) 
[12/18 12:43:22    362s] [NR-eGR]    met2 ( 3)       868( 5.54%)         4( 0.03%)         0( 0.00%)   ( 5.56%) 
[12/18 12:43:22    362s] [NR-eGR]    met3 ( 4)      2950(18.63%)       110( 0.69%)         2( 0.01%)   (19.34%) 
[12/18 12:43:22    362s] [NR-eGR]    met4 ( 5)       152( 0.97%)         4( 0.03%)         0( 0.00%)   ( 0.99%) 
[12/18 12:43:22    362s] [NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/18 12:43:22    362s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:22    362s] [NR-eGR]        Total      7427( 9.92%)       200( 0.27%)         2( 0.00%)   (10.19%) 
[12/18 12:43:22    362s] [NR-eGR] 
[12/18 12:43:22    362s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1806.63 MB )
[12/18 12:43:22    362s] (I)      total 2D Cap : 325808 = (169182 H, 156626 V)
[12/18 12:43:22    362s] [NR-eGR] Overflow after Early Global Route 16.98% H + 1.52% V
[12/18 12:43:22    362s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1806.6M
[12/18 12:43:22    362s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.153, MEM:1806.6M, EPOCH TIME: 1766051002.975255
[12/18 12:43:22    362s] OPERPROF: Starting HotSpotCal at level 1, MEM:1806.6M, EPOCH TIME: 1766051002.975290
[12/18 12:43:22    362s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:22    362s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:43:22    362s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:22    362s] [hotspot] | normalized |        132.00 |        291.00 |
[12/18 12:43:22    362s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:22    362s] Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 291.00 (area is in unit of 4 std-cell row bins)
[12/18 12:43:22    362s] [hotspot] max/total 132.00/291.00, big hotspot (>10) total 253.00
[12/18 12:43:22    362s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] |  1  |   263.08    12.92   469.80   176.12 |      140.00   |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] |  2  |    34.60    12.92   252.20   110.84 |       95.00   |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] |  3  |    34.60    89.08   197.80   176.12 |       52.00   |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] |  4  |    99.88    99.96   132.52   132.60 |        6.00   |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] [hotspot] |  5  |   197.80   143.48   230.44   176.12 |        6.00   |
[12/18 12:43:22    362s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:22    362s] Top 5 hotspots total area: 299.00
[12/18 12:43:22    362s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1806.6M, EPOCH TIME: 1766051002.977610
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s] === incrementalPlace Internal Loop 1 ===
[12/18 12:43:22    362s] clkAW=1 clkAWMode=2 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=10
[12/18 12:43:22    362s] OPERPROF: Starting IPInitSPData at level 1, MEM:1806.6M, EPOCH TIME: 1766051002.980038
[12/18 12:43:22    362s] Processing tracks to init pin-track alignment.
[12/18 12:43:22    362s] z: 1, totalTracks: 1
[12/18 12:43:22    362s] z: 3, totalTracks: 1
[12/18 12:43:22    362s] z: 5, totalTracks: 1
[12/18 12:43:22    362s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:22    362s] All LLGs are deleted
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1806.6M, EPOCH TIME: 1766051002.983950
[12/18 12:43:22    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1806.6M, EPOCH TIME: 1766051002.984082
[12/18 12:43:22    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1806.6M, EPOCH TIME: 1766051002.985414
[12/18 12:43:22    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:22    362s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1806.6M, EPOCH TIME: 1766051002.985493
[12/18 12:43:22    362s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:22    362s] Core basic site is unithd
[12/18 12:43:22    362s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1806.6M, EPOCH TIME: 1766051002.989663
[12/18 12:43:22    362s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:43:22    362s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:43:22    362s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1806.6M, EPOCH TIME: 1766051002.990269
[12/18 12:43:22    362s] Fast DP-INIT is on for default
[12/18 12:43:22    362s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:43:22    362s] Atter site array init, number of instance map data is 0.
[12/18 12:43:22    362s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1806.6M, EPOCH TIME: 1766051002.991865
[12/18 12:43:22    362s] 
[12/18 12:43:22    362s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:22    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1806.6M, EPOCH TIME: 1766051002.993255
[12/18 12:43:22    362s] OPERPROF:   Starting post-place ADS at level 2, MEM:1806.6M, EPOCH TIME: 1766051002.993299
[12/18 12:43:23    362s] res site 1.
[12/18 12:43:23    362s] ADSU 1.028 -> 1.028. site 80742.000 -> 80742.000. GS 21.760
[12/18 12:43:23    362s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.017, MEM:1806.6M, EPOCH TIME: 1766051003.010022
[12/18 12:43:23    362s] OPERPROF:   Starting spMPad at level 2, MEM:1800.6M, EPOCH TIME: 1766051003.011837
[12/18 12:43:23    362s] OPERPROF:     Starting spContextMPad at level 3, MEM:1800.6M, EPOCH TIME: 1766051003.012239
[12/18 12:43:23    362s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1800.6M, EPOCH TIME: 1766051003.012273
[12/18 12:43:23    362s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:1800.6M, EPOCH TIME: 1766051003.013566
[12/18 12:43:23    362s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1800.6M, EPOCH TIME: 1766051003.015404
[12/18 12:43:23    362s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1800.6M, EPOCH TIME: 1766051003.015664
[12/18 12:43:23    362s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1800.6M, EPOCH TIME: 1766051003.016313
[12/18 12:43:23    362s] no activity file in design. spp won't run.
[12/18 12:43:23    362s] [spp] 0
[12/18 12:43:23    362s] [adp] 0:1:1:3
[12/18 12:43:23    362s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:1800.6M, EPOCH TIME: 1766051003.017980
[12/18 12:43:23    362s] SP #FI/SF FL/PI 50/0 8960/2161
[12/18 12:43:23    362s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.039, MEM:1800.6M, EPOCH TIME: 1766051003.019038
[12/18 12:43:23    362s] PP off. flexM 0
[12/18 12:43:23    362s] OPERPROF: Starting CDPad at level 1, MEM:1800.6M, EPOCH TIME: 1766051003.022629
[12/18 12:43:23    362s] Starting area based congRepair.
[12/18 12:43:23    362s] 3DP is on.
[12/18 12:43:23    362s] 3DP OF M2 0.395, M4 0.357. Diff 1, Offset 0
[12/18 12:43:23    362s] pin dist: (1, 0.998), (2, 0.002), (3, 0.000), (4, 0.000), 
[12/18 12:43:23    362s] M4 smooth 0
[12/18 12:43:23    362s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/18 12:43:23    362s] Area based congRepair is working on 100.0% of the design.
[12/18 12:43:23    362s] CDPadU 1.054 -> 1.028. R=1.028, N=11121, GS=2.720
[12/18 12:43:23    362s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 291.00
[12/18 12:43:23    362s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.263, MEM:1800.6M, EPOCH TIME: 1766051003.285218
[12/18 12:43:23    362s] NP #FI/FS/SF FL/PI: 50/0/0 11121/2161
[12/18 12:43:23    363s] no activity file in design. spp won't run.
[12/18 12:43:23    363s] 
[12/18 12:43:23    363s] AB Est...
[12/18 12:43:23    363s] OPERPROF: Starting npPlace at level 1, MEM:1802.2M, EPOCH TIME: 1766051003.305046
[12/18 12:43:23    363s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1818.5M, EPOCH TIME: 1766051003.314834
[12/18 12:43:23    363s] Iteration  4: Skipped, with CDP Off
[12/18 12:43:23    363s] 
[12/18 12:43:23    363s] AB Est...
[12/18 12:43:23    363s] OPERPROF: Starting npPlace at level 1, MEM:1818.5M, EPOCH TIME: 1766051003.330676
[12/18 12:43:23    363s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:1818.5M, EPOCH TIME: 1766051003.340662
[12/18 12:43:23    363s] Iteration  5: Skipped, with CDP Off
[12/18 12:43:23    363s] 
[12/18 12:43:23    363s] AB Est...
[12/18 12:43:23    363s] OPERPROF: Starting npPlace at level 1, MEM:1818.5M, EPOCH TIME: 1766051003.356465
[12/18 12:43:23    363s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.011, MEM:1818.5M, EPOCH TIME: 1766051003.367451
[12/18 12:43:23    363s] Iteration  6: Skipped, with CDP Off
[12/18 12:43:23    363s] 
[12/18 12:43:23    363s] AB Est...
[12/18 12:43:23    363s] OPERPROF: Starting npPlace at level 1, MEM:1818.5M, EPOCH TIME: 1766051003.382900
[12/18 12:43:23    363s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1818.5M, EPOCH TIME: 1766051003.394298
[12/18 12:43:23    363s] Iteration  7: Skipped, with CDP Off
[12/18 12:43:23    363s] Legalizing MH Cells... 0 / 0 (level 5)
[12/18 12:43:23    363s] No instances found in the vector
[12/18 12:43:23    363s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1818.5M, DRC: 0)
[12/18 12:43:23    363s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:43:23    363s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:43:23    363s] No instances found in the vector
[12/18 12:43:23    363s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1818.5M, DRC: 0)
[12/18 12:43:23    363s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:43:23    363s] OPERPROF: Starting npPlace at level 1, MEM:1818.5M, EPOCH TIME: 1766051003.435746
[12/18 12:43:24    363s] Iteration  8: Total net bbox = 2.342e+05 (1.41e+05 9.35e+04)
[12/18 12:43:24    363s]               Est.  stn bbox = 3.253e+05 (1.90e+05 1.36e+05)
[12/18 12:43:24    363s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1815.5M
[12/18 12:43:25    365s] Iteration  9: Total net bbox = 2.283e+05 (1.37e+05 9.15e+04)
[12/18 12:43:25    365s]               Est.  stn bbox = 3.178e+05 (1.85e+05 1.33e+05)
[12/18 12:43:25    365s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1815.5M
[12/18 12:43:25    365s] GP RA stats: MHOnly 0 nrInst 11121 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:43:27    366s] Iteration 10: Total net bbox = 2.183e+05 (1.26e+05 9.20e+04)
[12/18 12:43:27    366s]               Est.  stn bbox = 3.029e+05 (1.70e+05 1.33e+05)
[12/18 12:43:27    366s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1815.5M
[12/18 12:43:27    366s] OPERPROF: Finished npPlace at level 1, CPU:3.630, REAL:3.627, MEM:1815.5M, EPOCH TIME: 1766051007.062465
[12/18 12:43:27    366s] Legalizing MH Cells... 0 / 0 (level 6)
[12/18 12:43:27    366s] No instances found in the vector
[12/18 12:43:27    366s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1815.5M, DRC: 0)
[12/18 12:43:27    366s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:43:27    366s] Move report: Congestion Driven Placement moves 11121 insts, mean move: 10.98 um, max move: 116.91 um 
[12/18 12:43:27    366s] 	Max move on inst (FE_RC_294_0): (160.54, 105.40) --> (244.82, 72.76)
[12/18 12:43:27    366s] no activity file in design. spp won't run.
[12/18 12:43:27    366s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1815.5M, EPOCH TIME: 1766051007.083848
[12/18 12:43:27    366s] Saved padding area to DB
[12/18 12:43:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1815.5M, EPOCH TIME: 1766051007.085144
[12/18 12:43:27    366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1815.5M, EPOCH TIME: 1766051007.085270
[12/18 12:43:27    366s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1815.5M, EPOCH TIME: 1766051007.085806
[12/18 12:43:27    366s] 
[12/18 12:43:27    366s] Finished Incremental Placement (cpu=0:00:04.1, real=0:00:05.0, mem=1815.5M)
[12/18 12:43:27    366s] CongRepair sets shifter mode to gplace
[12/18 12:43:27    366s] TDRefine: refinePlace mode is spiral
[12/18 12:43:27    366s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1815.5M, EPOCH TIME: 1766051007.085997
[12/18 12:43:27    366s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1815.5M, EPOCH TIME: 1766051007.086044
[12/18 12:43:27    366s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1815.5M, EPOCH TIME: 1766051007.086098
[12/18 12:43:27    366s] Processing tracks to init pin-track alignment.
[12/18 12:43:27    366s] z: 1, totalTracks: 1
[12/18 12:43:27    366s] z: 3, totalTracks: 1
[12/18 12:43:27    366s] z: 5, totalTracks: 1
[12/18 12:43:27    366s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:27    366s] All LLGs are deleted
[12/18 12:43:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1815.5M, EPOCH TIME: 1766051007.090373
[12/18 12:43:27    366s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1815.5M, EPOCH TIME: 1766051007.090509
[12/18 12:43:27    366s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1815.5M, EPOCH TIME: 1766051007.092178
[12/18 12:43:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1815.5M, EPOCH TIME: 1766051007.092444
[12/18 12:43:27    366s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:27    366s] Core basic site is unithd
[12/18 12:43:27    366s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1815.5M, EPOCH TIME: 1766051007.096654
[12/18 12:43:27    366s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:43:27    366s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:43:27    366s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1815.5M, EPOCH TIME: 1766051007.097197
[12/18 12:43:27    366s] Fast DP-INIT is on for default
[12/18 12:43:27    366s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:43:27    366s] Atter site array init, number of instance map data is 0.
[12/18 12:43:27    366s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.006, MEM:1815.5M, EPOCH TIME: 1766051007.098762
[12/18 12:43:27    366s] 
[12/18 12:43:27    366s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:27    366s] 
[12/18 12:43:27    366s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:43:27    366s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1815.5M, EPOCH TIME: 1766051007.100483
[12/18 12:43:27    366s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1815.5M, EPOCH TIME: 1766051007.100523
[12/18 12:43:27    366s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1815.5M, EPOCH TIME: 1766051007.100557
[12/18 12:43:27    366s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1815.5MB).
[12/18 12:43:27    366s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.015, MEM:1815.5M, EPOCH TIME: 1766051007.101596
[12/18 12:43:27    366s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.016, MEM:1815.5M, EPOCH TIME: 1766051007.101627
[12/18 12:43:27    366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.17
[12/18 12:43:27    366s] OPERPROF:   Starting RefinePlace at level 2, MEM:1815.5M, EPOCH TIME: 1766051007.101663
[12/18 12:43:27    366s] *** Starting refinePlace (0:06:07 mem=1815.5M) ***
[12/18 12:43:27    366s] Total net bbox length = 3.149e+05 (2.031e+05 1.118e+05) (ext = 8.310e+04)
[12/18 12:43:27    366s] 
[12/18 12:43:27    366s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:27    366s] **ERROR: (IMPSP-2002):	Density too high (102.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:43:27    366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:27    366s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:43:27    366s] Type 'man IMPSP-5140' for more detail.
[12/18 12:43:27    366s] **WARN: (IMPSP-315):	Found 11171 instances insts with no PG Term connections.
[12/18 12:43:27    366s] Type 'man IMPSP-315' for more detail.
[12/18 12:43:27    366s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:27    366s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:27    366s] Total net bbox length = 3.149e+05 (2.031e+05 1.118e+05) (ext = 8.310e+04)
[12/18 12:43:27    366s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1815.5MB
[12/18 12:43:27    366s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1815.5MB) @(0:06:07 - 0:06:07).
[12/18 12:43:27    366s] *** Finished refinePlace (0:06:07 mem=1815.5M) ***
[12/18 12:43:27    366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.17
[12/18 12:43:27    366s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1815.5M, EPOCH TIME: 1766051007.115387
[12/18 12:43:27    366s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1815.5M, EPOCH TIME: 1766051007.115438
[12/18 12:43:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    366s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.016, MEM:1803.5M, EPOCH TIME: 1766051007.131562
[12/18 12:43:27    366s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.046, MEM:1803.5M, EPOCH TIME: 1766051007.131666
[12/18 12:43:27    366s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1803.5M, EPOCH TIME: 1766051007.132009
[12/18 12:43:27    366s] Starting Early Global Route congestion estimation: mem = 1803.5M
[12/18 12:43:27    366s] (I)      ================== Layers ===================
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:27    366s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      Started Import and model ( Curr Mem: 1803.47 MB )
[12/18 12:43:27    366s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:27    366s] (I)      == Non-default Options ==
[12/18 12:43:27    366s] (I)      Maximum routing layer                              : 6
[12/18 12:43:27    366s] (I)      Number of threads                                  : 1
[12/18 12:43:27    366s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:43:27    366s] (I)      Method to set GCell size                           : row
[12/18 12:43:27    366s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:27    366s] (I)      Use row-based GCell size
[12/18 12:43:27    366s] (I)      Use row-based GCell align
[12/18 12:43:27    366s] (I)      layer 0 area = 56099
[12/18 12:43:27    366s] (I)      layer 1 area = 83000
[12/18 12:43:27    366s] (I)      layer 2 area = 67600
[12/18 12:43:27    366s] (I)      layer 3 area = 240000
[12/18 12:43:27    366s] (I)      layer 4 area = 240000
[12/18 12:43:27    366s] (I)      layer 5 area = 4000000
[12/18 12:43:27    366s] (I)      GCell unit size   : 2720
[12/18 12:43:27    366s] (I)      GCell multiplier  : 1
[12/18 12:43:27    366s] (I)      GCell row height  : 2720
[12/18 12:43:27    366s] (I)      Actual row height : 2720
[12/18 12:43:27    366s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:27    366s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:27    366s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:27    366s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:27    366s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:27    366s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:27    366s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:27    366s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:27    366s] (I)      =============== Default via ===============
[12/18 12:43:27    366s] (I)      +---+------------------+------------------+
[12/18 12:43:27    366s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:27    366s] (I)      +---+------------------+------------------+
[12/18 12:43:27    366s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:27    366s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:27    366s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:27    366s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:27    366s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:27    366s] (I)      +---+------------------+------------------+
[12/18 12:43:27    366s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:27    366s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:27    366s] [NR-eGR] Read 0 other shapes
[12/18 12:43:27    366s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:27    366s] [NR-eGR] #Instance Blockages : 53260
[12/18 12:43:27    366s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:27    366s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:27    366s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:27    366s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:27    366s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:27    366s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:27    366s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[12/18 12:43:27    366s] [NR-eGR] Read 11291 nets ( ignored 51 )
[12/18 12:43:27    366s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:27    366s] (I)      Read Num Blocks=53260  Num Prerouted Wires=6086  Num CS=0
[12/18 12:43:27    366s] (I)      Layer 1 (H) : #blockages 53260 : #preroutes 3758
[12/18 12:43:27    366s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 1916
[12/18 12:43:27    366s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 366
[12/18 12:43:27    366s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 46
[12/18 12:43:27    366s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:27    366s] (I)      Number of ignored nets                =     51
[12/18 12:43:27    366s] (I)      Number of connected nets              =      0
[12/18 12:43:27    366s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:27    366s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:27    366s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:27    366s] (I)      Ndr track 0 does not exist
[12/18 12:43:27    366s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:27    366s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:27    366s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:27    366s] (I)      Site width          :   460  (dbu)
[12/18 12:43:27    366s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:27    366s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:27    366s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:27    366s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:27    366s] (I)      Grid                :   224    71     6
[12/18 12:43:27    366s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:27    366s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:27    366s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:27    366s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:27    366s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:27    366s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:27    366s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:27    366s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:27    366s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:27    366s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:27    366s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:27    366s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:27    366s] (I)      --------------------------------------------------------
[12/18 12:43:27    366s] 
[12/18 12:43:27    366s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:27    366s] [NR-eGR] Rule id: 1  Nets: 11240
[12/18 12:43:27    366s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:27    366s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:27    366s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:27    366s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:27    366s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:27    366s] [NR-eGR] ========================================
[12/18 12:43:27    366s] [NR-eGR] 
[12/18 12:43:27    366s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:27    366s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    366s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:27    366s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    366s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:27    366s] (I)      |     2 |  128128 |    42797 |        33.40% |
[12/18 12:43:27    366s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:27    366s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:27    366s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:27    366s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:27    366s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    366s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    366s] (I)      Reset routing kernel
[12/18 12:43:27    366s] (I)      Started Global Routing ( Curr Mem: 1807.59 MB )
[12/18 12:43:27    366s] (I)      totalPins=41405  totalGlobalPin=37131 (89.68%)
[12/18 12:43:27    366s] (I)      total 2D Cap : 325616 = (168990 H, 156626 V)
[12/18 12:43:27    366s] [NR-eGR] Layer group 1: route 11240 net(s) in layer range [2, 6]
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1a Route ============
[12/18 12:43:27    366s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:27    366s] (I)      Usage: 103547 = (58730 H, 44817 V) = (34.75% H, 28.61% V) = (1.597e+05um H, 1.219e+05um V)
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1b Route ============
[12/18 12:43:27    366s] (I)      Usage: 104138 = (58898 H, 45240 V) = (34.85% H, 28.88% V) = (1.602e+05um H, 1.231e+05um V)
[12/18 12:43:27    366s] (I)      Overflow of layer group 1: 38.79% H + 6.67% V. EstWL: 2.832554e+05um
[12/18 12:43:27    366s] (I)      Congestion metric : 38.79%H 6.67%V, 45.46%HV
[12/18 12:43:27    366s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1c Route ============
[12/18 12:43:27    366s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:27    366s] (I)      Usage: 104780 = (58920 H, 45860 V) = (34.87% H, 29.28% V) = (1.603e+05um H, 1.247e+05um V)
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1d Route ============
[12/18 12:43:27    366s] (I)      Usage: 104779 = (58917 H, 45862 V) = (34.86% H, 29.28% V) = (1.603e+05um H, 1.247e+05um V)
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1e Route ============
[12/18 12:43:27    366s] (I)      Usage: 104779 = (58917 H, 45862 V) = (34.86% H, 29.28% V) = (1.603e+05um H, 1.247e+05um V)
[12/18 12:43:27    366s] [NR-eGR] Early Global Route overflow of layer group 1: 37.18% H + 6.79% V. EstWL: 2.849989e+05um
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] (I)      ============  Phase 1l Route ============
[12/18 12:43:27    366s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:27    366s] (I)      Layer  2:      86722     54512      8724         128      126536    ( 0.10%) 
[12/18 12:43:27    366s] (I)      Layer  3:      92680     47154      2634           0       92717    ( 0.00%) 
[12/18 12:43:27    366s] (I)      Layer  4:      70914     43031      6029           0       70600    ( 0.00%) 
[12/18 12:43:27    366s] (I)      Layer  5:      61740     12400       358           0       61811    ( 0.00%) 
[12/18 12:43:27    366s] (I)      Layer  6:      11819      1254        17        2983        8784    (25.35%) 
[12/18 12:43:27    366s] (I)      Total:        323875    158351     17762        3111      360445    ( 0.86%) 
[12/18 12:43:27    366s] (I)      
[12/18 12:43:27    366s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:27    366s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/18 12:43:27    366s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:27    366s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/18 12:43:27    366s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:43:27    366s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:27    366s] [NR-eGR]    met1 ( 2)      3720(23.52%)       280( 1.77%)         5( 0.03%)         0( 0.00%)   (25.32%) 
[12/18 12:43:27    366s] [NR-eGR]    met2 ( 3)      1349( 8.60%)        50( 0.32%)         0( 0.00%)         0( 0.00%)   ( 8.92%) 
[12/18 12:43:27    366s] [NR-eGR]    met3 ( 4)      2791(17.63%)       162( 1.02%)         6( 0.04%)         1( 0.01%)   (18.69%) 
[12/18 12:43:27    366s] [NR-eGR]    met4 ( 5)       165( 1.05%)        10( 0.06%)         1( 0.01%)         0( 0.00%)   ( 1.12%) 
[12/18 12:43:27    366s] [NR-eGR]    met5 ( 6)        17( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/18 12:43:27    366s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:43:27    366s] [NR-eGR]        Total      8042(10.75%)       502( 0.67%)        12( 0.02%)         1( 0.00%)   (11.44%) 
[12/18 12:43:27    366s] [NR-eGR] 
[12/18 12:43:27    366s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    366s] (I)      total 2D Cap : 327053 = (170427 H, 156626 V)
[12/18 12:43:27    366s] [NR-eGR] Overflow after Early Global Route 18.50% H + 3.16% V
[12/18 12:43:27    366s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1807.6M
[12/18 12:43:27    366s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.153, MEM:1807.6M, EPOCH TIME: 1766051007.285126
[12/18 12:43:27    366s] OPERPROF: Starting HotSpotCal at level 1, MEM:1807.6M, EPOCH TIME: 1766051007.285161
[12/18 12:43:27    366s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    366s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:43:27    366s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    366s] [hotspot] | normalized |        169.00 |        349.00 |
[12/18 12:43:27    366s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    366s] Local HotSpot Analysis: normalized max congestion hotspot area = 169.00, normalized total congestion hotspot area = 349.00 (area is in unit of 4 std-cell row bins)
[12/18 12:43:27    366s] [hotspot] max/total 169.00/349.00, big hotspot (>10) total 331.00
[12/18 12:43:27    366s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] |  1  |    45.48    12.92   230.44   176.12 |      173.00   |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] |  2  |   263.08    12.92   448.04   176.12 |      163.00   |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] |  3  |   458.92    56.44   491.56    67.32 |        3.00   |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] |  4  |    45.48    45.56    56.36    67.32 |        2.00   |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] [hotspot] |  5  |   502.44    78.20   524.20    89.08 |        2.00   |
[12/18 12:43:27    366s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    366s] Top 5 hotspots total area: 343.00
[12/18 12:43:27    366s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1807.6M, EPOCH TIME: 1766051007.287517
[12/18 12:43:27    366s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 349.00
[12/18 12:43:27    366s] ***congestion degraded, congRepair restore placement ***
[12/18 12:43:27    366s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase2 at level 1, MEM:1807.6M, EPOCH TIME: 1766051007.295056
[12/18 12:43:27    366s] Starting Early Global Route congestion estimation: mem = 1807.6M
[12/18 12:43:27    366s] (I)      ================== Layers ===================
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:27    366s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:27    366s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:27    366s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:27    366s] (I)      Started Import and model ( Curr Mem: 1807.59 MB )
[12/18 12:43:27    366s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:27    367s] (I)      == Non-default Options ==
[12/18 12:43:27    367s] (I)      Maximum routing layer                              : 6
[12/18 12:43:27    367s] (I)      Number of threads                                  : 1
[12/18 12:43:27    367s] (I)      Use non-blocking free Dbs wires                    : false
[12/18 12:43:27    367s] (I)      Method to set GCell size                           : row
[12/18 12:43:27    367s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:27    367s] (I)      Use row-based GCell size
[12/18 12:43:27    367s] (I)      Use row-based GCell align
[12/18 12:43:27    367s] (I)      layer 0 area = 56099
[12/18 12:43:27    367s] (I)      layer 1 area = 83000
[12/18 12:43:27    367s] (I)      layer 2 area = 67600
[12/18 12:43:27    367s] (I)      layer 3 area = 240000
[12/18 12:43:27    367s] (I)      layer 4 area = 240000
[12/18 12:43:27    367s] (I)      layer 5 area = 4000000
[12/18 12:43:27    367s] (I)      GCell unit size   : 2720
[12/18 12:43:27    367s] (I)      GCell multiplier  : 1
[12/18 12:43:27    367s] (I)      GCell row height  : 2720
[12/18 12:43:27    367s] (I)      Actual row height : 2720
[12/18 12:43:27    367s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:27    367s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:27    367s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:27    367s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:27    367s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:27    367s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:27    367s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:27    367s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:27    367s] (I)      =============== Default via ===============
[12/18 12:43:27    367s] (I)      +---+------------------+------------------+
[12/18 12:43:27    367s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:27    367s] (I)      +---+------------------+------------------+
[12/18 12:43:27    367s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:27    367s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:27    367s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:27    367s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:27    367s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:27    367s] (I)      +---+------------------+------------------+
[12/18 12:43:27    367s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:27    367s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:27    367s] [NR-eGR] Read 0 other shapes
[12/18 12:43:27    367s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:27    367s] [NR-eGR] #Instance Blockages : 53260
[12/18 12:43:27    367s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:27    367s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:27    367s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:27    367s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:27    367s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:27    367s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:27    367s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6086
[12/18 12:43:27    367s] [NR-eGR] Read 11291 nets ( ignored 51 )
[12/18 12:43:27    367s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:27    367s] (I)      Read Num Blocks=53260  Num Prerouted Wires=6086  Num CS=0
[12/18 12:43:27    367s] (I)      Layer 1 (H) : #blockages 53260 : #preroutes 3758
[12/18 12:43:27    367s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 1916
[12/18 12:43:27    367s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 366
[12/18 12:43:27    367s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 46
[12/18 12:43:27    367s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:27    367s] (I)      Number of ignored nets                =     51
[12/18 12:43:27    367s] (I)      Number of connected nets              =      0
[12/18 12:43:27    367s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:27    367s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:27    367s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:27    367s] (I)      Ndr track 0 does not exist
[12/18 12:43:27    367s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:27    367s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:27    367s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:27    367s] (I)      Site width          :   460  (dbu)
[12/18 12:43:27    367s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:27    367s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:27    367s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:27    367s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:27    367s] (I)      Grid                :   224    71     6
[12/18 12:43:27    367s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:27    367s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:27    367s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:27    367s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:27    367s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:27    367s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:27    367s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:27    367s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:27    367s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:27    367s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:27    367s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:27    367s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:27    367s] (I)      --------------------------------------------------------
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:27    367s] [NR-eGR] Rule id: 1  Nets: 11230
[12/18 12:43:27    367s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:27    367s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:27    367s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:27    367s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:27    367s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:27    367s] [NR-eGR] ========================================
[12/18 12:43:27    367s] [NR-eGR] 
[12/18 12:43:27    367s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:27    367s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    367s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:27    367s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    367s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:27    367s] (I)      |     2 |  128128 |    43124 |        33.66% |
[12/18 12:43:27    367s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:27    367s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:27    367s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:27    367s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:27    367s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:27    367s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] (I)      Reset routing kernel
[12/18 12:43:27    367s] (I)      Started Global Routing ( Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] (I)      totalPins=41385  totalGlobalPin=37786 (91.30%)
[12/18 12:43:27    367s] (I)      total 2D Cap : 325028 = (168402 H, 156626 V)
[12/18 12:43:27    367s] [NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1a Route ============
[12/18 12:43:27    367s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:27    367s] (I)      Usage: 113616 = (67147 H, 46469 V) = (39.87% H, 29.67% V) = (1.826e+05um H, 1.264e+05um V)
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1b Route ============
[12/18 12:43:27    367s] (I)      Usage: 114455 = (67384 H, 47071 V) = (40.01% H, 30.05% V) = (1.833e+05um H, 1.280e+05um V)
[12/18 12:43:27    367s] (I)      Overflow of layer group 1: 30.09% H + 4.28% V. EstWL: 3.113176e+05um
[12/18 12:43:27    367s] (I)      Congestion metric : 30.09%H 4.28%V, 34.38%HV
[12/18 12:43:27    367s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1c Route ============
[12/18 12:43:27    367s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:27    367s] (I)      Usage: 114641 = (67384 H, 47257 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1d Route ============
[12/18 12:43:27    367s] (I)      Usage: 114643 = (67384 H, 47259 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1e Route ============
[12/18 12:43:27    367s] (I)      Usage: 114643 = (67384 H, 47259 V) = (40.01% H, 30.17% V) = (1.833e+05um H, 1.285e+05um V)
[12/18 12:43:27    367s] [NR-eGR] Early Global Route overflow of layer group 1: 29.33% H + 4.28% V. EstWL: 3.118290e+05um
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] (I)      ============  Phase 1l Route ============
[12/18 12:43:27    367s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:27    367s] (I)      Layer  2:      85450     58447      6400           0      126664    ( 0.00%) 
[12/18 12:43:27    367s] (I)      Layer  3:      92680     47596      1330           0       92717    ( 0.00%) 
[12/18 12:43:27    367s] (I)      Layer  4:      70914     45433      5681           0       70600    ( 0.00%) 
[12/18 12:43:27    367s] (I)      Layer  5:      61740     13096       275           0       61811    ( 0.00%) 
[12/18 12:43:27    367s] (I)      Layer  6:      11819      1667        33        2983        8784    (25.35%) 
[12/18 12:43:27    367s] (I)      Total:        322603    166239     13719        2983      360573    ( 0.82%) 
[12/18 12:43:27    367s] (I)      
[12/18 12:43:27    367s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:27    367s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:43:27    367s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:27    367s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/18 12:43:27    367s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:27    367s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:27    367s] [NR-eGR]    met1 ( 2)      3424(21.62%)        82( 0.52%)         0( 0.00%)   (22.14%) 
[12/18 12:43:27    367s] [NR-eGR]    met2 ( 3)       868( 5.54%)         4( 0.03%)         0( 0.00%)   ( 5.56%) 
[12/18 12:43:27    367s] [NR-eGR]    met3 ( 4)      2950(18.63%)       110( 0.69%)         2( 0.01%)   (19.34%) 
[12/18 12:43:27    367s] [NR-eGR]    met4 ( 5)       152( 0.97%)         4( 0.03%)         0( 0.00%)   ( 0.99%) 
[12/18 12:43:27    367s] [NR-eGR]    met5 ( 6)        33( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/18 12:43:27    367s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:43:27    367s] [NR-eGR]        Total      7427( 9.92%)       200( 0.27%)         2( 0.00%)   (10.19%) 
[12/18 12:43:27    367s] [NR-eGR] 
[12/18 12:43:27    367s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] (I)      total 2D Cap : 325808 = (169182 H, 156626 V)
[12/18 12:43:27    367s] [NR-eGR] Overflow after Early Global Route 16.98% H + 1.52% V
[12/18 12:43:27    367s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase2 at level 1, CPU:0.150, REAL:0.151, MEM:1807.6M, EPOCH TIME: 1766051007.446065
[12/18 12:43:27    367s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1807.6M, EPOCH TIME: 1766051007.446096
[12/18 12:43:27    367s] Starting Early Global Route wiring: mem = 1807.6M
[12/18 12:43:27    367s] (I)      ============= Track Assignment ============
[12/18 12:43:27    367s] (I)      Started Track Assignment (1T) ( Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:27    367s] (I)      Run Multi-thread track assignment
[12/18 12:43:27    367s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] (I)      Started Export ( Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:27    367s] [NR-eGR] ----------------------------------
[12/18 12:43:27    367s] [NR-eGR]  li1   (1V)             0   43416 
[12/18 12:43:27    367s] [NR-eGR]  met1  (2H)        112859   65104 
[12/18 12:43:27    367s] [NR-eGR]  met2  (3V)        113453    8588 
[12/18 12:43:27    367s] [NR-eGR]  met3  (4H)         81938    3789 
[12/18 12:43:27    367s] [NR-eGR]  met4  (5V)         33120     377 
[12/18 12:43:27    367s] [NR-eGR]  met5  (6H)          4611       0 
[12/18 12:43:27    367s] [NR-eGR] ----------------------------------
[12/18 12:43:27    367s] [NR-eGR]        Total       345981  121274 
[12/18 12:43:27    367s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:27    367s] [NR-eGR] Total half perimeter of net bounding box: 329226um
[12/18 12:43:27    367s] [NR-eGR] Total length: 345981um, number of vias: 121274
[12/18 12:43:27    367s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:27    367s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/18 12:43:27    367s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:27    367s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1807.59 MB )
[12/18 12:43:27    367s] Early Global Route wiring runtime: 0.31 seconds, mem = 1807.6M
[12/18 12:43:27    367s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.160, REAL:0.155, MEM:1807.6M, EPOCH TIME: 1766051007.601136
[12/18 12:43:27    367s] OPERPROF: Starting HotSpotCal at level 1, MEM:1807.6M, EPOCH TIME: 1766051007.601173
[12/18 12:43:27    367s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    367s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:43:27    367s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    367s] [hotspot] | normalized |        132.00 |        291.00 |
[12/18 12:43:27    367s] [hotspot] +------------+---------------+---------------+
[12/18 12:43:27    367s] Local HotSpot Analysis: normalized max congestion hotspot area = 132.00, normalized total congestion hotspot area = 291.00 (area is in unit of 4 std-cell row bins)
[12/18 12:43:27    367s] [hotspot] max/total 132.00/291.00, big hotspot (>10) total 253.00
[12/18 12:43:27    367s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] |  1  |   263.08    12.92   469.80   176.12 |      140.00   |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] |  2  |    34.60    12.92   252.20   110.84 |       95.00   |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] |  3  |    34.60    89.08   197.80   176.12 |       52.00   |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] |  4  |    99.88    99.96   132.52   132.60 |        6.00   |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] [hotspot] |  5  |   197.80   143.48   230.44   176.12 |        6.00   |
[12/18 12:43:27    367s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:43:27    367s] Top 5 hotspots total area: 299.00
[12/18 12:43:27    367s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1807.6M, EPOCH TIME: 1766051007.603511
[12/18 12:43:27    367s] Tdgp not successfully inited but do clear! skip clearing
[12/18 12:43:27    367s] End of congRepair (cpu=0:00:04.8, real=0:00:05.0)
[12/18 12:43:27    367s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:06:07.3/0:06:08.2 (1.0), mem = 1807.6M
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s] =============================================================================================
[12/18 12:43:27    367s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[12/18 12:43:27    367s] =============================================================================================
[12/18 12:43:27    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:27    367s] ---------------------------------------------------------------------------------------------
[12/18 12:43:27    367s] [ MISC                   ]          0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[12/18 12:43:27    367s] ---------------------------------------------------------------------------------------------
[12/18 12:43:27    367s]  IncrReplace #1 TOTAL               0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[12/18 12:43:27    367s] ---------------------------------------------------------------------------------------------
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s]     Congestion Repair done. (took cpu=0:00:04.8 real=0:00:04.8)
[12/18 12:43:27    367s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/18 12:43:27    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.6M, EPOCH TIME: 1766051007.613950
[12/18 12:43:27    367s] Processing tracks to init pin-track alignment.
[12/18 12:43:27    367s] z: 1, totalTracks: 1
[12/18 12:43:27    367s] z: 3, totalTracks: 1
[12/18 12:43:27    367s] z: 5, totalTracks: 1
[12/18 12:43:27    367s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:27    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.6M, EPOCH TIME: 1766051007.619292
[12/18 12:43:27    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:27    367s] OPERPROF:     Starting CMU at level 3, MEM:1807.6M, EPOCH TIME: 1766051007.627277
[12/18 12:43:27    367s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1807.6M, EPOCH TIME: 1766051007.628454
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:27    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1807.6M, EPOCH TIME: 1766051007.629272
[12/18 12:43:27    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1807.6M, EPOCH TIME: 1766051007.629308
[12/18 12:43:27    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1807.6M, EPOCH TIME: 1766051007.629342
[12/18 12:43:27    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1807.6MB).
[12/18 12:43:27    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1807.6M, EPOCH TIME: 1766051007.630369
[12/18 12:43:27    367s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.0 real=0:00:05.0)
[12/18 12:43:27    367s]   Leaving CCOpt scope - extractRC...
[12/18 12:43:27    367s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/18 12:43:27    367s] Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
[12/18 12:43:27    367s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:43:27    367s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:43:27    367s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:43:27    367s] RC Extraction called in multi-corner(1) mode.
[12/18 12:43:27    367s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:43:27    367s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:43:27    367s] RCMode: PreRoute
[12/18 12:43:27    367s]       RC Corner Indexes            0   
[12/18 12:43:27    367s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:43:27    367s] Resistance Scaling Factor    : 1.00000 
[12/18 12:43:27    367s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:43:27    367s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:43:27    367s] Shrink Factor                : 1.00000
[12/18 12:43:27    367s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:43:27    367s] 
[12/18 12:43:27    367s] Trim Metal Layers:
[12/18 12:43:27    367s] LayerId::1 widthSet size::1
[12/18 12:43:27    367s] LayerId::2 widthSet size::1
[12/18 12:43:27    367s] LayerId::3 widthSet size::1
[12/18 12:43:27    367s] LayerId::4 widthSet size::1
[12/18 12:43:27    367s] LayerId::5 widthSet size::1
[12/18 12:43:27    367s] LayerId::6 widthSet size::1
[12/18 12:43:27    367s] Updating RC grid for preRoute extraction ...
[12/18 12:43:27    367s] eee: pegSigSF::1.070000
[12/18 12:43:27    367s] Initializing multi-corner resistance tables ...
[12/18 12:43:27    367s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:27    367s] eee: l::2 avDens::0.322166 usedTrk::4149.499731 availTrk::12880.000000 sigTrk::4149.499731
[12/18 12:43:27    367s] eee: l::3 avDens::0.449391 usedTrk::4171.913170 availTrk::9283.478261 sigTrk::4171.913170
[12/18 12:43:27    367s] eee: l::4 avDens::0.435861 usedTrk::3012.443797 availTrk::6911.475410 sigTrk::3012.443797
[12/18 12:43:27    367s] eee: l::5 avDens::0.201885 usedTrk::1217.631618 availTrk::6031.304348 sigTrk::1217.631618
[12/18 12:43:27    367s] eee: l::6 avDens::0.209274 usedTrk::169.523530 availTrk::810.054645 sigTrk::169.523530
[12/18 12:43:27    367s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:27    367s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.446606 uaWl=1.000000 uaWlH=0.350599 aWlH=0.000000 lMod=0 pMax=0.885200 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:27    367s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1807.594M)
[12/18 12:43:27    367s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/18 12:43:27    367s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:27    367s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:27    367s] End AAE Lib Interpolated Model. (MEM=1807.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:27    367s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:27    367s]   Clock DAG stats after clustering cong repair call:
[12/18 12:43:27    367s]     cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]     sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]     misc counts      : r=1, pp=0
[12/18 12:43:27    367s]     cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]     cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]     sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]     wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]     wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]     hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]   Clock DAG net violations after clustering cong repair call: none
[12/18 12:43:27    367s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/18 12:43:27    367s]     Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]     Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/18 12:43:27    367s]      Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]   Clock DAG hash after clustering cong repair call: 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/18 12:43:27    367s]     delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]     legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]     steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]   Primary reporting skew groups after clustering cong repair call:
[12/18 12:43:27    367s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
[12/18 12:43:27    367s]         min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]         max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]   Skew group summary after clustering cong repair call:
[12/18 12:43:27    367s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
[12/18 12:43:27    367s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.2 real=0:00:05.2)
[12/18 12:43:27    367s]   Stage::Clustering done. (took cpu=0:00:06.4 real=0:00:06.4)
[12/18 12:43:27    367s]   Stage::DRV Fixing...
[12/18 12:43:27    367s]   Fixing clock tree slew time and max cap violations...
[12/18 12:43:27    367s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:27    367s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]       misc counts      : r=1, pp=0
[12/18 12:43:27    367s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/18 12:43:27    367s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/18 12:43:27    367s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:27    367s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:27    367s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/18 12:43:27    367s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:27    367s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]       misc counts      : r=1, pp=0
[12/18 12:43:27    367s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/18 12:43:27    367s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/18 12:43:27    367s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
[12/18 12:43:27    367s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492, avg=0.454, sd=0.043], skew [0.131 vs 0.148], 100% {0.361, 0.492} (wid=0.024 ws=0.018) (gid=0.473 gs=0.118)
[12/18 12:43:27    367s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:27    367s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:27    367s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:27    367s]   Stage::Insertion Delay Reduction...
[12/18 12:43:27    367s]   Removing unnecessary root buffering...
[12/18 12:43:27    367s]     Clock DAG hash before 'Removing unnecessary root buffering': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]       misc counts      : r=1, pp=0
[12/18 12:43:27    367s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/18 12:43:27    367s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/18 12:43:27    367s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]     Clock DAG hash after 'Removing unnecessary root buffering': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]     Skew group summary after 'Removing unnecessary root buffering':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:27    367s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:27    367s]   Removing unconstrained drivers...
[12/18 12:43:27    367s]     Clock DAG hash before 'Removing unconstrained drivers': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]       misc counts      : r=1, pp=0
[12/18 12:43:27    367s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/18 12:43:27    367s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/18 12:43:27    367s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]     Clock DAG hash after 'Removing unconstrained drivers': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]     Skew group summary after 'Removing unconstrained drivers':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:27    367s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:27    367s]   Reducing insertion delay 1...
[12/18 12:43:27    367s]     Clock DAG hash before 'Reducing insertion delay 1': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       delay calculator: calls=2870, total_wall_time=0.154s, mean_wall_time=0.054ms
[12/18 12:43:27    367s]       legalizer: calls=707, total_wall_time=0.004s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2855, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:27    367s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:27    367s]       misc counts      : r=1, pp=0
[12/18 12:43:27    367s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:27    367s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:27    367s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:27    367s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:27    367s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:27    367s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:27    367s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/18 12:43:27    367s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:27    367s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:27    367s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/18 12:43:27    367s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:27    367s]     Clock DAG hash after 'Reducing insertion delay 1': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       delay calculator: calls=2984, total_wall_time=0.164s, mean_wall_time=0.055ms
[12/18 12:43:27    367s]       legalizer: calls=715, total_wall_time=0.005s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2868, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:27    367s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:27    367s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:27    367s]     Skew group summary after 'Reducing insertion delay 1':
[12/18 12:43:27    367s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:27    367s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:27    367s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:27    367s]   Removing longest path buffering...
[12/18 12:43:27    367s]     Clock DAG hash before 'Removing longest path buffering': 16690985124364314286 4757130260342731202
[12/18 12:43:27    367s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/18 12:43:27    367s]       delay calculator: calls=2984, total_wall_time=0.164s, mean_wall_time=0.055ms
[12/18 12:43:27    367s]       legalizer: calls=715, total_wall_time=0.005s, mean_wall_time=0.006ms
[12/18 12:43:27    367s]       steiner router: calls=2868, total_wall_time=0.149s, mean_wall_time=0.052ms
[12/18 12:43:28    368s]     Clock DAG stats after 'Removing longest path buffering':
[12/18 12:43:28    368s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:28    368s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:28    368s]       misc counts      : r=1, pp=0
[12/18 12:43:28    368s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:28    368s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:28    368s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:28    368s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=1.877pF, total=2.117pF
[12/18 12:43:28    368s]       wire lengths     : top=0.000um, trunk=1573.319um, leaf=13212.599um, total=14785.918um
[12/18 12:43:28    368s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:28    368s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/18 12:43:28    368s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/18 12:43:28    368s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.006ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:28    368s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.059ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:28    368s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/18 12:43:28    368s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:28    368s]     Clock DAG hash after 'Removing longest path buffering': 16690985124364314286 4757130260342731202
[12/18 12:43:28    368s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/18 12:43:28    368s]       delay calculator: calls=4654, total_wall_time=0.478s, mean_wall_time=0.103ms
[12/18 12:43:28    368s]       legalizer: calls=813, total_wall_time=0.006s, mean_wall_time=0.008ms
[12/18 12:43:28    368s]       steiner router: calls=3101, total_wall_time=0.207s, mean_wall_time=0.067ms
[12/18 12:43:28    368s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/18 12:43:28    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:28    368s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:28    368s]           max path sink: regfile_inst_registers_reg[23][20]/CLK
[12/18 12:43:28    368s]     Skew group summary after 'Removing longest path buffering':
[12/18 12:43:28    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.492], skew [0.131 vs 0.148]
[12/18 12:43:28    368s]     Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:28    368s]   Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/18 12:43:28    368s]   Reducing insertion delay 2...
[12/18 12:43:28    368s]     Clock DAG hash before 'Reducing insertion delay 2': 16690985124364314286 4757130260342731202
[12/18 12:43:28    368s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/18 12:43:28    368s]       delay calculator: calls=4654, total_wall_time=0.478s, mean_wall_time=0.103ms
[12/18 12:43:28    368s]       legalizer: calls=813, total_wall_time=0.006s, mean_wall_time=0.008ms
[12/18 12:43:28    368s]       steiner router: calls=3101, total_wall_time=0.207s, mean_wall_time=0.067ms
[12/18 12:43:29    368s]     Path optimization required 428 stage delay updates 
[12/18 12:43:29    368s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/18 12:43:29    368s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    368s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    368s]       misc counts      : r=1, pp=0
[12/18 12:43:29    368s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:29    368s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:29    368s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    368s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.877pF, total=2.108pF
[12/18 12:43:29    368s]       wire lengths     : top=0.000um, trunk=1523.444um, leaf=13212.599um, total=14736.043um
[12/18 12:43:29    368s]       hp wire lengths  : top=0.000um, trunk=1321.900um, leaf=4178.510um, total=5500.410um
[12/18 12:43:29    368s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/18 12:43:29    368s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/18 12:43:29    368s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.005ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    368s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:29    368s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/18 12:43:29    368s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:29    368s]     Clock DAG hash after 'Reducing insertion delay 2': 9362275074445573095 8954772569382641795
[12/18 12:43:29    368s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/18 12:43:29    368s]       delay calculator: calls=5455, total_wall_time=0.555s, mean_wall_time=0.102ms
[12/18 12:43:29    368s]       legalizer: calls=1037, total_wall_time=0.009s, mean_wall_time=0.009ms
[12/18 12:43:29    368s]       steiner router: calls=3529, total_wall_time=0.248s, mean_wall_time=0.070ms
[12/18 12:43:29    368s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/18 12:43:29    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489, avg=0.451, sd=0.041], skew [0.128 vs 0.148], 100% {0.361, 0.489} (wid=0.024 ws=0.018) (gid=0.470 gs=0.115)
[12/18 12:43:29    368s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:29    368s]           max path sink: regfile_inst_registers_reg[5][23]/CLK
[12/18 12:43:29    368s]     Skew group summary after 'Reducing insertion delay 2':
[12/18 12:43:29    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489, avg=0.451, sd=0.041], skew [0.128 vs 0.148], 100% {0.361, 0.489} (wid=0.024 ws=0.018) (gid=0.470 gs=0.115)
[12/18 12:43:29    368s]     Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    368s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/18 12:43:29    368s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/18 12:43:29    368s]   CCOpt::Phase::Construction done. (took cpu=0:00:07.8 real=0:00:07.8)
[12/18 12:43:29    368s]   CCOpt::Phase::Implementation...
[12/18 12:43:29    368s]   Stage::Reducing Power...
[12/18 12:43:29    368s]   Improving clock tree routing...
[12/18 12:43:29    368s]     Clock DAG hash before 'Improving clock tree routing': 9362275074445573095 8954772569382641795
[12/18 12:43:29    368s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/18 12:43:29    368s]       delay calculator: calls=5455, total_wall_time=0.555s, mean_wall_time=0.102ms
[12/18 12:43:29    368s]       legalizer: calls=1037, total_wall_time=0.009s, mean_wall_time=0.009ms
[12/18 12:43:29    368s]       steiner router: calls=3529, total_wall_time=0.248s, mean_wall_time=0.070ms
[12/18 12:43:29    368s]     Iteration 1...
[12/18 12:43:29    368s]     Iteration 1 done.
[12/18 12:43:29    368s]     Clock DAG stats after 'Improving clock tree routing':
[12/18 12:43:29    368s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    368s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    368s]       misc counts      : r=1, pp=0
[12/18 12:43:29    368s]       cell areas       : b=0.000um^2, i=1473.914um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1473.914um^2
[12/18 12:43:29    368s]       cell capacitance : b=0.000pF, i=1.982pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.982pF
[12/18 12:43:29    368s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    368s]       wire capacitance : top=0.000pF, trunk=0.229pF, leaf=1.877pF, total=2.106pF
[12/18 12:43:29    368s]       wire lengths     : top=0.000um, trunk=1523.144um, leaf=13212.599um, total=14735.743um
[12/18 12:43:29    368s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    368s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/18 12:43:29    368s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/18 12:43:29    368s]       Trunk : target=0.133ns count=17 avg=0.094ns sd=0.030ns min=0.005ns max=0.123ns {4 <= 0.080ns, 7 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    368s]       Leaf  : target=0.133ns count=34 avg=0.123ns sd=0.012ns min=0.058ns max=0.131ns {1 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:29    368s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/18 12:43:29    368s]        Invs: sky130_fd_sc_hd__clkinv_16: 48 sky130_fd_sc_hd__clkinv_8: 2 
[12/18 12:43:29    368s]     Clock DAG hash after 'Improving clock tree routing': 11262958395847663040 7840156665546096060
[12/18 12:43:29    368s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/18 12:43:29    368s]       delay calculator: calls=5489, total_wall_time=0.558s, mean_wall_time=0.102ms
[12/18 12:43:29    368s]       legalizer: calls=1104, total_wall_time=0.010s, mean_wall_time=0.009ms
[12/18 12:43:29    368s]       steiner router: calls=3569, total_wall_time=0.250s, mean_wall_time=0.070ms
[12/18 12:43:29    368s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/18 12:43:29    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489], skew [0.128 vs 0.148]
[12/18 12:43:29    368s]           min path sink: dwb_adr_reg_reg[13]/CLK
[12/18 12:43:29    368s]           max path sink: regfile_inst_registers_reg[5][23]/CLK
[12/18 12:43:29    368s]     Skew group summary after 'Improving clock tree routing':
[12/18 12:43:29    368s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.361, max=0.489], skew [0.128 vs 0.148]
[12/18 12:43:29    368s]     Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    368s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    368s]   Reducing clock tree power 1...
[12/18 12:43:29    368s]     Clock DAG hash before 'Reducing clock tree power 1': 11262958395847663040 7840156665546096060
[12/18 12:43:29    368s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/18 12:43:29    368s]       delay calculator: calls=5489, total_wall_time=0.558s, mean_wall_time=0.102ms
[12/18 12:43:29    368s]       legalizer: calls=1104, total_wall_time=0.010s, mean_wall_time=0.009ms
[12/18 12:43:29    368s]       steiner router: calls=3569, total_wall_time=0.250s, mean_wall_time=0.070ms
[12/18 12:43:29    368s]     Resizing gates: 
[12/18 12:43:29    368s]     Legalizer releasing space for clock trees
[12/18 12:43:29    368s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:29    369s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]     100% 
[12/18 12:43:29    369s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1411.354um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1411.354um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.896pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.896pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.232pF, leaf=1.877pF, total=2.109pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1540.126um, leaf=13212.619um, total=14752.745um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.006ns max=0.122ns {2 <= 0.080ns, 7 <= 0.106ns, 4 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.009ns min=0.081ns max=0.131ns {0 <= 0.080ns, 1 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 15 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 5 sky130_fd_sc_hd__clkinv_4: 1 
[12/18 12:43:29    369s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 8346567491670514759 4326162274716484179
[12/18 12:43:29    369s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/18 12:43:29    369s]       delay calculator: calls=5729, total_wall_time=0.601s, mean_wall_time=0.105ms
[12/18 12:43:29    369s]       legalizer: calls=1208, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3577, total_wall_time=0.250s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.413, max=0.482], skew [0.069 vs 0.148]
[12/18 12:43:29    369s]           min path sink: mdu_inst_product_reg[58]/CLK
[12/18 12:43:29    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:29    369s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.413, max=0.482], skew [0.069 vs 0.148]
[12/18 12:43:29    369s]     Resizing gates: 
[12/18 12:43:29    369s]     Legalizer releasing space for clock trees
[12/18 12:43:29    369s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:29    369s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]     100% 
[12/18 12:43:29    369s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/18 12:43:29    369s]       delay calculator: calls=5933, total_wall_time=0.638s, mean_wall_time=0.108ms
[12/18 12:43:29    369s]       legalizer: calls=1310, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3581, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:29    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:29    369s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]     Resizing gates: 
[12/18 12:43:29    369s]     Legalizer releasing space for clock trees
[12/18 12:43:29    369s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:29    369s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]     100% 
[12/18 12:43:29    369s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]     Clock DAG hash after 'Reducing clock tree power 1': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/18 12:43:29    369s]       delay calculator: calls=6124, total_wall_time=0.675s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3581, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:29    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:29    369s]     Skew group summary after 'Reducing clock tree power 1':
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]     Legalizer API calls during this step: 306 succeeded with high effort: 306 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    369s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/18 12:43:29    369s]   Reducing clock tree power 2...
[12/18 12:43:29    369s]     Clock DAG hash before 'Reducing clock tree power 2': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       delay calculator: calls=6124, total_wall_time=0.675s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3581, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Path optimization required 0 stage delay updates 
[12/18 12:43:29    369s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]     Clock DAG hash after 'Reducing clock tree power 2': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       delay calculator: calls=6124, total_wall_time=0.675s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3581, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
[12/18 12:43:29    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:29    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:29    369s]     Skew group summary after 'Reducing clock tree power 2':
[12/18 12:43:29    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
[12/18 12:43:29    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    369s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/18 12:43:29    369s]   Stage::Balancing...
[12/18 12:43:29    369s]   Approximately balancing fragments step...
[12/18 12:43:29    369s]     Clock DAG hash before 'Approximately balancing fragments step': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/18 12:43:29    369s]       delay calculator: calls=6124, total_wall_time=0.675s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3581, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Resolve constraints - Approximately balancing fragments...
[12/18 12:43:29    369s]     Resolving skew group constraints...
[12/18 12:43:29    369s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/18 12:43:29    369s]     Resolving skew group constraints done.
[12/18 12:43:29    369s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:29    369s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/18 12:43:29    369s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/18 12:43:29    369s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]     Approximately balancing fragments...
[12/18 12:43:29    369s]       Moving gates to improve sub-tree skew...
[12/18 12:43:29    369s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/18 12:43:29    369s]           delay calculator: calls=6146, total_wall_time=0.676s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]           steiner router: calls=3603, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]         Tried: 52 Succeeded: 0
[12/18 12:43:29    369s]         Topology Tried: 0 Succeeded: 0
[12/18 12:43:29    369s]         0 Succeeded with SS ratio
[12/18 12:43:29    369s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/18 12:43:29    369s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/18 12:43:29    369s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/18 12:43:29    369s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]           misc counts      : r=1, pp=0
[12/18 12:43:29    369s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]           wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]           wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]           hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/18 12:43:29    369s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/18 12:43:29    369s]           Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]           Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/18 12:43:29    369s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/18 12:43:29    369s]           delay calculator: calls=6146, total_wall_time=0.676s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]           steiner router: calls=3603, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    369s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]       Approximately balancing fragments bottom up...
[12/18 12:43:29    369s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/18 12:43:29    369s]           delay calculator: calls=6146, total_wall_time=0.676s, mean_wall_time=0.110ms
[12/18 12:43:29    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]           steiner router: calls=3603, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:29    369s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/18 12:43:29    369s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]           misc counts      : r=1, pp=0
[12/18 12:43:29    369s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]           wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]           wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]           hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/18 12:43:29    369s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/18 12:43:29    369s]           Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]           Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/18 12:43:29    369s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/18 12:43:29    369s]           delay calculator: calls=6337, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:29    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]           steiner router: calls=3603, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    369s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:29    369s]       Approximately balancing fragments, wire and cell delays...
[12/18 12:43:29    369s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/18 12:43:29    369s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/18 12:43:29    369s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]           misc counts      : r=1, pp=0
[12/18 12:43:29    369s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]           wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]           wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]           hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/18 12:43:29    369s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/18 12:43:29    369s]           Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]           Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/18 12:43:29    369s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/18 12:43:29    369s]           delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:29    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]           steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/18 12:43:29    369s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:29    369s]     Approximately balancing fragments done.
[12/18 12:43:29    369s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]     Clock DAG hash after 'Approximately balancing fragments step': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/18 12:43:29    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:29    369s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:29    369s]   Clock DAG stats after Approximately balancing fragments:
[12/18 12:43:29    369s]     cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]     sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]     misc counts      : r=1, pp=0
[12/18 12:43:29    369s]     cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]     cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]     sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]     wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]     wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]     hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]   Clock DAG net violations after Approximately balancing fragments: none
[12/18 12:43:29    369s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/18 12:43:29    369s]     Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]     Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/18 12:43:29    369s]      Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:29    369s]   Clock DAG hash after Approximately balancing fragments: 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/18 12:43:29    369s]     delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:29    369s]     legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]     steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]   Primary reporting skew groups after Approximately balancing fragments:
[12/18 12:43:29    369s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]         min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:29    369s]         max path sink: instruction_reg[14]/CLK
[12/18 12:43:29    369s]   Skew group summary after Approximately balancing fragments:
[12/18 12:43:29    369s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:29    369s]   Improving fragments clock skew...
[12/18 12:43:29    369s]     Clock DAG hash before 'Improving fragments clock skew': 6985644251103139766 10296780240666452522
[12/18 12:43:29    369s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/18 12:43:29    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:29    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:29    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:29    369s]     Clock DAG stats after 'Improving fragments clock skew':
[12/18 12:43:29    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:29    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:29    369s]       misc counts      : r=1, pp=0
[12/18 12:43:29    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:29    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:29    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:29    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:29    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:29    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:29    369s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/18 12:43:29    369s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/18 12:43:29    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:29    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:29    369s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/18 12:43:29    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Improving fragments clock skew': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Improving fragments clock skew':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Approximately balancing step...
[12/18 12:43:30    369s]     Clock DAG hash before 'Approximately balancing step': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Resolve constraints - Approximately balancing...
[12/18 12:43:30    369s]     Resolving skew group constraints...
[12/18 12:43:30    369s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/18 12:43:30    369s]     Resolving skew group constraints done.
[12/18 12:43:30    369s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]     Approximately balancing...
[12/18 12:43:30    369s]       Approximately balancing, wire and cell delays...
[12/18 12:43:30    369s]       Approximately balancing, wire and cell delays, iteration 1...
[12/18 12:43:30    369s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/18 12:43:30    369s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]           misc counts      : r=1, pp=0
[12/18 12:43:30    369s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]           wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]           wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]           hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/18 12:43:30    369s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/18 12:43:30    369s]           Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]           Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/18 12:43:30    369s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/18 12:43:30    369s]           delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]           steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/18 12:43:30    369s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]     Approximately balancing done.
[12/18 12:43:30    369s]     Clock DAG stats after 'Approximately balancing step':
[12/18 12:43:30    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]       misc counts      : r=1, pp=0
[12/18 12:43:30    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]     Clock DAG net violations after 'Approximately balancing step': none
[12/18 12:43:30    369s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/18 12:43:30    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/18 12:43:30    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Approximately balancing step': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Approximately balancing step':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Approximately balancing step':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:30    369s]   Fixing clock tree overload...
[12/18 12:43:30    369s]     Clock DAG hash before 'Fixing clock tree overload': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:30    369s]     Clock DAG stats after 'Fixing clock tree overload':
[12/18 12:43:30    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]       misc counts      : r=1, pp=0
[12/18 12:43:30    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/18 12:43:30    369s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/18 12:43:30    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/18 12:43:30    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Fixing clock tree overload': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Fixing clock tree overload':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.074 vs 0.148]
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Approximately balancing paths...
[12/18 12:43:30    369s]     Clock DAG hash before 'Approximately balancing paths': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Added 0 buffers.
[12/18 12:43:30    369s]     Clock DAG stats after 'Approximately balancing paths':
[12/18 12:43:30    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]       misc counts      : r=1, pp=0
[12/18 12:43:30    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/18 12:43:30    369s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/18 12:43:30    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/18 12:43:30    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Approximately balancing paths': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/18 12:43:30    369s]       delay calculator: calls=6339, total_wall_time=0.713s, mean_wall_time=0.112ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3605, total_wall_time=0.251s, mean_wall_time=0.070ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Approximately balancing paths':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.074 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.081)
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/18 12:43:30    369s]   Stage::Polishing...
[12/18 12:43:30    369s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:30    369s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Clock DAG stats before polishing:
[12/18 12:43:30    369s]     cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]     sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]     misc counts      : r=1, pp=0
[12/18 12:43:30    369s]     cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]     cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]     sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]     wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]     wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]     hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]   Clock DAG net violations before polishing: none
[12/18 12:43:30    369s]   Clock DAG primary half-corner transition distribution before polishing:
[12/18 12:43:30    369s]     Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]     Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]   Clock DAG library cell distribution before polishing {count}:
[12/18 12:43:30    369s]      Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]   Clock DAG hash before polishing: 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]   CTS services accumulated run-time stats before polishing:
[12/18 12:43:30    369s]     delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]     legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]     steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]   Primary reporting skew groups before polishing:
[12/18 12:43:30    369s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
[12/18 12:43:30    369s]         min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]         max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]   Skew group summary before polishing:
[12/18 12:43:30    369s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
[12/18 12:43:30    369s]   Merging balancing drivers for power...
[12/18 12:43:30    369s]     Clock DAG hash before 'Merging balancing drivers for power': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]     Tried: 52 Succeeded: 0
[12/18 12:43:30    369s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]       misc counts      : r=1, pp=0
[12/18 12:43:30    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/18 12:43:30    369s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/18 12:43:30    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Merging balancing drivers for power': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Merging balancing drivers for power':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510], skew [0.073 vs 0.148]
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Improving clock skew...
[12/18 12:43:30    369s]     Clock DAG hash before 'Improving clock skew': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/18 12:43:30    369s]       delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]     Clock DAG stats after 'Improving clock skew':
[12/18 12:43:30    369s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:30    369s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:30    369s]       misc counts      : r=1, pp=0
[12/18 12:43:30    369s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:30    369s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:30    369s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:30    369s]       wire capacitance : top=0.000pF, trunk=0.231pF, leaf=1.876pF, total=2.107pF
[12/18 12:43:30    369s]       wire lengths     : top=0.000um, trunk=1533.812um, leaf=13209.794um, total=14743.606um
[12/18 12:43:30    369s]       hp wire lengths  : top=0.000um, trunk=1321.020um, leaf=4178.510um, total=5499.530um
[12/18 12:43:30    369s]     Clock DAG net violations after 'Improving clock skew': none
[12/18 12:43:30    369s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/18 12:43:30    369s]       Trunk : target=0.133ns count=17 avg=0.101ns sd=0.027ns min=0.006ns max=0.122ns {1 <= 0.080ns, 7 <= 0.106ns, 5 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:30    369s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.117ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 4 <= 0.120ns, 14 <= 0.126ns, 16 <= 0.133ns}
[12/18 12:43:30    369s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/18 12:43:30    369s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:30    369s]     Clock DAG hash after 'Improving clock skew': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/18 12:43:30    369s]       delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]     Primary reporting skew groups after 'Improving clock skew':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.073 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.080)
[12/18 12:43:30    369s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:30    369s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:30    369s]     Skew group summary after 'Improving clock skew':
[12/18 12:43:30    369s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.436, max=0.510, avg=0.468, sd=0.016], skew [0.073 vs 0.148], 100% {0.436, 0.510} (wid=0.024 ws=0.019) (gid=0.502 gs=0.080)
[12/18 12:43:30    369s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]   Moving gates to reduce wire capacitance...
[12/18 12:43:30    369s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/18 12:43:30    369s]       delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]       legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]       steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/18 12:43:30    369s]     Iteration 1...
[12/18 12:43:30    369s]       Artificially removing short and long paths...
[12/18 12:43:30    369s]         Clock DAG hash before 'Artificially removing short and long paths': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/18 12:43:30    369s]           delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]           steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]         For skew_group sys_clk/FUNC_MODE target band (0.436, 0.510)
[12/18 12:43:30    369s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    369s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    369s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/18 12:43:30    369s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6985644251103139766 10296780240666452522
[12/18 12:43:30    369s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/18 12:43:30    369s]           delay calculator: calls=6390, total_wall_time=0.722s, mean_wall_time=0.113ms
[12/18 12:43:30    369s]           legalizer: calls=1410, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/18 12:43:30    369s]           steiner router: calls=3656, total_wall_time=0.264s, mean_wall_time=0.072ms
[12/18 12:43:30    369s]         Legalizer releasing space for clock trees
[12/18 12:43:30    370s]         Legalizing clock trees...
[12/18 12:43:30    370s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:30    370s]         Legalizer API calls during this step: 339 succeeded with high effort: 339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:30    370s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:30    370s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/18 12:43:30    370s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2569638633312070389 6444714006047878721
[12/18 12:43:30    370s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/18 12:43:30    370s]           delay calculator: calls=6653, total_wall_time=0.755s, mean_wall_time=0.113ms
[12/18 12:43:30    370s]           legalizer: calls=1749, total_wall_time=0.015s, mean_wall_time=0.009ms
[12/18 12:43:30    370s]           steiner router: calls=3895, total_wall_time=0.300s, mean_wall_time=0.077ms
[12/18 12:43:30    370s]         Moving gates: 
[12/18 12:43:30    370s]         Legalizer releasing space for clock trees
[12/18 12:43:30    370s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:31    370s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:31    370s]         100% 
[12/18 12:43:31    370s]         Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:31    370s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/18 12:43:31    370s]     Iteration 1 done.
[12/18 12:43:31    370s]     Iteration 2...
[12/18 12:43:31    370s]       Artificially removing short and long paths...
[12/18 12:43:31    370s]         Clock DAG hash before 'Artificially removing short and long paths': 12322710296260851217 8161389648778203461
[12/18 12:43:31    370s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/18 12:43:31    370s]           delay calculator: calls=7542, total_wall_time=0.871s, mean_wall_time=0.115ms
[12/18 12:43:31    370s]           legalizer: calls=2449, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/18 12:43:31    370s]           steiner router: calls=4560, total_wall_time=0.394s, mean_wall_time=0.086ms
[12/18 12:43:31    371s]         For skew_group sys_clk/FUNC_MODE target band (0.436, 0.509)
[12/18 12:43:31    371s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:31    371s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:31    371s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/18 12:43:31    371s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12322710296260851217 8161389648778203461
[12/18 12:43:31    371s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/18 12:43:31    371s]           delay calculator: calls=7585, total_wall_time=0.878s, mean_wall_time=0.116ms
[12/18 12:43:31    371s]           legalizer: calls=2449, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/18 12:43:31    371s]           steiner router: calls=4581, total_wall_time=0.397s, mean_wall_time=0.087ms
[12/18 12:43:31    371s]         Legalizer releasing space for clock trees
[12/18 12:43:31    371s]         Legalizing clock trees...
[12/18 12:43:31    371s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:31    371s]         Legalizer API calls during this step: 307 succeeded with high effort: 307 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:31    371s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:31    371s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/18 12:43:31    371s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 18228408379977864872 3892740177586725372
[12/18 12:43:31    371s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/18 12:43:31    371s]           delay calculator: calls=7835, total_wall_time=0.904s, mean_wall_time=0.115ms
[12/18 12:43:31    371s]           legalizer: calls=2756, total_wall_time=0.025s, mean_wall_time=0.009ms
[12/18 12:43:31    371s]           steiner router: calls=4864, total_wall_time=0.435s, mean_wall_time=0.090ms
[12/18 12:43:31    371s]         Moving gates: 
[12/18 12:43:31    371s]         Legalizer releasing space for clock trees
[12/18 12:43:31    371s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:32    371s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    371s]         100% 
[12/18 12:43:32    371s]         Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    371s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/18 12:43:32    371s]     Iteration 2 done.
[12/18 12:43:32    371s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/18 12:43:32    371s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/18 12:43:32    371s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:32    371s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:32    371s]       misc counts      : r=1, pp=0
[12/18 12:43:32    371s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:32    371s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:32    371s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:32    371s]       wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
[12/18 12:43:32    371s]       wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
[12/18 12:43:32    371s]       hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
[12/18 12:43:32    371s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/18 12:43:32    371s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/18 12:43:32    371s]       Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:32    371s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
[12/18 12:43:32    371s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/18 12:43:32    371s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:32    371s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4410473354338577567 2405213877319467227
[12/18 12:43:32    371s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/18 12:43:32    371s]       delay calculator: calls=8545, total_wall_time=0.992s, mean_wall_time=0.116ms
[12/18 12:43:32    371s]       legalizer: calls=3456, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    371s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    371s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/18 12:43:32    371s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    371s]           min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:32    371s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:32    371s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/18 12:43:32    371s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    371s]     Legalizer API calls during this step: 2046 succeeded with high effort: 2046 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    371s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/18 12:43:32    371s]   Reducing clock tree power 3...
[12/18 12:43:32    371s]     Clock DAG hash before 'Reducing clock tree power 3': 4410473354338577567 2405213877319467227
[12/18 12:43:32    371s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/18 12:43:32    371s]       delay calculator: calls=8545, total_wall_time=0.992s, mean_wall_time=0.116ms
[12/18 12:43:32    371s]       legalizer: calls=3456, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    371s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    371s]     Artificially removing short and long paths...
[12/18 12:43:32    371s]       Clock DAG hash before 'Artificially removing short and long paths': 4410473354338577567 2405213877319467227
[12/18 12:43:32    371s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/18 12:43:32    371s]         delay calculator: calls=8545, total_wall_time=0.992s, mean_wall_time=0.116ms
[12/18 12:43:32    371s]         legalizer: calls=3456, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    371s]         steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    371s]       For skew_group sys_clk/FUNC_MODE target band (0.433, 0.509)
[12/18 12:43:32    371s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    371s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    371s]     Initial gate capacitance is (rise=5.930pF fall=5.328pF).
[12/18 12:43:32    371s]     Resizing gates: 
[12/18 12:43:32    371s]     Legalizer releasing space for clock trees
[12/18 12:43:32    371s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/18 12:43:32    372s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]     100% 
[12/18 12:43:32    372s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/18 12:43:32    372s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:32    372s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:32    372s]       misc counts      : r=1, pp=0
[12/18 12:43:32    372s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:32    372s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:32    372s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:32    372s]       wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
[12/18 12:43:32    372s]       wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
[12/18 12:43:32    372s]       hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
[12/18 12:43:32    372s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/18 12:43:32    372s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/18 12:43:32    372s]       Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:32    372s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
[12/18 12:43:32    372s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/18 12:43:32    372s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:32    372s]     Clock DAG hash after 'Reducing clock tree power 3': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/18 12:43:32    372s]       delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]       legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/18 12:43:32    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    372s]           min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:32    372s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:32    372s]     Skew group summary after 'Reducing clock tree power 3':
[12/18 12:43:32    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    372s]     Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:32    372s]   Improving insertion delay...
[12/18 12:43:32    372s]     Clock DAG hash before 'Improving insertion delay': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/18 12:43:32    372s]       delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]       legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]     Clock DAG stats after 'Improving insertion delay':
[12/18 12:43:32    372s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:32    372s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:32    372s]       misc counts      : r=1, pp=0
[12/18 12:43:32    372s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:32    372s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:32    372s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:32    372s]       wire capacitance : top=0.000pF, trunk=0.207pF, leaf=1.848pF, total=2.056pF
[12/18 12:43:32    372s]       wire lengths     : top=0.000um, trunk=1399.941um, leaf=13055.044um, total=14454.985um
[12/18 12:43:32    372s]       hp wire lengths  : top=0.000um, trunk=1278.780um, leaf=4139.390um, total=5418.170um
[12/18 12:43:32    372s]     Clock DAG net violations after 'Improving insertion delay': none
[12/18 12:43:32    372s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/18 12:43:32    372s]       Trunk : target=0.133ns count=17 avg=0.100ns sd=0.027ns min=0.005ns max=0.124ns {1 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 2 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:32    372s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.116ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
[12/18 12:43:32    372s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/18 12:43:32    372s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:32    372s]     Clock DAG hash after 'Improving insertion delay': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/18 12:43:32    372s]       delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]       legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]     Primary reporting skew groups after 'Improving insertion delay':
[12/18 12:43:32    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    372s]           min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:32    372s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:32    372s]     Skew group summary after 'Improving insertion delay':
[12/18 12:43:32    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.433, max=0.509, avg=0.465, sd=0.016], skew [0.076 vs 0.148], 100% {0.433, 0.509} (wid=0.024 ws=0.019) (gid=0.503 gs=0.083)
[12/18 12:43:32    372s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]   Wire Opt OverFix...
[12/18 12:43:32    372s]     Clock DAG hash before 'Wire Opt OverFix': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/18 12:43:32    372s]       delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]       legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]       steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]     Wire Reduction extra effort...
[12/18 12:43:32    372s]       Clock DAG hash before 'Wire Reduction extra effort': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/18 12:43:32    372s]         delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]         legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]         steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/18 12:43:32    372s]       Artificially removing short and long paths...
[12/18 12:43:32    372s]         Clock DAG hash before 'Artificially removing short and long paths': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/18 12:43:32    372s]           delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]           steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]         For skew_group sys_clk/FUNC_MODE target band (0.433, 0.509)
[12/18 12:43:32    372s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]       Global shorten wires A0...
[12/18 12:43:32    372s]         Clock DAG hash before 'Global shorten wires A0': 4410473354338577567 2405213877319467227
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/18 12:43:32    372s]           delay calculator: calls=8736, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=3556, total_wall_time=0.032s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]           steiner router: calls=5524, total_wall_time=0.528s, mean_wall_time=0.096ms
[12/18 12:43:32    372s]         Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]       Move For Wirelength - core...
[12/18 12:43:32    372s]         Clock DAG hash before 'Move For Wirelength - core': 14920677025453660553 748476393863679821
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/18 12:43:32    372s]           delay calculator: calls=8750, total_wall_time=1.030s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=3626, total_wall_time=0.034s, mean_wall_time=0.009ms
[12/18 12:43:32    372s]           steiner router: calls=5552, total_wall_time=0.529s, mean_wall_time=0.095ms
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=8, computed=42, moveTooSmall=90, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=45, accepted=7
[12/18 12:43:32    372s]         Max accepted move=44.580um, total accepted move=153.460um, average move=21.922um
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=10, computed=40, moveTooSmall=102, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=51, accepted=3
[12/18 12:43:32    372s]         Max accepted move=16.360um, total accepted move=32.300um, average move=10.766um
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=10, computed=40, moveTooSmall=103, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=58, accepted=2
[12/18 12:43:32    372s]         Max accepted move=10.080um, total accepted move=17.400um, average move=8.700um
[12/18 12:43:32    372s]         Legalizer API calls during this step: 378 succeeded with high effort: 378 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:32    372s]       Global shorten wires A1...
[12/18 12:43:32    372s]         Clock DAG hash before 'Global shorten wires A1': 2083569153799828355 5870118829134260375
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/18 12:43:32    372s]           delay calculator: calls=9104, total_wall_time=1.079s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=4004, total_wall_time=0.039s, mean_wall_time=0.010ms
[12/18 12:43:32    372s]           steiner router: calls=6030, total_wall_time=0.592s, mean_wall_time=0.098ms
[12/18 12:43:32    372s]         Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]       Move For Wirelength - core...
[12/18 12:43:32    372s]         Clock DAG hash before 'Move For Wirelength - core': 2083569153799828355 5870118829134260375
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/18 12:43:32    372s]           delay calculator: calls=9114, total_wall_time=1.079s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=4073, total_wall_time=0.040s, mean_wall_time=0.010ms
[12/18 12:43:32    372s]           steiner router: calls=6054, total_wall_time=0.593s, mean_wall_time=0.098ms
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=48, computed=2, moveTooSmall=66, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=0
[12/18 12:43:32    372s]         Max accepted move=0.000um, total accepted move=0.000um
[12/18 12:43:32    372s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:32    372s]       Global shorten wires B...
[12/18 12:43:32    372s]         Clock DAG hash before 'Global shorten wires B': 2083569153799828355 5870118829134260375
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/18 12:43:32    372s]           delay calculator: calls=9114, total_wall_time=1.079s, mean_wall_time=0.118ms
[12/18 12:43:32    372s]           legalizer: calls=4076, total_wall_time=0.041s, mean_wall_time=0.010ms
[12/18 12:43:32    372s]           steiner router: calls=6054, total_wall_time=0.593s, mean_wall_time=0.098ms
[12/18 12:43:32    372s]         Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:32    372s]       Move For Wirelength - branch...
[12/18 12:43:32    372s]         Clock DAG hash before 'Move For Wirelength - branch': 11105544072144601141 2539881279108480001
[12/18 12:43:32    372s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/18 12:43:32    372s]           delay calculator: calls=9210, total_wall_time=1.094s, mean_wall_time=0.119ms
[12/18 12:43:32    372s]           legalizer: calls=4299, total_wall_time=0.044s, mean_wall_time=0.010ms
[12/18 12:43:32    372s]           steiner router: calls=6222, total_wall_time=0.619s, mean_wall_time=0.099ms
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=0, computed=50, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=47, accepted=3
[12/18 12:43:32    372s]         Max accepted move=2.300um, total accepted move=3.220um, average move=1.073um
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=46, computed=4, moveTooSmall=0, resolved=0, predictFail=55, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
[12/18 12:43:32    372s]         Max accepted move=0.460um, total accepted move=0.460um, average move=0.460um
[12/18 12:43:32    372s]         Move for wirelength. considered=51, filtered=51, permitted=50, cannotCompute=48, computed=2, moveTooSmall=0, resolved=0, predictFail=66, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/18 12:43:32    372s]         Max accepted move=0.000um, total accepted move=0.000um
[12/18 12:43:32    372s]         Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:32    372s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:32    372s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/18 12:43:32    372s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/18 12:43:32    372s]         cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:32    372s]         sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:32    372s]         misc counts      : r=1, pp=0
[12/18 12:43:32    372s]         cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:32    372s]         cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:32    372s]         sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:32    372s]         wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.849pF, total=2.033pF
[12/18 12:43:32    372s]         wire lengths     : top=0.000um, trunk=1254.472um, leaf=13056.616um, total=14311.088um
[12/18 12:43:32    372s]         hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:32    372s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/18 12:43:32    372s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/18 12:43:32    372s]         Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 1 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:32    372s]         Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.115ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
[12/18 12:43:32    372s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/18 12:43:32    372s]          Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:32    372s]       Clock DAG hash after 'Wire Reduction extra effort': 7237963600198221660 1712732321043684000
[12/18 12:43:32    372s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/18 12:43:32    372s]         delay calculator: calls=9221, total_wall_time=1.096s, mean_wall_time=0.119ms
[12/18 12:43:32    372s]         legalizer: calls=4356, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:32    372s]         steiner router: calls=6232, total_wall_time=0.621s, mean_wall_time=0.100ms
[12/18 12:43:32    372s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/18 12:43:32    372s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.424, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.424, 0.504} (wid=0.025 ws=0.020) (gid=0.497 gs=0.086)
[12/18 12:43:32    372s]             min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:32    372s]             max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    372s]       Skew group summary after 'Wire Reduction extra effort':
[12/18 12:43:33    372s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.424, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.424, 0.504} (wid=0.025 ws=0.020) (gid=0.497 gs=0.086)
[12/18 12:43:33    372s]       Legalizer API calls during this step: 800 succeeded with high effort: 800 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    372s]     Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/18 12:43:33    372s]     Optimizing orientation...
[12/18 12:43:33    372s]     FlipOpt...
[12/18 12:43:33    372s]     Disconnecting clock tree from netlist...
[12/18 12:43:33    372s]     Disconnecting clock tree from netlist done.
[12/18 12:43:33    372s]     Performing Single Threaded FlipOpt
[12/18 12:43:33    372s]     Optimizing orientation on clock cells...
[12/18 12:43:33    372s]       Orientation Wirelength Optimization: Attempted = 52 , Succeeded = 10 , Constraints Broken = 40 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/18 12:43:33    372s]     Optimizing orientation on clock cells done.
[12/18 12:43:33    372s]     Resynthesising clock tree into netlist...
[12/18 12:43:33    372s]       Reset timing graph...
[12/18 12:43:33    372s] Ignoring AAE DB Resetting ...
[12/18 12:43:33    372s]       Reset timing graph done.
[12/18 12:43:33    372s]     Resynthesising clock tree into netlist done.
[12/18 12:43:33    372s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    372s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    372s] End AAE Lib Interpolated Model. (MEM=1845.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:33    372s]     Clock DAG stats after 'Wire Opt OverFix':
[12/18 12:43:33    372s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    372s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    372s]       misc counts      : r=1, pp=0
[12/18 12:43:33    372s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    372s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    372s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    372s]       wire capacitance : top=0.000pF, trunk=0.185pF, leaf=1.849pF, total=2.034pF
[12/18 12:43:33    372s]       wire lengths     : top=0.000um, trunk=1252.737um, leaf=13056.511um, total=14309.248um
[12/18 12:43:33    372s]       hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    372s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/18 12:43:33    372s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/18 12:43:33    372s]       Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 6 <= 0.120ns, 1 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    372s]       Leaf  : target=0.133ns count=34 avg=0.125ns sd=0.004ns min=0.115ns max=0.132ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 17 <= 0.126ns, 12 <= 0.133ns}
[12/18 12:43:33    372s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/18 12:43:33    372s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    372s]     Clock DAG hash after 'Wire Opt OverFix': 13915289334410495002 18307568644111358510
[12/18 12:43:33    372s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/18 12:43:33    372s]       delay calculator: calls=9272, total_wall_time=1.105s, mean_wall_time=0.119ms
[12/18 12:43:33    372s]       legalizer: calls=4356, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    372s]       steiner router: calls=6422, total_wall_time=0.651s, mean_wall_time=0.101ms
[12/18 12:43:33    372s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/18 12:43:33    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.423, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.423, 0.504} (wid=0.026 ws=0.020) (gid=0.497 gs=0.086)
[12/18 12:43:33    372s]           min path sink: csr_inst_mie_reg[7]/CLK
[12/18 12:43:33    372s]           max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    372s]     Skew group summary after 'Wire Opt OverFix':
[12/18 12:43:33    372s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.423, max=0.504, avg=0.459, sd=0.017], skew [0.081 vs 0.148], 100% {0.423, 0.504} (wid=0.026 ws=0.020) (gid=0.497 gs=0.086)
[12/18 12:43:33    372s]     Legalizer API calls during this step: 800 succeeded with high effort: 800 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    372s]   Wire Opt OverFix done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/18 12:43:33    372s]   Total capacitance is (rise=7.963pF fall=7.361pF), of which (rise=2.034pF fall=2.034pF) is wire, and (rise=5.930pF fall=5.328pF) is gate.
[12/18 12:43:33    372s]   Stage::Polishing done. (took cpu=0:00:03.0 real=0:00:03.0)
[12/18 12:43:33    372s]   Stage::Updating netlist...
[12/18 12:43:33    372s]   Reset timing graph...
[12/18 12:43:33    372s] Ignoring AAE DB Resetting ...
[12/18 12:43:33    372s]   Reset timing graph done.
[12/18 12:43:33    372s]   Setting non-default rules before calling refine place.
[12/18 12:43:33    372s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:33    372s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1845.8M, EPOCH TIME: 1766051013.146715
[12/18 12:43:33    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2161).
[12/18 12:43:33    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.017, MEM:1798.8M, EPOCH TIME: 1766051013.164011
[12/18 12:43:33    372s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    372s]   Leaving CCOpt scope - ClockRefiner...
[12/18 12:43:33    372s]   Assigned high priority to 50 instances.
[12/18 12:43:33    372s]   Soft fixed 50 clock instances.
[12/18 12:43:33    372s]   Performing Clock Only Refine Place.
[12/18 12:43:33    372s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/18 12:43:33    372s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1798.8M, EPOCH TIME: 1766051013.167049
[12/18 12:43:33    372s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1798.8M, EPOCH TIME: 1766051013.167147
[12/18 12:43:33    372s] Processing tracks to init pin-track alignment.
[12/18 12:43:33    372s] z: 1, totalTracks: 1
[12/18 12:43:33    372s] z: 3, totalTracks: 1
[12/18 12:43:33    372s] z: 5, totalTracks: 1
[12/18 12:43:33    372s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:33    372s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1798.8M, EPOCH TIME: 1766051013.172628
[12/18 12:43:33    372s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] 
[12/18 12:43:33    372s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:33    372s] OPERPROF:       Starting CMU at level 4, MEM:1798.8M, EPOCH TIME: 1766051013.178684
[12/18 12:43:33    372s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1798.8M, EPOCH TIME: 1766051013.179333
[12/18 12:43:33    372s] 
[12/18 12:43:33    372s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:33    372s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    372s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1798.8M, EPOCH TIME: 1766051013.180369
[12/18 12:43:33    372s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1798.8M, EPOCH TIME: 1766051013.180406
[12/18 12:43:33    372s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1798.8M, EPOCH TIME: 1766051013.180441
[12/18 12:43:33    372s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.8MB).
[12/18 12:43:33    372s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1798.8M, EPOCH TIME: 1766051013.181548
[12/18 12:43:33    372s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.015, MEM:1798.8M, EPOCH TIME: 1766051013.181582
[12/18 12:43:33    372s] TDRefine: refinePlace mode is spiral
[12/18 12:43:33    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.18
[12/18 12:43:33    372s] OPERPROF: Starting RefinePlace at level 1, MEM:1798.8M, EPOCH TIME: 1766051013.181628
[12/18 12:43:33    372s] *** Starting refinePlace (0:06:13 mem=1798.8M) ***
[12/18 12:43:33    372s] Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
[12/18 12:43:33    372s] 
[12/18 12:43:33    372s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:33    372s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    372s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    372s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    372s] **ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:43:33    372s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    372s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    372s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    372s] Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
[12/18 12:43:33    372s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1798.8MB
[12/18 12:43:33    372s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1798.8MB) @(0:06:13 - 0:06:13).
[12/18 12:43:33    372s] *** Finished refinePlace (0:06:13 mem=1798.8M) ***
[12/18 12:43:33    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.18
[12/18 12:43:33    372s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.015, MEM:1798.8M, EPOCH TIME: 1766051013.197087
[12/18 12:43:33    372s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1798.8M, EPOCH TIME: 1766051013.197139
[12/18 12:43:33    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:33    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    372s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.014, MEM:1798.8M, EPOCH TIME: 1766051013.211575
[12/18 12:43:33    372s]   ClockRefiner summary
[12/18 12:43:33    372s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
[12/18 12:43:33    372s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 50).
[12/18 12:43:33    372s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2161).
[12/18 12:43:33    372s]   Restoring pStatusCts on 50 clock instances.
[12/18 12:43:33    372s]   Revert refine place priority changes on 0 instances.
[12/18 12:43:33    372s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    372s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:33    372s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.0 real=0:00:04.0)
[12/18 12:43:33    372s]   CCOpt::Phase::eGRPC...
[12/18 12:43:33    372s]   eGR Post Conditioning loop iteration 0...
[12/18 12:43:33    372s]     Clock implementation routing...
[12/18 12:43:33    372s]       Leaving CCOpt scope - Routing Tools...
[12/18 12:43:33    372s] Net route status summary:
[12/18 12:43:33    372s]   Clock:        51 (unrouted=51, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    372s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    372s]       Routing using eGR only...
[12/18 12:43:33    372s]         Early Global Route - eGR only step...
[12/18 12:43:33    372s] (ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
[12/18 12:43:33    372s] (ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
[12/18 12:43:33    372s] (ccopt eGR): Start to route 51 all nets
[12/18 12:43:33    372s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1798.75 MB )
[12/18 12:43:33    372s] (I)      ================== Layers ===================
[12/18 12:43:33    372s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    372s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:33    372s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    372s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:33    372s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:33    372s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    372s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:33    372s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:33    372s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    372s] (I)      Started Import and model ( Curr Mem: 1798.75 MB )
[12/18 12:43:33    372s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    372s] (I)      == Non-default Options ==
[12/18 12:43:33    372s] (I)      Clean congestion better                            : true
[12/18 12:43:33    372s] (I)      Estimate vias on DPT layer                         : true
[12/18 12:43:33    372s] (I)      Clean congestion layer assignment rounds           : 3
[12/18 12:43:33    372s] (I)      Layer constraints as soft constraints              : true
[12/18 12:43:33    372s] (I)      Soft top layer                                     : true
[12/18 12:43:33    372s] (I)      Skip prospective layer relax nets                  : true
[12/18 12:43:33    372s] (I)      Better NDR handling                                : true
[12/18 12:43:33    372s] (I)      Improved NDR modeling in LA                        : true
[12/18 12:43:33    372s] (I)      Routing cost fix for NDR handling                  : true
[12/18 12:43:33    372s] (I)      Block tracks for preroutes                         : true
[12/18 12:43:33    372s] (I)      Assign IRoute by net group key                     : true
[12/18 12:43:33    372s] (I)      Block unroutable channels                          : true
[12/18 12:43:33    372s] (I)      Block unroutable channels 3D                       : true
[12/18 12:43:33    372s] (I)      Bound layer relaxed segment wl                     : true
[12/18 12:43:33    372s] (I)      Blocked pin reach length threshold                 : 2
[12/18 12:43:33    372s] (I)      Check blockage within NDR space in TA              : true
[12/18 12:43:33    372s] (I)      Skip must join for term with via pillar            : true
[12/18 12:43:33    372s] (I)      Model find APA for IO pin                          : true
[12/18 12:43:33    372s] (I)      On pin location for off pin term                   : true
[12/18 12:43:33    372s] (I)      Handle EOL spacing                                 : true
[12/18 12:43:33    372s] (I)      Merge PG vias by gap                               : true
[12/18 12:43:33    372s] (I)      Maximum routing layer                              : 6
[12/18 12:43:33    372s] (I)      Route selected nets only                           : true
[12/18 12:43:33    372s] (I)      Refine MST                                         : true
[12/18 12:43:33    372s] (I)      Honor PRL                                          : true
[12/18 12:43:33    372s] (I)      Strong congestion aware                            : true
[12/18 12:43:33    372s] (I)      Improved initial location for IRoutes              : true
[12/18 12:43:33    372s] (I)      Multi panel TA                                     : true
[12/18 12:43:33    372s] (I)      Penalize wire overlap                              : true
[12/18 12:43:33    372s] (I)      Expand small instance blockage                     : true
[12/18 12:43:33    372s] (I)      Reduce via in TA                                   : true
[12/18 12:43:33    372s] (I)      SS-aware routing                                   : true
[12/18 12:43:33    372s] (I)      Improve tree edge sharing                          : true
[12/18 12:43:33    372s] (I)      Improve 2D via estimation                          : true
[12/18 12:43:33    372s] (I)      Refine Steiner tree                                : true
[12/18 12:43:33    372s] (I)      Build spine tree                                   : true
[12/18 12:43:33    372s] (I)      Model pass through capacity                        : true
[12/18 12:43:33    372s] (I)      Extend blockages by a half GCell                   : true
[12/18 12:43:33    372s] (I)      Consider pin shapes                                : true
[12/18 12:43:33    372s] (I)      Consider pin shapes for all nodes                  : true
[12/18 12:43:33    372s] (I)      Consider NR APA                                    : true
[12/18 12:43:33    372s] (I)      Consider IO pin shape                              : true
[12/18 12:43:33    372s] (I)      Fix pin connection bug                             : true
[12/18 12:43:33    372s] (I)      Consider layer RC for local wires                  : true
[12/18 12:43:33    372s] (I)      Route to clock mesh pin                            : true
[12/18 12:43:33    372s] (I)      LA-aware pin escape length                         : 2
[12/18 12:43:33    372s] (I)      Connect multiple ports                             : true
[12/18 12:43:33    372s] (I)      Split for must join                                : true
[12/18 12:43:33    372s] (I)      Number of threads                                  : 1
[12/18 12:43:33    372s] (I)      Routing effort level                               : 10000
[12/18 12:43:33    372s] (I)      Prefer layer length threshold                      : 8
[12/18 12:43:33    372s] (I)      Overflow penalty cost                              : 10
[12/18 12:43:33    372s] (I)      A-star cost                                        : 0.300000
[12/18 12:43:33    372s] (I)      Misalignment cost                                  : 10.000000
[12/18 12:43:33    372s] (I)      Threshold for short IRoute                         : 6
[12/18 12:43:33    372s] (I)      Via cost during post routing                       : 1.000000
[12/18 12:43:33    372s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/18 12:43:33    372s] (I)      Source-to-sink ratio                               : 0.300000
[12/18 12:43:33    372s] (I)      Scenic ratio bound                                 : 3.000000
[12/18 12:43:33    372s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/18 12:43:33    372s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/18 12:43:33    372s] (I)      PG-aware similar topology routing                  : true
[12/18 12:43:33    372s] (I)      Maze routing via cost fix                          : true
[12/18 12:43:33    372s] (I)      Apply PRL on PG terms                              : true
[12/18 12:43:33    372s] (I)      Apply PRL on obs objects                           : true
[12/18 12:43:33    372s] (I)      Handle range-type spacing rules                    : true
[12/18 12:43:33    372s] (I)      PG gap threshold multiplier                        : 10.000000
[12/18 12:43:33    372s] (I)      Parallel spacing query fix                         : true
[12/18 12:43:33    372s] (I)      Force source to root IR                            : true
[12/18 12:43:33    372s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/18 12:43:33    372s] (I)      Do not relax to DPT layer                          : true
[12/18 12:43:33    372s] (I)      No DPT in post routing                             : true
[12/18 12:43:33    372s] (I)      Modeling PG via merging fix                        : true
[12/18 12:43:33    372s] (I)      Shield aware TA                                    : true
[12/18 12:43:33    372s] (I)      Strong shield aware TA                             : true
[12/18 12:43:33    372s] (I)      Overflow calculation fix in LA                     : true
[12/18 12:43:33    372s] (I)      Post routing fix                                   : true
[12/18 12:43:33    372s] (I)      Strong post routing                                : true
[12/18 12:43:33    372s] (I)      Access via pillar from top                         : true
[12/18 12:43:33    372s] (I)      NDR via pillar fix                                 : true
[12/18 12:43:33    372s] (I)      Violation on path threshold                        : 1
[12/18 12:43:33    372s] (I)      Pass through capacity modeling                     : true
[12/18 12:43:33    372s] (I)      Select the non-relaxed segments in post routing stage : true
[12/18 12:43:33    372s] (I)      Select term pin box for io pin                     : true
[12/18 12:43:33    372s] (I)      Penalize NDR sharing                               : true
[12/18 12:43:33    372s] (I)      Enable special modeling                            : false
[12/18 12:43:33    372s] (I)      Keep fixed segments                                : true
[12/18 12:43:33    372s] (I)      Reorder net groups by key                          : true
[12/18 12:43:33    372s] (I)      Increase net scenic ratio                          : true
[12/18 12:43:33    372s] (I)      Method to set GCell size                           : row
[12/18 12:43:33    372s] (I)      Connect multiple ports and must join fix           : true
[12/18 12:43:33    372s] (I)      Avoid high resistance layers                       : true
[12/18 12:43:33    372s] (I)      Model find APA for IO pin fix                      : true
[12/18 12:43:33    372s] (I)      Avoid connecting non-metal layers                  : true
[12/18 12:43:33    372s] (I)      Use track pitch for NDR                            : true
[12/18 12:43:33    372s] (I)      Enable layer relax to lower layer                  : true
[12/18 12:43:33    372s] (I)      Enable layer relax to upper layer                  : true
[12/18 12:43:33    372s] (I)      Top layer relaxation fix                           : true
[12/18 12:43:33    372s] (I)      Handle non-default track width                     : false
[12/18 12:43:33    372s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:33    372s] (I)      Use row-based GCell size
[12/18 12:43:33    372s] (I)      Use row-based GCell align
[12/18 12:43:33    372s] (I)      layer 0 area = 56099
[12/18 12:43:33    372s] (I)      layer 1 area = 83000
[12/18 12:43:33    372s] (I)      layer 2 area = 67600
[12/18 12:43:33    372s] (I)      layer 3 area = 240000
[12/18 12:43:33    372s] (I)      layer 4 area = 240000
[12/18 12:43:33    372s] (I)      layer 5 area = 4000000
[12/18 12:43:33    372s] (I)      GCell unit size   : 2720
[12/18 12:43:33    372s] (I)      GCell multiplier  : 1
[12/18 12:43:33    372s] (I)      GCell row height  : 2720
[12/18 12:43:33    372s] (I)      Actual row height : 2720
[12/18 12:43:33    372s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:33    372s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:33    372s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:33    372s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:33    372s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:33    372s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:33    372s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:33    372s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:33    372s] (I)      =============== Default via ===============
[12/18 12:43:33    372s] (I)      +---+------------------+------------------+
[12/18 12:43:33    372s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:33    372s] (I)      +---+------------------+------------------+
[12/18 12:43:33    372s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:33    372s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:33    372s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:33    372s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:33    372s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:33    372s] (I)      +---+------------------+------------------+
[12/18 12:43:33    372s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:33    372s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:33    372s] [NR-eGR] Read 0 other shapes
[12/18 12:43:33    372s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:33    372s] [NR-eGR] #Instance Blockages : 89156
[12/18 12:43:33    372s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:33    372s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:33    372s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:33    372s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:33    372s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:33    372s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:33    372s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:43:33    372s] [NR-eGR] Read 11291 nets ( ignored 11240 )
[12/18 12:43:33    372s] [NR-eGR] Connected 0 must-join pins/ports
[12/18 12:43:33    372s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:33    372s] (I)      Read Num Blocks=89156  Num Prerouted Wires=0  Num CS=0
[12/18 12:43:33    373s] (I)      Layer 1 (H) : #blockages 89156 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Moved 91 terms for better access 
[12/18 12:43:33    373s] (I)      Number of ignored nets                =      0
[12/18 12:43:33    373s] (I)      Number of connected nets              =      0
[12/18 12:43:33    373s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:33    373s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:33    373s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:33    373s] [NR-eGR] There are 51 clock nets ( 51 with NDR ).
[12/18 12:43:33    373s] (I)      Ndr track 0 does not exist
[12/18 12:43:33    373s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:33    373s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:33    373s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:33    373s] (I)      Site width          :   460  (dbu)
[12/18 12:43:33    373s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:33    373s] (I)      Grid                :   224    71     6
[12/18 12:43:33    373s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:33    373s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:33    373s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:33    373s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:33    373s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:33    373s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:33    373s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:33    373s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:33    373s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:33    373s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:33    373s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:33    373s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:33    373s] (I)      --------------------------------------------------------
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:33    373s] [NR-eGR] Rule id: 0  Nets: 51
[12/18 12:43:33    373s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/18 12:43:33    373s] (I)                    Layer    2    3     4     5     6 
[12/18 12:43:33    373s] (I)                    Pitch  680  920  1200  1200  6400 
[12/18 12:43:33    373s] (I)             #Used tracks    2    2     2     2     2 
[12/18 12:43:33    373s] (I)       #Fully used tracks    1    1     1     1     1 
[12/18 12:43:33    373s] [NR-eGR] ========================================
[12/18 12:43:33    373s] [NR-eGR] 
[12/18 12:43:33    373s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     2 |  128128 |    43094 |        33.63% |
[12/18 12:43:33    373s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      Reset routing kernel
[12/18 12:43:33    373s] (I)      Started Global Routing ( Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      totalPins=2261  totalGlobalPin=2258 (99.87%)
[12/18 12:43:33    373s] (I)      total 2D Cap : 165236 = (71232 H, 94004 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 5060 = (2423 H, 2637 V) = (3.40% H, 2.81% V) = (6.591e+03um H, 7.173e+03um V)
[12/18 12:43:33    373s] (I)      #Nets         : 51
[12/18 12:43:33    373s] (I)      #Relaxed nets : 11
[12/18 12:43:33    373s] (I)      Wire length   : 3598
[12/18 12:43:33    373s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 4927 = (2369 H, 2558 V) = (3.33% H, 2.72% V) = (6.444e+03um H, 6.958e+03um V)
[12/18 12:43:33    373s] (I)      total 2D Cap : 239730 = (83104 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 6382 = (3032 H, 3350 V) = (3.65% H, 2.14% V) = (8.247e+03um H, 9.112e+03um V)
[12/18 12:43:33    373s] (I)      #Nets         : 11
[12/18 12:43:33    373s] (I)      #Relaxed nets : 10
[12/18 12:43:33    373s] (I)      Wire length   : 131
[12/18 12:43:33    373s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 6382 = (3032 H, 3350 V) = (3.65% H, 2.14% V) = (8.247e+03um H, 9.112e+03um V)
[12/18 12:43:33    373s] (I)      total 2D Cap : 325059 = (168433 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[12/18 12:43:33    373s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/18 12:43:33    373s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 9102 = (4282 H, 4820 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 9102 = (4282 H, 4820 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:33    373s] [NR-eGR]                        OverCon            
[12/18 12:43:33    373s] [NR-eGR]                         #Gcell     %Gcell
[12/18 12:43:33    373s] [NR-eGR]        Layer               (1)    OverCon
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------------------
[12/18 12:43:33    373s] [NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[12/18 12:43:33    373s] [NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met3 ( 4)         1( 0.01%)   ( 0.01%) 
[12/18 12:43:33    373s] [NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR] 
[12/18 12:43:33    373s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      total 2D Cap : 325822 = (169196 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/18 12:43:33    373s] (I)      ============= Track Assignment ============
[12/18 12:43:33    373s] (I)      Started Track Assignment (1T) ( Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:33    373s] (I)      Run Multi-thread track assignment
[12/18 12:43:33    373s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      Started Export ( Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------
[12/18 12:43:33    373s] [NR-eGR]  li1   (1V)             0   43420 
[12/18 12:43:33    373s] [NR-eGR]  met1  (2H)        112779   65086 
[12/18 12:43:33    373s] [NR-eGR]  met2  (3V)        113319    8605 
[12/18 12:43:33    373s] [NR-eGR]  met3  (4H)         81890    3752 
[12/18 12:43:33    373s] [NR-eGR]  met4  (5V)         33055     377 
[12/18 12:43:33    373s] [NR-eGR]  met5  (6H)          4611       0 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total       345653  121240 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total half perimeter of net bounding box: 329058um
[12/18 12:43:33    373s] [NR-eGR] Total length: 345653um, number of vias: 121240
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total eGR-routed clock nets wire length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Report for selected net(s) only.
[12/18 12:43:33    373s] [NR-eGR]               Length (um)  Vias 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------
[12/18 12:43:33    373s] [NR-eGR]  li1   (1V)             0  2217 
[12/18 12:43:33    373s] [NR-eGR]  met1  (2H)          3864  2485 
[12/18 12:43:33    373s] [NR-eGR]  met2  (3V)          7163   847 
[12/18 12:43:33    373s] [NR-eGR]  met3  (4H)          3339    56 
[12/18 12:43:33    373s] [NR-eGR]  met4  (5V)           104     0 
[12/18 12:43:33    373s] [NR-eGR]  met5  (6H)             0     0 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total        14469  5605 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total half perimeter of net bounding box: 5410um
[12/18 12:43:33    373s] [NR-eGR] Total length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total routed clock nets wire length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1805.38 MB )
[12/18 12:43:33    373s] (I)      ===================================== Runtime Summary =====================================
[12/18 12:43:33    373s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/18 12:43:33    373s] (I)      -------------------------------------------------------------------------------------------
[12/18 12:43:33    373s] (I)       Early Global Route kernel             100.00%  348.33 sec  348.47 sec  0.13 sec  0.13 sec 
[12/18 12:43:33    373s] (I)       +-Import and model                     33.88%  348.33 sec  348.38 sec  0.05 sec  0.05 sec 
[12/18 12:43:33    373s] (I)       | +-Create place DB                    15.10%  348.33 sec  348.35 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | +-Import place data                15.04%  348.33 sec  348.35 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read instances and placement    4.56%  348.33 sec  348.34 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read nets                      10.34%  348.34 sec  348.35 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Create route DB                    16.56%  348.36 sec  348.38 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | +-Import route data (1T)           15.94%  348.36 sec  348.38 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read blockages ( Layer 2-6 )    5.18%  348.36 sec  348.37 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read routing blockages        0.00%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read instance blockages       4.51%  348.36 sec  348.36 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read PG blockages             0.02%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read clock blockages          0.01%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read other blockages          0.02%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read halo blockages           0.06%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read boundary cut boxes       0.00%  348.36 sec  348.36 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read blackboxes                 0.01%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read prerouted                  1.80%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read unlegalized nets           0.59%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read nets                       0.12%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Set up via pillars              0.00%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Initialize 3D grid graph        0.17%  348.37 sec  348.37 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Model blockage capacity         5.28%  348.37 sec  348.38 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Initialize 3D capacity        4.90%  348.37 sec  348.38 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Move terms for access (1T)      0.37%  348.38 sec  348.38 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Read aux data                       0.00%  348.38 sec  348.38 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Others data preparation             0.05%  348.38 sec  348.38 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Create route kernel                 1.37%  348.38 sec  348.38 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       +-Global Routing                       29.77%  348.38 sec  348.42 sec  0.04 sec  0.04 sec 
[12/18 12:43:33    373s] (I)       | +-Initialization                      0.10%  348.38 sec  348.38 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 1                        18.91%  348.38 sec  348.41 sec  0.03 sec  0.03 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 7.23%  348.38 sec  348.39 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.87%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.52%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.37%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.11%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  348.39 sec  348.39 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          1.92%  348.39 sec  348.40 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    1.86%  348.39 sec  348.40 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          1.39%  348.40 sec  348.40 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    1.32%  348.40 sec  348.40 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             5.27%  348.40 sec  348.41 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 2                         5.82%  348.41 sec  348.41 sec  0.01 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 2.42%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.45%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.32%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.15%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.10%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          0.69%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.63%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          0.16%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.09%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             0.19%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 3                         3.81%  348.41 sec  348.42 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 0.00%  348.41 sec  348.41 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.46%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.28%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Add via demand to 2D            0.05%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.19%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.12%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          0.13%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.07%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          0.13%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.07%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             0.55%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Export 3D cong map                    1.25%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Export 2D cong map                  0.17%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Extract Global 3D Wires               0.04%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Track Assignment (1T)                 9.82%  348.42 sec  348.44 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Initialization                      0.01%  348.42 sec  348.42 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Track Assignment Kernel             9.61%  348.42 sec  348.43 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Free Memory                         0.00%  348.44 sec  348.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Export                               23.36%  348.44 sec  348.47 sec  0.03 sec  0.03 sec 
[12/18 12:43:33    373s] (I)       | +-Export DB wires                     1.27%  348.44 sec  348.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Export all nets                   0.98%  348.44 sec  348.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Set wire vias                     0.16%  348.44 sec  348.44 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Report wirelength                  10.86%  348.44 sec  348.45 sec  0.01 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | +-Update net boxes                   10.98%  348.45 sec  348.47 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Update timing                       0.00%  348.47 sec  348.47 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Postprocess design                    0.04%  348.47 sec  348.47 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)      ==================== Summary by functions =====================
[12/18 12:43:33    373s] (I)       Lv  Step                                %      Real       CPU 
[12/18 12:43:33    373s] (I)      ---------------------------------------------------------------
[12/18 12:43:33    373s] (I)        0  Early Global Route kernel     100.00%  0.13 sec  0.13 sec 
[12/18 12:43:33    373s] (I)        1  Import and model               33.88%  0.05 sec  0.05 sec 
[12/18 12:43:33    373s] (I)        1  Global Routing                 29.77%  0.04 sec  0.04 sec 
[12/18 12:43:33    373s] (I)        1  Export                         23.36%  0.03 sec  0.03 sec 
[12/18 12:43:33    373s] (I)        1  Track Assignment (1T)           9.82%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        1  Export 3D cong map              1.25%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        1  Postprocess design              0.04%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Net group 1                    18.91%  0.03 sec  0.03 sec 
[12/18 12:43:33    373s] (I)        2  Create route DB                16.56%  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)        2  Create place DB                15.10%  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)        2  Update net boxes               10.98%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        2  Report wirelength              10.86%  0.01 sec  0.02 sec 
[12/18 12:43:33    373s] (I)        2  Track Assignment Kernel         9.61%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        2  Net group 2                     5.82%  0.01 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Net group 3                     3.81%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        2  Create route kernel             1.37%  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        2  Export DB wires                 1.27%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Export 2D cong map              0.17%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Initialization                  0.11%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Import route data (1T)         15.94%  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)        3  Import place data              15.04%  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)        3  Generate topology               9.65%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        3  Layer assignment (1T)           6.01%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1g                        2.74%  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1a                        1.78%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1h                        1.68%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Export all nets                 0.98%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1b                        0.71%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1e                        0.34%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Set wire vias                   0.16%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Read nets                      10.46%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        4  Model blockage capacity         5.28%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        4  Read blockages ( Layer 2-6 )    5.18%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        4  Read instances and placement    4.56%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        4  Post Routing                    4.03%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        4  Read prerouted                  1.80%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Pattern routing (1T)            1.11%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Read unlegalized nets           0.59%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Move terms for access (1T)      0.37%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Initialize 3D grid graph        0.17%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Add via demand to 2D            0.05%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Initialize 3D capacity          4.90%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        5  Read instance blockages         4.51%  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)        5  Read halo blockages             0.06%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Read PG blockages               0.02%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:33    373s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:33    373s]       Routing using eGR only done.
[12/18 12:43:33    373s] Net route status summary:
[12/18 12:43:33    373s]   Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    373s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] CCOPT: Done with clock implementation routing.
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:33    373s]     Clock implementation routing done.
[12/18 12:43:33    373s]     Leaving CCOpt scope - extractRC...
[12/18 12:43:33    373s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/18 12:43:33    373s] Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
[12/18 12:43:33    373s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:43:33    373s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:43:33    373s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:43:33    373s] RC Extraction called in multi-corner(1) mode.
[12/18 12:43:33    373s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:43:33    373s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:43:33    373s] RCMode: PreRoute
[12/18 12:43:33    373s]       RC Corner Indexes            0   
[12/18 12:43:33    373s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:43:33    373s] Resistance Scaling Factor    : 1.00000 
[12/18 12:43:33    373s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:43:33    373s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:43:33    373s] Shrink Factor                : 1.00000
[12/18 12:43:33    373s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] Trim Metal Layers:
[12/18 12:43:33    373s] LayerId::1 widthSet size::1
[12/18 12:43:33    373s] LayerId::2 widthSet size::1
[12/18 12:43:33    373s] LayerId::3 widthSet size::1
[12/18 12:43:33    373s] LayerId::4 widthSet size::1
[12/18 12:43:33    373s] LayerId::5 widthSet size::1
[12/18 12:43:33    373s] LayerId::6 widthSet size::1
[12/18 12:43:33    373s] Updating RC grid for preRoute extraction ...
[12/18 12:43:33    373s] eee: pegSigSF::1.070000
[12/18 12:43:33    373s] Initializing multi-corner resistance tables ...
[12/18 12:43:33    373s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:33    373s] eee: l::2 avDens::0.321939 usedTrk::4146.570322 availTrk::12880.000000 sigTrk::4146.570322
[12/18 12:43:33    373s] eee: l::3 avDens::0.448858 usedTrk::4166.967587 availTrk::9283.478261 sigTrk::4166.967587
[12/18 12:43:33    373s] eee: l::4 avDens::0.435604 usedTrk::3010.668055 availTrk::6911.475410 sigTrk::3010.668055
[12/18 12:43:33    373s] eee: l::5 avDens::0.201490 usedTrk::1215.246694 availTrk::6031.304348 sigTrk::1215.246694
[12/18 12:43:33    373s] eee: l::6 avDens::0.209274 usedTrk::169.523530 availTrk::810.054645 sigTrk::169.523530
[12/18 12:43:33    373s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:33    373s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.446127 uaWl=1.000000 uaWlH=0.350599 aWlH=0.000000 lMod=0 pMax=0.885200 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:33    373s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1805.375M)
[12/18 12:43:33    373s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/18 12:43:33    373s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:33    373s]     Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:33    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1805.4M, EPOCH TIME: 1766051013.494523
[12/18 12:43:33    373s] Processing tracks to init pin-track alignment.
[12/18 12:43:33    373s] z: 1, totalTracks: 1
[12/18 12:43:33    373s] z: 3, totalTracks: 1
[12/18 12:43:33    373s] z: 5, totalTracks: 1
[12/18 12:43:33    373s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:33    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1805.4M, EPOCH TIME: 1766051013.499911
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:33    373s] OPERPROF:     Starting CMU at level 3, MEM:1805.4M, EPOCH TIME: 1766051013.505712
[12/18 12:43:33    373s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1805.4M, EPOCH TIME: 1766051013.506442
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:33    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1805.4M, EPOCH TIME: 1766051013.507241
[12/18 12:43:33    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1805.4M, EPOCH TIME: 1766051013.507279
[12/18 12:43:33    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1805.4M, EPOCH TIME: 1766051013.507314
[12/18 12:43:33    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1805.4MB).
[12/18 12:43:33    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1805.4M, EPOCH TIME: 1766051013.508395
[12/18 12:43:33    373s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]     Legalizer reserving space for clock trees
[12/18 12:43:33    373s]     Calling post conditioning for eGRPC...
[12/18 12:43:33    373s]       eGRPC...
[12/18 12:43:33    373s]         eGRPC active optimizations:
[12/18 12:43:33    373s]          - Move Down
[12/18 12:43:33    373s]          - Downsizing before DRV sizing
[12/18 12:43:33    373s]          - DRV fixing with sizing
[12/18 12:43:33    373s]          - Move to fanout
[12/18 12:43:33    373s]          - Cloning
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Currently running CTS, using active skew data
[12/18 12:43:33    373s]         Reset bufferability constraints...
[12/18 12:43:33    373s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/18 12:43:33    373s]         Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:33    373s] End AAE Lib Interpolated Model. (MEM=1805.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:33    373s]         Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         Clock DAG stats eGRPC initial state:
[12/18 12:43:33    373s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    373s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    373s]           misc counts      : r=1, pp=0
[12/18 12:43:33    373s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    373s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    373s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    373s]           wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
[12/18 12:43:33    373s]           wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
[12/18 12:43:33    373s]           hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    373s]         Clock DAG net violations eGRPC initial state: none
[12/18 12:43:33    373s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/18 12:43:33    373s]           Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    373s]           Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
[12/18 12:43:33    373s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/18 12:43:33    373s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    373s]         Clock DAG hash eGRPC initial state: 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]         CTS services accumulated run-time stats eGRPC initial state:
[12/18 12:43:33    373s]           delay calculator: calls=9323, total_wall_time=1.114s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]           legalizer: calls=4406, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]           steiner router: calls=6474, total_wall_time=0.665s, mean_wall_time=0.103ms
[12/18 12:43:33    373s]         Primary reporting skew groups eGRPC initial state:
[12/18 12:43:33    373s]           skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
[12/18 12:43:33    373s]               min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:33    373s]               max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    373s]         Skew group summary eGRPC initial state:
[12/18 12:43:33    373s]           skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
[12/18 12:43:33    373s]         eGRPC Moving buffers...
[12/18 12:43:33    373s]           Clock DAG hash before 'eGRPC Moving buffers': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             delay calculator: calls=9323, total_wall_time=1.114s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4406, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6474, total_wall_time=0.665s, mean_wall_time=0.103ms
[12/18 12:43:33    373s]           Violation analysis...
[12/18 12:43:33    373s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    373s]             sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    373s]             misc counts      : r=1, pp=0
[12/18 12:43:33    373s]             cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    373s]             cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    373s]             sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    373s]             wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
[12/18 12:43:33    373s]             wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
[12/18 12:43:33    373s]             hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    373s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/18 12:43:33    373s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    373s]             Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
[12/18 12:43:33    373s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/18 12:43:33    373s]              Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    373s]           Clock DAG hash after 'eGRPC Moving buffers': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             delay calculator: calls=9323, total_wall_time=1.114s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4406, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6474, total_wall_time=0.665s, mean_wall_time=0.103ms
[12/18 12:43:33    373s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]                 min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:33    373s]                 max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    373s]           Skew group summary after 'eGRPC Moving buffers':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    373s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/18 12:43:33    373s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             delay calculator: calls=9323, total_wall_time=1.114s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4406, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6474, total_wall_time=0.665s, mean_wall_time=0.103ms
[12/18 12:43:33    373s]           Artificially removing long paths...
[12/18 12:43:33    373s]             Clock DAG hash before 'Artificially removing long paths': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/18 12:43:33    373s]               delay calculator: calls=9323, total_wall_time=1.114s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]               legalizer: calls=4406, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]               steiner router: calls=6474, total_wall_time=0.665s, mean_wall_time=0.103ms
[12/18 12:43:33    373s]             Artificially shortened 12 long paths. The largest offset applied was 0.011ns.
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             Skew Group Offsets:
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             -----------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]             Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/18 12:43:33    373s]                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/18 12:43:33    373s]             -----------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]             sys_clk/FUNC_MODE    2161       12         0.555%      0.011ns       0.505ns         0.494ns
[12/18 12:43:33    373s]             -----------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             Offsets Histogram:
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             -------------------------------
[12/18 12:43:33    373s]             From (ns)    To (ns)      Count
[12/18 12:43:33    373s]             -------------------------------
[12/18 12:43:33    373s]             below          0.010        2
[12/18 12:43:33    373s]               0.010      and above     10
[12/18 12:43:33    373s]             -------------------------------
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             Mean=0.010ns Median=0.010ns Std.Dev=0.000ns
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             
[12/18 12:43:33    373s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    373s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]           Modifying slew-target multiplier from 1 to 0.9
[12/18 12:43:33    373s]           Downsizing prefiltering...
[12/18 12:43:33    373s]           Downsizing prefiltering done.
[12/18 12:43:33    373s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:33    373s]           DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 41, numSkippedDueToCloseToSkewTarget = 3
[12/18 12:43:33    373s]           CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[12/18 12:43:33    373s]           Reverting slew-target multiplier from 0.9 to 1
[12/18 12:43:33    373s]           Reverting Artificially removing long paths...
[12/18 12:43:33    373s]             Clock DAG hash before 'Reverting Artificially removing long paths': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[12/18 12:43:33    373s]               delay calculator: calls=9393, total_wall_time=1.115s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]               legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]               steiner router: calls=6530, total_wall_time=0.665s, mean_wall_time=0.102ms
[12/18 12:43:33    373s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    373s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    373s]             sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    373s]             misc counts      : r=1, pp=0
[12/18 12:43:33    373s]             cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    373s]             cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    373s]             sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    373s]             wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
[12/18 12:43:33    373s]             wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
[12/18 12:43:33    373s]             hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    373s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/18 12:43:33    373s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    373s]             Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
[12/18 12:43:33    373s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/18 12:43:33    373s]              Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    373s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             delay calculator: calls=9393, total_wall_time=1.115s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6530, total_wall_time=0.665s, mean_wall_time=0.102ms
[12/18 12:43:33    373s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]                 min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:33    373s]                 max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    373s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    373s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:33    373s]         eGRPC Fixing DRVs...
[12/18 12:43:33    373s]           Clock DAG hash before 'eGRPC Fixing DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             delay calculator: calls=9393, total_wall_time=1.115s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6530, total_wall_time=0.665s, mean_wall_time=0.102ms
[12/18 12:43:33    373s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:33    373s]           CCOpt-eGRPC: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/18 12:43:33    373s]           
[12/18 12:43:33    373s]           Statistics: Fix DRVs (cell sizing):
[12/18 12:43:33    373s]           ===================================
[12/18 12:43:33    373s]           
[12/18 12:43:33    373s]           Cell changes by Net Type:
[12/18 12:43:33    373s]           
[12/18 12:43:33    373s]           -------------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/18 12:43:33    373s]           -------------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]           top                0            0           0            0                    0                0
[12/18 12:43:33    373s]           trunk              0            0           0            0                    0                0
[12/18 12:43:33    373s]           leaf               0            0           0            0                    0                0
[12/18 12:43:33    373s]           -------------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]           Total              0            0           0            0                    0                0
[12/18 12:43:33    373s]           -------------------------------------------------------------------------------------------------
[12/18 12:43:33    373s]           
[12/18 12:43:33    373s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/18 12:43:33    373s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/18 12:43:33    373s]           
[12/18 12:43:33    373s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    373s]             sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    373s]             misc counts      : r=1, pp=0
[12/18 12:43:33    373s]             cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    373s]             cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    373s]             sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    373s]             wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
[12/18 12:43:33    373s]             wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
[12/18 12:43:33    373s]             hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    373s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/18 12:43:33    373s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    373s]             Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
[12/18 12:43:33    373s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/18 12:43:33    373s]              Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    373s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             delay calculator: calls=9393, total_wall_time=1.115s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]             legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]             steiner router: calls=6530, total_wall_time=0.665s, mean_wall_time=0.102ms
[12/18 12:43:33    373s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]                 min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:33    373s]                 max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    373s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/18 12:43:33    373s]             skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505], skew [0.084 vs 0.148]
[12/18 12:43:33    373s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:33    373s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Slew Diagnostics: After DRV fixing
[12/18 12:43:33    373s]         ==================================
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Global Causes:
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         -------------------------------------
[12/18 12:43:33    373s]         Cause
[12/18 12:43:33    373s]         -------------------------------------
[12/18 12:43:33    373s]         DRV fixing with buffering is disabled
[12/18 12:43:33    373s]         -------------------------------------
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Top 5 overslews:
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         ---------------------------------
[12/18 12:43:33    373s]         Overslew    Causes    Driving Pin
[12/18 12:43:33    373s]         ---------------------------------
[12/18 12:43:33    373s]           (empty table)
[12/18 12:43:33    373s]         ---------------------------------
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]         Cause    Occurences
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]           (empty table)
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]         Cause    Occurences
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]           (empty table)
[12/18 12:43:33    373s]         -------------------
[12/18 12:43:33    373s]         
[12/18 12:43:33    373s]         Reconnecting optimized routes...
[12/18 12:43:33    373s]         Reset timing graph...
[12/18 12:43:33    373s] Ignoring AAE DB Resetting ...
[12/18 12:43:33    373s]         Reset timing graph done.
[12/18 12:43:33    373s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         Violation analysis...
[12/18 12:43:33    373s] End AAE Lib Interpolated Model. (MEM=1843.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:33    373s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]         Clock instances to consider for cloning: 0
[12/18 12:43:33    373s]         Reset timing graph...
[12/18 12:43:33    373s] Ignoring AAE DB Resetting ...
[12/18 12:43:33    373s]         Reset timing graph done.
[12/18 12:43:33    373s]         Set dirty flag on 0 instances, 0 nets
[12/18 12:43:33    373s]         Clock DAG stats before routing clock trees:
[12/18 12:43:33    373s]           cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:33    373s]           sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:33    373s]           misc counts      : r=1, pp=0
[12/18 12:43:33    373s]           cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:33    373s]           cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:33    373s]           sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:33    373s]           wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.693pF, total=1.881pF
[12/18 12:43:33    373s]           wire lengths     : top=0.000um, trunk=1297.778um, leaf=13172.175um, total=14469.953um
[12/18 12:43:33    373s]           hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:33    373s]         Clock DAG net violations before routing clock trees: none
[12/18 12:43:33    373s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/18 12:43:33    373s]           Trunk : target=0.133ns count=17 avg=0.099ns sd=0.027ns min=0.004ns max=0.123ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:33    373s]           Leaf  : target=0.133ns count=34 avg=0.122ns sd=0.004ns min=0.114ns max=0.130ns {0 <= 0.080ns, 0 <= 0.106ns, 10 <= 0.120ns, 21 <= 0.126ns, 3 <= 0.133ns}
[12/18 12:43:33    373s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/18 12:43:33    373s]            Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:33    373s]         Clock DAG hash before routing clock trees: 13915289334410495002 18307568644111358510
[12/18 12:43:33    373s]         CTS services accumulated run-time stats before routing clock trees:
[12/18 12:43:33    373s]           delay calculator: calls=9393, total_wall_time=1.115s, mean_wall_time=0.119ms
[12/18 12:43:33    373s]           legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:33    373s]           steiner router: calls=6530, total_wall_time=0.665s, mean_wall_time=0.102ms
[12/18 12:43:33    373s]         Primary reporting skew groups before routing clock trees:
[12/18 12:43:33    373s]           skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
[12/18 12:43:33    373s]               min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:33    373s]               max path sink: instruction_reg[14]/CLK
[12/18 12:43:33    373s]         Skew group summary before routing clock trees:
[12/18 12:43:33    373s]           skew_group sys_clk/FUNC_MODE: insertion delay [min=0.421, max=0.505, avg=0.458, sd=0.018], skew [0.084 vs 0.148], 100% {0.421, 0.505} (wid=0.025 ws=0.019) (gid=0.497 gs=0.089)
[12/18 12:43:33    373s]       eGRPC done.
[12/18 12:43:33    373s]     Calling post conditioning for eGRPC done.
[12/18 12:43:33    373s]   eGR Post Conditioning loop iteration 0 done.
[12/18 12:43:33    373s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/18 12:43:33    373s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:33    373s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1843.5M, EPOCH TIME: 1766051013.742950
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:1798.5M, EPOCH TIME: 1766051013.759032
[12/18 12:43:33    373s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]   Leaving CCOpt scope - ClockRefiner...
[12/18 12:43:33    373s]   Assigned high priority to 0 instances.
[12/18 12:43:33    373s]   Soft fixed 50 clock instances.
[12/18 12:43:33    373s]   Performing Single Pass Refine Place.
[12/18 12:43:33    373s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/18 12:43:33    373s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1798.5M, EPOCH TIME: 1766051013.761900
[12/18 12:43:33    373s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1798.5M, EPOCH TIME: 1766051013.762006
[12/18 12:43:33    373s] Processing tracks to init pin-track alignment.
[12/18 12:43:33    373s] z: 1, totalTracks: 1
[12/18 12:43:33    373s] z: 3, totalTracks: 1
[12/18 12:43:33    373s] z: 5, totalTracks: 1
[12/18 12:43:33    373s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:33    373s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1798.5M, EPOCH TIME: 1766051013.767308
[12/18 12:43:33    373s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:33    373s] OPERPROF:       Starting CMU at level 4, MEM:1798.5M, EPOCH TIME: 1766051013.773558
[12/18 12:43:33    373s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1798.5M, EPOCH TIME: 1766051013.774252
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:33    373s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    373s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1798.5M, EPOCH TIME: 1766051013.775258
[12/18 12:43:33    373s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1798.5M, EPOCH TIME: 1766051013.775294
[12/18 12:43:33    373s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1798.5M, EPOCH TIME: 1766051013.775328
[12/18 12:43:33    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.5MB).
[12/18 12:43:33    373s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1798.5M, EPOCH TIME: 1766051013.776429
[12/18 12:43:33    373s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.015, MEM:1798.5M, EPOCH TIME: 1766051013.776461
[12/18 12:43:33    373s] TDRefine: refinePlace mode is spiral
[12/18 12:43:33    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.19
[12/18 12:43:33    373s] OPERPROF: Starting RefinePlace at level 1, MEM:1798.5M, EPOCH TIME: 1766051013.776506
[12/18 12:43:33    373s] *** Starting refinePlace (0:06:13 mem=1798.5M) ***
[12/18 12:43:33    373s] Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:33    373s] Info: 50 insts are soft-fixed.
[12/18 12:43:33    373s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    373s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    373s] **ERROR: (IMPSP-2002):	Density too high (102.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:43:33    373s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:43:33    373s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    373s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    373s] Total net bbox length = 3.291e+05 (2.173e+05 1.118e+05) (ext = 8.360e+04)
[12/18 12:43:33    373s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1798.5MB
[12/18 12:43:33    373s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1798.5MB) @(0:06:13 - 0:06:13).
[12/18 12:43:33    373s] *** Finished refinePlace (0:06:13 mem=1798.5M) ***
[12/18 12:43:33    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.19
[12/18 12:43:33    373s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1798.5M, EPOCH TIME: 1766051013.790877
[12/18 12:43:33    373s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1798.5M, EPOCH TIME: 1766051013.790917
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:33    373s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1798.5M, EPOCH TIME: 1766051013.805790
[12/18 12:43:33    373s]   ClockRefiner summary
[12/18 12:43:33    373s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2211).
[12/18 12:43:33    373s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 50).
[12/18 12:43:33    373s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2161).
[12/18 12:43:33    373s]   Restoring pStatusCts on 50 clock instances.
[12/18 12:43:33    373s]   Revert refine place priority changes on 0 instances.
[12/18 12:43:33    373s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:33    373s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/18 12:43:33    373s]   CCOpt::Phase::Routing...
[12/18 12:43:33    373s]   Clock implementation routing...
[12/18 12:43:33    373s]     Leaving CCOpt scope - Routing Tools...
[12/18 12:43:33    373s] Net route status summary:
[12/18 12:43:33    373s]   Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=51, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    373s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:33    373s]     Routing using eGR in eGR->NR Step...
[12/18 12:43:33    373s]       Early Global Route - eGR->Nr High Frequency step...
[12/18 12:43:33    373s] (ccopt eGR): There are 51 nets to be routed. 0 nets have skip routing designation.
[12/18 12:43:33    373s] (ccopt eGR): There are 51 nets for routing of which 51 have one or more fixed wires.
[12/18 12:43:33    373s] (ccopt eGR): Start to route 51 all nets
[12/18 12:43:33    373s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1798.53 MB )
[12/18 12:43:33    373s] (I)      ================== Layers ===================
[12/18 12:43:33    373s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    373s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:33    373s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    373s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:33    373s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:33    373s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    373s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:33    373s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:33    373s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:33    373s] (I)      Started Import and model ( Curr Mem: 1798.53 MB )
[12/18 12:43:33    373s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:33    373s] (I)      == Non-default Options ==
[12/18 12:43:33    373s] (I)      Clean congestion better                            : true
[12/18 12:43:33    373s] (I)      Estimate vias on DPT layer                         : true
[12/18 12:43:33    373s] (I)      Clean congestion layer assignment rounds           : 3
[12/18 12:43:33    373s] (I)      Layer constraints as soft constraints              : true
[12/18 12:43:33    373s] (I)      Soft top layer                                     : true
[12/18 12:43:33    373s] (I)      Skip prospective layer relax nets                  : true
[12/18 12:43:33    373s] (I)      Better NDR handling                                : true
[12/18 12:43:33    373s] (I)      Improved NDR modeling in LA                        : true
[12/18 12:43:33    373s] (I)      Routing cost fix for NDR handling                  : true
[12/18 12:43:33    373s] (I)      Block tracks for preroutes                         : true
[12/18 12:43:33    373s] (I)      Assign IRoute by net group key                     : true
[12/18 12:43:33    373s] (I)      Block unroutable channels                          : true
[12/18 12:43:33    373s] (I)      Block unroutable channels 3D                       : true
[12/18 12:43:33    373s] (I)      Bound layer relaxed segment wl                     : true
[12/18 12:43:33    373s] (I)      Blocked pin reach length threshold                 : 2
[12/18 12:43:33    373s] (I)      Check blockage within NDR space in TA              : true
[12/18 12:43:33    373s] (I)      Skip must join for term with via pillar            : true
[12/18 12:43:33    373s] (I)      Model find APA for IO pin                          : true
[12/18 12:43:33    373s] (I)      On pin location for off pin term                   : true
[12/18 12:43:33    373s] (I)      Handle EOL spacing                                 : true
[12/18 12:43:33    373s] (I)      Merge PG vias by gap                               : true
[12/18 12:43:33    373s] (I)      Maximum routing layer                              : 6
[12/18 12:43:33    373s] (I)      Route selected nets only                           : true
[12/18 12:43:33    373s] (I)      Refine MST                                         : true
[12/18 12:43:33    373s] (I)      Honor PRL                                          : true
[12/18 12:43:33    373s] (I)      Strong congestion aware                            : true
[12/18 12:43:33    373s] (I)      Improved initial location for IRoutes              : true
[12/18 12:43:33    373s] (I)      Multi panel TA                                     : true
[12/18 12:43:33    373s] (I)      Penalize wire overlap                              : true
[12/18 12:43:33    373s] (I)      Expand small instance blockage                     : true
[12/18 12:43:33    373s] (I)      Reduce via in TA                                   : true
[12/18 12:43:33    373s] (I)      SS-aware routing                                   : true
[12/18 12:43:33    373s] (I)      Improve tree edge sharing                          : true
[12/18 12:43:33    373s] (I)      Improve 2D via estimation                          : true
[12/18 12:43:33    373s] (I)      Refine Steiner tree                                : true
[12/18 12:43:33    373s] (I)      Build spine tree                                   : true
[12/18 12:43:33    373s] (I)      Model pass through capacity                        : true
[12/18 12:43:33    373s] (I)      Extend blockages by a half GCell                   : true
[12/18 12:43:33    373s] (I)      Consider pin shapes                                : true
[12/18 12:43:33    373s] (I)      Consider pin shapes for all nodes                  : true
[12/18 12:43:33    373s] (I)      Consider NR APA                                    : true
[12/18 12:43:33    373s] (I)      Consider IO pin shape                              : true
[12/18 12:43:33    373s] (I)      Fix pin connection bug                             : true
[12/18 12:43:33    373s] (I)      Consider layer RC for local wires                  : true
[12/18 12:43:33    373s] (I)      Route to clock mesh pin                            : true
[12/18 12:43:33    373s] (I)      LA-aware pin escape length                         : 2
[12/18 12:43:33    373s] (I)      Connect multiple ports                             : true
[12/18 12:43:33    373s] (I)      Split for must join                                : true
[12/18 12:43:33    373s] (I)      Number of threads                                  : 1
[12/18 12:43:33    373s] (I)      Routing effort level                               : 10000
[12/18 12:43:33    373s] (I)      Prefer layer length threshold                      : 8
[12/18 12:43:33    373s] (I)      Overflow penalty cost                              : 10
[12/18 12:43:33    373s] (I)      A-star cost                                        : 0.300000
[12/18 12:43:33    373s] (I)      Misalignment cost                                  : 10.000000
[12/18 12:43:33    373s] (I)      Threshold for short IRoute                         : 6
[12/18 12:43:33    373s] (I)      Via cost during post routing                       : 1.000000
[12/18 12:43:33    373s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/18 12:43:33    373s] (I)      Source-to-sink ratio                               : 0.300000
[12/18 12:43:33    373s] (I)      Scenic ratio bound                                 : 3.000000
[12/18 12:43:33    373s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/18 12:43:33    373s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/18 12:43:33    373s] (I)      PG-aware similar topology routing                  : true
[12/18 12:43:33    373s] (I)      Maze routing via cost fix                          : true
[12/18 12:43:33    373s] (I)      Apply PRL on PG terms                              : true
[12/18 12:43:33    373s] (I)      Apply PRL on obs objects                           : true
[12/18 12:43:33    373s] (I)      Handle range-type spacing rules                    : true
[12/18 12:43:33    373s] (I)      PG gap threshold multiplier                        : 10.000000
[12/18 12:43:33    373s] (I)      Parallel spacing query fix                         : true
[12/18 12:43:33    373s] (I)      Force source to root IR                            : true
[12/18 12:43:33    373s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/18 12:43:33    373s] (I)      Do not relax to DPT layer                          : true
[12/18 12:43:33    373s] (I)      No DPT in post routing                             : true
[12/18 12:43:33    373s] (I)      Modeling PG via merging fix                        : true
[12/18 12:43:33    373s] (I)      Shield aware TA                                    : true
[12/18 12:43:33    373s] (I)      Strong shield aware TA                             : true
[12/18 12:43:33    373s] (I)      Overflow calculation fix in LA                     : true
[12/18 12:43:33    373s] (I)      Post routing fix                                   : true
[12/18 12:43:33    373s] (I)      Strong post routing                                : true
[12/18 12:43:33    373s] (I)      Access via pillar from top                         : true
[12/18 12:43:33    373s] (I)      NDR via pillar fix                                 : true
[12/18 12:43:33    373s] (I)      Violation on path threshold                        : 1
[12/18 12:43:33    373s] (I)      Pass through capacity modeling                     : true
[12/18 12:43:33    373s] (I)      Select the non-relaxed segments in post routing stage : true
[12/18 12:43:33    373s] (I)      Select term pin box for io pin                     : true
[12/18 12:43:33    373s] (I)      Penalize NDR sharing                               : true
[12/18 12:43:33    373s] (I)      Enable special modeling                            : false
[12/18 12:43:33    373s] (I)      Keep fixed segments                                : true
[12/18 12:43:33    373s] (I)      Reorder net groups by key                          : true
[12/18 12:43:33    373s] (I)      Increase net scenic ratio                          : true
[12/18 12:43:33    373s] (I)      Method to set GCell size                           : row
[12/18 12:43:33    373s] (I)      Connect multiple ports and must join fix           : true
[12/18 12:43:33    373s] (I)      Avoid high resistance layers                       : true
[12/18 12:43:33    373s] (I)      Model find APA for IO pin fix                      : true
[12/18 12:43:33    373s] (I)      Avoid connecting non-metal layers                  : true
[12/18 12:43:33    373s] (I)      Use track pitch for NDR                            : true
[12/18 12:43:33    373s] (I)      Enable layer relax to lower layer                  : true
[12/18 12:43:33    373s] (I)      Enable layer relax to upper layer                  : true
[12/18 12:43:33    373s] (I)      Top layer relaxation fix                           : true
[12/18 12:43:33    373s] (I)      Handle non-default track width                     : false
[12/18 12:43:33    373s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:33    373s] (I)      Use row-based GCell size
[12/18 12:43:33    373s] (I)      Use row-based GCell align
[12/18 12:43:33    373s] (I)      layer 0 area = 56099
[12/18 12:43:33    373s] (I)      layer 1 area = 83000
[12/18 12:43:33    373s] (I)      layer 2 area = 67600
[12/18 12:43:33    373s] (I)      layer 3 area = 240000
[12/18 12:43:33    373s] (I)      layer 4 area = 240000
[12/18 12:43:33    373s] (I)      layer 5 area = 4000000
[12/18 12:43:33    373s] (I)      GCell unit size   : 2720
[12/18 12:43:33    373s] (I)      GCell multiplier  : 1
[12/18 12:43:33    373s] (I)      GCell row height  : 2720
[12/18 12:43:33    373s] (I)      Actual row height : 2720
[12/18 12:43:33    373s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:33    373s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:33    373s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:33    373s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:33    373s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:33    373s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:33    373s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:33    373s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:33    373s] (I)      =============== Default via ===============
[12/18 12:43:33    373s] (I)      +---+------------------+------------------+
[12/18 12:43:33    373s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/18 12:43:33    373s] (I)      +---+------------------+------------------+
[12/18 12:43:33    373s] (I)      | 1 |    1  L1M1_PR    |    4  L1M1_PR_MR |
[12/18 12:43:33    373s] (I)      | 2 |    8  M1M2_PR_M  |    8  M1M2_PR_M  |
[12/18 12:43:33    373s] (I)      | 3 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/18 12:43:33    373s] (I)      | 4 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/18 12:43:33    373s] (I)      | 5 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/18 12:43:33    373s] (I)      +---+------------------+------------------+
[12/18 12:43:33    373s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:33    373s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:33    373s] [NR-eGR] Read 0 other shapes
[12/18 12:43:33    373s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:33    373s] [NR-eGR] #Instance Blockages : 89156
[12/18 12:43:33    373s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:33    373s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:33    373s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:33    373s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:33    373s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:33    373s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:33    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 12:43:33    373s] [NR-eGR] Read 11291 nets ( ignored 11240 )
[12/18 12:43:33    373s] [NR-eGR] Connected 0 must-join pins/ports
[12/18 12:43:33    373s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:33    373s] (I)      Read Num Blocks=89156  Num Prerouted Wires=0  Num CS=0
[12/18 12:43:33    373s] (I)      Layer 1 (H) : #blockages 89156 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:33    373s] (I)      Moved 91 terms for better access 
[12/18 12:43:33    373s] (I)      Number of ignored nets                =      0
[12/18 12:43:33    373s] (I)      Number of connected nets              =      0
[12/18 12:43:33    373s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:33    373s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:33    373s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:33    373s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:33    373s] [NR-eGR] There are 51 clock nets ( 51 with NDR ).
[12/18 12:43:33    373s] (I)      Ndr track 0 does not exist
[12/18 12:43:33    373s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:33    373s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:33    373s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:33    373s] (I)      Site width          :   460  (dbu)
[12/18 12:43:33    373s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:33    373s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:33    373s] (I)      Grid                :   224    71     6
[12/18 12:43:33    373s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:33    373s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:33    373s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:33    373s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:33    373s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:33    373s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:33    373s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:33    373s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:33    373s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:33    373s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:33    373s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:33    373s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:33    373s] (I)      --------------------------------------------------------
[12/18 12:43:33    373s] 
[12/18 12:43:33    373s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:33    373s] [NR-eGR] Rule id: 0  Nets: 51
[12/18 12:43:33    373s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/18 12:43:33    373s] (I)                    Layer    2    3     4     5     6 
[12/18 12:43:33    373s] (I)                    Pitch  680  920  1200  1200  6400 
[12/18 12:43:33    373s] (I)             #Used tracks    2    2     2     2     2 
[12/18 12:43:33    373s] (I)       #Fully used tracks    1    1     1     1     1 
[12/18 12:43:33    373s] [NR-eGR] ========================================
[12/18 12:43:33    373s] [NR-eGR] 
[12/18 12:43:33    373s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     2 |  128128 |    43094 |        33.63% |
[12/18 12:43:33    373s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:33    373s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:33    373s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      Reset routing kernel
[12/18 12:43:33    373s] (I)      Started Global Routing ( Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      totalPins=2261  totalGlobalPin=2258 (99.87%)
[12/18 12:43:33    373s] (I)      total 2D Cap : 165236 = (71232 H, 94004 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 1: route 51 net(s) in layer range [3, 4]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.394272e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 5126 = (2483 H, 2643 V) = (3.49% H, 2.81% V) = (6.754e+03um H, 7.189e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 5060 = (2423 H, 2637 V) = (3.40% H, 2.81% V) = (6.591e+03um H, 7.173e+03um V)
[12/18 12:43:33    373s] (I)      #Nets         : 51
[12/18 12:43:33    373s] (I)      #Relaxed nets : 11
[12/18 12:43:33    373s] (I)      Wire length   : 3598
[12/18 12:43:33    373s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 4927 = (2369 H, 2558 V) = (3.33% H, 2.72% V) = (6.444e+03um H, 6.958e+03um V)
[12/18 12:43:33    373s] (I)      total 2D Cap : 239730 = (83104 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.751680e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 6440 = (3074 H, 3366 V) = (3.70% H, 2.15% V) = (8.361e+03um H, 9.156e+03um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 6382 = (3032 H, 3350 V) = (3.65% H, 2.14% V) = (8.247e+03um H, 9.112e+03um V)
[12/18 12:43:33    373s] (I)      #Nets         : 11
[12/18 12:43:33    373s] (I)      #Relaxed nets : 10
[12/18 12:43:33    373s] (I)      Wire length   : 131
[12/18 12:43:33    373s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 6382 = (3032 H, 3350 V) = (3.65% H, 2.14% V) = (8.247e+03um H, 9.112e+03um V)
[12/18 12:43:33    373s] (I)      total 2D Cap : 325059 = (168433 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1a Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1b Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[12/18 12:43:33    373s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/18 12:43:33    373s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1c Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1d Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1e Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476560e+04um
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1f Route ============
[12/18 12:43:33    373s] (I)      Usage: 9105 = (4284 H, 4821 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1g Route ============
[12/18 12:43:33    373s] (I)      Usage: 9102 = (4282 H, 4820 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] (I)      ============  Phase 1h Route ============
[12/18 12:43:33    373s] (I)      Usage: 9102 = (4282 H, 4820 V) = (2.54% H, 3.08% V) = (1.165e+04um H, 1.311e+04um V)
[12/18 12:43:33    373s] (I)      
[12/18 12:43:33    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:33    373s] [NR-eGR]                        OverCon            
[12/18 12:43:33    373s] [NR-eGR]                         #Gcell     %Gcell
[12/18 12:43:33    373s] [NR-eGR]        Layer               (1)    OverCon
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------------------
[12/18 12:43:33    373s] [NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met1 ( 2)         1( 0.01%)   ( 0.01%) 
[12/18 12:43:33    373s] [NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met3 ( 4)         1( 0.01%)   ( 0.01%) 
[12/18 12:43:33    373s] [NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR]    met5 ( 6)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[12/18 12:43:33    373s] [NR-eGR] 
[12/18 12:43:33    373s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      total 2D Cap : 325822 = (169196 H, 156626 V)
[12/18 12:43:33    373s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/18 12:43:33    373s] (I)      ============= Track Assignment ============
[12/18 12:43:33    373s] (I)      Started Track Assignment (1T) ( Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:33    373s] (I)      Run Multi-thread track assignment
[12/18 12:43:33    373s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      Started Export ( Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------
[12/18 12:43:33    373s] [NR-eGR]  li1   (1V)             0   43420 
[12/18 12:43:33    373s] [NR-eGR]  met1  (2H)        112779   65086 
[12/18 12:43:33    373s] [NR-eGR]  met2  (3V)        113319    8605 
[12/18 12:43:33    373s] [NR-eGR]  met3  (4H)         81890    3752 
[12/18 12:43:33    373s] [NR-eGR]  met4  (5V)         33055     377 
[12/18 12:43:33    373s] [NR-eGR]  met5  (6H)          4611       0 
[12/18 12:43:33    373s] [NR-eGR] ----------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total       345653  121240 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total half perimeter of net bounding box: 329058um
[12/18 12:43:33    373s] [NR-eGR] Total length: 345653um, number of vias: 121240
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total eGR-routed clock nets wire length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Report for selected net(s) only.
[12/18 12:43:33    373s] [NR-eGR]               Length (um)  Vias 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------
[12/18 12:43:33    373s] [NR-eGR]  li1   (1V)             0  2217 
[12/18 12:43:33    373s] [NR-eGR]  met1  (2H)          3864  2485 
[12/18 12:43:33    373s] [NR-eGR]  met2  (3V)          7163   847 
[12/18 12:43:33    373s] [NR-eGR]  met3  (4H)          3339    56 
[12/18 12:43:33    373s] [NR-eGR]  met4  (5V)           104     0 
[12/18 12:43:33    373s] [NR-eGR]  met5  (6H)             0     0 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------
[12/18 12:43:33    373s] [NR-eGR]        Total        14469  5605 
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total half perimeter of net bounding box: 5410um
[12/18 12:43:33    373s] [NR-eGR] Total length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] [NR-eGR] Total routed clock nets wire length: 14469um, number of vias: 5605
[12/18 12:43:33    373s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:33    373s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1805.16 MB )
[12/18 12:43:33    373s] (I)      ===================================== Runtime Summary =====================================
[12/18 12:43:33    373s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/18 12:43:33    373s] (I)      -------------------------------------------------------------------------------------------
[12/18 12:43:33    373s] (I)       Early Global Route kernel             100.00%  348.93 sec  349.06 sec  0.13 sec  0.13 sec 
[12/18 12:43:33    373s] (I)       +-Import and model                     33.82%  348.93 sec  348.98 sec  0.04 sec  0.04 sec 
[12/18 12:43:33    373s] (I)       | +-Create place DB                    14.99%  348.93 sec  348.95 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | +-Import place data                14.93%  348.93 sec  348.95 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read instances and placement    4.56%  348.93 sec  348.94 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read nets                      10.24%  348.94 sec  348.95 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Create route DB                    16.69%  348.95 sec  348.98 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | +-Import route data (1T)           16.04%  348.95 sec  348.98 sec  0.02 sec  0.02 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read blockages ( Layer 2-6 )    5.38%  348.96 sec  348.96 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read routing blockages        0.00%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read instance blockages       4.83%  348.96 sec  348.96 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read PG blockages             0.03%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read clock blockages          0.01%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read other blockages          0.01%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read halo blockages           0.07%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Read boundary cut boxes       0.00%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read blackboxes                 0.01%  348.96 sec  348.96 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read prerouted                  1.84%  348.96 sec  348.97 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read unlegalized nets           0.63%  348.97 sec  348.97 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Read nets                       0.12%  348.97 sec  348.97 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Set up via pillars              0.00%  348.97 sec  348.97 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Initialize 3D grid graph        0.17%  348.97 sec  348.97 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Model blockage capacity         5.29%  348.97 sec  348.98 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | | +-Initialize 3D capacity        4.91%  348.97 sec  348.97 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Move terms for access (1T)      0.33%  348.98 sec  348.98 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Read aux data                       0.00%  348.98 sec  348.98 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Others data preparation             0.05%  348.98 sec  348.98 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Create route kernel                 1.33%  348.98 sec  348.98 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Global Routing                       29.32%  348.98 sec  349.02 sec  0.04 sec  0.04 sec 
[12/18 12:43:33    373s] (I)       | +-Initialization                      0.10%  348.98 sec  348.98 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 1                        18.84%  348.98 sec  349.00 sec  0.02 sec  0.03 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 7.21%  348.98 sec  348.99 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.88%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.51%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.39%  348.99 sec  348.99 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.13%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          1.86%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    1.80%  348.99 sec  348.99 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          1.39%  348.99 sec  349.00 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    1.32%  348.99 sec  349.00 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             5.26%  349.00 sec  349.00 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 2                         5.57%  349.00 sec  349.01 sec  0.01 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 2.33%  349.00 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.46%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.33%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.15%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.11%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          0.68%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.61%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          0.15%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.09%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             0.18%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Net group 3                         3.68%  349.01 sec  349.02 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Generate topology                 0.00%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1a                          0.48%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Pattern routing (1T)            0.29%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Add via demand to 2D            0.06%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1b                          0.15%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1c                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1d                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1e                          0.11%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Route legalization              0.00%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1f                          0.01%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1g                          0.13%  349.01 sec  349.01 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.07%  349.01 sec  349.01 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Phase 1h                          0.13%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | | +-Post Routing                    0.07%  349.01 sec  349.01 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | | +-Layer assignment (1T)             0.56%  349.01 sec  349.02 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Export 3D cong map                    1.27%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Export 2D cong map                  0.17%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Extract Global 3D Wires               0.04%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Track Assignment (1T)                10.08%  349.02 sec  349.03 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Initialization                      0.01%  349.02 sec  349.02 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       | +-Track Assignment Kernel             9.88%  349.02 sec  349.03 sec  0.01 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | +-Free Memory                         0.00%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[12/18 12:43:33    373s] (I)       +-Export                               23.59%  349.03 sec  349.06 sec  0.03 sec  0.04 sec 
[12/18 12:43:33    373s] (I)       | +-Export DB wires                     1.31%  349.03 sec  349.03 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Export all nets                   0.99%  349.03 sec  349.03 sec  0.00 sec  0.01 sec 
[12/18 12:43:33    373s] (I)       | | +-Set wire vias                     0.16%  349.03 sec  349.03 sec  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)       | +-Report wirelength                  10.70%  349.03 sec  349.05 sec  0.01 sec  0.02 sec 
[12/18 12:43:34    373s] (I)       | +-Update net boxes                   11.33%  349.05 sec  349.06 sec  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)       | +-Update timing                       0.00%  349.06 sec  349.06 sec  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)       +-Postprocess design                    0.03%  349.06 sec  349.06 sec  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)      ==================== Summary by functions =====================
[12/18 12:43:34    373s] (I)       Lv  Step                                %      Real       CPU 
[12/18 12:43:34    373s] (I)      ---------------------------------------------------------------
[12/18 12:43:34    373s] (I)        0  Early Global Route kernel     100.00%  0.13 sec  0.13 sec 
[12/18 12:43:34    373s] (I)        1  Import and model               33.82%  0.04 sec  0.04 sec 
[12/18 12:43:34    373s] (I)        1  Global Routing                 29.32%  0.04 sec  0.04 sec 
[12/18 12:43:34    373s] (I)        1  Export                         23.59%  0.03 sec  0.04 sec 
[12/18 12:43:34    373s] (I)        1  Track Assignment (1T)          10.08%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        1  Export 3D cong map              1.27%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        1  Postprocess design              0.03%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Net group 1                    18.84%  0.02 sec  0.03 sec 
[12/18 12:43:34    373s] (I)        2  Create route DB                16.69%  0.02 sec  0.02 sec 
[12/18 12:43:34    373s] (I)        2  Create place DB                14.99%  0.02 sec  0.02 sec 
[12/18 12:43:34    373s] (I)        2  Update net boxes               11.33%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        2  Report wirelength              10.70%  0.01 sec  0.02 sec 
[12/18 12:43:34    373s] (I)        2  Track Assignment Kernel         9.88%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        2  Net group 2                     5.57%  0.01 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Net group 3                     3.68%  0.00 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        2  Create route kernel             1.33%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Export DB wires                 1.31%  0.00 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        2  Export 2D cong map              0.17%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Initialization                  0.11%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Import route data (1T)         16.04%  0.02 sec  0.02 sec 
[12/18 12:43:34    373s] (I)        3  Import place data              14.93%  0.02 sec  0.02 sec 
[12/18 12:43:34    373s] (I)        3  Generate topology               9.54%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        3  Layer assignment (1T)           6.00%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1g                        2.68%  0.00 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1a                        1.82%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1h                        1.68%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Export all nets                 0.99%  0.00 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1b                        0.69%  0.00 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1e                        0.34%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Set wire vias                   0.16%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Read nets                      10.36%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        4  Read blockages ( Layer 2-6 )    5.38%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        4  Model blockage capacity         5.29%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        4  Read instances and placement    4.56%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        4  Post Routing                    3.97%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        4  Read prerouted                  1.84%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Pattern routing (1T)            1.13%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Read unlegalized nets           0.63%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Move terms for access (1T)      0.33%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Initialize 3D grid graph        0.17%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Initialize 3D capacity          4.91%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        5  Read instance blockages         4.83%  0.01 sec  0.01 sec 
[12/18 12:43:34    373s] (I)        5  Read halo blockages             0.07%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Read PG blockages               0.03%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:34    373s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/18 12:43:34    373s]     Routing using eGR in eGR->NR Step done.
[12/18 12:43:34    373s]     Routing using NR in eGR->NR Step...
[12/18 12:43:34    373s] 
[12/18 12:43:34    373s] CCOPT: Preparing to route 51 clock nets with NanoRoute.
[12/18 12:43:34    373s]   All net are default rule.
[12/18 12:43:34    373s]   Preferred NanoRoute mode settings: Current
[12/18 12:43:34    373s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/18 12:43:34    373s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/18 12:43:34    373s]       Clock detailed routing...
[12/18 12:43:34    373s]         NanoRoute...
[12/18 12:43:34    373s] % Begin globalDetailRoute (date=12/18 12:43:34, mem=1504.7M)
[12/18 12:43:34    373s] 
[12/18 12:43:34    373s] globalDetailRoute
[12/18 12:43:34    373s] 
[12/18 12:43:34    373s] #Start globalDetailRoute on Thu Dec 18 12:43:34 2025
[12/18 12:43:34    373s] #
[12/18 12:43:34    373s] ### Time Record (globalDetailRoute) is installed.
[12/18 12:43:34    373s] ### Time Record (Pre Callback) is installed.
[12/18 12:43:34    373s] ### Time Record (Pre Callback) is uninstalled.
[12/18 12:43:34    373s] ### Time Record (DB Import) is installed.
[12/18 12:43:34    373s] ### Time Record (Timing Data Generation) is installed.
[12/18 12:43:34    373s] ### Time Record (Timing Data Generation) is uninstalled.
[12/18 12:43:34    373s] ### Net info: total nets: 11474
[12/18 12:43:34    373s] ### Net info: dirty nets: 0
[12/18 12:43:34    373s] ### Net info: marked as disconnected nets: 0
[12/18 12:43:34    373s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=51)
[12/18 12:43:34    373s] #num needed restored net=0
[12/18 12:43:34    373s] #need_extraction net=0 (total=11474)
[12/18 12:43:34    373s] ### Net info: fully routed nets: 51
[12/18 12:43:34    373s] ### Net info: trivial (< 2 pins) nets: 183
[12/18 12:43:34    373s] ### Net info: unrouted nets: 11240
[12/18 12:43:34    373s] ### Net info: re-extraction nets: 0
[12/18 12:43:34    373s] ### Net info: selected nets: 51
[12/18 12:43:34    373s] ### Net info: ignored nets: 0
[12/18 12:43:34    373s] ### Net info: skip routing nets: 0
[12/18 12:43:34    373s] ### import design signature (3): route=1196030582 fixed_route=997033772 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=805945634 dirty_area=0 del_dirty_area=0 cell=2107241532 placement=87703340 pin_access=1 inst_pattern=1
[12/18 12:43:34    373s] ### Time Record (DB Import) is uninstalled.
[12/18 12:43:34    373s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[12/18 12:43:34    373s] #
[12/18 12:43:34    373s] #Wire/Via statistics before line assignment ...
[12/18 12:43:34    373s] #Total number of nets with non-default rule or having extra spacing = 51
[12/18 12:43:34    373s] #Total wire length = 14469 um.
[12/18 12:43:34    373s] #Total half perimeter of net bounding box = 5744 um.
[12/18 12:43:34    373s] #Total wire length on LAYER li1 = 0 um.
[12/18 12:43:34    373s] #Total wire length on LAYER met1 = 3864 um.
[12/18 12:43:34    373s] #Total wire length on LAYER met2 = 7163 um.
[12/18 12:43:34    373s] #Total wire length on LAYER met3 = 3339 um.
[12/18 12:43:34    373s] #Total wire length on LAYER met4 = 104 um.
[12/18 12:43:34    373s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:43:34    373s] #Total number of vias = 5605
[12/18 12:43:34    373s] #Up-Via Summary (total 5605):
[12/18 12:43:34    373s] #           
[12/18 12:43:34    373s] #-----------------------
[12/18 12:43:34    373s] # li1              2217
[12/18 12:43:34    373s] # met1             2485
[12/18 12:43:34    373s] # met2              847
[12/18 12:43:34    373s] # met3               56
[12/18 12:43:34    373s] #-----------------------
[12/18 12:43:34    373s] #                  5605 
[12/18 12:43:34    373s] #
[12/18 12:43:34    373s] ### Time Record (Data Preparation) is installed.
[12/18 12:43:34    373s] #Start routing data preparation on Thu Dec 18 12:43:34 2025
[12/18 12:43:34    373s] #
[12/18 12:43:34    373s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[12/18 12:43:34    373s] #Minimum voltage of a net in the design = 0.000.
[12/18 12:43:34    373s] #Maximum voltage of a net in the design = 1.800.
[12/18 12:43:34    373s] #Voltage range [0.000 - 1.800] has 11472 nets.
[12/18 12:43:34    373s] #Voltage range [1.800 - 1.800] has 1 net.
[12/18 12:43:34    373s] #Voltage range [0.000 - 0.000] has 1 net.
[12/18 12:43:34    373s] #Build and mark too close pins for the same net.
[12/18 12:43:34    373s] ### Time Record (Cell Pin Access) is installed.
[12/18 12:43:34    373s] #Initial pin access analysis.
[12/18 12:43:35    374s] #Detail pin access analysis.
[12/18 12:43:35    374s] ### Time Record (Cell Pin Access) is uninstalled.
[12/18 12:43:35    374s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:43:35    374s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[12/18 12:43:35    374s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:43:35    374s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/18 12:43:35    374s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[12/18 12:43:35    374s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/18 12:43:35    374s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.63 (MB), peak = 1622.33 (MB)
[12/18 12:43:35    374s] #Regenerating Ggrids automatically.
[12/18 12:43:35    374s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[12/18 12:43:35    374s] #Using automatically generated G-grids.
[12/18 12:43:35    374s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/18 12:43:35    374s] #Done routing data preparation.
[12/18 12:43:35    374s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1515.77 (MB), peak = 1622.33 (MB)
[12/18 12:43:35    374s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:43:35    374s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[12/18 12:43:35    374s] 
[12/18 12:43:35    374s] Trim Metal Layers:
[12/18 12:43:35    374s] LayerId::1 widthSet size::1
[12/18 12:43:35    374s] LayerId::2 widthSet size::1
[12/18 12:43:35    374s] LayerId::3 widthSet size::1
[12/18 12:43:35    374s] LayerId::4 widthSet size::1
[12/18 12:43:35    374s] LayerId::5 widthSet size::1
[12/18 12:43:35    374s] LayerId::6 widthSet size::1
[12/18 12:43:35    374s] Updating RC grid for preRoute extraction ...
[12/18 12:43:35    374s] eee: pegSigSF::1.070000
[12/18 12:43:35    374s] Initializing multi-corner resistance tables ...
[12/18 12:43:35    374s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/18 12:43:35    374s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:35    374s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.885200 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:35    374s] #Successfully loaded pre-route RC model
[12/18 12:43:35    374s] #Enabled timing driven Line Assignment.
[12/18 12:43:35    374s] ### Time Record (Line Assignment) is installed.
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #Begin Line Assignment ...
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #Begin build data ...
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #Distribution of nets:
[12/18 12:43:35    374s] #     6417 ( 2         pin),   1803 ( 3         pin),   1806 ( 4         pin),
[12/18 12:43:35    374s] #      418 ( 5         pin),    148 ( 6         pin),     69 ( 7         pin),
[12/18 12:43:35    374s] #      123 ( 8         pin),     52 ( 9         pin),    145 (10-19      pin),
[12/18 12:43:35    374s] #       51 (20-29      pin),    203 (30-39      pin),      4 (40-49      pin),
[12/18 12:43:35    374s] #        2 (50-59      pin),     40 (60-69      pin),      7 (70-79      pin),
[12/18 12:43:35    374s] #        1 (80-89      pin),      2 (100-199    pin),      0 (>=2000     pin).
[12/18 12:43:35    374s] #Total: 11474 nets, 11291 non-trivial nets, 51 fully global routed, 51 clocks,
[12/18 12:43:35    374s] #       51 nets have extra space, 51 nets have layer range, 51 nets have weight,
[12/18 12:43:35    374s] #       51 nets have avoid detour, 51 nets have priority.
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #Nets in 1 layer range:
[12/18 12:43:35    374s] #   (3 met2, 4 met3) :       51 ( 0.5%)
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #51 nets selected.
[12/18 12:43:35    374s] #
[12/18 12:43:35    374s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[12/18 12:43:35    374s] ### 
[12/18 12:43:35    374s] ### Net length summary before Line Assignment:
[12/18 12:43:35    374s] ### Layer    H-Len   V-Len         Total       #Up-Via
[12/18 12:43:35    374s] ### --------------------------------------------------
[12/18 12:43:35    374s] ### 1 li1        0       0       0(  0%)    2217( 39%)
[12/18 12:43:35    374s] ### 2 met1    3862       0    3862( 27%)    2559( 45%)
[12/18 12:43:35    374s] ### 3 met2       0    7163    7163( 50%)     847( 15%)
[12/18 12:43:35    374s] ### 4 met3    3338       0    3338( 23%)      56(  1%)
[12/18 12:43:35    374s] ### 5 met4       0     103     103(  1%)       0(  0%)
[12/18 12:43:35    374s] ### 6 met5       0       0       0(  0%)       0(  0%)
[12/18 12:43:35    374s] ### --------------------------------------------------
[12/18 12:43:35    374s] ###           7201    7267   14468          5679      
[12/18 12:43:35    375s] ### 
[12/18 12:43:35    375s] ### Net length and overlap summary after Line Assignment:
[12/18 12:43:35    375s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/18 12:43:35    375s] ### ---------------------------------------------------------------------------
[12/18 12:43:35    375s] ### 1 li1        0      26      26(  0%)    2217( 43%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### 2 met1    4154       0    4154( 28%)    2331( 45%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### 3 met2       0    7249    7249( 49%)     630( 12%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### 4 met3    3258       0    3258( 22%)       2(  0%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### 5 met4       0       8       8(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### 6 met5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/18 12:43:35    375s] ### ---------------------------------------------------------------------------
[12/18 12:43:35    375s] ###           7413    7284   14697          5180          0           0        
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Line Assignment statistics:
[12/18 12:43:35    375s] #Cpu time = 00:00:00
[12/18 12:43:35    375s] #Elapsed time = 00:00:00
[12/18 12:43:35    375s] #Increased memory = 1.13 (MB)
[12/18 12:43:35    375s] #Total memory = 1519.32 (MB)
[12/18 12:43:35    375s] #Peak memory = 1622.33 (MB)
[12/18 12:43:35    375s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Begin assignment summary ...
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #  Total number of segments             = 3022
[12/18 12:43:35    375s] #  Total number of overlap segments     =    0 (  0.0%)
[12/18 12:43:35    375s] #  Total number of assigned segments    = 1047 ( 34.6%)
[12/18 12:43:35    375s] #  Total number of shifted segments     =   24 (  0.8%)
[12/18 12:43:35    375s] #  Average movement of shifted segments =    2.08 tracks
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #  Total number of overlaps             =    0
[12/18 12:43:35    375s] #  Total length of overlaps             =    0 um
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #End assignment summary.
[12/18 12:43:35    375s] ### Time Record (Line Assignment) is uninstalled.
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Wire/Via statistics after line assignment ...
[12/18 12:43:35    375s] #Total number of nets with non-default rule or having extra spacing = 51
[12/18 12:43:35    375s] #Total wire length = 14698 um.
[12/18 12:43:35    375s] #Total half perimeter of net bounding box = 5744 um.
[12/18 12:43:35    375s] #Total wire length on LAYER li1 = 27 um.
[12/18 12:43:35    375s] #Total wire length on LAYER met1 = 4155 um.
[12/18 12:43:35    375s] #Total wire length on LAYER met2 = 7249 um.
[12/18 12:43:35    375s] #Total wire length on LAYER met3 = 3258 um.
[12/18 12:43:35    375s] #Total wire length on LAYER met4 = 9 um.
[12/18 12:43:35    375s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:43:35    375s] #Total number of vias = 5180
[12/18 12:43:35    375s] #Up-Via Summary (total 5180):
[12/18 12:43:35    375s] #           
[12/18 12:43:35    375s] #-----------------------
[12/18 12:43:35    375s] # li1              2217
[12/18 12:43:35    375s] # met1             2331
[12/18 12:43:35    375s] # met2              630
[12/18 12:43:35    375s] # met3                2
[12/18 12:43:35    375s] #-----------------------
[12/18 12:43:35    375s] #                  5180 
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Routing data preparation, pin analysis, line assignment statistics:
[12/18 12:43:35    375s] #Cpu time = 00:00:01
[12/18 12:43:35    375s] #Elapsed time = 00:00:01
[12/18 12:43:35    375s] #Increased memory = 11.54 (MB)
[12/18 12:43:35    375s] #Total memory = 1517.52 (MB)
[12/18 12:43:35    375s] #Peak memory = 1622.33 (MB)
[12/18 12:43:35    375s] #RTESIG:78da95923d4fc330108699f915a7b4439068f19de3c6195890580155c05a99c48d22121b
[12/18 12:43:35    375s] #       c50ea8ff1e07588a22a7f566ebd1ddfbe1c5f2f57e0b09e19a8b9543cc76080f5b225620
[12/18 12:43:35    375s] #       ad88b1ec86708762f572975c2e968f4fcf040928e79adaec3a5be9dbb2b5e53bf8a66b4c
[12/18 12:43:35    375s] #       fdfb8209a4cef7e17e0d83d33d38ed7db85dfd0dc8c1f78386f4cdda7692c08cc35eb52e
[12/18 12:43:35    375s] #       c61097400cd2c6785deb7e9a29e4f19cea6054d79450e9bd1a5aff0fe77c33a74cc860df
[12/18 12:43:35    375s] #       db0fdbdafa00ad0d96bf9a5ec70d236334eb0791e4d1f6b8561c333a0717ec2c5c62f019
[12/18 12:43:35    375s] #       f8e04c9ba19b963c763057a5d81490d15ab0f140ba6fadf2d3649e73487e628a2ecd8334
[12/18 12:43:35    375s] #       14f1e2518a30eb93cff422c7369d57a6527d155d2a659867ac894a23443e9707619ecdff
[12/18 12:43:35    375s] #       ed90c50990dc9c021531e8e21ba3a53d0d
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Skip comparing routing design signature in db-snapshot flow
[12/18 12:43:35    375s] ### Time Record (Detail Routing) is installed.
[12/18 12:43:35    375s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:43:35    375s] #
[12/18 12:43:35    375s] #Start Detail Routing..
[12/18 12:43:35    375s] #start initial detail routing ...
[12/18 12:43:35    375s] ### Design has 11387 dirty nets
[12/18 12:43:42    382s] ### Routing stats: routing = 98.38% drc-check-only = 1.22%
[12/18 12:43:42    382s] #   number of violations = 1
[12/18 12:43:42    382s] #
[12/18 12:43:42    382s] #    By Layer and Type :
[12/18 12:43:42    382s] #	          Short   Totals
[12/18 12:43:42    382s] #	li1           0        0
[12/18 12:43:42    382s] #	met1          1        1
[12/18 12:43:42    382s] #	Totals        1        1
[12/18 12:43:42    382s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1522.88 (MB), peak = 1622.33 (MB)
[12/18 12:43:42    382s] #start 1st optimization iteration ...
[12/18 12:43:42    382s] ### Routing stats: routing = 98.38% drc-check-only = 1.22%
[12/18 12:43:42    382s] #   number of violations = 0
[12/18 12:43:42    382s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.55 (MB), peak = 1622.33 (MB)
[12/18 12:43:42    382s] #Complete Detail Routing.
[12/18 12:43:42    382s] #Total number of nets with non-default rule or having extra spacing = 51
[12/18 12:43:42    382s] #Total wire length = 15114 um.
[12/18 12:43:42    382s] #Total half perimeter of net bounding box = 5744 um.
[12/18 12:43:42    382s] #Total wire length on LAYER li1 = 8 um.
[12/18 12:43:42    382s] #Total wire length on LAYER met1 = 2209 um.
[12/18 12:43:42    382s] #Total wire length on LAYER met2 = 7648 um.
[12/18 12:43:42    382s] #Total wire length on LAYER met3 = 5240 um.
[12/18 12:43:42    382s] #Total wire length on LAYER met4 = 9 um.
[12/18 12:43:42    382s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:43:42    382s] #Total number of vias = 5695
[12/18 12:43:42    382s] #Up-Via Summary (total 5695):
[12/18 12:43:42    382s] #           
[12/18 12:43:42    382s] #-----------------------
[12/18 12:43:42    382s] # li1              2218
[12/18 12:43:42    382s] # met1             2187
[12/18 12:43:42    382s] # met2             1288
[12/18 12:43:42    382s] # met3                2
[12/18 12:43:42    382s] #-----------------------
[12/18 12:43:42    382s] #                  5695 
[12/18 12:43:42    382s] #
[12/18 12:43:42    382s] #Total number of DRC violations = 0
[12/18 12:43:42    382s] ### Time Record (Detail Routing) is uninstalled.
[12/18 12:43:42    382s] #Cpu time = 00:00:07
[12/18 12:43:42    382s] #Elapsed time = 00:00:07
[12/18 12:43:42    382s] #Increased memory = 6.05 (MB)
[12/18 12:43:42    382s] #Total memory = 1523.57 (MB)
[12/18 12:43:42    382s] #Peak memory = 1622.33 (MB)
[12/18 12:43:42    382s] #Skip updating routing design signature in db-snapshot flow
[12/18 12:43:42    382s] #detailRoute Statistics:
[12/18 12:43:42    382s] #Cpu time = 00:00:07
[12/18 12:43:42    382s] #Elapsed time = 00:00:07
[12/18 12:43:42    382s] #Increased memory = 6.06 (MB)
[12/18 12:43:42    382s] #Total memory = 1523.57 (MB)
[12/18 12:43:42    382s] #Peak memory = 1622.33 (MB)
[12/18 12:43:42    382s] ### Time Record (DB Export) is installed.
[12/18 12:43:42    382s] ### export design design signature (10): route=836464812 fixed_route=997033772 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1329155756 dirty_area=0 del_dirty_area=0 cell=2107241532 placement=87703340 pin_access=1944968228 inst_pattern=1
[12/18 12:43:42    382s] #	no debugging net set
[12/18 12:43:42    382s] ### Time Record (DB Export) is uninstalled.
[12/18 12:43:42    382s] ### Time Record (Post Callback) is installed.
[12/18 12:43:42    382s] ### Time Record (Post Callback) is uninstalled.
[12/18 12:43:42    382s] #
[12/18 12:43:42    382s] #globalDetailRoute statistics:
[12/18 12:43:42    382s] #Cpu time = 00:00:08
[12/18 12:43:42    382s] #Elapsed time = 00:00:08
[12/18 12:43:42    382s] #Increased memory = 26.63 (MB)
[12/18 12:43:42    382s] #Total memory = 1531.40 (MB)
[12/18 12:43:42    382s] #Peak memory = 1622.33 (MB)
[12/18 12:43:42    382s] #Number of warnings = 1
[12/18 12:43:42    382s] #Total number of warnings = 1
[12/18 12:43:42    382s] #Number of fails = 0
[12/18 12:43:42    382s] #Total number of fails = 0
[12/18 12:43:42    382s] #Complete globalDetailRoute on Thu Dec 18 12:43:42 2025
[12/18 12:43:42    382s] #
[12/18 12:43:42    382s] ### Time Record (globalDetailRoute) is uninstalled.
[12/18 12:43:42    382s] ### 
[12/18 12:43:42    382s] ###   Scalability Statistics
[12/18 12:43:42    382s] ### 
[12/18 12:43:42    382s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:43:42    382s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/18 12:43:42    382s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:43:42    382s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[12/18 12:43:42    382s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[12/18 12:43:42    382s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[12/18 12:43:42    382s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[12/18 12:43:42    382s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:43:42    382s] ### 
[12/18 12:43:42    382s] % End globalDetailRoute (date=12/18 12:43:42, total cpu=0:00:08.5, real=0:00:08.0, peak res=1531.2M, current mem=1531.2M)
[12/18 12:43:42    382s]         NanoRoute done. (took cpu=0:00:08.5 real=0:00:08.5)
[12/18 12:43:42    382s]       Clock detailed routing done.
[12/18 12:43:42    382s] Skipping check of guided vs. routed net lengths.
[12/18 12:43:42    382s] Set FIXED routing status on 51 net(s)
[12/18 12:43:42    382s] Set FIXED placed status on 50 instance(s)
[12/18 12:43:42    382s]       Route Remaining Unrouted Nets...
[12/18 12:43:42    382s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/18 12:43:42    382s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1816.7M, EPOCH TIME: 1766051022.523035
[12/18 12:43:42    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:42    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:42    382s] All LLGs are deleted
[12/18 12:43:42    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:42    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:42    382s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1816.7M, EPOCH TIME: 1766051022.523117
[12/18 12:43:42    382s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1816.7M, EPOCH TIME: 1766051022.523159
[12/18 12:43:42    382s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1816.7M, EPOCH TIME: 1766051022.523238
[12/18 12:43:42    382s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=1816.7M
[12/18 12:43:42    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=1816.7M
[12/18 12:43:42    382s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1816.70 MB )
[12/18 12:43:42    382s] (I)      ================== Layers ===================
[12/18 12:43:42    382s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:42    382s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:43:42    382s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:42    382s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:43:42    382s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:43:42    382s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:42    382s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:43:42    382s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:43:42    382s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:43:42    382s] (I)      Started Import and model ( Curr Mem: 1816.70 MB )
[12/18 12:43:42    382s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:43:42    382s] (I)      == Non-default Options ==
[12/18 12:43:42    382s] (I)      Maximum routing layer                              : 6
[12/18 12:43:42    382s] (I)      Number of threads                                  : 1
[12/18 12:43:42    382s] (I)      Method to set GCell size                           : row
[12/18 12:43:42    382s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:43:42    382s] (I)      Use row-based GCell size
[12/18 12:43:42    382s] (I)      Use row-based GCell align
[12/18 12:43:42    382s] (I)      layer 0 area = 56099
[12/18 12:43:42    382s] (I)      layer 1 area = 83000
[12/18 12:43:42    382s] (I)      layer 2 area = 67600
[12/18 12:43:42    382s] (I)      layer 3 area = 240000
[12/18 12:43:42    382s] (I)      layer 4 area = 240000
[12/18 12:43:42    382s] (I)      layer 5 area = 4000000
[12/18 12:43:42    382s] (I)      GCell unit size   : 2720
[12/18 12:43:42    382s] (I)      GCell multiplier  : 1
[12/18 12:43:42    382s] (I)      GCell row height  : 2720
[12/18 12:43:42    382s] (I)      Actual row height : 2720
[12/18 12:43:42    382s] (I)      GCell align ref   : 10120 10200
[12/18 12:43:42    382s] [NR-eGR] Track table information for default rule: 
[12/18 12:43:42    382s] [NR-eGR] li1 has single uniform track structure
[12/18 12:43:42    382s] [NR-eGR] met1 has single uniform track structure
[12/18 12:43:42    382s] [NR-eGR] met2 has single uniform track structure
[12/18 12:43:42    382s] [NR-eGR] met3 has single uniform track structure
[12/18 12:43:42    382s] [NR-eGR] met4 has single uniform track structure
[12/18 12:43:42    382s] [NR-eGR] met5 has single uniform track structure
[12/18 12:43:42    382s] (I)      ============== Default via ===============
[12/18 12:43:42    382s] (I)      +---+------------------+-----------------+
[12/18 12:43:42    382s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/18 12:43:42    382s] (I)      +---+------------------+-----------------+
[12/18 12:43:42    382s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[12/18 12:43:42    382s] (I)      | 2 |    8  M1M2_PR_M  |    6  M1M2_PR   |
[12/18 12:43:42    382s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/18 12:43:42    382s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/18 12:43:42    382s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/18 12:43:42    382s] (I)      +---+------------------+-----------------+
[12/18 12:43:42    382s] [NR-eGR] Read 0 PG shapes
[12/18 12:43:42    382s] [NR-eGR] Read 0 clock shapes
[12/18 12:43:42    382s] [NR-eGR] Read 0 other shapes
[12/18 12:43:42    382s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:43:42    382s] [NR-eGR] #Instance Blockages : 53240
[12/18 12:43:42    382s] [NR-eGR] #PG Blockages       : 0
[12/18 12:43:42    382s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:43:42    382s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:43:42    382s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:43:42    382s] [NR-eGR] #Other Blockages    : 0
[12/18 12:43:42    382s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:43:42    382s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[12/18 12:43:42    382s] [NR-eGR] Read 11291 nets ( ignored 51 )
[12/18 12:43:42    382s] (I)      early_global_route_priority property id does not exist.
[12/18 12:43:42    382s] (I)      Read Num Blocks=53240  Num Prerouted Wires=6381  Num CS=0
[12/18 12:43:42    382s] (I)      Layer 1 (H) : #blockages 53240 : #preroutes 3496
[12/18 12:43:42    382s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 2537
[12/18 12:43:42    382s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 347
[12/18 12:43:42    382s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1
[12/18 12:43:42    382s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:43:42    382s] (I)      Number of ignored nets                =     51
[12/18 12:43:42    382s] (I)      Number of connected nets              =      0
[12/18 12:43:42    382s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of clock nets                  =     51.  Ignored: No
[12/18 12:43:42    382s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:43:42    382s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:43:42    382s] (I)      Ndr track 0 does not exist
[12/18 12:43:42    382s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:43:42    382s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:43:42    382s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:43:42    382s] (I)      Site width          :   460  (dbu)
[12/18 12:43:42    382s] (I)      Row height          :  2720  (dbu)
[12/18 12:43:42    382s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:43:42    382s] (I)      GCell width         :  2720  (dbu)
[12/18 12:43:42    382s] (I)      GCell height        :  2720  (dbu)
[12/18 12:43:42    382s] (I)      Grid                :   224    71     6
[12/18 12:43:42    382s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:43:42    382s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:43:42    382s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:43:42    382s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:43:42    382s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:43:42    382s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:43:42    382s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:43:42    382s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:43:42    382s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:43:42    382s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:43:42    382s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:43:42    382s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:43:42    382s] (I)      --------------------------------------------------------
[12/18 12:43:42    382s] 
[12/18 12:43:42    382s] [NR-eGR] ============ Routing rule table ============
[12/18 12:43:42    382s] [NR-eGR] Rule id: 1  Nets: 11230
[12/18 12:43:42    382s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:43:42    382s] (I)                    Layer    2    3    4    5     6 
[12/18 12:43:42    382s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:43:42    382s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:43:42    382s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:43:42    382s] [NR-eGR] ========================================
[12/18 12:43:42    382s] [NR-eGR] 
[12/18 12:43:42    382s] (I)      =============== Blocked Tracks ===============
[12/18 12:43:42    382s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:42    382s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:43:42    382s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:42    382s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:43:42    382s] (I)      |     2 |  128128 |    43094 |        33.63% |
[12/18 12:43:42    382s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:43:42    382s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:43:42    382s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:43:42    382s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:43:42    382s] (I)      +-------+---------+----------+---------------+
[12/18 12:43:42    382s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1823.58 MB )
[12/18 12:43:42    382s] (I)      Reset routing kernel
[12/18 12:43:42    382s] (I)      Started Global Routing ( Curr Mem: 1823.58 MB )
[12/18 12:43:42    382s] (I)      totalPins=41385  totalGlobalPin=37786 (91.30%)
[12/18 12:43:42    382s] (I)      total 2D Cap : 325059 = (168433 H, 156626 V)
[12/18 12:43:42    382s] [NR-eGR] Layer group 1: route 11230 net(s) in layer range [2, 6]
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1a Route ============
[12/18 12:43:42    382s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:43:42    382s] (I)      Usage: 113616 = (67141 H, 46475 V) = (39.86% H, 29.67% V) = (1.826e+05um H, 1.264e+05um V)
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1b Route ============
[12/18 12:43:42    382s] (I)      Usage: 114485 = (67371 H, 47114 V) = (40.00% H, 30.08% V) = (1.832e+05um H, 1.282e+05um V)
[12/18 12:43:42    382s] (I)      Overflow of layer group 1: 30.71% H + 4.20% V. EstWL: 3.113992e+05um
[12/18 12:43:42    382s] (I)      Congestion metric : 30.71%H 4.20%V, 34.91%HV
[12/18 12:43:42    382s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1c Route ============
[12/18 12:43:42    382s] (I)      Level2 Grid: 45 x 15
[12/18 12:43:42    382s] (I)      Usage: 114718 = (67374 H, 47344 V) = (40.00% H, 30.23% V) = (1.833e+05um H, 1.288e+05um V)
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1d Route ============
[12/18 12:43:42    382s] (I)      Usage: 114719 = (67374 H, 47345 V) = (40.00% H, 30.23% V) = (1.833e+05um H, 1.288e+05um V)
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1e Route ============
[12/18 12:43:42    382s] (I)      Usage: 114719 = (67374 H, 47345 V) = (40.00% H, 30.23% V) = (1.833e+05um H, 1.288e+05um V)
[12/18 12:43:42    382s] [NR-eGR] Early Global Route overflow of layer group 1: 29.89% H + 4.23% V. EstWL: 3.120357e+05um
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] (I)      ============  Phase 1l Route ============
[12/18 12:43:42    382s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:43:42    382s] (I)      Layer  2:      85468     58446      6359           0      126664    ( 0.00%) 
[12/18 12:43:42    382s] (I)      Layer  3:      92680     48382      1464           0       92717    ( 0.00%) 
[12/18 12:43:42    382s] (I)      Layer  4:      70914     45216      5462           0       70600    ( 0.00%) 
[12/18 12:43:42    382s] (I)      Layer  5:      61740     12583       274           0       61811    ( 0.00%) 
[12/18 12:43:42    382s] (I)      Layer  6:      11819      1738        32        2983        8784    (25.35%) 
[12/18 12:43:42    382s] (I)      Total:        322621    166365     13591        2983      360573    ( 0.82%) 
[12/18 12:43:42    382s] (I)      
[12/18 12:43:42    382s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:43:42    382s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/18 12:43:42    382s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:43:42    382s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/18 12:43:42    382s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:43:42    382s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:43:42    382s] [NR-eGR]    met1 ( 2)      3470(21.91%)        77( 0.49%)         0( 0.00%)         0( 0.00%)   (22.40%) 
[12/18 12:43:42    382s] [NR-eGR]    met2 ( 3)       956( 6.10%)         6( 0.04%)         0( 0.00%)         0( 0.00%)   ( 6.13%) 
[12/18 12:43:42    382s] [NR-eGR]    met3 ( 4)      2866(18.10%)        97( 0.61%)         1( 0.01%)         1( 0.01%)   (18.73%) 
[12/18 12:43:42    382s] [NR-eGR]    met4 ( 5)       150( 0.96%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.97%) 
[12/18 12:43:42    382s] [NR-eGR]    met5 ( 6)        32( 0.27%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[12/18 12:43:42    382s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/18 12:43:42    382s] [NR-eGR]        Total      7474( 9.99%)       182( 0.24%)         1( 0.00%)         1( 0.00%)   (10.23%) 
[12/18 12:43:42    382s] [NR-eGR] 
[12/18 12:43:42    382s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] (I)      total 2D Cap : 325822 = (169196 H, 156626 V)
[12/18 12:43:42    382s] [NR-eGR] Overflow after Early Global Route 16.36% H + 1.46% V
[12/18 12:43:42    382s] (I)      ============= Track Assignment ============
[12/18 12:43:42    382s] (I)      Started Track Assignment (1T) ( Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:43:42    382s] (I)      Run Multi-thread track assignment
[12/18 12:43:42    382s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] (I)      Started Export ( Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] [NR-eGR]               Length (um)    Vias 
[12/18 12:43:42    382s] [NR-eGR] ----------------------------------
[12/18 12:43:42    382s] [NR-eGR]  li1   (1V)             8   43422 
[12/18 12:43:42    382s] [NR-eGR]  met1  (2H)        115346   65061 
[12/18 12:43:42    382s] [NR-eGR]  met2  (3V)        115052    8633 
[12/18 12:43:42    382s] [NR-eGR]  met3  (4H)         79435    3528 
[12/18 12:43:42    382s] [NR-eGR]  met4  (5V)         31864     416 
[12/18 12:43:42    382s] [NR-eGR]  met5  (6H)          4787       0 
[12/18 12:43:42    382s] [NR-eGR] ----------------------------------
[12/18 12:43:42    382s] [NR-eGR]        Total       346491  121060 
[12/18 12:43:42    382s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:42    382s] [NR-eGR] Total half perimeter of net bounding box: 329058um
[12/18 12:43:42    382s] [NR-eGR] Total length: 346491um, number of vias: 121060
[12/18 12:43:42    382s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:42    382s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/18 12:43:42    382s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:43:42    382s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1826.58 MB )
[12/18 12:43:42    382s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:43:42    382s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:43:42    382s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:43:42    382s] (I)       Early Global Route kernel                   100.00%  357.59 sec  357.91 sec  0.31 sec  0.31 sec 
[12/18 12:43:42    382s] (I)       +-Import and model                           13.04%  357.60 sec  357.64 sec  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)       | +-Create place DB                           6.28%  357.60 sec  357.62 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | +-Import place data                       6.25%  357.60 sec  357.62 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read instances and placement          1.89%  357.60 sec  357.60 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read nets                             4.31%  357.60 sec  357.62 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Create route DB                           5.74%  357.62 sec  357.63 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | +-Import route data (1T)                  5.67%  357.62 sec  357.63 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.57%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read routing blockages              0.00%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read instance blockages             1.33%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read PG blockages                   0.01%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read clock blockages                0.01%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read other blockages                0.01%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read halo blockages                 0.03%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Read boundary cut boxes             0.00%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read blackboxes                       0.00%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read prerouted                        0.44%  357.62 sec  357.62 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read unlegalized nets                 0.24%  357.62 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Read nets                             0.63%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Set up via pillars                    0.01%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Initialize 3D grid graph              0.02%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Model blockage capacity               1.43%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Initialize 3D capacity              1.32%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | +-Read aux data                             0.00%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | +-Others data preparation                   0.16%  357.63 sec  357.63 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | +-Create route kernel                       0.56%  357.63 sec  357.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Global Routing                             36.65%  357.64 sec  357.75 sec  0.11 sec  0.11 sec 
[12/18 12:43:42    382s] (I)       | +-Initialization                            0.49%  357.64 sec  357.64 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | +-Net group 1                              35.06%  357.64 sec  357.75 sec  0.11 sec  0.11 sec 
[12/18 12:43:42    382s] (I)       | | +-Generate topology                       2.68%  357.64 sec  357.65 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1a                                7.88%  357.65 sec  357.67 sec  0.02 sec  0.03 sec 
[12/18 12:43:42    382s] (I)       | | | +-Pattern routing (1T)                  6.34%  357.65 sec  357.67 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.75%  357.67 sec  357.67 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Add via demand to 2D                  0.66%  357.67 sec  357.67 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1b                                7.18%  357.67 sec  357.70 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | | +-Monotonic routing (1T)                7.08%  357.67 sec  357.70 sec  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1c                                1.67%  357.70 sec  357.70 sec  0.01 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Two level Routing                     1.65%  357.70 sec  357.70 sec  0.01 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Two Level Routing (Regular)         1.17%  357.70 sec  357.70 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | | +-Two Level Routing (Strong)          0.40%  357.70 sec  357.70 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1d                                1.37%  357.70 sec  357.71 sec  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | | | +-Detoured routing (1T)                 1.34%  357.70 sec  357.71 sec  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1e                                0.06%  357.71 sec  357.71 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | | +-Route legalization                    0.00%  357.71 sec  357.71 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       | | +-Phase 1l                               13.53%  357.71 sec  357.75 sec  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)       | | | +-Layer assignment (1T)                13.15%  357.71 sec  357.75 sec  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)       | +-Clean cong LA                             0.00%  357.75 sec  357.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Export 3D cong map                          0.62%  357.75 sec  357.75 sec  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Export 2D cong map                        0.09%  357.75 sec  357.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Extract Global 3D Wires                     0.52%  357.75 sec  357.75 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Track Assignment (1T)                      28.53%  357.76 sec  357.84 sec  0.09 sec  0.09 sec 
[12/18 12:43:42    382s] (I)       | +-Initialization                            0.12%  357.76 sec  357.76 sec  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Track Assignment Kernel                  27.98%  357.76 sec  357.84 sec  0.09 sec  0.08 sec 
[12/18 12:43:42    382s] (I)       | +-Free Memory                               0.01%  357.84 sec  357.84 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Export                                     19.42%  357.84 sec  357.90 sec  0.06 sec  0.06 sec 
[12/18 12:43:42    382s] (I)       | +-Export DB wires                          10.90%  357.84 sec  357.88 sec  0.03 sec  0.04 sec 
[12/18 12:43:42    382s] (I)       | | +-Export all nets                         8.35%  357.85 sec  357.87 sec  0.03 sec  0.02 sec 
[12/18 12:43:42    382s] (I)       | | +-Set wire vias                           1.95%  357.87 sec  357.88 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Report wirelength                         3.94%  357.88 sec  357.89 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Update net boxes                          4.47%  357.89 sec  357.90 sec  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)       | +-Update timing                             0.00%  357.90 sec  357.90 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)       +-Postprocess design                          0.01%  357.90 sec  357.90 sec  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)      ======================= Summary by functions ========================
[12/18 12:43:42    382s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:43:42    382s] (I)      ---------------------------------------------------------------------
[12/18 12:43:42    382s] (I)        0  Early Global Route kernel           100.00%  0.31 sec  0.31 sec 
[12/18 12:43:42    382s] (I)        1  Global Routing                       36.65%  0.11 sec  0.11 sec 
[12/18 12:43:42    382s] (I)        1  Track Assignment (1T)                28.53%  0.09 sec  0.09 sec 
[12/18 12:43:42    382s] (I)        1  Export                               19.42%  0.06 sec  0.06 sec 
[12/18 12:43:42    382s] (I)        1  Import and model                     13.04%  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)        1  Export 3D cong map                    0.62%  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        1  Extract Global 3D Wires               0.52%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Net group 1                          35.06%  0.11 sec  0.11 sec 
[12/18 12:43:42    382s] (I)        2  Track Assignment Kernel              27.98%  0.09 sec  0.08 sec 
[12/18 12:43:42    382s] (I)        2  Export DB wires                      10.90%  0.03 sec  0.04 sec 
[12/18 12:43:42    382s] (I)        2  Create place DB                       6.28%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        2  Create route DB                       5.74%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        2  Update net boxes                      4.47%  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        2  Report wirelength                     3.94%  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        2  Initialization                        0.61%  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        2  Create route kernel                   0.56%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1l                             13.53%  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)        3  Export all nets                       8.35%  0.03 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1a                              7.88%  0.02 sec  0.03 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1b                              7.18%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        3  Import place data                     6.25%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        3  Import route data (1T)                5.67%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        3  Generate topology                     2.68%  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        3  Set wire vias                         1.95%  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1c                              1.67%  0.01 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1d                              1.37%  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        3  Phase 1e                              0.06%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Layer assignment (1T)                13.15%  0.04 sec  0.04 sec 
[12/18 12:43:42    382s] (I)        4  Monotonic routing (1T)                7.08%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        4  Pattern routing (1T)                  6.34%  0.02 sec  0.02 sec 
[12/18 12:43:42    382s] (I)        4  Read nets                             4.94%  0.02 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        4  Read instances and placement          1.89%  0.01 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        4  Two level Routing                     1.65%  0.01 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Read blockages ( Layer 2-6 )          1.57%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Model blockage capacity               1.43%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Detoured routing (1T)                 1.34%  0.00 sec  0.01 sec 
[12/18 12:43:42    382s] (I)        4  Pattern Routing Avoiding Blockages    0.75%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Add via demand to 2D                  0.66%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Read prerouted                        0.44%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Read unlegalized nets                 0.24%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read instance blockages               1.33%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Initialize 3D capacity                1.32%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Two Level Routing (Regular)           1.17%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Two Level Routing (Strong)            0.40%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read PG blockages                     0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:43:42    382s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:42    382s]     Routing using NR in eGR->NR Step done.
[12/18 12:43:42    382s] Net route status summary:
[12/18 12:43:42    382s]   Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=51, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:42    382s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:42    382s] 
[12/18 12:43:42    382s] CCOPT: Done with clock implementation routing.
[12/18 12:43:42    382s] 
[12/18 12:43:42    382s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.0 real=0:00:09.0)
[12/18 12:43:42    382s]   Clock implementation routing done.
[12/18 12:43:42    382s]   Leaving CCOpt scope - extractRC...
[12/18 12:43:42    382s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/18 12:43:42    382s] Extraction called for design 'custom_riscv_core' of instances=11171 and nets=11474 using extraction engine 'preRoute' .
[12/18 12:43:42    382s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:43:42    382s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:43:42    382s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:43:42    382s] RC Extraction called in multi-corner(1) mode.
[12/18 12:43:42    382s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:43:42    382s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:43:42    382s] RCMode: PreRoute
[12/18 12:43:42    382s]       RC Corner Indexes            0   
[12/18 12:43:42    382s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:43:42    382s] Resistance Scaling Factor    : 1.00000 
[12/18 12:43:42    382s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:43:42    382s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:43:42    382s] Shrink Factor                : 1.00000
[12/18 12:43:42    382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:43:42    382s] 
[12/18 12:43:42    382s] Trim Metal Layers:
[12/18 12:43:42    382s] LayerId::1 widthSet size::1
[12/18 12:43:42    382s] LayerId::2 widthSet size::1
[12/18 12:43:42    382s] LayerId::3 widthSet size::1
[12/18 12:43:42    382s] LayerId::4 widthSet size::1
[12/18 12:43:42    382s] LayerId::5 widthSet size::1
[12/18 12:43:42    382s] LayerId::6 widthSet size::1
[12/18 12:43:42    382s] Updating RC grid for preRoute extraction ...
[12/18 12:43:42    382s] eee: pegSigSF::1.070000
[12/18 12:43:42    382s] Initializing multi-corner resistance tables ...
[12/18 12:43:42    382s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:43:42    382s] eee: l::2 avDens::0.329266 usedTrk::4240.939812 availTrk::12880.000000 sigTrk::4240.939812
[12/18 12:43:42    382s] eee: l::3 avDens::0.455722 usedTrk::4230.683380 availTrk::9283.478261 sigTrk::4230.683380
[12/18 12:43:42    382s] eee: l::4 avDens::0.422544 usedTrk::2920.404818 availTrk::6911.475410 sigTrk::2920.404818
[12/18 12:43:42    382s] eee: l::5 avDens::0.194232 usedTrk::1171.471324 availTrk::6031.304348 sigTrk::1171.471324
[12/18 12:43:42    382s] eee: l::6 avDens::0.215277 usedTrk::175.986030 availTrk::817.486339 sigTrk::175.986030
[12/18 12:43:42    382s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:42    382s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.432611 uaWl=1.000000 uaWlH=0.334475 aWlH=0.000000 lMod=0 pMax=0.881000 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.991500 siPrev=0 viaL=0.000000
[12/18 12:43:42    382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1826.578M)
[12/18 12:43:42    382s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/18 12:43:42    382s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:42    382s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:42    382s] End AAE Lib Interpolated Model. (MEM=1826.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:42    382s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:42    382s]   Clock DAG stats after routing clock trees:
[12/18 12:43:42    382s]     cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:42    382s]     sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:42    382s]     misc counts      : r=1, pp=0
[12/18 12:43:42    382s]     cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:42    382s]     cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:42    382s]     sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:42    382s]     wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:42    382s]     wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:42    382s]     hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:42    382s]   Clock DAG net violations after routing clock trees: none
[12/18 12:43:42    382s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/18 12:43:42    382s]     Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:42    382s]     Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:42    382s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/18 12:43:42    382s]      Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:42    382s]   Clock DAG hash after routing clock trees: 13915289334410495002 18307568644111358510
[12/18 12:43:42    382s]   CTS services accumulated run-time stats after routing clock trees:
[12/18 12:43:42    382s]     delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:42    382s]     legalizer: calls=4413, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:42    382s]     steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:42    382s]   Primary reporting skew groups after routing clock trees:
[12/18 12:43:42    382s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:42    382s]         min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:42    382s]         max path sink: instruction_reg[6]/CLK
[12/18 12:43:42    382s]   Skew group summary after routing clock trees:
[12/18 12:43:42    382s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:42    382s]   CCOpt::Phase::Routing done. (took cpu=0:00:09.2 real=0:00:09.2)
[12/18 12:43:42    382s]   CCOpt::Phase::PostConditioning...
[12/18 12:43:43    382s]   Leaving CCOpt scope - Initializing placement interface...
[12/18 12:43:43    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.3M, EPOCH TIME: 1766051023.002169
[12/18 12:43:43    382s] Processing tracks to init pin-track alignment.
[12/18 12:43:43    382s] z: 1, totalTracks: 1
[12/18 12:43:43    382s] z: 3, totalTracks: 1
[12/18 12:43:43    382s] z: 5, totalTracks: 1
[12/18 12:43:43    382s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:43    382s] All LLGs are deleted
[12/18 12:43:43    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:43    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:43    382s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1874.3M, EPOCH TIME: 1766051023.006116
[12/18 12:43:43    382s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1766051023.006261
[12/18 12:43:43    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1874.3M, EPOCH TIME: 1766051023.007926
[12/18 12:43:43    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:43    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:43    382s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1874.3M, EPOCH TIME: 1766051023.008207
[12/18 12:43:43    382s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:43    382s] Core basic site is unithd
[12/18 12:43:43    382s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1874.3M, EPOCH TIME: 1766051023.012428
[12/18 12:43:43    382s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:43:43    382s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:43:43    382s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1874.3M, EPOCH TIME: 1766051023.013006
[12/18 12:43:43    382s] Fast DP-INIT is on for default
[12/18 12:43:43    382s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:43:43    382s] Atter site array init, number of instance map data is 0.
[12/18 12:43:43    382s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1874.3M, EPOCH TIME: 1766051023.014591
[12/18 12:43:43    382s] 
[12/18 12:43:43    382s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:43    382s] OPERPROF:     Starting CMU at level 3, MEM:1874.3M, EPOCH TIME: 1766051023.017415
[12/18 12:43:43    382s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1874.3M, EPOCH TIME: 1766051023.018772
[12/18 12:43:43    382s] 
[12/18 12:43:43    382s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:43    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1874.3M, EPOCH TIME: 1766051023.019581
[12/18 12:43:43    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1874.3M, EPOCH TIME: 1766051023.019620
[12/18 12:43:43    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1874.3M, EPOCH TIME: 1766051023.019656
[12/18 12:43:43    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1874.3MB).
[12/18 12:43:43    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1874.3M, EPOCH TIME: 1766051023.020655
[12/18 12:43:43    382s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]   Removing CTS place status from clock tree and sinks.
[12/18 12:43:43    382s]   Removed CTS place status from 50 clock cells (out of 52 ) and 0 clock sinks (out of 0 ).
[12/18 12:43:43    382s]   Legalizer reserving space for clock trees
[12/18 12:43:43    382s]   PostConditioning...
[12/18 12:43:43    382s]     PostConditioning active optimizations:
[12/18 12:43:43    382s]      - DRV fixing with initial upsizing, sizing and buffering
[12/18 12:43:43    382s]      - Skew fixing with sizing
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Currently running CTS, using active skew data
[12/18 12:43:43    382s]     Reset bufferability constraints...
[12/18 12:43:43    382s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/18 12:43:43    382s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]     PostConditioning Upsizing To Fix DRVs...
[12/18 12:43:43    382s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:43    382s]       CCOpt-PostConditioning: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Statistics: Fix DRVs (initial upsizing):
[12/18 12:43:43    382s]       ========================================
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Cell changes by Net Type:
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       top                0            0           0            0                    0                0
[12/18 12:43:43    382s]       trunk              0            0           0            0                    0                0
[12/18 12:43:43    382s]       leaf               0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Total              0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/18 12:43:43    382s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:43    382s]         sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:43    382s]         misc counts      : r=1, pp=0
[12/18 12:43:43    382s]         cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:43    382s]         cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:43    382s]         sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:43    382s]         wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:43    382s]         wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:43    382s]         hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:43    382s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/18 12:43:43    382s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:43    382s]         Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:43    382s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/18 12:43:43    382s]          Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:43    382s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
[12/18 12:43:43    382s]             min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:43    382s]             max path sink: instruction_reg[6]/CLK
[12/18 12:43:43    382s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
[12/18 12:43:43    382s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:43    382s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]     Recomputing CTS skew targets...
[12/18 12:43:43    382s]     Resolving skew group constraints...
[12/18 12:43:43    382s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/18 12:43:43    382s]     Resolving skew group constraints done.
[12/18 12:43:43    382s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:43:43    382s]     PostConditioning Fixing DRVs...
[12/18 12:43:43    382s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:43    382s]       CCOpt-PostConditioning: considered: 51, tested: 51, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Statistics: Fix DRVs (cell sizing):
[12/18 12:43:43    382s]       ===================================
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Cell changes by Net Type:
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       top                0            0           0            0                    0                0
[12/18 12:43:43    382s]       trunk              0            0           0            0                    0                0
[12/18 12:43:43    382s]       leaf               0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Total              0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/18 12:43:43    382s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:43    382s]         sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:43    382s]         misc counts      : r=1, pp=0
[12/18 12:43:43    382s]         cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:43    382s]         cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:43    382s]         sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:43    382s]         wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:43    382s]         wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:43    382s]         hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:43    382s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/18 12:43:43    382s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:43    382s]         Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:43    382s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/18 12:43:43    382s]          Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:43    382s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
[12/18 12:43:43    382s]             min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:43    382s]             max path sink: instruction_reg[6]/CLK
[12/18 12:43:43    382s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505], skew [0.083 vs 0.148]
[12/18 12:43:43    382s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:43    382s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]     Buffering to fix DRVs...
[12/18 12:43:43    382s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/18 12:43:43    382s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/18 12:43:43    382s]     Inserted 0 buffers and inverters.
[12/18 12:43:43    382s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/18 12:43:43    382s]     CCOpt-PostConditioning: nets considered: 51, nets tested: 51, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/18 12:43:43    382s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/18 12:43:43    382s]       cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:43    382s]       sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:43    382s]       misc counts      : r=1, pp=0
[12/18 12:43:43    382s]       cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:43    382s]       cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:43    382s]       sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:43    382s]       wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:43    382s]       wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:43    382s]       hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:43    382s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/18 12:43:43    382s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/18 12:43:43    382s]       Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:43    382s]       Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:43    382s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/18 12:43:43    382s]        Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:43    382s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/18 12:43:43    382s]       delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]       legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]       steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/18 12:43:43    382s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    382s]           min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:43    382s]           max path sink: instruction_reg[6]/CLK
[12/18 12:43:43    382s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/18 12:43:43    382s]       skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    382s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Slew Diagnostics: After DRV fixing
[12/18 12:43:43    382s]     ==================================
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Global Causes:
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     -----
[12/18 12:43:43    382s]     Cause
[12/18 12:43:43    382s]     -----
[12/18 12:43:43    382s]       (empty table)
[12/18 12:43:43    382s]     -----
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Top 5 overslews:
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     ---------------------------------
[12/18 12:43:43    382s]     Overslew    Causes    Driving Pin
[12/18 12:43:43    382s]     ---------------------------------
[12/18 12:43:43    382s]       (empty table)
[12/18 12:43:43    382s]     ---------------------------------
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]     Cause    Occurences
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]       (empty table)
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]     Cause    Occurences
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]       (empty table)
[12/18 12:43:43    382s]     -------------------
[12/18 12:43:43    382s]     
[12/18 12:43:43    382s]     PostConditioning Fixing Skew by cell sizing...
[12/18 12:43:43    382s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Path optimization required 0 stage delay updates 
[12/18 12:43:43    382s]       Resized 0 clock insts to decrease delay.
[12/18 12:43:43    382s]       Fixing short paths with downsize only
[12/18 12:43:43    382s]       Path optimization required 0 stage delay updates 
[12/18 12:43:43    382s]       Resized 0 clock insts to increase delay.
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Statistics: Fix Skew (cell sizing):
[12/18 12:43:43    382s]       ===================================
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Cell changes by Net Type:
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       top                0            0           0            0                    0                0
[12/18 12:43:43    382s]       trunk              0            0           0            0                    0                0
[12/18 12:43:43    382s]       leaf               0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       Total              0            0           0            0                    0                0
[12/18 12:43:43    382s]       -------------------------------------------------------------------------------------------------
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/18 12:43:43    382s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/18 12:43:43    382s]       
[12/18 12:43:43    382s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:43    382s]         sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:43    382s]         misc counts      : r=1, pp=0
[12/18 12:43:43    382s]         cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:43    382s]         cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:43    382s]         sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:43    382s]         wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:43    382s]         wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:43    382s]         hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:43    382s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/18 12:43:43    382s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:43    382s]         Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:43    382s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/18 12:43:43    382s]          Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:43    382s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         delay calculator: calls=9444, total_wall_time=1.124s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]         legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]         steiner router: calls=6582, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    382s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    382s]             min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:43    382s]             max path sink: instruction_reg[6]/CLK
[12/18 12:43:43    382s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/18 12:43:43    382s]         skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    382s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/18 12:43:43    382s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]     Reconnecting optimized routes...
[12/18 12:43:43    382s]     Reset timing graph...
[12/18 12:43:43    382s] Ignoring AAE DB Resetting ...
[12/18 12:43:43    382s]     Reset timing graph done.
[12/18 12:43:43    382s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/18 12:43:43    382s]     Set dirty flag on 0 instances, 0 nets
[12/18 12:43:43    382s]   PostConditioning done.
[12/18 12:43:43    382s] Net route status summary:
[12/18 12:43:43    382s]   Clock:        51 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=51, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:43    382s]   Non-clock: 11423 (unrouted=193, trialRouted=11230, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=87, (crossesIlmBoundary AND tooFewTerms=0)])
[12/18 12:43:43    382s]   Update timing and DAG stats after post-conditioning...
[12/18 12:43:43    382s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:43:43    382s] End AAE Lib Interpolated Model. (MEM=1864.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:43    382s]   Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    382s]   Clock DAG stats after post-conditioning:
[12/18 12:43:43    382s]     cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:43    382s]     sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:43    382s]     misc counts      : r=1, pp=0
[12/18 12:43:43    382s]     cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:43    382s]     cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:43    382s]     sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:43    382s]     wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:43    382s]     wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:43    382s]     hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:43    382s]   Clock DAG net violations after post-conditioning: none
[12/18 12:43:43    382s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/18 12:43:43    382s]     Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:43    382s]     Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:43    382s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/18 12:43:43    382s]      Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:43    382s]   Clock DAG hash after post-conditioning: 13915289334410495002 18307568644111358510
[12/18 12:43:43    382s]   CTS services accumulated run-time stats after post-conditioning:
[12/18 12:43:43    382s]     delay calculator: calls=9495, total_wall_time=1.132s, mean_wall_time=0.119ms
[12/18 12:43:43    382s]     legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    382s]     steiner router: calls=6583, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    383s]   Primary reporting skew groups after post-conditioning:
[12/18 12:43:43    383s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    383s]         min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:43    383s]         max path sink: instruction_reg[6]/CLK
[12/18 12:43:43    383s]   Skew group summary after post-conditioning:
[12/18 12:43:43    383s]     skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:43    383s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/18 12:43:43    383s]   Setting CTS place status to fixed for clock tree and sinks.
[12/18 12:43:43    383s]   numClockCells = 52, numClockCellsFixed = 52, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/18 12:43:43    383s]   Post-balance tidy up or trial balance steps...
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG stats at end of CTS:
[12/18 12:43:43    383s]   ==============================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   ----------------------------------------------------------
[12/18 12:43:43    383s]   Cell type                 Count    Area        Capacitance
[12/18 12:43:43    383s]   ----------------------------------------------------------
[12/18 12:43:43    383s]   Buffers                     0         0.000       0.000
[12/18 12:43:43    383s]   Inverters                  50      1396.339       1.875
[12/18 12:43:43    383s]   Integrated Clock Gates      0         0.000       0.000
[12/18 12:43:43    383s]   Discrete Clock Gates        0         0.000       0.000
[12/18 12:43:43    383s]   Clock Logic                 0         0.000       0.000
[12/18 12:43:43    383s]   All                        50      1396.339       1.875
[12/18 12:43:43    383s]   ----------------------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG sink counts at end of CTS:
[12/18 12:43:43    383s]   ====================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   -------------------------
[12/18 12:43:43    383s]   Sink type           Count
[12/18 12:43:43    383s]   -------------------------
[12/18 12:43:43    383s]   Regular             2161
[12/18 12:43:43    383s]   Enable Latch           0
[12/18 12:43:43    383s]   Load Capacitance       0
[12/18 12:43:43    383s]   Antenna Diode          0
[12/18 12:43:43    383s]   Node Sink              0
[12/18 12:43:43    383s]   Total               2161
[12/18 12:43:43    383s]   -------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG wire lengths at end of CTS:
[12/18 12:43:43    383s]   =====================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   --------------------
[12/18 12:43:43    383s]   Type     Wire Length
[12/18 12:43:43    383s]   --------------------
[12/18 12:43:43    383s]   Top           0.000
[12/18 12:43:43    383s]   Trunk      1297.458
[12/18 12:43:43    383s]   Leaf      13819.460
[12/18 12:43:43    383s]   Total     15116.918
[12/18 12:43:43    383s]   --------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG hp wire lengths at end of CTS:
[12/18 12:43:43    383s]   ========================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   -----------------------
[12/18 12:43:43    383s]   Type     hp Wire Length
[12/18 12:43:43    383s]   -----------------------
[12/18 12:43:43    383s]   Top            0.000
[12/18 12:43:43    383s]   Trunk       1204.980
[12/18 12:43:43    383s]   Leaf        4160.690
[12/18 12:43:43    383s]   Total       5365.670
[12/18 12:43:43    383s]   -----------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG capacitances at end of CTS:
[12/18 12:43:43    383s]   =====================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   --------------------------------
[12/18 12:43:43    383s]   Type     Gate     Wire     Total
[12/18 12:43:43    383s]   --------------------------------
[12/18 12:43:43    383s]   Top      0.000    0.000    0.000
[12/18 12:43:43    383s]   Trunk    1.875    0.188    2.063
[12/18 12:43:43    383s]   Leaf     4.055    1.846    5.901
[12/18 12:43:43    383s]   Total    5.930    2.035    7.964
[12/18 12:43:43    383s]   --------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG sink capacitances at end of CTS:
[12/18 12:43:43    383s]   ==========================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   -----------------------------------------------
[12/18 12:43:43    383s]   Total    Average    Std. Dev.    Min      Max
[12/18 12:43:43    383s]   -----------------------------------------------
[12/18 12:43:43    383s]   4.055     0.002       0.000      0.002    0.002
[12/18 12:43:43    383s]   -----------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG net violations at end of CTS:
[12/18 12:43:43    383s]   =======================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   None
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/18 12:43:43    383s]   ====================================================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[12/18 12:43:43    383s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   Trunk       0.133      17       0.099       0.028      0.004    0.124    {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}          -
[12/18 12:43:43    383s]   Leaf        0.133      34       0.124       0.004      0.115    0.131    {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}         -
[12/18 12:43:43    383s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG library cell distribution at end of CTS:
[12/18 12:43:43    383s]   ==================================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   -------------------------------------------------------------
[12/18 12:43:43    383s]   Name                          Type        Inst     Inst Area 
[12/18 12:43:43    383s]                                             Count    (um^2)
[12/18 12:43:43    383s]   -------------------------------------------------------------
[12/18 12:43:43    383s]   sky130_fd_sc_hd__clkinv_16    inverter     44       1321.267
[12/18 12:43:43    383s]   sky130_fd_sc_hd__clkinv_8     inverter      3         48.797
[12/18 12:43:43    383s]   sky130_fd_sc_hd__clkinv_4     inverter      3         26.275
[12/18 12:43:43    383s]   -------------------------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Clock DAG hash at end of CTS: 13915289334410495002 18307568644111358510
[12/18 12:43:43    383s]   CTS services accumulated run-time stats at end of CTS:
[12/18 12:43:43    383s]     delay calculator: calls=9495, total_wall_time=1.132s, mean_wall_time=0.119ms
[12/18 12:43:43    383s]     legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:43    383s]     steiner router: calls=6583, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Primary reporting skew groups summary at end of CTS:
[12/18 12:43:43    383s]   ====================================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   Half-corner                Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   SINGLE_CORNER:both.late    sys_clk/FUNC_MODE    0.422     0.505     0.083       0.148         0.019           0.008           0.460        0.018     100% {0.422, 0.505}
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Skew group summary at end of CTS:
[12/18 12:43:43    383s]   =================================
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   Half-corner                Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   SINGLE_CORNER:both.late    sys_clk/FUNC_MODE    0.422     0.505     0.083       0.148         0.019           0.008           0.460        0.018     100% {0.422, 0.505}
[12/18 12:43:43    383s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Found a total of 0 clock tree pins with a slew violation.
[12/18 12:43:43    383s]   
[12/18 12:43:43    383s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:43    383s] Synthesizing clock trees done.
[12/18 12:43:43    383s] Tidy Up And Update Timing...
[12/18 12:43:43    383s] External - Set all clocks to propagated mode...
[12/18 12:43:43    383s] Innovus updating I/O latencies
[12/18 12:43:43    383s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:43:43    383s] #################################################################################
[12/18 12:43:43    383s] # Design Stage: PreRoute
[12/18 12:43:43    383s] # Design Name: custom_riscv_core
[12/18 12:43:43    383s] # Design Mode: 90nm
[12/18 12:43:43    383s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:43:43    383s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:43:43    383s] # Signoff Settings: SI Off 
[12/18 12:43:43    383s] #################################################################################
[12/18 12:43:43    383s] Calculate delays in Single mode...
[12/18 12:43:43    383s] Topological Sorting (REAL = 0:00:00.0, MEM = 1874.0M, InitMEM = 1874.0M)
[12/18 12:43:43    383s] Start delay calculation (fullDC) (1 T). (MEM=1874.03)
[12/18 12:43:43    383s] End AAE Lib Interpolated Model. (MEM=1885.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:44    383s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:43:44    383s] Total number of fetched objects 11387
[12/18 12:43:44    383s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:43:44    383s] End delay calculation. (MEM=1909.97 CPU=0:00:00.1 REAL=0:00:00.0)
[12/18 12:43:44    383s] End delay calculation (fullDC). (MEM=1909.97 CPU=0:00:00.3 REAL=0:00:01.0)
[12/18 12:43:44    383s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1910.0M) ***
[12/18 12:43:44    383s] Setting all clocks to propagated mode.
[12/18 12:43:44    383s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/18 12:43:44    383s] Clock DAG stats after update timingGraph:
[12/18 12:43:44    383s]   cell counts      : b=0, i=50, icg=0, dcg=0, l=0, total=50
[12/18 12:43:44    383s]   sink counts      : regular=2161, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2161
[12/18 12:43:44    383s]   misc counts      : r=1, pp=0
[12/18 12:43:44    383s]   cell areas       : b=0.000um^2, i=1396.339um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1396.339um^2
[12/18 12:43:44    383s]   cell capacitance : b=0.000pF, i=1.875pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.875pF
[12/18 12:43:44    383s]   sink capacitance : total=4.055pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[12/18 12:43:44    383s]   wire capacitance : top=0.000pF, trunk=0.188pF, leaf=1.846pF, total=2.035pF
[12/18 12:43:44    383s]   wire lengths     : top=0.000um, trunk=1297.458um, leaf=13819.460um, total=15116.918um
[12/18 12:43:44    383s]   hp wire lengths  : top=0.000um, trunk=1204.980um, leaf=4160.690um, total=5365.670um
[12/18 12:43:44    383s] Clock DAG net violations after update timingGraph: none
[12/18 12:43:44    383s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/18 12:43:44    383s]   Trunk : target=0.133ns count=17 avg=0.099ns sd=0.028ns min=0.004ns max=0.124ns {2 <= 0.080ns, 8 <= 0.106ns, 4 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
[12/18 12:43:44    383s]   Leaf  : target=0.133ns count=34 avg=0.124ns sd=0.004ns min=0.115ns max=0.131ns {0 <= 0.080ns, 0 <= 0.106ns, 5 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}
[12/18 12:43:44    383s] Clock DAG library cell distribution after update timingGraph {count}:
[12/18 12:43:44    383s]    Invs: sky130_fd_sc_hd__clkinv_16: 44 sky130_fd_sc_hd__clkinv_8: 3 sky130_fd_sc_hd__clkinv_4: 3 
[12/18 12:43:44    383s] Clock DAG hash after update timingGraph: 13915289334410495002 18307568644111358510
[12/18 12:43:44    383s] CTS services accumulated run-time stats after update timingGraph:
[12/18 12:43:44    383s]   delay calculator: calls=9495, total_wall_time=1.132s, mean_wall_time=0.119ms
[12/18 12:43:44    383s]   legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:43:44    383s]   steiner router: calls=6583, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:43:44    383s] Primary reporting skew groups after update timingGraph:
[12/18 12:43:44    383s]   skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:44    383s]       min path sink: csr_inst_mcycle_reg[32]/CLK
[12/18 12:43:44    383s]       max path sink: instruction_reg[6]/CLK
[12/18 12:43:44    383s] Skew group summary after update timingGraph:
[12/18 12:43:44    383s]   skew_group sys_clk/FUNC_MODE: insertion delay [min=0.422, max=0.505, avg=0.460, sd=0.018], skew [0.083 vs 0.148], 100% {0.422, 0.505} (wid=0.024 ws=0.019) (gid=0.498 gs=0.088)
[12/18 12:43:44    383s] Logging CTS constraint violations...
[12/18 12:43:44    383s]   No violations found.
[12/18 12:43:44    383s] Logging CTS constraint violations done.
[12/18 12:43:44    383s] Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/18 12:43:44    383s] Runtime done. (took cpu=0:00:24.3 real=0:00:24.3)
[12/18 12:43:44    383s] Runtime Report Coverage % = 98.4
[12/18 12:43:44    383s] Runtime Summary
[12/18 12:43:44    383s] ===============
[12/18 12:43:44    383s] Clock Runtime:  (34%) Core CTS           8.14 (Init 0.49, Construction 2.64, Implementation 3.97, eGRPC 0.31, PostConditioning 0.32, Other 0.40)
[12/18 12:43:44    383s] Clock Runtime:  (38%) CTS services       9.26 (RefinePlace 0.17, EarlyGlobalClock 0.42, NanoRoute 8.47, ExtractRC 0.19, TimingAnalysis 0.00)
[12/18 12:43:44    383s] Clock Runtime:  (27%) Other CTS          6.47 (Init 0.46, CongRepair/EGR-DP 5.12, TimingUpdate 0.89, Other 0.00)
[12/18 12:43:44    383s] Clock Runtime: (100%) Total             23.86
[12/18 12:43:44    383s] 
[12/18 12:43:44    383s] 
[12/18 12:43:44    383s] Runtime Summary:
[12/18 12:43:44    383s] ================
[12/18 12:43:44    383s] 
[12/18 12:43:44    383s] -----------------------------------------------------------------------------------------------------------------------
[12/18 12:43:44    383s] wall   % time  children  called  name
[12/18 12:43:44    383s] -----------------------------------------------------------------------------------------------------------------------
[12/18 12:43:44    383s] 24.26  100.00   24.26      0       
[12/18 12:43:44    383s] 24.26  100.00   23.86      1     Runtime
[12/18 12:43:44    383s]  0.12    0.49    0.12      1     CCOpt::Phase::Initialization
[12/18 12:43:44    383s]  0.12    0.49    0.12      1       Check Prerequisites
[12/18 12:43:44    383s]  0.12    0.48    0.00      1         Leaving CCOpt scope - CheckPlace
[12/18 12:43:44    383s]  0.80    3.29    0.79      1     CCOpt::Phase::PreparingToBalance
[12/18 12:43:44    383s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/18 12:43:44    383s]  0.35    1.42    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/18 12:43:44    383s]  0.06    0.26    0.05      1       Legalization setup
[12/18 12:43:44    383s]  0.03    0.13    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/18 12:43:44    383s]  0.02    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/18 12:43:44    383s]  0.38    1.57    0.00      1       Validating CTS configuration
[12/18 12:43:44    383s]  0.00    0.00    0.00      1         Checking module port directions
[12/18 12:43:44    383s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/18 12:43:44    383s]  0.04    0.16    0.03      1     Preparing To Balance
[12/18 12:43:44    383s]  0.02    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/18 12:43:44    383s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/18 12:43:44    383s]  7.83   32.28    7.83      1     CCOpt::Phase::Construction
[12/18 12:43:44    383s]  6.42   26.46    6.41      1       Stage::Clustering
[12/18 12:43:44    383s]  1.20    4.97    1.13      1         Clustering
[12/18 12:43:44    383s]  0.01    0.04    0.00      1           Initialize for clustering
[12/18 12:43:44    383s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/18 12:43:44    383s]  0.88    3.64    0.04      1           Bottom-up phase
[12/18 12:43:44    383s]  0.04    0.18    0.00      1             Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.24    0.98    0.16      1           Legalizing clock trees
[12/18 12:43:44    383s]  0.08    0.32    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/18 12:43:44    383s]  0.02    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/18 12:43:44    383s]  0.02    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/18 12:43:44    383s]  0.05    0.20    0.00      1             Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  5.21   21.47    5.16      1         CongRepair After Initial Clustering
[12/18 12:43:44    383s]  5.05   20.80    4.97      1           Leaving CCOpt scope - Early Global Route
[12/18 12:43:44    383s]  0.17    0.70    0.00      1             Early Global Route - eGR only step
[12/18 12:43:44    383s]  4.80   19.77    0.00      1             Congestion Repair
[12/18 12:43:44    383s]  0.06    0.27    0.00      1           Leaving CCOpt scope - extractRC
[12/18 12:43:44    383s]  0.05    0.20    0.00      1           Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.06    0.23    0.05      1       Stage::DRV Fixing
[12/18 12:43:44    383s]  0.02    0.10    0.00      1         Fixing clock tree slew time and max cap violations
[12/18 12:43:44    383s]  0.03    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/18 12:43:44    383s]  1.36    5.60    1.35      1       Stage::Insertion Delay Reduction
[12/18 12:43:44    383s]  0.02    0.06    0.00      1         Removing unnecessary root buffering
[12/18 12:43:44    383s]  0.02    0.06    0.00      1         Removing unconstrained drivers
[12/18 12:43:44    383s]  0.05    0.21    0.00      1         Reducing insertion delay 1
[12/18 12:43:44    383s]  0.91    3.76    0.00      1         Removing longest path buffering
[12/18 12:43:44    383s]  0.36    1.49    0.00      1         Reducing insertion delay 2
[12/18 12:43:44    383s]  4.02   16.57    4.02      1     CCOpt::Phase::Implementation
[12/18 12:43:44    383s]  0.46    1.91    0.46      1       Stage::Reducing Power
[12/18 12:43:44    383s]  0.03    0.14    0.00      1         Improving clock tree routing
[12/18 12:43:44    383s]  0.40    1.65    0.01      1         Reducing clock tree power 1
[12/18 12:43:44    383s]  0.01    0.02    0.00      3           Legalizing clock trees
[12/18 12:43:44    383s]  0.03    0.11    0.00      1         Reducing clock tree power 2
[12/18 12:43:44    383s]  0.47    1.95    0.45      1       Stage::Balancing
[12/18 12:43:44    383s]  0.29    1.19    0.27      1         Approximately balancing fragments step
[12/18 12:43:44    383s]  0.08    0.33    0.00      1           Resolve constraints - Approximately balancing fragments
[12/18 12:43:44    383s]  0.03    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/18 12:43:44    383s]  0.02    0.10    0.00      1           Moving gates to improve sub-tree skew
[12/18 12:43:44    383s]  0.11    0.46    0.00      1           Approximately balancing fragments bottom up
[12/18 12:43:44    383s]  0.02    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[12/18 12:43:44    383s]  0.03    0.14    0.00      1         Improving fragments clock skew
[12/18 12:43:44    383s]  0.08    0.33    0.06      1         Approximately balancing step
[12/18 12:43:44    383s]  0.04    0.18    0.00      1           Resolve constraints - Approximately balancing
[12/18 12:43:44    383s]  0.02    0.09    0.00      1           Approximately balancing, wire and cell delays
[12/18 12:43:44    383s]  0.02    0.07    0.00      1         Fixing clock tree overload
[12/18 12:43:44    383s]  0.03    0.11    0.00      1         Approximately balancing paths
[12/18 12:43:44    383s]  3.01   12.39    2.98      1       Stage::Polishing
[12/18 12:43:44    383s]  0.05    0.19    0.00      1         Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.02    0.07    0.00      1         Merging balancing drivers for power
[12/18 12:43:44    383s]  0.03    0.12    0.00      1         Improving clock skew
[12/18 12:43:44    383s]  1.97    8.12    1.90      1         Moving gates to reduce wire capacitance
[12/18 12:43:44    383s]  0.04    0.18    0.00      2           Artificially removing short and long paths
[12/18 12:43:44    383s]  0.25    1.04    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/18 12:43:44    383s]  0.01    0.03    0.00      1             Legalizing clock trees
[12/18 12:43:44    383s]  0.76    3.12    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/18 12:43:44    383s]  0.00    0.01    0.00      1             Legalizing clock trees
[12/18 12:43:44    383s]  0.23    0.95    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/18 12:43:44    383s]  0.01    0.04    0.00      1             Legalizing clock trees
[12/18 12:43:44    383s]  0.62    2.54    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/18 12:43:44    383s]  0.00    0.01    0.00      1             Legalizing clock trees
[12/18 12:43:44    383s]  0.15    0.63    0.01      1         Reducing clock tree power 3
[12/18 12:43:44    383s]  0.01    0.05    0.00      1           Artificially removing short and long paths
[12/18 12:43:44    383s]  0.00    0.01    0.00      1           Legalizing clock trees
[12/18 12:43:44    383s]  0.03    0.11    0.00      1         Improving insertion delay
[12/18 12:43:44    383s]  0.73    3.02    0.64      1         Wire Opt OverFix
[12/18 12:43:44    383s]  0.60    2.45    0.56      1           Wire Reduction extra effort
[12/18 12:43:44    383s]  0.01    0.05    0.00      1             Artificially removing short and long paths
[12/18 12:43:44    383s]  0.01    0.06    0.00      1             Global shorten wires A0
[12/18 12:43:44    383s]  0.34    1.41    0.00      2             Move For Wirelength - core
[12/18 12:43:44    383s]  0.01    0.04    0.00      1             Global shorten wires A1
[12/18 12:43:44    383s]  0.12    0.49    0.00      1             Global shorten wires B
[12/18 12:43:44    383s]  0.06    0.27    0.00      1             Move For Wirelength - branch
[12/18 12:43:44    383s]  0.05    0.20    0.05      1           Optimizing orientation
[12/18 12:43:44    383s]  0.05    0.20    0.00      1             FlipOpt
[12/18 12:43:44    383s]  0.07    0.30    0.06      1       Stage::Updating netlist
[12/18 12:43:44    383s]  0.02    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/18 12:43:44    383s]  0.05    0.19    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/18 12:43:44    383s]  0.59    2.45    0.51      1     CCOpt::Phase::eGRPC
[12/18 12:43:44    383s]  0.21    0.86    0.17      1       Leaving CCOpt scope - Routing Tools
[12/18 12:43:44    383s]  0.17    0.71    0.00      1         Early Global Route - eGR only step
[12/18 12:43:44    383s]  0.06    0.27    0.00      1       Leaving CCOpt scope - extractRC
[12/18 12:43:44    383s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/18 12:43:44    383s]  0.04    0.18    0.04      1       Reset bufferability constraints
[12/18 12:43:44    383s]  0.04    0.18    0.00      1         Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.02    0.10    0.01      1       eGRPC Moving buffers
[12/18 12:43:44    383s]  0.01    0.03    0.00      1         Violation analysis
[12/18 12:43:44    383s]  0.06    0.23    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/18 12:43:44    383s]  0.01    0.03    0.00      1         Artificially removing long paths
[12/18 12:43:44    383s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[12/18 12:43:44    383s]  0.02    0.09    0.00      1       eGRPC Fixing DRVs
[12/18 12:43:44    383s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[12/18 12:43:44    383s]  0.01    0.03    0.00      1       Violation analysis
[12/18 12:43:44    383s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/18 12:43:44    383s]  0.05    0.19    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/18 12:43:44    383s]  9.19   37.90    9.14      1     CCOpt::Phase::Routing
[12/18 12:43:44    383s]  9.03   37.24    8.96      1       Leaving CCOpt scope - Routing Tools
[12/18 12:43:44    383s]  0.17    0.70    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/18 12:43:44    383s]  8.47   34.91    0.00      1         NanoRoute
[12/18 12:43:44    383s]  0.32    1.33    0.00      1         Route Remaining Unrouted Nets
[12/18 12:43:44    383s]  0.06    0.27    0.00      1       Leaving CCOpt scope - extractRC
[12/18 12:43:44    383s]  0.05    0.19    0.00      1       Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.32    1.32    0.27      1     CCOpt::Phase::PostConditioning
[12/18 12:43:44    383s]  0.02    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/18 12:43:44    383s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/18 12:43:44    383s]  0.03    0.10    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/18 12:43:44    383s]  0.09    0.39    0.00      1       Recomputing CTS skew targets
[12/18 12:43:44    383s]  0.02    0.08    0.00      1       PostConditioning Fixing DRVs
[12/18 12:43:44    383s]  0.03    0.11    0.00      1       Buffering to fix DRVs
[12/18 12:43:44    383s]  0.03    0.13    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/18 12:43:44    383s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[12/18 12:43:44    383s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/18 12:43:44    383s]  0.05    0.19    0.00      1       Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late
[12/18 12:43:44    383s]  0.03    0.14    0.00      1     Post-balance tidy up or trial balance steps
[12/18 12:43:44    383s]  0.92    3.78    0.89      1     Tidy Up And Update Timing
[12/18 12:43:44    383s]  0.89    3.65    0.00      1       External - Set all clocks to propagated mode
[12/18 12:43:44    383s] -----------------------------------------------------------------------------------------------------------------------
[12/18 12:43:44    383s] 
[12/18 12:43:44    383s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:43:44    383s] Leaving CCOpt scope - Cleaning up placement interface...
[12/18 12:43:44    383s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1890.9M, EPOCH TIME: 1766051024.279903
[12/18 12:43:44    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2161).
[12/18 12:43:44    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    383s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:1800.9M, EPOCH TIME: 1766051024.297116
[12/18 12:43:44    383s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:43:44    384s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:23.8/0:00:23.8 (1.0), totSession cpu/real = 0:06:24.0/0:06:24.9 (1.0), mem = 1800.9M
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s] =============================================================================================
[12/18 12:43:44    384s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[12/18 12:43:44    384s] =============================================================================================
[12/18 12:43:44    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:44    384s] ---------------------------------------------------------------------------------------------
[12/18 12:43:44    384s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:44    384s] [ IncrReplace            ]      1   0:00:04.8  (  20.1 % )     0:00:04.8 /  0:00:04.8    1.0
[12/18 12:43:44    384s] [ EarlyGlobalRoute       ]      5   0:00:01.1  (   4.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:43:44    384s] [ DetailRoute            ]      1   0:00:07.0  (  29.3 % )     0:00:07.0 /  0:00:07.0    1.0
[12/18 12:43:44    384s] [ ExtractRC              ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:43:44    384s] [ FullDelayCalc          ]      1   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:43:44    384s] [ MISC                   ]          0:00:10.2  (  43.1 % )     0:00:10.2 /  0:00:10.2    1.0
[12/18 12:43:44    384s] ---------------------------------------------------------------------------------------------
[12/18 12:43:44    384s]  CTS #1 TOTAL                       0:00:23.8  ( 100.0 % )     0:00:23.8 /  0:00:23.8    1.0
[12/18 12:43:44    384s] ---------------------------------------------------------------------------------------------
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s] Synthesizing clock trees with CCOpt done.
[12/18 12:43:44    384s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/18 12:43:44    384s] Type 'man IMPSP-9025' for more detail.
[12/18 12:43:44    384s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1541.9M, totSessionCpu=0:06:24 **
[12/18 12:43:44    384s] **WARN: (IMPOPT-576):	204 nets have unplaced terms. 
[12/18 12:43:44    384s] GigaOpt running with 1 threads.
[12/18 12:43:44    384s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:24.0/0:06:24.9 (1.0), mem = 1798.9M
[12/18 12:43:44    384s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/18 12:43:44    384s] Need call spDPlaceInit before registerPrioInstLoc.
[12/18 12:43:44    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.9M, EPOCH TIME: 1766051024.317129
[12/18 12:43:44    384s] Processing tracks to init pin-track alignment.
[12/18 12:43:44    384s] z: 1, totalTracks: 1
[12/18 12:43:44    384s] z: 3, totalTracks: 1
[12/18 12:43:44    384s] z: 5, totalTracks: 1
[12/18 12:43:44    384s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:44    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.9M, EPOCH TIME: 1766051024.322889
[12/18 12:43:44    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:44    384s] OPERPROF:     Starting CMU at level 3, MEM:1798.9M, EPOCH TIME: 1766051024.329122
[12/18 12:43:44    384s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1798.9M, EPOCH TIME: 1766051024.329813
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:43:44    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1798.9M, EPOCH TIME: 1766051024.330637
[12/18 12:43:44    384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.9M, EPOCH TIME: 1766051024.330674
[12/18 12:43:44    384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.9M, EPOCH TIME: 1766051024.330709
[12/18 12:43:44    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.9MB).
[12/18 12:43:44    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1798.9M, EPOCH TIME: 1766051024.331797
[12/18 12:43:44    384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1798.9M, EPOCH TIME: 1766051024.331843
[12/18 12:43:44    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:44    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:44    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1798.9M, EPOCH TIME: 1766051024.347550
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s] Creating Lib Analyzer ...
[12/18 12:43:44    384s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:43:44    384s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:43:44    384s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:43:44    384s] 
[12/18 12:43:44    384s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:45    385s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:25 mem=1822.9M
[12/18 12:43:45    385s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:25 mem=1822.9M
[12/18 12:43:45    385s] Creating Lib Analyzer, finished. 
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:43:45    385s] Type 'man IMPOPT-665' for more detail.
[12/18 12:43:45    385s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/18 12:43:45    385s] To increase the message display limit, refer to the product command reference manual.
[12/18 12:43:45    385s] Effort level <high> specified for reg2reg path_group
[12/18 12:43:45    385s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1549.5M, totSessionCpu=0:06:26 **
[12/18 12:43:45    385s] *** optDesign -postCTS ***
[12/18 12:43:45    385s] DRC Margin: user margin 0.0; extra margin 0.2
[12/18 12:43:45    385s] Hold Target Slack: user slack 0
[12/18 12:43:45    385s] Setup Target Slack: user slack 0; extra slack 0.0
[12/18 12:43:45    385s] setUsefulSkewMode -ecoRoute false
[12/18 12:43:45    385s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[12/18 12:43:45    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.9M, EPOCH TIME: 1766051025.874653
[12/18 12:43:45    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:45    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1824.9M, EPOCH TIME: 1766051025.881337
[12/18 12:43:45    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:45    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:43:45    385s] Deleting Lib Analyzer.
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Deleting Cell Server End ...
[12/18 12:43:45    385s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:43:45    385s] Summary for sequential cells identification: 
[12/18 12:43:45    385s]   Identified SBFF number: 45
[12/18 12:43:45    385s]   Identified MBFF number: 0
[12/18 12:43:45    385s]   Identified SB Latch number: 0
[12/18 12:43:45    385s]   Identified MB Latch number: 0
[12/18 12:43:45    385s]   Not identified SBFF number: 0
[12/18 12:43:45    385s]   Not identified MBFF number: 0
[12/18 12:43:45    385s]   Not identified SB Latch number: 0
[12/18 12:43:45    385s]   Not identified MB Latch number: 0
[12/18 12:43:45    385s]   Number of sequential cells which are not FFs: 23
[12/18 12:43:45    385s]  Visiting view : SINGLE_VIEW
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:45    385s]  Visiting view : SINGLE_VIEW
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:45    385s] TLC MultiMap info (StdDelay):
[12/18 12:43:45    385s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:43:45    385s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:43:45    385s]  Setting StdDelay to: 42.5ps
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Deleting Cell Server End ...
[12/18 12:43:45    385s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1824.9M, EPOCH TIME: 1766051025.925012
[12/18 12:43:45    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] All LLGs are deleted
[12/18 12:43:45    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:45    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1824.9M, EPOCH TIME: 1766051025.925083
[12/18 12:43:45    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1766051025.925123
[12/18 12:43:45    385s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1816.9M, EPOCH TIME: 1766051025.925556
[12/18 12:43:45    385s] Start to check current routing status for nets...
[12/18 12:43:45    385s] All nets are already routed correctly.
[12/18 12:43:45    385s] End to check current routing status for nets (mem=1816.9M)
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] Creating Lib Analyzer ...
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:43:45    385s] Summary for sequential cells identification: 
[12/18 12:43:45    385s]   Identified SBFF number: 45
[12/18 12:43:45    385s]   Identified MBFF number: 0
[12/18 12:43:45    385s]   Identified SB Latch number: 0
[12/18 12:43:45    385s]   Identified MB Latch number: 0
[12/18 12:43:45    385s]   Not identified SBFF number: 0
[12/18 12:43:45    385s]   Not identified MBFF number: 0
[12/18 12:43:45    385s]   Not identified SB Latch number: 0
[12/18 12:43:45    385s]   Not identified MB Latch number: 0
[12/18 12:43:45    385s]   Number of sequential cells which are not FFs: 23
[12/18 12:43:45    385s]  Visiting view : SINGLE_VIEW
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:45    385s]  Visiting view : SINGLE_VIEW
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:43:45    385s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:43:45    385s] TLC MultiMap info (StdDelay):
[12/18 12:43:45    385s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:43:45    385s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:43:45    385s]  Setting StdDelay to: 42.5ps
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:43:45    385s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:43:45    385s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:43:45    385s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:43:45    385s] 
[12/18 12:43:45    385s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:46    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=1825.0M
[12/18 12:43:47    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=1825.0M
[12/18 12:43:47    386s] Creating Lib Analyzer, finished. 
[12/18 12:43:47    386s] #optDebug: Start CG creation (mem=1853.6M)
[12/18 12:43:47    386s]  ...initializing CG  maxDriveDist 1750.731000 stdCellHgt 2.720000 defLenToSkip 19.040000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 175.073000 
[12/18 12:43:47    386s] (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgPrt (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgEgp (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgPbk (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgNrb(cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgObs (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgCon (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s]  ...processing cgPdm (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1964.5M)
[12/18 12:43:47    386s] Compute RC Scale Done ...
[12/18 12:43:47    386s] All LLGs are deleted
[12/18 12:43:47    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:47    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:47    386s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1955.0M, EPOCH TIME: 1766051027.251034
[12/18 12:43:47    386s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1955.0M, EPOCH TIME: 1766051027.251202
[12/18 12:43:47    386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1955.0M, EPOCH TIME: 1766051027.252893
[12/18 12:43:47    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:47    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:47    386s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1955.0M, EPOCH TIME: 1766051027.253160
[12/18 12:43:47    386s] Max number of tech site patterns supported in site array is 256.
[12/18 12:43:47    386s] Core basic site is unithd
[12/18 12:43:47    386s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1955.0M, EPOCH TIME: 1766051027.257420
[12/18 12:43:47    386s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:43:47    386s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:43:47    386s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1955.0M, EPOCH TIME: 1766051027.258043
[12/18 12:43:47    386s] Fast DP-INIT is on for default
[12/18 12:43:47    386s] Atter site array init, number of instance map data is 0.
[12/18 12:43:47    386s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1955.0M, EPOCH TIME: 1766051027.259706
[12/18 12:43:47    386s] 
[12/18 12:43:47    386s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:47    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1955.0M, EPOCH TIME: 1766051027.261409
[12/18 12:43:47    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:47    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:47    386s] Starting delay calculation for Setup views
[12/18 12:43:47    387s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:43:47    387s] #################################################################################
[12/18 12:43:47    387s] # Design Stage: PreRoute
[12/18 12:43:47    387s] # Design Name: custom_riscv_core
[12/18 12:43:47    387s] # Design Mode: 90nm
[12/18 12:43:47    387s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:43:47    387s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:43:47    387s] # Signoff Settings: SI Off 
[12/18 12:43:47    387s] #################################################################################
[12/18 12:43:47    387s] Calculate delays in Single mode...
[12/18 12:43:47    387s] Topological Sorting (REAL = 0:00:00.0, MEM = 1951.0M, InitMEM = 1951.0M)
[12/18 12:43:47    387s] Start delay calculation (fullDC) (1 T). (MEM=1950.98)
[12/18 12:43:47    387s] End AAE Lib Interpolated Model. (MEM=1962.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:48    388s] Total number of fetched objects 11387
[12/18 12:43:48    388s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:43:48    388s] End delay calculation. (MEM=1946.5 CPU=0:00:01.2 REAL=0:00:01.0)
[12/18 12:43:48    388s] End delay calculation (fullDC). (MEM=1946.5 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:43:48    388s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1946.5M) ***
[12/18 12:43:48    388s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:06:29 mem=1946.5M)
[12/18 12:43:49    388s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.493  | -1.493  |  2.785  |
|           TNS (ns):| -48.267 | -48.267 |  0.000  |
|    Violating Paths:|   49    |   49    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     82 (82)      |   -0.132   |     82 (82)      |
|   max_tran     |    88 (3144)     |   -2.307   |    88 (3144)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1961.8M, EPOCH TIME: 1766051029.170797
[12/18 12:43:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] 
[12/18 12:43:49    388s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:49    388s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1961.8M, EPOCH TIME: 1766051029.177878
[12/18 12:43:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] Density: 102.660%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1621.8M, totSessionCpu=0:06:29 **
[12/18 12:43:49    388s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:06:28.9/0:06:29.8 (1.0), mem = 1891.8M
[12/18 12:43:49    388s] 
[12/18 12:43:49    388s] =============================================================================================
[12/18 12:43:49    388s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[12/18 12:43:49    388s] =============================================================================================
[12/18 12:43:49    388s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:49    388s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    388s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    388s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.9 /  0:00:02.0    1.0
[12/18 12:43:49    388s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:43:49    388s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    388s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  46.1 % )     0:00:02.2 /  0:00:02.3    1.0
[12/18 12:43:49    388s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    388s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:43:49    388s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    388s] [ TimingUpdate           ]      1   0:00:00.3  (   5.1 % )     0:00:01.7 /  0:00:01.8    1.0
[12/18 12:43:49    388s] [ FullDelayCalc          ]      1   0:00:01.5  (  30.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/18 12:43:49    388s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:49    388s] [ MISC                   ]          0:00:00.6  (  13.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/18 12:43:49    388s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    388s]  InitOpt #1 TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[12/18 12:43:49    388s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    388s] 
[12/18 12:43:49    388s] ** INFO : this run is activating low effort ccoptDesign flow
[12/18 12:43:49    388s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:49    388s] ### Creating PhyDesignMc. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1891.8M, EPOCH TIME: 1766051029.183240
[12/18 12:43:49    388s] Processing tracks to init pin-track alignment.
[12/18 12:43:49    388s] z: 1, totalTracks: 1
[12/18 12:43:49    388s] z: 3, totalTracks: 1
[12/18 12:43:49    388s] z: 5, totalTracks: 1
[12/18 12:43:49    388s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:49    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1891.8M, EPOCH TIME: 1766051029.188700
[12/18 12:43:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] 
[12/18 12:43:49    388s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:49    388s] 
[12/18 12:43:49    388s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:43:49    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1891.8M, EPOCH TIME: 1766051029.195610
[12/18 12:43:49    388s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1891.8M, EPOCH TIME: 1766051029.195661
[12/18 12:43:49    388s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1891.8M, EPOCH TIME: 1766051029.195696
[12/18 12:43:49    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1891.8MB).
[12/18 12:43:49    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1891.8M, EPOCH TIME: 1766051029.196774
[12/18 12:43:49    388s] InstCnt mismatch: prevInstCnt = 11121, ttlInstCnt = 11171
[12/18 12:43:49    388s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:43:49    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1891.8M, EPOCH TIME: 1766051029.206383
[12/18 12:43:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1891.8M, EPOCH TIME: 1766051029.221787
[12/18 12:43:49    388s] TotalInstCnt at PhyDesignMc Destruction: 11171
[12/18 12:43:49    388s] OPTC: m1 20.0 20.0
[12/18 12:43:49    389s] #optDebug: fT-E <X 2 0 0 1>
[12/18 12:43:49    389s] -congRepairInPostCTS false                 # bool, default=false, private
[12/18 12:43:49    389s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 85.0
[12/18 12:43:49    389s] Begin: GigaOpt Route Type Constraints Refinement
[12/18 12:43:49    389s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.2/0:06:30.1 (1.0), mem = 1891.8M
[12/18 12:43:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.16
[12/18 12:43:49    389s] ### Creating RouteCongInterface, started
[12/18 12:43:49    389s] {MMLU 51 51 11387}
[12/18 12:43:49    389s] ### Creating LA Mngr. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] ### Creating LA Mngr, finished. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] #optDebug: {0, 1.000}
[12/18 12:43:49    389s] ### Creating RouteCongInterface, finished
[12/18 12:43:49    389s] Updated routing constraints on 0 nets.
[12/18 12:43:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.16
[12/18 12:43:49    389s] Bottom Preferred Layer:
[12/18 12:43:49    389s] +-------------+------------+----------+
[12/18 12:43:49    389s] |    Layer    |    CLK     |   Rule   |
[12/18 12:43:49    389s] +-------------+------------+----------+
[12/18 12:43:49    389s] | met2 (z=3)  |         51 | default  |
[12/18 12:43:49    389s] +-------------+------------+----------+
[12/18 12:43:49    389s] Via Pillar Rule:
[12/18 12:43:49    389s]     None
[12/18 12:43:49    389s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:06:29.2/0:06:30.2 (1.0), mem = 1891.8M
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] =============================================================================================
[12/18 12:43:49    389s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[12/18 12:43:49    389s] =============================================================================================
[12/18 12:43:49    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  82.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:43:49    389s] [ MISC                   ]          0:00:00.0  (  17.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] End: GigaOpt Route Type Constraints Refinement
[12/18 12:43:49    389s] *** Starting optimizing excluded clock nets MEM= 1891.8M) ***
[12/18 12:43:49    389s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1891.8M) ***
[12/18 12:43:49    389s] *** Starting optimizing excluded clock nets MEM= 1891.8M) ***
[12/18 12:43:49    389s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1891.8M) ***
[12/18 12:43:49    389s] Info: Done creating the CCOpt slew target map.
[12/18 12:43:49    389s] Begin: GigaOpt high fanout net optimization
[12/18 12:43:49    389s] GigaOpt HFN: use maxLocalDensity 1.2
[12/18 12:43:49    389s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/18 12:43:49    389s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.3/0:06:30.2 (1.0), mem = 1891.8M
[12/18 12:43:49    389s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:43:49    389s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:43:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.17
[12/18 12:43:49    389s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:49    389s] ### Creating PhyDesignMc. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:43:49    389s] OPERPROF: Starting DPlace-Init at level 1, MEM:1891.8M, EPOCH TIME: 1766051029.559491
[12/18 12:43:49    389s] Processing tracks to init pin-track alignment.
[12/18 12:43:49    389s] z: 1, totalTracks: 1
[12/18 12:43:49    389s] z: 3, totalTracks: 1
[12/18 12:43:49    389s] z: 5, totalTracks: 1
[12/18 12:43:49    389s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:49    389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1891.8M, EPOCH TIME: 1766051029.565055
[12/18 12:43:49    389s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    389s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:43:49    389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1891.8M, EPOCH TIME: 1766051029.571657
[12/18 12:43:49    389s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1891.8M, EPOCH TIME: 1766051029.571701
[12/18 12:43:49    389s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1891.8M, EPOCH TIME: 1766051029.571737
[12/18 12:43:49    389s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1891.8MB).
[12/18 12:43:49    389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1891.8M, EPOCH TIME: 1766051029.572851
[12/18 12:43:49    389s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:43:49    389s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] ### Creating RouteCongInterface, started
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] #optDebug: {0, 1.000}
[12/18 12:43:49    389s] ### Creating RouteCongInterface, finished
[12/18 12:43:49    389s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:43:49    389s] ### Creating LA Mngr. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] ### Creating LA Mngr, finished. totSessionCpu=0:06:29 mem=1891.8M
[12/18 12:43:49    389s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:43:49    389s] Total-nets :: 11387, Stn-nets :: 106, ratio :: 0.930886 %, Total-len 346491, Stn-len 0
[12/18 12:43:49    389s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1929.9M, EPOCH TIME: 1766051029.921561
[12/18 12:43:49    389s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:43:49    389s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    389s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    389s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:49    389s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1891.9M, EPOCH TIME: 1766051029.936844
[12/18 12:43:49    389s] TotalInstCnt at PhyDesignMc Destruction: 11171
[12/18 12:43:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.17
[12/18 12:43:49    389s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:29.6/0:06:30.6 (1.0), mem = 1891.9M
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] =============================================================================================
[12/18 12:43:49    389s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[12/18 12:43:49    389s] =============================================================================================
[12/18 12:43:49    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    389s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:49    389s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:43:49    389s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    389s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:49    389s] [ MISC                   ]          0:00:00.3  (  78.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:43:49    389s] ---------------------------------------------------------------------------------------------
[12/18 12:43:49    389s] 
[12/18 12:43:49    389s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/18 12:43:49    389s] End: GigaOpt high fanout net optimization
[12/18 12:43:50    389s] Deleting Lib Analyzer.
[12/18 12:43:50    389s] Begin: GigaOpt DRV Optimization
[12/18 12:43:50    389s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[12/18 12:43:50    389s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.8/0:06:30.7 (1.0), mem = 1907.9M
[12/18 12:43:50    389s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:43:50    389s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:43:50    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.18
[12/18 12:43:50    389s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:50    389s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=1907.9M
[12/18 12:43:50    389s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:43:50    389s] OPERPROF: Starting DPlace-Init at level 1, MEM:1907.9M, EPOCH TIME: 1766051030.065905
[12/18 12:43:50    389s] Processing tracks to init pin-track alignment.
[12/18 12:43:50    389s] z: 1, totalTracks: 1
[12/18 12:43:50    389s] z: 3, totalTracks: 1
[12/18 12:43:50    389s] z: 5, totalTracks: 1
[12/18 12:43:50    389s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:50    389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1907.9M, EPOCH TIME: 1766051030.071465
[12/18 12:43:50    389s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:50    389s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:50    389s] 
[12/18 12:43:50    389s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:50    389s] 
[12/18 12:43:50    389s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:43:50    389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1907.9M, EPOCH TIME: 1766051030.078520
[12/18 12:43:50    389s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1907.9M, EPOCH TIME: 1766051030.078573
[12/18 12:43:50    389s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1907.9M, EPOCH TIME: 1766051030.078610
[12/18 12:43:50    389s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1907.9MB).
[12/18 12:43:50    389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1907.9M, EPOCH TIME: 1766051030.079756
[12/18 12:43:50    389s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:43:50    389s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:30 mem=1907.9M
[12/18 12:43:50    389s] ### Creating RouteCongInterface, started
[12/18 12:43:50    389s] 
[12/18 12:43:50    389s] Creating Lib Analyzer ...
[12/18 12:43:50    389s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:43:50    389s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:43:50    389s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:43:50    389s] 
[12/18 12:43:50    389s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:51    390s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:31 mem=1907.9M
[12/18 12:43:51    390s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:31 mem=1907.9M
[12/18 12:43:51    390s] Creating Lib Analyzer, finished. 
[12/18 12:43:51    390s] 
[12/18 12:43:51    390s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:43:51    390s] 
[12/18 12:43:51    390s] #optDebug: {0, 1.000}
[12/18 12:43:51    390s] ### Creating RouteCongInterface, finished
[12/18 12:43:51    390s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:43:51    390s] ### Creating LA Mngr. totSessionCpu=0:06:31 mem=1907.9M
[12/18 12:43:51    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=1907.9M
[12/18 12:43:51    391s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:43:51    391s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:43:51    391s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:43:51    391s] [GPS-DRV] All active and enabled setup views
[12/18 12:43:51    391s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:43:51    391s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:43:51    391s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:43:51    391s] [GPS-DRV] maxFanoutLoad on
[12/18 12:43:51    391s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:43:51    391s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:43:51    391s] [GPS-DRV] timing-driven DRV settings
[12/18 12:43:51    391s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:43:51    391s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1965.2M, EPOCH TIME: 1766051031.469280
[12/18 12:43:51    391s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1965.2M, EPOCH TIME: 1766051031.469444
[12/18 12:43:51    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:43:51    391s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:43:51    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:43:51    391s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:43:51    391s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:43:51    391s] Info: violation cost 2554.306396 (cap = 62.612682, tran = 2491.692871, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:43:51    391s] |   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%|          |         |
[12/18 12:43:57    396s] Info: violation cost 2554.306396 (cap = 62.612682, tran = 2491.692871, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:43:57    396s] |   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%| 0:00:06.0|  2035.0M|
[12/18 12:43:57    396s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] ###############################################################################
[12/18 12:43:57    396s] #
[12/18 12:43:57    396s] #  Large fanout net report:  
[12/18 12:43:57    396s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:43:57    396s] #     - current density: 102.66
[12/18 12:43:57    396s] #
[12/18 12:43:57    396s] #  List of high fanout nets:
[12/18 12:43:57    396s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:43:57    396s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:43:57    396s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:43:57    396s] #
[12/18 12:43:57    396s] ###############################################################################
[12/18 12:43:57    396s] Bottom Preferred Layer:
[12/18 12:43:57    396s] +-------------+------------+----------+
[12/18 12:43:57    396s] |    Layer    |    CLK     |   Rule   |
[12/18 12:43:57    396s] +-------------+------------+----------+
[12/18 12:43:57    396s] | met2 (z=3)  |         51 | default  |
[12/18 12:43:57    396s] +-------------+------------+----------+
[12/18 12:43:57    396s] Via Pillar Rule:
[12/18 12:43:57    396s]     None
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] =======================================================================
[12/18 12:43:57    396s]                 Reasons for remaining drv violations
[12/18 12:43:57    396s] =======================================================================
[12/18 12:43:57    396s] *info: Total 137 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] MultiBuffering failure reasons
[12/18 12:43:57    396s] ------------------------------------------------
[12/18 12:43:57    396s] *info:   137 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2035.0M) ***
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] Total-nets :: 11387, Stn-nets :: 106, ratio :: 0.930886 %, Total-len 346491, Stn-len 0
[12/18 12:43:57    396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2015.9M, EPOCH TIME: 1766051037.036020
[12/18 12:43:57    396s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11171).
[12/18 12:43:57    396s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:57    396s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:57    396s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:57    396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1913.9M, EPOCH TIME: 1766051037.053851
[12/18 12:43:57    396s] TotalInstCnt at PhyDesignMc Destruction: 11171
[12/18 12:43:57    396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.18
[12/18 12:43:57    396s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:06:36.8/0:06:37.7 (1.0), mem = 1913.9M
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] =============================================================================================
[12/18 12:43:57    396s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[12/18 12:43:57    396s] =============================================================================================
[12/18 12:43:57    396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:43:57    396s] ---------------------------------------------------------------------------------------------
[12/18 12:43:57    396s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:43:57    396s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  14.9 % )     0:00:01.0 /  0:00:01.1    1.0
[12/18 12:43:57    396s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:57    396s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:43:57    396s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:43:57    396s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:43:57    396s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:57    396s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:43:57    396s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.4 /  0:00:05.4    1.0
[12/18 12:43:57    396s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:57    396s] [ OptEval                ]      3   0:00:05.4  (  77.6 % )     0:00:05.4 /  0:00:05.4    1.0
[12/18 12:43:57    396s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:57    396s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:43:57    396s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:43:57    396s] [ MISC                   ]          0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:43:57    396s] ---------------------------------------------------------------------------------------------
[12/18 12:43:57    396s]  DrvOpt #2 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[12/18 12:43:57    396s] ---------------------------------------------------------------------------------------------
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] End: GigaOpt DRV Optimization
[12/18 12:43:57    396s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:43:57    396s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1629.7M, totSessionCpu=0:06:37 **
[12/18 12:43:57    396s] Deleting Lib Analyzer.
[12/18 12:43:57    396s] Begin: GigaOpt Global Optimization
[12/18 12:43:57    396s] *info: use new DP (enabled)
[12/18 12:43:57    396s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/18 12:43:57    396s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:43:57    396s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:43:57    396s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:36.8/0:06:37.7 (1.0), mem = 1913.9M
[12/18 12:43:57    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.19
[12/18 12:43:57    396s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:43:57    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1913.9M
[12/18 12:43:57    396s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:43:57    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1913.9M, EPOCH TIME: 1766051037.074581
[12/18 12:43:57    396s] Processing tracks to init pin-track alignment.
[12/18 12:43:57    396s] z: 1, totalTracks: 1
[12/18 12:43:57    396s] z: 3, totalTracks: 1
[12/18 12:43:57    396s] z: 5, totalTracks: 1
[12/18 12:43:57    396s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:43:57    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1913.9M, EPOCH TIME: 1766051037.079993
[12/18 12:43:57    396s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:57    396s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:43:57    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1913.9M, EPOCH TIME: 1766051037.086488
[12/18 12:43:57    396s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1913.9M, EPOCH TIME: 1766051037.086529
[12/18 12:43:57    396s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1913.9M, EPOCH TIME: 1766051037.086565
[12/18 12:43:57    396s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1913.9MB).
[12/18 12:43:57    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1913.9M, EPOCH TIME: 1766051037.087616
[12/18 12:43:57    396s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:43:57    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1913.9M
[12/18 12:43:57    396s] ### Creating RouteCongInterface, started
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] Creating Lib Analyzer ...
[12/18 12:43:57    396s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:43:57    396s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:43:57    396s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:43:57    396s] 
[12/18 12:43:57    396s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:43:58    397s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:38 mem=1913.9M
[12/18 12:43:58    397s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:38 mem=1913.9M
[12/18 12:43:58    397s] Creating Lib Analyzer, finished. 
[12/18 12:43:58    397s] 
[12/18 12:43:58    397s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:43:58    397s] 
[12/18 12:43:58    397s] #optDebug: {0, 1.000}
[12/18 12:43:58    397s] ### Creating RouteCongInterface, finished
[12/18 12:43:58    397s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:43:58    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1913.9M
[12/18 12:43:58    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1913.9M
[12/18 12:43:58    398s] *info: 51 clock nets excluded
[12/18 12:43:58    398s] *info: 85 no-driver nets excluded.
[12/18 12:43:58    398s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:43:58    398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1971.1M, EPOCH TIME: 1766051038.447934
[12/18 12:43:58    398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1971.1M, EPOCH TIME: 1766051038.448124
[12/18 12:43:58    398s] ** GigaOpt Global Opt WNS Slack -1.493  TNS Slack -48.267 
[12/18 12:43:58    398s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:58    398s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:43:58    398s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:43:58    398s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 1971.1M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:43:59    399s] |  -1.493| -48.267|  102.66%|   0:00:01.0| 1999.5M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:43:59    399s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2001.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:43:59    399s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2002.9M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:02    401s] |  -1.493| -48.267|  102.66%|   0:00:03.0| 2009.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:02    402s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2009.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:02    402s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    402s] |  -1.493| -48.267|  102.66%|   0:00:01.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    402s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:03    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:04    403s] |  -1.493| -48.267|  102.66%|   0:00:01.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:04    403s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:04    404s] |  -1.493| -48.267|  102.66%|   0:00:00.0| 2010.4M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:04    404s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2010.4M) ***
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2010.4M) ***
[12/18 12:44:04    404s] Bottom Preferred Layer:
[12/18 12:44:04    404s] +-------------+------------+----------+
[12/18 12:44:04    404s] |    Layer    |    CLK     |   Rule   |
[12/18 12:44:04    404s] +-------------+------------+----------+
[12/18 12:44:04    404s] | met2 (z=3)  |         51 | default  |
[12/18 12:44:04    404s] +-------------+------------+----------+
[12/18 12:44:04    404s] Via Pillar Rule:
[12/18 12:44:04    404s]     None
[12/18 12:44:04    404s] ** GigaOpt Global Opt End WNS Slack -1.493  TNS Slack -48.267 
[12/18 12:44:04    404s] Total-nets :: 11387, Stn-nets :: 106, ratio :: 0.930886 %, Total-len 346491, Stn-len 0
[12/18 12:44:04    404s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1991.3M, EPOCH TIME: 1766051044.585508
[12/18 12:44:04    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11171).
[12/18 12:44:04    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1923.3M, EPOCH TIME: 1766051044.602971
[12/18 12:44:04    404s] TotalInstCnt at PhyDesignMc Destruction: 11171
[12/18 12:44:04    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.19
[12/18 12:44:04    404s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:06:44.3/0:06:45.2 (1.0), mem = 1923.3M
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] =============================================================================================
[12/18 12:44:04    404s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[12/18 12:44:04    404s] =============================================================================================
[12/18 12:44:04    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:44:04    404s] ---------------------------------------------------------------------------------------------
[12/18 12:44:04    404s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:44:04    404s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  13.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:44:04    404s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:04    404s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:44:04    404s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:44:04    404s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:44:04    404s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:04    404s] [ BottleneckAnalyzerInit ]      5   0:00:00.9  (  11.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:44:04    404s] [ TransformInit          ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:44:04    404s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.2 % )     0:00:05.1 /  0:00:05.1    1.0
[12/18 12:44:04    404s] [ OptGetWeight           ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:44:04    404s] [ OptEval                ]     17   0:00:03.6  (  48.3 % )     0:00:03.6 /  0:00:03.6    1.0
[12/18 12:44:04    404s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:04    404s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:44:04    404s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:44:04    404s] [ SetupOptGetWorkingSet  ]     17   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:44:04    404s] [ SetupOptGetActiveNode  ]     17   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:44:04    404s] [ SetupOptSlackGraph     ]     17   0:00:00.7  (   8.9 % )     0:00:00.7 /  0:00:00.7    1.0
[12/18 12:44:04    404s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:44:04    404s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:44:04    404s] ---------------------------------------------------------------------------------------------
[12/18 12:44:04    404s]  GlobalOpt #1 TOTAL                 0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[12/18 12:44:04    404s] ---------------------------------------------------------------------------------------------
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] End: GigaOpt Global Optimization
[12/18 12:44:04    404s] *** Timing NOT met, worst failing slack is -1.493
[12/18 12:44:04    404s] *** Check timing (0:00:00.0)
[12/18 12:44:04    404s] Deleting Lib Analyzer.
[12/18 12:44:04    404s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/18 12:44:04    404s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:44:04    404s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:44:04    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1923.3M
[12/18 12:44:04    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1923.3M
[12/18 12:44:04    404s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:44:04    404s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1923.3M, EPOCH TIME: 1766051044.637264
[12/18 12:44:04    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:44:04    404s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1923.3M, EPOCH TIME: 1766051044.644116
[12/18 12:44:04    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:44:04    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] Begin: GigaOpt DRV Optimization
[12/18 12:44:04    404s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[12/18 12:44:04    404s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:44.5/0:06:45.4 (1.0), mem = 1919.3M
[12/18 12:44:04    404s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:44:04    404s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:44:04    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.20
[12/18 12:44:04    404s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:44:04    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1919.3M
[12/18 12:44:04    404s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:44:04    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.3M, EPOCH TIME: 1766051044.757045
[12/18 12:44:04    404s] Processing tracks to init pin-track alignment.
[12/18 12:44:04    404s] z: 1, totalTracks: 1
[12/18 12:44:04    404s] z: 3, totalTracks: 1
[12/18 12:44:04    404s] z: 5, totalTracks: 1
[12/18 12:44:04    404s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:44:04    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.3M, EPOCH TIME: 1766051044.762558
[12/18 12:44:04    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:44:04    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1919.3M, EPOCH TIME: 1766051044.769213
[12/18 12:44:04    404s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1919.3M, EPOCH TIME: 1766051044.769259
[12/18 12:44:04    404s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1919.3M, EPOCH TIME: 1766051044.769296
[12/18 12:44:04    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1919.3MB).
[12/18 12:44:04    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1919.3M, EPOCH TIME: 1766051044.770549
[12/18 12:44:04    404s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:44:04    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=1919.3M
[12/18 12:44:04    404s] ### Creating RouteCongInterface, started
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] Creating Lib Analyzer ...
[12/18 12:44:04    404s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:44:04    404s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:44:04    404s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:44:04    404s] 
[12/18 12:44:04    404s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:44:05    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=1925.3M
[12/18 12:44:05    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=1925.3M
[12/18 12:44:05    405s] Creating Lib Analyzer, finished. 
[12/18 12:44:05    405s] 
[12/18 12:44:05    405s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:44:05    405s] 
[12/18 12:44:05    405s] #optDebug: {0, 1.000}
[12/18 12:44:05    405s] ### Creating RouteCongInterface, finished
[12/18 12:44:05    405s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:44:05    405s] ### Creating LA Mngr. totSessionCpu=0:06:46 mem=1925.3M
[12/18 12:44:05    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:46 mem=1925.3M
[12/18 12:44:06    405s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:44:06    405s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:44:06    405s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:44:06    405s] [GPS-DRV] All active and enabled setup views
[12/18 12:44:06    405s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:44:06    405s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:44:06    405s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:44:06    405s] [GPS-DRV] maxFanoutLoad on
[12/18 12:44:06    405s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:44:06    405s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:44:06    405s] [GPS-DRV] timing-driven DRV settings
[12/18 12:44:06    405s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:44:06    405s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1982.6M, EPOCH TIME: 1766051046.106487
[12/18 12:44:06    405s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1982.6M, EPOCH TIME: 1766051046.106659
[12/18 12:44:06    405s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:44:06    405s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:44:06    405s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:44:06    405s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:44:06    405s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:44:06    405s] Info: violation cost 2554.306396 (cap = 62.612682, tran = 2491.692871, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:44:06    405s] |   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%|          |         |
[12/18 12:44:11    411s] Info: violation cost 2554.306396 (cap = 62.612682, tran = 2491.692871, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:44:11    411s] |   137|  4809|    -2.61|   124|   124|    -0.15|     0|     0|     0|     0|    -1.49|   -48.27|       0|       0|       0|102.66%| 0:00:05.0|  2047.4M|
[12/18 12:44:11    411s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] ###############################################################################
[12/18 12:44:11    411s] #
[12/18 12:44:11    411s] #  Large fanout net report:  
[12/18 12:44:11    411s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:44:11    411s] #     - current density: 102.66
[12/18 12:44:11    411s] #
[12/18 12:44:11    411s] #  List of high fanout nets:
[12/18 12:44:11    411s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:44:11    411s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:44:11    411s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:44:11    411s] #
[12/18 12:44:11    411s] ###############################################################################
[12/18 12:44:11    411s] Bottom Preferred Layer:
[12/18 12:44:11    411s] +-------------+------------+----------+
[12/18 12:44:11    411s] |    Layer    |    CLK     |   Rule   |
[12/18 12:44:11    411s] +-------------+------------+----------+
[12/18 12:44:11    411s] | met2 (z=3)  |         51 | default  |
[12/18 12:44:11    411s] +-------------+------------+----------+
[12/18 12:44:11    411s] Via Pillar Rule:
[12/18 12:44:11    411s]     None
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] =======================================================================
[12/18 12:44:11    411s]                 Reasons for remaining drv violations
[12/18 12:44:11    411s] =======================================================================
[12/18 12:44:11    411s] *info: Total 137 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] MultiBuffering failure reasons
[12/18 12:44:11    411s] ------------------------------------------------
[12/18 12:44:11    411s] *info:   137 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=2047.4M) ***
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] Total-nets :: 11387, Stn-nets :: 106, ratio :: 0.930886 %, Total-len 346491, Stn-len 0
[12/18 12:44:11    411s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2028.3M, EPOCH TIME: 1766051051.676388
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11171).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1925.3M, EPOCH TIME: 1766051051.694153
[12/18 12:44:11    411s] TotalInstCnt at PhyDesignMc Destruction: 11171
[12/18 12:44:11    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.20
[12/18 12:44:11    411s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:06:51.4/0:06:52.3 (1.0), mem = 1925.3M
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] =============================================================================================
[12/18 12:44:11    411s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.35-s114_1
[12/18 12:44:11    411s] =============================================================================================
[12/18 12:44:11    411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:44:11    411s] ---------------------------------------------------------------------------------------------
[12/18 12:44:11    411s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:44:11    411s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  14.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:44:11    411s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:11    411s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:44:11    411s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:44:11    411s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:01.1    1.0
[12/18 12:44:11    411s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:11    411s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:44:11    411s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.4 /  0:00:05.4    1.0
[12/18 12:44:11    411s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:11    411s] [ OptEval                ]      3   0:00:05.4  (  78.3 % )     0:00:05.4 /  0:00:05.4    1.0
[12/18 12:44:11    411s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:11    411s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:44:11    411s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:44:11    411s] [ MISC                   ]          0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:44:11    411s] ---------------------------------------------------------------------------------------------
[12/18 12:44:11    411s]  DrvOpt #3 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[12/18 12:44:11    411s] ---------------------------------------------------------------------------------------------
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] End: GigaOpt DRV Optimization
[12/18 12:44:11    411s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:44:11    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1925.3M, EPOCH TIME: 1766051051.701682
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:44:11    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1925.3M, EPOCH TIME: 1766051051.708617
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1925.3M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.493  | -1.493  |  2.785  |
|           TNS (ns):| -48.267 | -48.267 |  0.000  |
|    Violating Paths:|   49    |   49    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     82 (82)      |   -0.132   |     82 (82)      |
|   max_tran     |    88 (3144)     |   -2.307   |    88 (3144)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:44:11    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1973.5M, EPOCH TIME: 1766051051.877624
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:44:11    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1973.5M, EPOCH TIME: 1766051051.884402
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] Density: 102.655%
Routing Overflow: 16.36% H and 1.46% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1631.8M, totSessionCpu=0:06:52 **
[12/18 12:44:11    411s] Deleting Lib Analyzer.
[12/18 12:44:11    411s] Begin: GigaOpt Optimization in WNS mode
[12/18 12:44:11    411s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/18 12:44:11    411s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:44:11    411s] Info: 51 clock nets excluded from IPO operation.
[12/18 12:44:11    411s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:51.6/0:06:52.6 (1.0), mem = 1925.5M
[12/18 12:44:11    411s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.21
[12/18 12:44:11    411s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:44:11    411s] ### Creating PhyDesignMc. totSessionCpu=0:06:52 mem=1925.5M
[12/18 12:44:11    411s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:44:11    411s] OPERPROF: Starting DPlace-Init at level 1, MEM:1925.5M, EPOCH TIME: 1766051051.929773
[12/18 12:44:11    411s] Processing tracks to init pin-track alignment.
[12/18 12:44:11    411s] z: 1, totalTracks: 1
[12/18 12:44:11    411s] z: 3, totalTracks: 1
[12/18 12:44:11    411s] z: 5, totalTracks: 1
[12/18 12:44:11    411s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:44:11    411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1925.5M, EPOCH TIME: 1766051051.935305
[12/18 12:44:11    411s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:44:11    411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1925.5M, EPOCH TIME: 1766051051.942129
[12/18 12:44:11    411s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1925.5M, EPOCH TIME: 1766051051.942176
[12/18 12:44:11    411s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1925.5M, EPOCH TIME: 1766051051.942211
[12/18 12:44:11    411s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1925.5MB).
[12/18 12:44:11    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1925.5M, EPOCH TIME: 1766051051.943370
[12/18 12:44:11    411s] TotalInstCnt at PhyDesignMc Initialization: 11171
[12/18 12:44:11    411s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:52 mem=1925.5M
[12/18 12:44:11    411s] ### Creating RouteCongInterface, started
[12/18 12:44:11    411s] 
[12/18 12:44:11    411s] Creating Lib Analyzer ...
[12/18 12:44:12    411s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:44:12    411s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:44:12    411s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:44:12    411s] 
[12/18 12:44:12    411s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:44:13    412s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:53 mem=1925.5M
[12/18 12:44:13    412s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:53 mem=1925.5M
[12/18 12:44:13    412s] Creating Lib Analyzer, finished. 
[12/18 12:44:13    412s] 
[12/18 12:44:13    412s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:44:13    412s] 
[12/18 12:44:13    412s] #optDebug: {0, 1.000}
[12/18 12:44:13    412s] ### Creating RouteCongInterface, finished
[12/18 12:44:13    412s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:44:13    412s] ### Creating LA Mngr. totSessionCpu=0:06:53 mem=1925.5M
[12/18 12:44:13    412s] ### Creating LA Mngr, finished. totSessionCpu=0:06:53 mem=1925.5M
[12/18 12:44:13    413s] *info: 51 clock nets excluded
[12/18 12:44:13    413s] *info: 85 no-driver nets excluded.
[12/18 12:44:13    413s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:44:13    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.5
[12/18 12:44:13    413s] PathGroup :  reg2reg  TargetSlack : 0.0425 
[12/18 12:44:13    413s] ** GigaOpt Optimizer WNS Slack -1.493 TNS Slack -48.267 Density 102.66
[12/18 12:44:13    413s] Optimizer WNS Pass 0
[12/18 12:44:13    413s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 2.785|  0.000|
|reg2reg   |-1.493|-48.267|
|HEPG      |-1.493|-48.267|
|All Paths |-1.493|-48.267|
+----------+------+-------+

[12/18 12:44:13    413s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -1.493ns TNS -48.267ns; HEPG WNS -1.493ns TNS -48.267ns; all paths WNS -1.493ns TNS -48.267ns; Real time 0:00:53.0
[12/18 12:44:13    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1982.7M, EPOCH TIME: 1766051053.403457
[12/18 12:44:13    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1982.7M, EPOCH TIME: 1766051053.403580
[12/18 12:44:13    413s] Active Path Group: reg2reg  
[12/18 12:44:13    413s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:13    413s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:44:13    413s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:13    413s] |  -1.493|   -1.493| -48.267|  -48.267|  102.66%|   0:00:00.0| 1982.7M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:14    413s] |  -1.460|   -1.460| -46.965|  -46.965|  102.66%|   0:00:01.0| 2034.4M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:16    416s] |  -1.507|   -1.507| -46.845|  -46.845|  102.70%|   0:00:02.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:16    416s] |  -1.485|   -1.485| -46.823|  -46.823|  102.69%|   0:00:00.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:16    416s] |  -1.459|   -1.459| -46.797|  -46.797|  102.69%|   0:00:00.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:18    418s] |  -1.438|   -1.438| -46.188|  -46.188|  102.69%|   0:00:02.0| 2055.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:20    420s] |  -1.423|   -1.423| -44.841|  -44.841|  102.76%|   0:00:02.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:25    425s] |  -1.410|   -1.410| -44.971|  -44.971|  102.74%|   0:00:05.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:25    425s] |  -1.410|   -1.410| -44.573|  -44.573|  102.73%|   0:00:00.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[19]/D                         |
[12/18 12:44:26    425s] |  -1.395|   -1.395| -43.834|  -43.834|  102.72%|   0:00:01.0| 2063.6M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:28    427s] |  -1.383|   -1.383| -43.826|  -43.826|  102.75%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:29    429s] |  -1.383|   -1.383| -43.672|  -43.672|  102.75%|   0:00:01.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:29    429s] |  -1.371|   -1.371| -43.661|  -43.661|  102.76%|   0:00:00.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:31    431s] |  -1.362|   -1.362| -43.666|  -43.666|  102.76%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:33    433s] |  -1.359|   -1.359| -43.498|  -43.498|  102.78%|   0:00:02.0| 2082.7M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:45    445s] |  -1.356|   -1.356| -43.495|  -43.495|  102.81%|   0:00:12.0| 2066.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:46    445s] Starting generalSmallTnsOpt
[12/18 12:44:46    445s] Ending generalSmallTnsOpt End
[12/18 12:44:46    445s] |  -1.356|   -1.356| -43.495|  -43.495|  102.85%|   0:00:01.0| 2066.3M|SINGLE_VIEW|  reg2reg| pc_reg[31]/D                         |
[12/18 12:44:46    445s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:46    445s] **INFO: Starting Blocking QThread with 1 CPU
[12/18 12:44:46    445s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/18 12:44:46    445s] *** QThread Job [begin] (WnsOpt #1 / ccopt_design #1) : mem = 0.3M
[12/18 12:44:46    445s] 
[12/18 12:44:46    445s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:44:46    445s] Deleting Lib Analyzer.
[12/18 12:44:46    445s] 
[12/18 12:44:46    445s] TimeStamp Deleting Cell Server End ...
[12/18 12:44:46    445s] Starting delay calculation for Hold views
[12/18 12:44:46    445s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:44:46    445s] #################################################################################
[12/18 12:44:46    445s] # Design Stage: PreRoute
[12/18 12:44:46    445s] # Design Name: custom_riscv_core
[12/18 12:44:46    445s] # Design Mode: 90nm
[12/18 12:44:46    445s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:44:46    445s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:44:46    445s] # Signoff Settings: SI Off 
[12/18 12:44:46    445s] #################################################################################
[12/18 12:44:46    445s] AAE_INFO: 1 threads acquired from CTE.
[12/18 12:44:46    445s] Calculate delays in Single mode...
[12/18 12:44:46    445s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/18 12:44:46    445s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/18 12:44:46    445s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:44:46    445s] Total number of fetched objects 11377
[12/18 12:44:46    445s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:44:46    445s] End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:44:46    445s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:44:46    445s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 0.0M) ***
[12/18 12:44:46    445s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:01.9 mem=0.0M)
[12/18 12:44:46    445s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.080  | -0.379  |
|           TNS (ns):| -17.424 | -5.501  | -11.924 |
|    Violating Paths:|   376   |   342   |   34    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:44:46    445s] Density: 102.847%
Routing Overflow: 16.36% H and 1.46% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M
[12/18 12:44:46    445s] 
[12/18 12:44:46    445s] =============================================================================================
[12/18 12:44:46    445s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / ccopt_design #1               21.35-s114_1
[12/18 12:44:46    445s] =============================================================================================
[12/18 12:44:46    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:44:46    445s] ---------------------------------------------------------------------------------------------
[12/18 12:44:46    445s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:44:46    445s] [ TimingUpdate           ]      1   0:00:00.3  (  12.2 % )     0:00:01.8 /  0:00:01.8    1.0
[12/18 12:44:46    445s] [ FullDelayCalc          ]      1   0:00:01.6  (  76.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:44:46    445s] [ TimingReport           ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:44:46    445s] [ MISC                   ]          0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:44:46    445s] ---------------------------------------------------------------------------------------------
[12/18 12:44:46    445s]  QThreadWorker #1 TOTAL             0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/18 12:44:46    445s] ---------------------------------------------------------------------------------------------
[12/18 12:44:46    445s] 
[12/18 12:44:48    447s]  
_______________________________________________________________________
[12/18 12:44:50    450s] skewClock has inserted FE_USKC1_CTS_49 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC2_CTS_49 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC3_CTS_46 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC4_CTS_46 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC5_CTS_48 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC6_CTS_48 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC7_CTS_1 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC8_CTS_3 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC9_CTS_3 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC10_CTS_49 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC11_CTS_49 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC12_CTS_37 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC13_CTS_37 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC14_CTS_38 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC15_CTS_38 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC16_CTS_18 (sky130_fd_sc_hd__lpflow_clkbufkapwr_8)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC17_CTS_46 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC18_CTS_46 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC19_CTS_47 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC20_CTS_47 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC21_CTS_47 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC22_CTS_47 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC23_CTS_48 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC24_CTS_48 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC25_CTS_37 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC26_CTS_37 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC27_CTS_39 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock has inserted FE_USKC28_CTS_39 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:50    450s] skewClock sized 0 and inserted 28 insts
[12/18 12:44:50    450s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:50    450s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:44:50    450s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:50    450s] |  -1.049|   -1.049| -25.419|  -25.419|  102.85%|   0:00:05.0| 2065.3M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
[12/18 12:44:51    451s] |  -1.034|   -1.034| -24.937|  -24.937|  102.85%|   0:00:06.0| 2087.9M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
[12/18 12:44:54    453s] Starting generalSmallTnsOpt
[12/18 12:44:54    453s] Ending generalSmallTnsOpt End
[12/18 12:44:54    453s] |  -1.035|   -1.035| -24.967|  -24.967|  102.84%|   0:00:03.0| 2105.0M|SINGLE_VIEW|  reg2reg| pc_reg[15]/D                         |
[12/18 12:44:54    453s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:55    455s] skewClock has inserted FE_USKC29_CTS_18 (sky130_fd_sc_hd__clkbuf_8)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC30_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC31_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC32_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC33_CTS_3 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC34_CTS_3 (sky130_fd_sc_hd__buf_12)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC35_CTS_3 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC36_CTS_3 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC37_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC38_CTS_49 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC39_CTS_49 (sky130_fd_sc_hd__buf_12)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC40_CTS_49 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC41_CTS_46 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC42_CTS_46 (sky130_fd_sc_hd__clkbuf_16)
[12/18 12:44:55    455s] skewClock has inserted FE_USKC43_CTS_46 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:44:55    455s] skewClock sized 0 and inserted 15 insts
[12/18 12:44:55    455s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:55    455s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:44:55    455s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:55    455s] |  -0.942|   -0.942|  -9.102|   -9.102|  102.84%|   0:00:04.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:56    455s] |  -0.898|   -0.898|  -8.258|   -8.258|  102.85%|   0:00:05.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:56    456s] |  -0.873|   -0.873|  -7.905|   -7.905|  102.86%|   0:00:00.0| 2069.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:56    456s] |  -0.861|   -0.861|  -7.725|   -7.725|  102.87%|   0:00:00.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:59    459s] |  -0.861|   -0.861|  -7.707|   -7.707|  102.87%|   0:00:03.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:59    459s] Starting generalSmallTnsOpt
[12/18 12:44:59    459s] Ending generalSmallTnsOpt End
[12/18 12:44:59    459s] |  -0.861|   -0.861|  -7.707|   -7.707|  102.88%|   0:00:00.0| 2088.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:44:59    459s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:44:59    459s] 
[12/18 12:44:59    459s] *** Finish Core Optimize Step (cpu=0:00:46.2 real=0:00:46.0 mem=2088.1M) ***
[12/18 12:44:59    459s] 
[12/18 12:44:59    459s] *** Finished Optimize Step Cumulative (cpu=0:00:46.2 real=0:00:46.0 mem=2088.1M) ***
[12/18 12:44:59    459s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.861|-7.707|
|HEPG      |-0.861|-7.707|
|All Paths |-0.861|-7.707|
+----------+------+------+

[12/18 12:44:59    459s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.861ns TNS -7.707ns; HEPG WNS -0.861ns TNS -7.707ns; all paths WNS -0.861ns TNS -7.707ns; Real time 0:01:39
[12/18 12:44:59    459s] ** GigaOpt Optimizer WNS Slack -0.861 TNS Slack -7.707 Density 102.88
[12/18 12:44:59    459s] Placement Snapshot: Density distribution:
[12/18 12:44:59    459s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:44:59    459s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:44:59    459s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:44:59    459s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:44:59    459s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:44:59    459s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:44:59    459s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:44:59    459s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:44:59    459s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:44:59    459s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:44:59    459s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:44:59    459s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:44:59    459s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:44:59    459s] [0.35 - 0.40]: 0 (0.00%)
[12/18 12:44:59    459s] [0.30 - 0.35]: 1 (0.76%)
[12/18 12:44:59    459s] [0.25 - 0.30]: 0 (0.00%)
[12/18 12:44:59    459s] [0.20 - 0.25]: 2 (1.52%)
[12/18 12:44:59    459s] [0.15 - 0.20]: 3 (2.27%)
[12/18 12:44:59    459s] [0.10 - 0.15]: 14 (10.61%)
[12/18 12:44:59    459s] [0.05 - 0.10]: 18 (13.64%)
[12/18 12:44:59    459s] [0.00 - 0.05]: 94 (71.21%)
[12/18 12:44:59    459s] Begin: Area Reclaim Optimization
[12/18 12:44:59    459s] *** AreaOpt #1 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 0:07:39.4/0:07:40.4 (1.0), mem = 2088.1M
[12/18 12:44:59    459s] Usable buffer cells for single buffer setup transform:
[12/18 12:44:59    459s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:44:59    459s] Number of usable buffer cells above: 13
[12/18 12:44:59    459s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2088.1M, EPOCH TIME: 1766051099.811319
[12/18 12:44:59    459s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2088.1M, EPOCH TIME: 1766051099.811437
[12/18 12:44:59    459s] Reclaim Optimization WNS Slack -0.861  TNS Slack -7.707 Density 102.88
[12/18 12:44:59    459s] +---------+---------+--------+--------+------------+--------+
[12/18 12:44:59    459s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:44:59    459s] +---------+---------+--------+--------+------------+--------+
[12/18 12:44:59    459s] |  102.88%|        -|  -0.861|  -7.707|   0:00:00.0| 2088.1M|
[12/18 12:44:59    459s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:44:59    459s] |  102.88%|        0|  -0.861|  -7.707|   0:00:00.0| 2088.1M|
[12/18 12:45:00    460s] |  102.75%|       26|  -0.847|  -7.494|   0:00:01.0| 2088.1M|
[12/18 12:45:00    460s] |  102.75%|        0|  -0.847|  -7.494|   0:00:00.0| 2088.1M|
[12/18 12:45:00    460s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:45:00    460s] +---------+---------+--------+--------+------------+--------+
[12/18 12:45:00    460s] Reclaim Optimization End WNS Slack -0.847  TNS Slack -7.494 Density 102.75
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 22 **
[12/18 12:45:00    460s] --------------------------------------------------------------
[12/18 12:45:00    460s] |                                   | Total     | Sequential |
[12/18 12:45:00    460s] --------------------------------------------------------------
[12/18 12:45:00    460s] | Num insts resized                 |      22  |       0    |
[12/18 12:45:00    460s] | Num insts undone                  |       4  |       0    |
[12/18 12:45:00    460s] | Num insts Downsized               |      22  |       0    |
[12/18 12:45:00    460s] | Num insts Samesized               |       0  |       0    |
[12/18 12:45:00    460s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:45:00    460s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:45:00    460s] --------------------------------------------------------------
[12/18 12:45:00    460s] Bottom Preferred Layer:
[12/18 12:45:00    460s] +-------------+------------+------------+----------+
[12/18 12:45:00    460s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:45:00    460s] +-------------+------------+------------+----------+
[12/18 12:45:00    460s] | met2 (z=3)  |          0 |         94 | default  |
[12/18 12:45:00    460s] | met4 (z=5)  |          1 |          0 | default  |
[12/18 12:45:00    460s] +-------------+------------+------------+----------+
[12/18 12:45:00    460s] Via Pillar Rule:
[12/18 12:45:00    460s]     None
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] Number of times islegalLocAvaiable called = 72 skipped = 0, called in commitmove = 26, skipped in commitmove = 0
[12/18 12:45:00    460s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[12/18 12:45:00    460s] *** AreaOpt #1 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:40.3/0:07:41.3 (1.0), mem = 2088.1M
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] =============================================================================================
[12/18 12:45:00    460s]  Step TAT Report : AreaOpt #1 / WnsOpt #1 / ccopt_design #1                     21.35-s114_1
[12/18 12:45:00    460s] =============================================================================================
[12/18 12:45:00    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:45:00    460s] ---------------------------------------------------------------------------------------------
[12/18 12:45:00    460s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:45:00    460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:00    460s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:00    460s] [ OptimizationStep       ]      1   0:00:00.1  (   8.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/18 12:45:00    460s] [ OptSingleIteration     ]      3   0:00:00.0  (   5.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/18 12:45:00    460s] [ OptGetWeight           ]    279   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:00    460s] [ OptEval                ]    279   0:00:00.3  (  32.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:45:00    460s] [ OptCommit              ]    279   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:00    460s] [ PostCommitDelayUpdate  ]    283   0:00:00.0  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:45:00    460s] [ IncrDelayCalc          ]     68   0:00:00.2  (  23.6 % )     0:00:00.2 /  0:00:00.2    0.9
[12/18 12:45:00    460s] [ IncrTimingUpdate       ]     19   0:00:00.2  (  20.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/18 12:45:00    460s] [ MISC                   ]          0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    2.0
[12/18 12:45:00    460s] ---------------------------------------------------------------------------------------------
[12/18 12:45:00    460s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:45:00    460s] ---------------------------------------------------------------------------------------------
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2069.06M, totSessionCpu=0:07:40).
[12/18 12:45:00    460s] Placement Snapshot: Density distribution:
[12/18 12:45:00    460s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:45:00    460s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:45:00    460s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:45:00    460s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:45:00    460s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:45:00    460s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:45:00    460s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:45:00    460s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:45:00    460s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:45:00    460s] [0.55 - 0.60]: 0 (0.00%)
[12/18 12:45:00    460s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:45:00    460s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:45:00    460s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:45:00    460s] [0.35 - 0.40]: 0 (0.00%)
[12/18 12:45:00    460s] [0.30 - 0.35]: 1 (0.76%)
[12/18 12:45:00    460s] [0.25 - 0.30]: 0 (0.00%)
[12/18 12:45:00    460s] [0.20 - 0.25]: 2 (1.52%)
[12/18 12:45:00    460s] [0.15 - 0.20]: 3 (2.27%)
[12/18 12:45:00    460s] [0.10 - 0.15]: 14 (10.61%)
[12/18 12:45:00    460s] [0.05 - 0.10]: 19 (14.39%)
[12/18 12:45:00    460s] [0.00 - 0.05]: 93 (70.45%)
[12/18 12:45:00    460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.8
[12/18 12:45:00    460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.1M, EPOCH TIME: 1766051100.654116
[12/18 12:45:00    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11199).
[12/18 12:45:00    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:00    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:00    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:00    460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2065.1M, EPOCH TIME: 1766051100.672655
[12/18 12:45:00    460s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2065.1M, EPOCH TIME: 1766051100.673819
[12/18 12:45:00    460s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2065.1M, EPOCH TIME: 1766051100.673882
[12/18 12:45:00    460s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2065.1M, EPOCH TIME: 1766051100.679644
[12/18 12:45:00    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:00    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:00    460s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2065.1M, EPOCH TIME: 1766051100.686658
[12/18 12:45:00    460s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2065.1M, EPOCH TIME: 1766051100.686707
[12/18 12:45:00    460s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2065.1M, EPOCH TIME: 1766051100.686746
[12/18 12:45:00    460s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:2065.1M, EPOCH TIME: 1766051100.688008
[12/18 12:45:00    460s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:2065.1M, EPOCH TIME: 1766051100.688038
[12/18 12:45:00    460s] TDRefine: refinePlace mode is spiral
[12/18 12:45:00    460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.20
[12/18 12:45:00    460s] OPERPROF: Starting RefinePlace at level 1, MEM:2065.1M, EPOCH TIME: 1766051100.688082
[12/18 12:45:00    460s] *** Starting refinePlace (0:07:40 mem=2065.1M) ***
[12/18 12:45:00    460s] Total net bbox length = 3.306e+05 (2.180e+05 1.126e+05) (ext = 8.360e+04)
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:00    460s] **ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:45:00    460s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:45:00    460s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:45:00    460s] Type 'man IMPSP-5140' for more detail.
[12/18 12:45:00    460s] **WARN: (IMPSP-315):	Found 11199 instances insts with no PG Term connections.
[12/18 12:45:00    460s] Type 'man IMPSP-315' for more detail.
[12/18 12:45:00    460s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:00    460s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] Starting Small incrNP...
[12/18 12:45:00    460s] User Input Parameters:
[12/18 12:45:00    460s] - Congestion Driven    : Off
[12/18 12:45:00    460s] - Timing Driven        : Off
[12/18 12:45:00    460s] - Area-Violation Based : Off
[12/18 12:45:00    460s] - Start Rollback Level : -5
[12/18 12:45:00    460s] - Legalized            : On
[12/18 12:45:00    460s] - Window Based         : Off
[12/18 12:45:00    460s] - eDen incr mode       : Off
[12/18 12:45:00    460s] - Small incr mode      : On
[12/18 12:45:00    460s] 
[12/18 12:45:00    460s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2065.1M, EPOCH TIME: 1766051100.698548
[12/18 12:45:00    460s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2065.1M, EPOCH TIME: 1766051100.699640
[12/18 12:45:00    460s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2065.1M, EPOCH TIME: 1766051100.701179
[12/18 12:45:00    460s] default core: bins with density > 0.750 = 94.16 % ( 145 / 154 )
[12/18 12:45:00    460s] Density distribution unevenness ratio = 3.009%
[12/18 12:45:00    460s] Density distribution unevenness ratio (U70) = 3.009%
[12/18 12:45:00    460s] Density distribution unevenness ratio (U80) = 3.009%
[12/18 12:45:00    460s] Density distribution unevenness ratio (U90) = 3.009%
[12/18 12:45:00    460s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2065.1M, EPOCH TIME: 1766051100.701246
[12/18 12:45:00    460s] cost 1.437288, thresh 1.000000
[12/18 12:45:00    460s] OPERPROF:   Starting spMPad at level 2, MEM:2065.1M, EPOCH TIME: 1766051100.701372
[12/18 12:45:00    460s] OPERPROF:     Starting spContextMPad at level 3, MEM:2065.1M, EPOCH TIME: 1766051100.701735
[12/18 12:45:00    460s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2065.1M, EPOCH TIME: 1766051100.701767
[12/18 12:45:00    460s] MP Top (11149): mp=1.000. U=1.039.
[12/18 12:45:00    460s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:2065.1M, EPOCH TIME: 1766051100.703715
[12/18 12:45:00    460s] MPU (11149) 1.039 -> 1.039
[12/18 12:45:00    460s] incrNP th 1.000, 0.100
[12/18 12:45:00    460s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:45:00    460s] No instances found in the vector
[12/18 12:45:00    460s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2065.1M, DRC: 0)
[12/18 12:45:00    460s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:45:00    460s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:45:00    460s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2065.1M, EPOCH TIME: 1766051100.706647
[12/18 12:45:00    460s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2065.1M, EPOCH TIME: 1766051100.707334
[12/18 12:45:00    460s] no activity file in design. spp won't run.
[12/18 12:45:00    460s] [spp] 0
[12/18 12:45:00    460s] [adp] 0:1:1:3
[12/18 12:45:00    460s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2065.1M, EPOCH TIME: 1766051100.709036
[12/18 12:45:00    460s] SP #FI/SF FL/PI 50/0 8988/2161
[12/18 12:45:00    460s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:2065.1M, EPOCH TIME: 1766051100.710112
[12/18 12:45:00    460s] NP #FI/FS/SF FL/PI: 50/0/0 11149/2161
[12/18 12:45:00    460s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:45:00    460s] OPERPROF:   Starting npPlace at level 2, MEM:2068.6M, EPOCH TIME: 1766051100.732688
[12/18 12:45:02    461s] GP RA stats: MHOnly 0 nrInst 11149 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:45:02    462s] OPERPROF:   Finished npPlace at level 2, CPU:1.710, REAL:1.711, MEM:2079.1M, EPOCH TIME: 1766051102.443936
[12/18 12:45:02    462s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2079.1M, EPOCH TIME: 1766051102.464614
[12/18 12:45:02    462s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1766051102.464740
[12/18 12:45:02    462s] 
[12/18 12:45:02    462s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2079.1M, EPOCH TIME: 1766051102.465657
[12/18 12:45:02    462s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2079.1M, EPOCH TIME: 1766051102.466778
[12/18 12:45:02    462s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2079.1M, EPOCH TIME: 1766051102.468337
[12/18 12:45:02    462s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:45:02    462s] Density distribution unevenness ratio = 3.192%
[12/18 12:45:02    462s] Density distribution unevenness ratio (U70) = 3.192%
[12/18 12:45:02    462s] Density distribution unevenness ratio (U80) = 3.192%
[12/18 12:45:02    462s] Density distribution unevenness ratio (U90) = 3.192%
[12/18 12:45:02    462s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2079.1M, EPOCH TIME: 1766051102.468407
[12/18 12:45:02    462s] RPlace postIncrNP: Density = 1.437288 -> 1.262712.
[12/18 12:45:02    462s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:45:02    462s] [1.10+      ] :	 19 (12.34%) -> 32 (20.78%)
[12/18 12:45:02    462s] [1.05 - 1.10] :	 34 (22.08%) -> 33 (21.43%)
[12/18 12:45:02    462s] [1.00 - 1.05] :	 54 (35.06%) -> 45 (29.22%)
[12/18 12:45:02    462s] [0.95 - 1.00] :	 28 (18.18%) -> 22 (14.29%)
[12/18 12:45:02    462s] [0.90 - 0.95] :	 11 (7.14%) -> 9 (5.84%)
[12/18 12:45:02    462s] [0.85 - 0.90] :	 3 (1.95%) -> 6 (3.90%)
[12/18 12:45:02    462s] [0.80 - 0.85] :	 3 (1.95%) -> 2 (1.30%)
[12/18 12:45:02    462s] Move report: incrNP moves 10795 insts, mean move: 4.87 um, max move: 127.72 um 
[12/18 12:45:02    462s] 	Max move on inst (FE_USKC7_CTS_1): (448.96, 181.56) --> (394.68, 108.12)
[12/18 12:45:02    462s] Finished incrNP (cpu=0:00:01.8, real=0:00:02.0, mem=2079.1M)
[12/18 12:45:02    462s] End of Small incrNP (cpu=0:00:01.8, real=0:00:02.0)
[12/18 12:45:02    462s] Total net bbox length = 3.275e+05 (2.162e+05 1.112e+05) (ext = 8.371e+04)
[12/18 12:45:02    462s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2079.1MB
[12/18 12:45:02    462s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2079.1MB) @(0:07:40 - 0:07:42).
[12/18 12:45:02    462s] *** Finished refinePlace (0:07:42 mem=2079.1M) ***
[12/18 12:45:02    462s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.20
[12/18 12:45:02    462s] OPERPROF: Finished RefinePlace at level 1, CPU:1.790, REAL:1.784, MEM:2079.1M, EPOCH TIME: 1766051102.472343
[12/18 12:45:02    462s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.1M, EPOCH TIME: 1766051102.499476
[12/18 12:45:02    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:02    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:02    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:02    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:02    462s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2066.1M, EPOCH TIME: 1766051102.516766
[12/18 12:45:02    462s] *** maximum move = 0.00 um ***
[12/18 12:45:02    462s] *** Finished re-routing un-routed nets (2066.1M) ***
[12/18 12:45:02    462s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.1M, EPOCH TIME: 1766051102.610921
[12/18 12:45:02    462s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.1M, EPOCH TIME: 1766051102.616559
[12/18 12:45:02    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:02    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:02    462s] 
[12/18 12:45:02    462s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:02    462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:2066.1M, EPOCH TIME: 1766051102.623176
[12/18 12:45:02    462s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.1M, EPOCH TIME: 1766051102.623222
[12/18 12:45:02    462s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.1M, EPOCH TIME: 1766051102.623258
[12/18 12:45:02    462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2066.1M, EPOCH TIME: 1766051102.624316
[12/18 12:45:02    462s] 
[12/18 12:45:02    462s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2066.1M) ***
[12/18 12:45:02    462s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.8
[12/18 12:45:02    462s] ** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -7.386 Density 103.82
[12/18 12:45:02    462s] Optimizer WNS Pass 1
[12/18 12:45:02    462s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.839|-7.386|
|HEPG      |-0.839|-7.386|
|All Paths |-0.839|-7.386|
+----------+------+------+

[12/18 12:45:02    462s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.839ns TNS -7.386ns; HEPG WNS -0.839ns TNS -7.386ns; all paths WNS -0.839ns TNS -7.386ns; Real time 0:01:42
[12/18 12:45:02    462s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2066.1M, EPOCH TIME: 1766051102.725757
[12/18 12:45:02    462s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2066.1M, EPOCH TIME: 1766051102.725900
[12/18 12:45:02    462s] Active Path Group: reg2reg  
[12/18 12:45:02    462s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:02    462s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:02    462s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:02    462s] |  -0.839|   -0.839|  -7.386|   -7.386|  103.82%|   0:00:00.0| 2066.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:13    473s] Starting generalSmallTnsOpt
[12/18 12:45:13    473s] Ending generalSmallTnsOpt End
[12/18 12:45:13    473s] |  -0.824|   -0.824|  -7.235|   -7.235|  103.83%|   0:00:11.0| 2086.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:13    473s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:14    474s] skewClock has inserted FE_USKC44_CTS_18 (sky130_fd_sc_hd__clkbuf_4)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC45_CTS_18 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC46_CTS_18 (sky130_fd_sc_hd__buf_6)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC47_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC48_CTS_1 (sky130_fd_sc_hd__inv_2)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC49_CTS_1 (sky130_fd_sc_hd__inv_2)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC50_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC51_CTS_2 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC52_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC53_CTS_2 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC54_CTS_49 (sky130_fd_sc_hd__clkbuf_8)
[12/18 12:45:14    474s] skewClock has inserted FE_USKC55_CTS_49 (sky130_fd_sc_hd__clkbuf_8)
[12/18 12:45:14    474s] skewClock sized 0 and inserted 12 insts
[12/18 12:45:14    474s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:14    474s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:14    474s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:14    474s] |  -0.598|   -0.598|  -5.430|   -5.430|  103.83%|   0:00:12.0| 2072.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:18    477s] |  -0.598|   -0.598|  -5.424|   -5.424|  103.85%|   0:00:16.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:18    478s] |  -0.598|   -0.598|  -5.408|   -5.408|  103.84%|   0:00:00.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:18    478s] Starting generalSmallTnsOpt
[12/18 12:45:18    478s] Ending generalSmallTnsOpt End
[12/18 12:45:18    478s] |  -0.598|   -0.598|  -5.408|   -5.408|  103.84%|   0:00:00.0| 2111.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:18    478s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:19    479s] skewClock has inserted FE_USKC56_CTS_1 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC57_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC58_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC59_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC60_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC61_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC62_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC63_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC64_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC65_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:45:19    479s] skewClock has inserted FE_USKC66_CTS_49 (sky130_fd_sc_hd__clkbuf_4)
[12/18 12:45:19    479s] skewClock sized 0 and inserted 11 insts
[12/18 12:45:19    479s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:19    479s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:19    479s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:19    479s] |  -0.508|   -0.508|  -4.261|   -4.261|  103.84%|   0:00:01.0| 2070.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:20    479s] |  -0.468|   -0.468|  -3.662|   -3.662|  103.84%|   0:00:02.0| 2073.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:20    480s] Starting generalSmallTnsOpt
[12/18 12:45:20    480s] Ending generalSmallTnsOpt End
[12/18 12:45:20    480s] |  -0.468|   -0.468|  -3.662|   -3.662|  103.84%|   0:00:00.0| 2092.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:20    480s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:20    480s] 
[12/18 12:45:20    480s] *** Finish Core Optimize Step (cpu=0:00:18.1 real=0:00:18.0 mem=2092.5M) ***
[12/18 12:45:20    480s] 
[12/18 12:45:20    480s] *** Finished Optimize Step Cumulative (cpu=0:00:18.1 real=0:00:18.0 mem=2092.5M) ***
[12/18 12:45:20    480s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.468|-3.662|
|HEPG      |-0.468|-3.662|
|All Paths |-0.468|-3.662|
+----------+------+------+

[12/18 12:45:20    480s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.468ns TNS -3.662ns; HEPG WNS -0.468ns TNS -3.662ns; all paths WNS -0.468ns TNS -3.662ns; Real time 0:02:00
[12/18 12:45:20    480s] ** GigaOpt Optimizer WNS Slack -0.468 TNS Slack -3.662 Density 103.84
[12/18 12:45:20    480s] Placement Snapshot: Density distribution:
[12/18 12:45:20    480s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:45:20    480s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:45:20    480s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:45:20    480s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:45:20    480s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:45:20    480s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:45:20    480s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:45:20    480s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:45:20    480s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:45:20    480s] [0.55 - 0.60]: 1 (0.76%)
[12/18 12:45:20    480s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:45:20    480s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:45:20    480s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:45:20    480s] [0.35 - 0.40]: 0 (0.00%)
[12/18 12:45:20    480s] [0.30 - 0.35]: 1 (0.76%)
[12/18 12:45:20    480s] [0.25 - 0.30]: 1 (0.76%)
[12/18 12:45:20    480s] [0.20 - 0.25]: 1 (0.76%)
[12/18 12:45:20    480s] [0.15 - 0.20]: 6 (4.55%)
[12/18 12:45:20    480s] [0.10 - 0.15]: 6 (4.55%)
[12/18 12:45:20    480s] [0.05 - 0.10]: 18 (13.64%)
[12/18 12:45:20    480s] [0.00 - 0.05]: 98 (74.24%)
[12/18 12:45:20    480s] Begin: Area Reclaim Optimization
[12/18 12:45:20    480s] *** AreaOpt #2 [begin] (WnsOpt #1 / ccopt_design #1) : totSession cpu/real = 0:08:00.6/0:08:01.5 (1.0), mem = 2092.5M
[12/18 12:45:21    480s] Usable buffer cells for single buffer setup transform:
[12/18 12:45:21    480s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:45:21    480s] Number of usable buffer cells above: 13
[12/18 12:45:21    480s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2092.5M, EPOCH TIME: 1766051121.023389
[12/18 12:45:21    480s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2092.5M, EPOCH TIME: 1766051121.023507
[12/18 12:45:21    480s] Reclaim Optimization WNS Slack -0.468  TNS Slack -3.662 Density 103.84
[12/18 12:45:21    480s] +---------+---------+--------+--------+------------+--------+
[12/18 12:45:21    480s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:45:21    480s] +---------+---------+--------+--------+------------+--------+
[12/18 12:45:21    480s] |  103.84%|        -|  -0.468|  -3.662|   0:00:00.0| 2092.5M|
[12/18 12:45:21    480s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:45:21    480s] |  103.84%|        0|  -0.468|  -3.662|   0:00:00.0| 2092.5M|
[12/18 12:45:21    481s] |  103.77%|       28|  -0.467|  -3.645|   0:00:00.0| 2092.5M|
[12/18 12:45:21    481s] |  103.77%|        0|  -0.467|  -3.645|   0:00:00.0| 2092.5M|
[12/18 12:45:21    481s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:45:21    481s] +---------+---------+--------+--------+------------+--------+
[12/18 12:45:21    481s] Reclaim Optimization End WNS Slack -0.467  TNS Slack -3.645 Density 103.77
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 19 **
[12/18 12:45:21    481s] --------------------------------------------------------------
[12/18 12:45:21    481s] |                                   | Total     | Sequential |
[12/18 12:45:21    481s] --------------------------------------------------------------
[12/18 12:45:21    481s] | Num insts resized                 |      19  |       0    |
[12/18 12:45:21    481s] | Num insts undone                  |       9  |       0    |
[12/18 12:45:21    481s] | Num insts Downsized               |      19  |       0    |
[12/18 12:45:21    481s] | Num insts Samesized               |       0  |       0    |
[12/18 12:45:21    481s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:45:21    481s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:45:21    481s] --------------------------------------------------------------
[12/18 12:45:21    481s] Bottom Preferred Layer:
[12/18 12:45:21    481s] +-------------+------------+------------+----------+
[12/18 12:45:21    481s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:45:21    481s] +-------------+------------+------------+----------+
[12/18 12:45:21    481s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:45:21    481s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:45:21    481s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:45:21    481s] +-------------+------------+------------+----------+
[12/18 12:45:21    481s] Via Pillar Rule:
[12/18 12:45:21    481s]     None
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s] Number of times islegalLocAvaiable called = 58 skipped = 0, called in commitmove = 28, skipped in commitmove = 0
[12/18 12:45:21    481s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[12/18 12:45:21    481s] *** AreaOpt #2 [finish] (WnsOpt #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.0 (1.0), totSession cpu/real = 0:08:01.6/0:08:02.6 (1.0), mem = 2092.5M
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s] =============================================================================================
[12/18 12:45:21    481s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / ccopt_design #1                     21.35-s114_1
[12/18 12:45:21    481s] =============================================================================================
[12/18 12:45:21    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:45:21    481s] ---------------------------------------------------------------------------------------------
[12/18 12:45:21    481s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:45:21    481s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:21    481s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:21    481s] [ OptimizationStep       ]      1   0:00:00.1  (   6.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:45:21    481s] [ OptSingleIteration     ]      3   0:00:00.0  (   4.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/18 12:45:21    481s] [ OptGetWeight           ]    279   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:21    481s] [ OptEval                ]    279   0:00:00.3  (  24.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:45:21    481s] [ OptCommit              ]    279   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:21    481s] [ PostCommitDelayUpdate  ]    285   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:45:21    481s] [ IncrDelayCalc          ]     95   0:00:00.3  (  27.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:45:21    481s] [ IncrTimingUpdate       ]     22   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/18 12:45:21    481s] [ MISC                   ]          0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:45:21    481s] ---------------------------------------------------------------------------------------------
[12/18 12:45:21    481s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.1    1.0
[12/18 12:45:21    481s] ---------------------------------------------------------------------------------------------
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2071.45M, totSessionCpu=0:08:02).
[12/18 12:45:21    481s] Placement Snapshot: Density distribution:
[12/18 12:45:21    481s] [1.00 -  +++]: 0 (0.00%)
[12/18 12:45:21    481s] [0.95 - 1.00]: 0 (0.00%)
[12/18 12:45:21    481s] [0.90 - 0.95]: 0 (0.00%)
[12/18 12:45:21    481s] [0.85 - 0.90]: 0 (0.00%)
[12/18 12:45:21    481s] [0.80 - 0.85]: 0 (0.00%)
[12/18 12:45:21    481s] [0.75 - 0.80]: 0 (0.00%)
[12/18 12:45:21    481s] [0.70 - 0.75]: 0 (0.00%)
[12/18 12:45:21    481s] [0.65 - 0.70]: 0 (0.00%)
[12/18 12:45:21    481s] [0.60 - 0.65]: 0 (0.00%)
[12/18 12:45:21    481s] [0.55 - 0.60]: 1 (0.76%)
[12/18 12:45:21    481s] [0.50 - 0.55]: 0 (0.00%)
[12/18 12:45:21    481s] [0.45 - 0.50]: 0 (0.00%)
[12/18 12:45:21    481s] [0.40 - 0.45]: 0 (0.00%)
[12/18 12:45:21    481s] [0.35 - 0.40]: 0 (0.00%)
[12/18 12:45:21    481s] [0.30 - 0.35]: 1 (0.76%)
[12/18 12:45:21    481s] [0.25 - 0.30]: 1 (0.76%)
[12/18 12:45:21    481s] [0.20 - 0.25]: 1 (0.76%)
[12/18 12:45:21    481s] [0.15 - 0.20]: 6 (4.55%)
[12/18 12:45:21    481s] [0.10 - 0.15]: 7 (5.30%)
[12/18 12:45:21    481s] [0.05 - 0.10]: 17 (12.88%)
[12/18 12:45:21    481s] [0.00 - 0.05]: 98 (74.24%)
[12/18 12:45:21    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.9
[12/18 12:45:21    481s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.5M, EPOCH TIME: 1766051121.957895
[12/18 12:45:21    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/18 12:45:21    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:21    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:21    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:21    481s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2067.5M, EPOCH TIME: 1766051121.975061
[12/18 12:45:21    481s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2067.5M, EPOCH TIME: 1766051121.976214
[12/18 12:45:21    481s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2067.5M, EPOCH TIME: 1766051121.976278
[12/18 12:45:21    481s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2067.5M, EPOCH TIME: 1766051121.981692
[12/18 12:45:21    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:21    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:21    481s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2067.5M, EPOCH TIME: 1766051121.988481
[12/18 12:45:21    481s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2067.5M, EPOCH TIME: 1766051121.988533
[12/18 12:45:21    481s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2067.5M, EPOCH TIME: 1766051121.988568
[12/18 12:45:21    481s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2067.5M, EPOCH TIME: 1766051121.989678
[12/18 12:45:21    481s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2067.5M, EPOCH TIME: 1766051121.989708
[12/18 12:45:21    481s] TDRefine: refinePlace mode is spiral
[12/18 12:45:21    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.21
[12/18 12:45:21    481s] OPERPROF: Starting RefinePlace at level 1, MEM:2067.5M, EPOCH TIME: 1766051121.989750
[12/18 12:45:21    481s] *** Starting refinePlace (0:08:02 mem=2067.5M) ***
[12/18 12:45:21    481s] Total net bbox length = 3.280e+05 (2.165e+05 1.116e+05) (ext = 8.370e+04)
[12/18 12:45:21    481s] 
[12/18 12:45:21    481s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:21    481s] **ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:45:21    481s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:45:21    481s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:45:21    481s] Type 'man IMPSP-5140' for more detail.
[12/18 12:45:21    481s] **WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
[12/18 12:45:21    481s] Type 'man IMPSP-315' for more detail.
[12/18 12:45:21    481s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:21    481s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:22    481s] 
[12/18 12:45:22    481s] Starting Small incrNP...
[12/18 12:45:22    481s] User Input Parameters:
[12/18 12:45:22    481s] - Congestion Driven    : Off
[12/18 12:45:22    481s] - Timing Driven        : Off
[12/18 12:45:22    481s] - Area-Violation Based : Off
[12/18 12:45:22    481s] - Start Rollback Level : -5
[12/18 12:45:22    481s] - Legalized            : On
[12/18 12:45:22    481s] - Window Based         : Off
[12/18 12:45:22    481s] - eDen incr mode       : Off
[12/18 12:45:22    481s] - Small incr mode      : On
[12/18 12:45:22    481s] 
[12/18 12:45:22    481s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2067.5M, EPOCH TIME: 1766051122.000077
[12/18 12:45:22    481s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2067.5M, EPOCH TIME: 1766051122.001177
[12/18 12:45:22    481s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2067.5M, EPOCH TIME: 1766051122.002741
[12/18 12:45:22    481s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:45:22    481s] Density distribution unevenness ratio = 3.214%
[12/18 12:45:22    481s] Density distribution unevenness ratio (U70) = 3.214%
[12/18 12:45:22    481s] Density distribution unevenness ratio (U80) = 3.214%
[12/18 12:45:22    481s] Density distribution unevenness ratio (U90) = 3.214%
[12/18 12:45:22    481s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2067.5M, EPOCH TIME: 1766051122.002843
[12/18 12:45:22    481s] cost 1.259322, thresh 1.000000
[12/18 12:45:22    481s] OPERPROF:   Starting spMPad at level 2, MEM:2067.5M, EPOCH TIME: 1766051122.002961
[12/18 12:45:22    481s] OPERPROF:     Starting spContextMPad at level 3, MEM:2067.5M, EPOCH TIME: 1766051122.003335
[12/18 12:45:22    481s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.010, REAL:0.000, MEM:2067.5M, EPOCH TIME: 1766051122.003367
[12/18 12:45:22    481s] MP Top (11171): mp=1.000. U=1.039.
[12/18 12:45:22    481s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:2067.5M, EPOCH TIME: 1766051122.005376
[12/18 12:45:22    481s] MPU (11171) 1.039 -> 1.039
[12/18 12:45:22    481s] incrNP th 1.000, 0.100
[12/18 12:45:22    481s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:45:22    481s] No instances found in the vector
[12/18 12:45:22    481s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2067.5M, DRC: 0)
[12/18 12:45:22    481s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:45:22    481s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:45:22    481s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2067.5M, EPOCH TIME: 1766051122.008287
[12/18 12:45:22    481s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2067.5M, EPOCH TIME: 1766051122.008986
[12/18 12:45:22    481s] no activity file in design. spp won't run.
[12/18 12:45:22    481s] [spp] 0
[12/18 12:45:22    481s] [adp] 0:1:1:3
[12/18 12:45:22    481s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2067.5M, EPOCH TIME: 1766051122.010672
[12/18 12:45:22    481s] SP #FI/SF FL/PI 50/0 9010/2161
[12/18 12:45:22    481s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:2067.5M, EPOCH TIME: 1766051122.011704
[12/18 12:45:22    481s] NP #FI/FS/SF FL/PI: 50/0/0 11171/2161
[12/18 12:45:22    481s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:45:22    481s] OPERPROF:   Starting npPlace at level 2, MEM:2070.1M, EPOCH TIME: 1766051122.031885
[12/18 12:45:23    483s] GP RA stats: MHOnly 0 nrInst 11171 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:45:23    483s] OPERPROF:   Finished npPlace at level 2, CPU:1.890, REAL:1.887, MEM:2079.6M, EPOCH TIME: 1766051123.918917
[12/18 12:45:23    483s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2079.6M, EPOCH TIME: 1766051123.939494
[12/18 12:45:23    483s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2079.6M, EPOCH TIME: 1766051123.939646
[12/18 12:45:23    483s] 
[12/18 12:45:23    483s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2079.6M, EPOCH TIME: 1766051123.940499
[12/18 12:45:23    483s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2079.6M, EPOCH TIME: 1766051123.941564
[12/18 12:45:23    483s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2079.6M, EPOCH TIME: 1766051123.943129
[12/18 12:45:23    483s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:45:23    483s] Density distribution unevenness ratio = 2.299%
[12/18 12:45:23    483s] Density distribution unevenness ratio (U70) = 2.299%
[12/18 12:45:23    483s] Density distribution unevenness ratio (U80) = 2.299%
[12/18 12:45:23    483s] Density distribution unevenness ratio (U90) = 2.299%
[12/18 12:45:23    483s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2079.6M, EPOCH TIME: 1766051123.943213
[12/18 12:45:23    483s] RPlace postIncrNP: Density = 1.259322 -> 1.188136.
[12/18 12:45:23    483s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:45:23    483s] [1.10+      ] :	 32 (20.78%) -> 21 (13.64%)
[12/18 12:45:23    483s] [1.05 - 1.10] :	 32 (20.78%) -> 38 (24.68%)
[12/18 12:45:23    483s] [1.00 - 1.05] :	 46 (29.87%) -> 55 (35.71%)
[12/18 12:45:23    483s] [0.95 - 1.00] :	 21 (13.64%) -> 25 (16.23%)
[12/18 12:45:23    483s] [0.90 - 0.95] :	 10 (6.49%) -> 10 (6.49%)
[12/18 12:45:23    483s] [0.85 - 0.90] :	 6 (3.90%) -> 2 (1.30%)
[12/18 12:45:23    483s] [0.80 - 0.85] :	 2 (1.30%) -> 1 (0.65%)
[12/18 12:45:23    483s] Move report: incrNP moves 10757 insts, mean move: 4.16 um, max move: 33.14 um 
[12/18 12:45:23    483s] 	Max move on inst (FE_USKC55_CTS_49): (248.86, 97.24) --> (252.08, 67.32)
[12/18 12:45:23    483s] Finished incrNP (cpu=0:00:01.9, real=0:00:02.0, mem=2079.6M)
[12/18 12:45:23    483s] End of Small incrNP (cpu=0:00:01.9, real=0:00:02.0)
[12/18 12:45:23    483s] Total net bbox length = 3.305e+05 (2.180e+05 1.125e+05) (ext = 8.394e+04)
[12/18 12:45:23    483s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2079.6MB
[12/18 12:45:23    483s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2079.6MB) @(0:08:02 - 0:08:04).
[12/18 12:45:23    483s] *** Finished refinePlace (0:08:04 mem=2079.6M) ***
[12/18 12:45:23    483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.21
[12/18 12:45:23    483s] OPERPROF: Finished RefinePlace at level 1, CPU:1.960, REAL:1.957, MEM:2079.6M, EPOCH TIME: 1766051123.947113
[12/18 12:45:23    483s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.6M, EPOCH TIME: 1766051123.974251
[12/18 12:45:23    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:23    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:23    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:23    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:23    483s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2071.6M, EPOCH TIME: 1766051123.990156
[12/18 12:45:23    483s] *** maximum move = 0.00 um ***
[12/18 12:45:23    483s] *** Finished re-routing un-routed nets (2071.6M) ***
[12/18 12:45:24    483s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.6M, EPOCH TIME: 1766051124.139728
[12/18 12:45:24    483s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.6M, EPOCH TIME: 1766051124.145362
[12/18 12:45:24    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:24    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:24    483s] 
[12/18 12:45:24    483s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:24    483s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2071.6M, EPOCH TIME: 1766051124.152045
[12/18 12:45:24    483s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.6M, EPOCH TIME: 1766051124.152091
[12/18 12:45:24    483s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.6M, EPOCH TIME: 1766051124.152127
[12/18 12:45:24    483s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2071.6M, EPOCH TIME: 1766051124.153192
[12/18 12:45:24    483s] 
[12/18 12:45:24    483s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2071.6M) ***
[12/18 12:45:24    483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.9
[12/18 12:45:24    483s] ** GigaOpt Optimizer WNS Slack -0.445 TNS Slack -3.370 Density 103.89
[12/18 12:45:24    483s] Optimizer WNS Pass 2
[12/18 12:45:24    483s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.445|-3.370|
|HEPG      |-0.445|-3.370|
|All Paths |-0.445|-3.370|
+----------+------+------+

[12/18 12:45:24    483s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.445ns TNS -3.370ns; HEPG WNS -0.445ns TNS -3.370ns; all paths WNS -0.445ns TNS -3.370ns; Real time 0:02:04
[12/18 12:45:24    483s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2071.6M, EPOCH TIME: 1766051124.279819
[12/18 12:45:24    483s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2071.6M, EPOCH TIME: 1766051124.279935
[12/18 12:45:24    484s] Active Path Group: reg2reg  
[12/18 12:45:24    484s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:24    484s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:24    484s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:24    484s] |  -0.445|   -0.445|  -3.370|   -3.370|  103.89%|   0:00:00.0| 2071.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:32    492s] Starting generalSmallTnsOpt
[12/18 12:45:32    492s] Ending generalSmallTnsOpt End
[12/18 12:45:32    492s] |  -0.423|   -0.423|  -3.077|   -3.077|  103.93%|   0:00:08.0| 2109.8M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:32    492s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s] *** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2109.8M) ***
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s] *** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:08.0 mem=2109.8M) ***
[12/18 12:45:32    492s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.423|-3.077|
|HEPG      |-0.423|-3.077|
|All Paths |-0.423|-3.077|
+----------+------+------+

[12/18 12:45:32    492s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.423ns TNS -3.077ns; HEPG WNS -0.423ns TNS -3.077ns; all paths WNS -0.423ns TNS -3.077ns; Real time 0:02:12
[12/18 12:45:32    492s] ** GigaOpt Optimizer WNS Slack -0.423 TNS Slack -3.077 Density 103.93
[12/18 12:45:32    492s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.10
[12/18 12:45:32    492s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2109.8M, EPOCH TIME: 1766051132.560509
[12/18 12:45:32    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11223).
[12/18 12:45:32    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:32    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:32    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:32    492s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:2070.8M, EPOCH TIME: 1766051132.578058
[12/18 12:45:32    492s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2070.8M, EPOCH TIME: 1766051132.579228
[12/18 12:45:32    492s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2070.8M, EPOCH TIME: 1766051132.579290
[12/18 12:45:32    492s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2070.8M, EPOCH TIME: 1766051132.584686
[12/18 12:45:32    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:32    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:32    492s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2070.8M, EPOCH TIME: 1766051132.591402
[12/18 12:45:32    492s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2070.8M, EPOCH TIME: 1766051132.591448
[12/18 12:45:32    492s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2070.8M, EPOCH TIME: 1766051132.591483
[12/18 12:45:32    492s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:2070.8M, EPOCH TIME: 1766051132.592543
[12/18 12:45:32    492s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:2070.8M, EPOCH TIME: 1766051132.592575
[12/18 12:45:32    492s] TDRefine: refinePlace mode is spiral
[12/18 12:45:32    492s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.22
[12/18 12:45:32    492s] OPERPROF: Starting RefinePlace at level 1, MEM:2070.8M, EPOCH TIME: 1766051132.592651
[12/18 12:45:32    492s] *** Starting refinePlace (0:08:12 mem=2070.8M) ***
[12/18 12:45:32    492s] Total net bbox length = 3.307e+05 (2.181e+05 1.126e+05) (ext = 8.394e+04)
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:32    492s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:45:32    492s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:45:32    492s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:45:32    492s] Type 'man IMPSP-5140' for more detail.
[12/18 12:45:32    492s] **WARN: (IMPSP-315):	Found 11223 instances insts with no PG Term connections.
[12/18 12:45:32    492s] Type 'man IMPSP-315' for more detail.
[12/18 12:45:32    492s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:32    492s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s] Starting Small incrNP...
[12/18 12:45:32    492s] User Input Parameters:
[12/18 12:45:32    492s] - Congestion Driven    : Off
[12/18 12:45:32    492s] - Timing Driven        : Off
[12/18 12:45:32    492s] - Area-Violation Based : Off
[12/18 12:45:32    492s] - Start Rollback Level : -5
[12/18 12:45:32    492s] - Legalized            : On
[12/18 12:45:32    492s] - Window Based         : Off
[12/18 12:45:32    492s] - eDen incr mode       : Off
[12/18 12:45:32    492s] - Small incr mode      : On
[12/18 12:45:32    492s] 
[12/18 12:45:32    492s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2070.8M, EPOCH TIME: 1766051132.602949
[12/18 12:45:32    492s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2070.8M, EPOCH TIME: 1766051132.604008
[12/18 12:45:32    492s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2070.8M, EPOCH TIME: 1766051132.605606
[12/18 12:45:32    492s] default core: bins with density > 0.750 = 92.21 % ( 142 / 154 )
[12/18 12:45:32    492s] Density distribution unevenness ratio = 2.302%
[12/18 12:45:32    492s] Density distribution unevenness ratio (U70) = 2.302%
[12/18 12:45:32    492s] Density distribution unevenness ratio (U80) = 2.302%
[12/18 12:45:32    492s] Density distribution unevenness ratio (U90) = 2.302%
[12/18 12:45:32    492s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2070.8M, EPOCH TIME: 1766051132.605674
[12/18 12:45:32    492s] cost 1.188136, thresh 1.000000
[12/18 12:45:32    492s] OPERPROF:   Starting spMPad at level 2, MEM:2070.8M, EPOCH TIME: 1766051132.605804
[12/18 12:45:32    492s] OPERPROF:     Starting spContextMPad at level 3, MEM:2070.8M, EPOCH TIME: 1766051132.606163
[12/18 12:45:32    492s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2070.8M, EPOCH TIME: 1766051132.606195
[12/18 12:45:32    492s] MP Top (11173): mp=1.000. U=1.040.
[12/18 12:45:32    492s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2070.8M, EPOCH TIME: 1766051132.608164
[12/18 12:45:32    492s] MPU (11173) 1.040 -> 1.040
[12/18 12:45:32    492s] incrNP th 1.000, 0.100
[12/18 12:45:32    492s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:45:32    492s] No instances found in the vector
[12/18 12:45:32    492s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2070.8M, DRC: 0)
[12/18 12:45:32    492s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:45:32    492s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:45:32    492s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2070.8M, EPOCH TIME: 1766051132.610927
[12/18 12:45:32    492s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2070.8M, EPOCH TIME: 1766051132.611586
[12/18 12:45:32    492s] no activity file in design. spp won't run.
[12/18 12:45:32    492s] [spp] 0
[12/18 12:45:32    492s] [adp] 0:1:1:3
[12/18 12:45:32    492s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2070.8M, EPOCH TIME: 1766051132.613259
[12/18 12:45:32    492s] SP #FI/SF FL/PI 50/0 9012/2161
[12/18 12:45:32    492s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:2070.8M, EPOCH TIME: 1766051132.614298
[12/18 12:45:32    492s] NP #FI/FS/SF FL/PI: 50/0/0 11173/2161
[12/18 12:45:32    492s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:45:32    492s] OPERPROF:   Starting npPlace at level 2, MEM:2071.9M, EPOCH TIME: 1766051132.633715
[12/18 12:45:33    493s] GP RA stats: MHOnly 0 nrInst 11173 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:45:33    493s] OPERPROF:   Finished npPlace at level 2, CPU:1.350, REAL:1.349, MEM:2079.5M, EPOCH TIME: 1766051133.983052
[12/18 12:45:34    493s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2079.5M, EPOCH TIME: 1766051134.003862
[12/18 12:45:34    493s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2079.5M, EPOCH TIME: 1766051134.004001
[12/18 12:45:34    493s] 
[12/18 12:45:34    493s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2079.5M, EPOCH TIME: 1766051134.004900
[12/18 12:45:34    493s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2079.5M, EPOCH TIME: 1766051134.005966
[12/18 12:45:34    493s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2079.5M, EPOCH TIME: 1766051134.007528
[12/18 12:45:34    493s] default core: bins with density > 0.750 = 89.61 % ( 138 / 154 )
[12/18 12:45:34    493s] Density distribution unevenness ratio = 4.726%
[12/18 12:45:34    493s] Density distribution unevenness ratio (U70) = 4.726%
[12/18 12:45:34    493s] Density distribution unevenness ratio (U80) = 4.726%
[12/18 12:45:34    493s] Density distribution unevenness ratio (U90) = 4.726%
[12/18 12:45:34    493s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2079.5M, EPOCH TIME: 1766051134.007616
[12/18 12:45:34    493s] RPlace postIncrNP: Density = 1.188136 -> 1.350847.
[12/18 12:45:34    493s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:45:34    493s] [1.10+      ] :	 21 (13.64%) -> 46 (29.87%)
[12/18 12:45:34    493s] [1.05 - 1.10] :	 39 (25.32%) -> 29 (18.83%)
[12/18 12:45:34    493s] [1.00 - 1.05] :	 54 (35.06%) -> 29 (18.83%)
[12/18 12:45:34    493s] [0.95 - 1.00] :	 25 (16.23%) -> 20 (12.99%)
[12/18 12:45:34    493s] [0.90 - 0.95] :	 10 (6.49%) -> 8 (5.19%)
[12/18 12:45:34    493s] [0.85 - 0.90] :	 2 (1.30%) -> 5 (3.25%)
[12/18 12:45:34    493s] [0.80 - 0.85] :	 1 (0.65%) -> 3 (1.95%)
[12/18 12:45:34    493s] Move report: incrNP moves 10905 insts, mean move: 5.21 um, max move: 33.56 um 
[12/18 12:45:34    493s] 	Max move on inst (FE_RC_479_0): (399.28, 94.52) --> (398.36, 61.88)
[12/18 12:45:34    493s] Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2079.5M)
[12/18 12:45:34    493s] End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
[12/18 12:45:34    493s] Total net bbox length = 3.237e+05 (2.141e+05 1.096e+05) (ext = 8.376e+04)
[12/18 12:45:34    493s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2079.5MB
[12/18 12:45:34    493s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2079.5MB) @(0:08:12 - 0:08:14).
[12/18 12:45:34    493s] *** Finished refinePlace (0:08:14 mem=2079.5M) ***
[12/18 12:45:34    493s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.22
[12/18 12:45:34    493s] OPERPROF: Finished RefinePlace at level 1, CPU:1.420, REAL:1.419, MEM:2079.5M, EPOCH TIME: 1766051134.011351
[12/18 12:45:34    493s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.5M, EPOCH TIME: 1766051134.038642
[12/18 12:45:34    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:34    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:34    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:34    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:34    493s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2068.5M, EPOCH TIME: 1766051134.054668
[12/18 12:45:34    493s] *** maximum move = 0.00 um ***
[12/18 12:45:34    493s] *** Finished re-routing un-routed nets (2068.5M) ***
[12/18 12:45:34    493s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.5M, EPOCH TIME: 1766051134.205006
[12/18 12:45:34    493s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.5M, EPOCH TIME: 1766051134.210676
[12/18 12:45:34    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:34    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:34    493s] 
[12/18 12:45:34    493s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:34    493s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2068.5M, EPOCH TIME: 1766051134.217329
[12/18 12:45:34    493s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.5M, EPOCH TIME: 1766051134.217374
[12/18 12:45:34    493s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.5M, EPOCH TIME: 1766051134.217410
[12/18 12:45:34    493s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2068.5M, EPOCH TIME: 1766051134.218478
[12/18 12:45:34    493s] 
[12/18 12:45:34    493s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2068.5M) ***
[12/18 12:45:34    493s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.10
[12/18 12:45:34    493s] ** GigaOpt Optimizer WNS Slack -0.423 TNS Slack -3.055 Density 103.93
[12/18 12:45:34    493s] Optimizer WNS Pass 3
[12/18 12:45:34    493s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.423|-3.055|
|HEPG      |-0.423|-3.055|
|All Paths |-0.423|-3.055|
+----------+------+------+

[12/18 12:45:34    493s] CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -0.423ns TNS -3.055ns; HEPG WNS -0.423ns TNS -3.055ns; all paths WNS -0.423ns TNS -3.055ns; Real time 0:02:14
[12/18 12:45:34    493s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2068.5M, EPOCH TIME: 1766051134.331461
[12/18 12:45:34    493s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2068.5M, EPOCH TIME: 1766051134.331601
[12/18 12:45:34    494s] Active Path Group: reg2reg  
[12/18 12:45:34    494s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:34    494s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:34    494s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:34    494s] |  -0.423|   -0.423|  -3.055|   -3.055|  103.93%|   0:00:00.0| 2068.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:35    495s] |  -0.395|   -0.395|  -2.687|   -2.687|  103.93%|   0:00:01.0| 2087.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:36    496s] |  -0.368|   -0.368|  -2.347|   -2.347|  103.93%|   0:00:01.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:40    500s] |  -0.357|   -0.357|  -2.192|   -2.192|  103.93%|   0:00:04.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:40    500s] |  -0.338|   -0.338|  -2.026|   -2.026|  103.94%|   0:00:00.0| 2106.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:42    501s] |  -0.338|   -0.338|  -2.026|   -2.026|  103.94%|   0:00:02.0| 2087.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:42    502s] Starting generalSmallTnsOpt
[12/18 12:45:42    502s] Ending generalSmallTnsOpt End
[12/18 12:45:42    502s] |  -0.338|   -0.338|  -2.026|   -2.026|  103.96%|   0:00:00.0| 2087.6M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:42    502s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s] *** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=2087.6M) ***
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s] *** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=2087.6M) ***
[12/18 12:45:42    502s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.338|-2.026|
|HEPG      |-0.338|-2.026|
|All Paths |-0.338|-2.026|
+----------+------+------+

[12/18 12:45:42    502s] CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -0.338ns TNS -2.026ns; HEPG WNS -0.338ns TNS -2.026ns; all paths WNS -0.338ns TNS -2.026ns; Real time 0:02:22
[12/18 12:45:42    502s] ** GigaOpt Optimizer WNS Slack -0.338 TNS Slack -2.026 Density 103.96
[12/18 12:45:42    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.11
[12/18 12:45:42    502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.6M, EPOCH TIME: 1766051142.544124
[12/18 12:45:42    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11224).
[12/18 12:45:42    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:42    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:42    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:42    502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2068.6M, EPOCH TIME: 1766051142.561521
[12/18 12:45:42    502s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2068.6M, EPOCH TIME: 1766051142.562702
[12/18 12:45:42    502s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2068.6M, EPOCH TIME: 1766051142.562768
[12/18 12:45:42    502s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2068.6M, EPOCH TIME: 1766051142.568125
[12/18 12:45:42    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:42    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:42    502s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2068.6M, EPOCH TIME: 1766051142.574828
[12/18 12:45:42    502s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2068.6M, EPOCH TIME: 1766051142.574879
[12/18 12:45:42    502s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1766051142.574915
[12/18 12:45:42    502s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:2068.6M, EPOCH TIME: 1766051142.576003
[12/18 12:45:42    502s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:2068.6M, EPOCH TIME: 1766051142.576033
[12/18 12:45:42    502s] TDRefine: refinePlace mode is spiral
[12/18 12:45:42    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.23
[12/18 12:45:42    502s] OPERPROF: Starting RefinePlace at level 1, MEM:2068.6M, EPOCH TIME: 1766051142.576076
[12/18 12:45:42    502s] *** Starting refinePlace (0:08:22 mem=2068.6M) ***
[12/18 12:45:42    502s] Total net bbox length = 3.238e+05 (2.141e+05 1.097e+05) (ext = 8.376e+04)
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:42    502s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:45:42    502s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:45:42    502s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:45:42    502s] Type 'man IMPSP-5140' for more detail.
[12/18 12:45:42    502s] **WARN: (IMPSP-315):	Found 11224 instances insts with no PG Term connections.
[12/18 12:45:42    502s] Type 'man IMPSP-315' for more detail.
[12/18 12:45:42    502s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:42    502s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s] Starting Small incrNP...
[12/18 12:45:42    502s] User Input Parameters:
[12/18 12:45:42    502s] - Congestion Driven    : Off
[12/18 12:45:42    502s] - Timing Driven        : Off
[12/18 12:45:42    502s] - Area-Violation Based : Off
[12/18 12:45:42    502s] - Start Rollback Level : -5
[12/18 12:45:42    502s] - Legalized            : On
[12/18 12:45:42    502s] - Window Based         : Off
[12/18 12:45:42    502s] - eDen incr mode       : Off
[12/18 12:45:42    502s] - Small incr mode      : On
[12/18 12:45:42    502s] 
[12/18 12:45:42    502s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2068.6M, EPOCH TIME: 1766051142.586592
[12/18 12:45:42    502s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2068.6M, EPOCH TIME: 1766051142.587884
[12/18 12:45:42    502s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2068.6M, EPOCH TIME: 1766051142.589407
[12/18 12:45:42    502s] default core: bins with density > 0.750 = 89.61 % ( 138 / 154 )
[12/18 12:45:42    502s] Density distribution unevenness ratio = 4.719%
[12/18 12:45:42    502s] Density distribution unevenness ratio (U70) = 4.719%
[12/18 12:45:42    502s] Density distribution unevenness ratio (U80) = 4.719%
[12/18 12:45:42    502s] Density distribution unevenness ratio (U90) = 4.719%
[12/18 12:45:42    502s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2068.6M, EPOCH TIME: 1766051142.589474
[12/18 12:45:42    502s] cost 1.350847, thresh 1.000000
[12/18 12:45:42    502s] OPERPROF:   Starting spMPad at level 2, MEM:2068.6M, EPOCH TIME: 1766051142.589606
[12/18 12:45:42    502s] OPERPROF:     Starting spContextMPad at level 3, MEM:2068.6M, EPOCH TIME: 1766051142.589970
[12/18 12:45:42    502s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1766051142.590002
[12/18 12:45:42    502s] MP Top (11174): mp=1.000. U=1.040.
[12/18 12:45:42    502s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2068.6M, EPOCH TIME: 1766051142.591993
[12/18 12:45:42    502s] MPU (11174) 1.040 -> 1.040
[12/18 12:45:42    502s] incrNP th 1.000, 0.100
[12/18 12:45:42    502s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:45:42    502s] No instances found in the vector
[12/18 12:45:42    502s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2068.6M, DRC: 0)
[12/18 12:45:42    502s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:45:42    502s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:45:42    502s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2068.6M, EPOCH TIME: 1766051142.594777
[12/18 12:45:42    502s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2068.6M, EPOCH TIME: 1766051142.595436
[12/18 12:45:42    502s] no activity file in design. spp won't run.
[12/18 12:45:42    502s] [spp] 0
[12/18 12:45:42    502s] [adp] 0:1:1:3
[12/18 12:45:42    502s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.002, MEM:2068.6M, EPOCH TIME: 1766051142.597103
[12/18 12:45:42    502s] SP #FI/SF FL/PI 50/0 9013/2161
[12/18 12:45:42    502s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.003, MEM:2068.6M, EPOCH TIME: 1766051142.598159
[12/18 12:45:42    502s] NP #FI/FS/SF FL/PI: 50/0/0 11174/2161
[12/18 12:45:42    502s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:45:42    502s] OPERPROF:   Starting npPlace at level 2, MEM:2069.7M, EPOCH TIME: 1766051142.617700
[12/18 12:45:44    503s] GP RA stats: MHOnly 0 nrInst 11174 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:45:44    504s] OPERPROF:   Finished npPlace at level 2, CPU:1.960, REAL:1.962, MEM:2080.2M, EPOCH TIME: 1766051144.579614
[12/18 12:45:44    504s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2080.2M, EPOCH TIME: 1766051144.599981
[12/18 12:45:44    504s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2080.2M, EPOCH TIME: 1766051144.600124
[12/18 12:45:44    504s] 
[12/18 12:45:44    504s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2080.2M, EPOCH TIME: 1766051144.601003
[12/18 12:45:44    504s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2080.2M, EPOCH TIME: 1766051144.602037
[12/18 12:45:44    504s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2080.2M, EPOCH TIME: 1766051144.603632
[12/18 12:45:44    504s] default core: bins with density > 0.750 = 94.81 % ( 146 / 154 )
[12/18 12:45:44    504s] Density distribution unevenness ratio = 2.380%
[12/18 12:45:44    504s] Density distribution unevenness ratio (U70) = 2.380%
[12/18 12:45:44    504s] Density distribution unevenness ratio (U80) = 2.380%
[12/18 12:45:44    504s] Density distribution unevenness ratio (U90) = 2.380%
[12/18 12:45:44    504s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2080.2M, EPOCH TIME: 1766051144.603715
[12/18 12:45:44    504s] RPlace postIncrNP: Density = 1.350847 -> 1.179661.
[12/18 12:45:44    504s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:45:44    504s] [1.10+      ] :	 46 (29.87%) -> 21 (13.64%)
[12/18 12:45:44    504s] [1.05 - 1.10] :	 29 (18.83%) -> 46 (29.87%)
[12/18 12:45:44    504s] [1.00 - 1.05] :	 29 (18.83%) -> 50 (32.47%)
[12/18 12:45:44    504s] [0.95 - 1.00] :	 20 (12.99%) -> 21 (13.64%)
[12/18 12:45:44    504s] [0.90 - 0.95] :	 8 (5.19%) -> 8 (5.19%)
[12/18 12:45:44    504s] [0.85 - 0.90] :	 5 (3.25%) -> 5 (3.25%)
[12/18 12:45:44    504s] [0.80 - 0.85] :	 3 (1.95%) -> 0 (0.00%)
[12/18 12:45:44    504s] Move report: incrNP moves 10866 insts, mean move: 5.02 um, max move: 25.18 um 
[12/18 12:45:44    504s] 	Max move on inst (FE_RC_491_0): (236.44, 165.24) --> (219.42, 157.08)
[12/18 12:45:44    504s] Finished incrNP (cpu=0:00:02.0, real=0:00:02.0, mem=2080.2M)
[12/18 12:45:44    504s] End of Small incrNP (cpu=0:00:02.0, real=0:00:02.0)
[12/18 12:45:44    504s] Total net bbox length = 3.306e+05 (2.179e+05 1.127e+05) (ext = 8.397e+04)
[12/18 12:45:44    504s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2080.2MB
[12/18 12:45:44    504s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2080.2MB) @(0:08:22 - 0:08:24).
[12/18 12:45:44    504s] *** Finished refinePlace (0:08:24 mem=2080.2M) ***
[12/18 12:45:44    504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.23
[12/18 12:45:44    504s] OPERPROF: Finished RefinePlace at level 1, CPU:2.020, REAL:2.031, MEM:2080.2M, EPOCH TIME: 1766051144.607341
[12/18 12:45:44    504s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2080.2M, EPOCH TIME: 1766051144.633009
[12/18 12:45:44    504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:44    504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:44    504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:44    504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:44    504s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2072.2M, EPOCH TIME: 1766051144.649464
[12/18 12:45:44    504s] *** maximum move = 0.00 um ***
[12/18 12:45:44    504s] *** Finished re-routing un-routed nets (2072.2M) ***
[12/18 12:45:44    504s] OPERPROF: Starting DPlace-Init at level 1, MEM:2072.2M, EPOCH TIME: 1766051144.779650
[12/18 12:45:44    504s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.2M, EPOCH TIME: 1766051144.785257
[12/18 12:45:44    504s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:44    504s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:44    504s] 
[12/18 12:45:44    504s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:44    504s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2072.2M, EPOCH TIME: 1766051144.791950
[12/18 12:45:44    504s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2072.2M, EPOCH TIME: 1766051144.791996
[12/18 12:45:44    504s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2072.2M, EPOCH TIME: 1766051144.792032
[12/18 12:45:44    504s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2072.2M, EPOCH TIME: 1766051144.793089
[12/18 12:45:44    504s] 
[12/18 12:45:44    504s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2072.2M) ***
[12/18 12:45:44    504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.11
[12/18 12:45:44    504s] ** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -2.111 Density 103.96
[12/18 12:45:44    504s] Skipped Place ECO bump recovery (WNS opt)
[12/18 12:45:44    504s] Optimizer WNS Pass 4
[12/18 12:45:44    504s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.343|-2.111|
|HEPG      |-0.343|-2.111|
|All Paths |-0.343|-2.111|
+----------+------+------+

[12/18 12:45:44    504s] CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -0.343ns TNS -2.111ns; HEPG WNS -0.343ns TNS -2.111ns; all paths WNS -0.343ns TNS -2.111ns; Real time 0:02:24
[12/18 12:45:44    504s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2072.2M, EPOCH TIME: 1766051144.895884
[12/18 12:45:44    504s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2072.2M, EPOCH TIME: 1766051144.896027
[12/18 12:45:44    504s] Active Path Group: reg2reg  
[12/18 12:45:44    504s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:44    504s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:44    504s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:44    504s] |  -0.343|   -0.343|  -2.111|   -2.111|  103.96%|   0:00:00.0| 2072.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:50    509s] |  -0.326|   -0.326|  -1.895|   -1.895|  103.96%|   0:00:06.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:52    512s] |  -0.317|   -0.317|  -1.778|   -1.778|  103.96%|   0:00:02.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:53    513s] |  -0.313|   -0.313|  -1.739|   -1.739|  103.98%|   0:00:01.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:55    515s] Starting generalSmallTnsOpt
[12/18 12:45:55    515s] Ending generalSmallTnsOpt End
[12/18 12:45:55    515s] |  -0.313|   -0.313|  -1.739|   -1.739|  103.96%|   0:00:02.0| 2110.4M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:45:55    515s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s] *** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:11.0 mem=2110.4M) ***
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s] *** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=2110.4M) ***
[12/18 12:45:55    515s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.739|
|HEPG      |-0.313|-1.739|
|All Paths |-0.313|-1.739|
+----------+------+------+

[12/18 12:45:55    515s] CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -0.313ns TNS -1.739ns; HEPG WNS -0.313ns TNS -1.739ns; all paths WNS -0.313ns TNS -1.739ns; Real time 0:02:35
[12/18 12:45:55    515s] ** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.739 Density 103.96
[12/18 12:45:55    515s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.12
[12/18 12:45:55    515s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2110.4M, EPOCH TIME: 1766051155.590145
[12/18 12:45:55    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/18 12:45:55    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:55    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:55    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:55    515s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2072.4M, EPOCH TIME: 1766051155.607451
[12/18 12:45:55    515s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2072.4M, EPOCH TIME: 1766051155.608660
[12/18 12:45:55    515s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2072.4M, EPOCH TIME: 1766051155.608721
[12/18 12:45:55    515s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2072.4M, EPOCH TIME: 1766051155.614038
[12/18 12:45:55    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:55    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:55    515s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2072.4M, EPOCH TIME: 1766051155.620549
[12/18 12:45:55    515s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2072.4M, EPOCH TIME: 1766051155.620597
[12/18 12:45:55    515s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1766051155.620632
[12/18 12:45:55    515s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2072.4M, EPOCH TIME: 1766051155.621652
[12/18 12:45:55    515s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2072.4M, EPOCH TIME: 1766051155.621681
[12/18 12:45:55    515s] TDRefine: refinePlace mode is spiral
[12/18 12:45:55    515s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.24
[12/18 12:45:55    515s] OPERPROF: Starting RefinePlace at level 1, MEM:2072.4M, EPOCH TIME: 1766051155.621723
[12/18 12:45:55    515s] *** Starting refinePlace (0:08:35 mem=2072.4M) ***
[12/18 12:45:55    515s] Total net bbox length = 3.307e+05 (2.179e+05 1.128e+05) (ext = 8.397e+04)
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:55    515s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:45:55    515s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:45:55    515s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:45:55    515s] Type 'man IMPSP-5140' for more detail.
[12/18 12:45:55    515s] **WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
[12/18 12:45:55    515s] Type 'man IMPSP-315' for more detail.
[12/18 12:45:55    515s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:55    515s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s] Starting Small incrNP...
[12/18 12:45:55    515s] User Input Parameters:
[12/18 12:45:55    515s] - Congestion Driven    : Off
[12/18 12:45:55    515s] - Timing Driven        : Off
[12/18 12:45:55    515s] - Area-Violation Based : Off
[12/18 12:45:55    515s] - Start Rollback Level : -5
[12/18 12:45:55    515s] - Legalized            : On
[12/18 12:45:55    515s] - Window Based         : Off
[12/18 12:45:55    515s] - eDen incr mode       : Off
[12/18 12:45:55    515s] - Small incr mode      : On
[12/18 12:45:55    515s] 
[12/18 12:45:55    515s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2072.4M, EPOCH TIME: 1766051155.631883
[12/18 12:45:55    515s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2072.4M, EPOCH TIME: 1766051155.633028
[12/18 12:45:55    515s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2072.4M, EPOCH TIME: 1766051155.634564
[12/18 12:45:55    515s] default core: bins with density > 0.750 = 94.81 % ( 146 / 154 )
[12/18 12:45:55    515s] Density distribution unevenness ratio = 2.390%
[12/18 12:45:55    515s] Density distribution unevenness ratio (U70) = 2.390%
[12/18 12:45:55    515s] Density distribution unevenness ratio (U80) = 2.390%
[12/18 12:45:55    515s] Density distribution unevenness ratio (U90) = 2.390%
[12/18 12:45:55    515s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2072.4M, EPOCH TIME: 1766051155.634678
[12/18 12:45:55    515s] cost 1.179661, thresh 1.000000
[12/18 12:45:55    515s] OPERPROF:   Starting spMPad at level 2, MEM:2072.4M, EPOCH TIME: 1766051155.634779
[12/18 12:45:55    515s] OPERPROF:     Starting spContextMPad at level 3, MEM:2072.4M, EPOCH TIME: 1766051155.635135
[12/18 12:45:55    515s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2072.4M, EPOCH TIME: 1766051155.635166
[12/18 12:45:55    515s] MP Top (11171): mp=1.000. U=1.040.
[12/18 12:45:55    515s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2072.4M, EPOCH TIME: 1766051155.637236
[12/18 12:45:55    515s] MPU (11171) 1.040 -> 1.040
[12/18 12:45:55    515s] incrNP th 1.000, 0.100
[12/18 12:45:55    515s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:45:55    515s] No instances found in the vector
[12/18 12:45:55    515s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2072.4M, DRC: 0)
[12/18 12:45:55    515s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:45:55    515s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:45:55    515s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2072.4M, EPOCH TIME: 1766051155.640162
[12/18 12:45:55    515s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2072.4M, EPOCH TIME: 1766051155.640859
[12/18 12:45:55    515s] no activity file in design. spp won't run.
[12/18 12:45:55    515s] [spp] 0
[12/18 12:45:55    515s] [adp] 0:1:1:3
[12/18 12:45:55    515s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2072.4M, EPOCH TIME: 1766051155.642628
[12/18 12:45:55    515s] SP #FI/SF FL/PI 50/0 9010/2161
[12/18 12:45:55    515s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.004, MEM:2072.4M, EPOCH TIME: 1766051155.643702
[12/18 12:45:55    515s] NP #FI/FS/SF FL/PI: 50/0/0 11171/2161
[12/18 12:45:55    515s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:45:55    515s] OPERPROF:   Starting npPlace at level 2, MEM:2073.4M, EPOCH TIME: 1766051155.663444
[12/18 12:45:56    516s] GP RA stats: MHOnly 0 nrInst 11171 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:45:57    516s] OPERPROF:   Finished npPlace at level 2, CPU:1.360, REAL:1.357, MEM:2081.0M, EPOCH TIME: 1766051157.020045
[12/18 12:45:57    516s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2081.0M, EPOCH TIME: 1766051157.040526
[12/18 12:45:57    516s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2081.0M, EPOCH TIME: 1766051157.040703
[12/18 12:45:57    516s] 
[12/18 12:45:57    516s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2081.0M, EPOCH TIME: 1766051157.041553
[12/18 12:45:57    516s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2081.0M, EPOCH TIME: 1766051157.042643
[12/18 12:45:57    516s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2081.0M, EPOCH TIME: 1766051157.044203
[12/18 12:45:57    516s] default core: bins with density > 0.750 = 88.31 % ( 136 / 154 )
[12/18 12:45:57    516s] Density distribution unevenness ratio = 4.741%
[12/18 12:45:57    516s] Density distribution unevenness ratio (U70) = 4.741%
[12/18 12:45:57    516s] Density distribution unevenness ratio (U80) = 4.741%
[12/18 12:45:57    516s] Density distribution unevenness ratio (U90) = 4.741%
[12/18 12:45:57    516s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2081.0M, EPOCH TIME: 1766051157.044286
[12/18 12:45:57    516s] RPlace postIncrNP: Density = 1.179661 -> 1.355932.
[12/18 12:45:57    516s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:45:57    516s] [1.10+      ] :	 21 (13.64%) -> 44 (28.57%)
[12/18 12:45:57    516s] [1.05 - 1.10] :	 45 (29.22%) -> 34 (22.08%)
[12/18 12:45:57    516s] [1.00 - 1.05] :	 51 (33.12%) -> 30 (19.48%)
[12/18 12:45:57    516s] [0.95 - 1.00] :	 21 (13.64%) -> 14 (9.09%)
[12/18 12:45:57    516s] [0.90 - 0.95] :	 8 (5.19%) -> 10 (6.49%)
[12/18 12:45:57    516s] [0.85 - 0.90] :	 5 (3.25%) -> 3 (1.95%)
[12/18 12:45:57    516s] [0.80 - 0.85] :	 0 (0.00%) -> 5 (3.25%)
[12/18 12:45:57    516s] Move report: incrNP moves 10862 insts, mean move: 5.07 um, max move: 36.36 um 
[12/18 12:45:57    516s] 	Max move on inst (FE_RC_494_0): (345.00, 97.24) --> (351.44, 67.32)
[12/18 12:45:57    516s] Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2081.0M)
[12/18 12:45:57    516s] End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
[12/18 12:45:57    516s] Total net bbox length = 3.235e+05 (2.139e+05 1.095e+05) (ext = 8.398e+04)
[12/18 12:45:57    516s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2081.0MB
[12/18 12:45:57    516s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2081.0MB) @(0:08:35 - 0:08:37).
[12/18 12:45:57    516s] *** Finished refinePlace (0:08:37 mem=2081.0M) ***
[12/18 12:45:57    516s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.24
[12/18 12:45:57    516s] OPERPROF: Finished RefinePlace at level 1, CPU:1.430, REAL:1.426, MEM:2081.0M, EPOCH TIME: 1766051157.048079
[12/18 12:45:57    516s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2081.0M, EPOCH TIME: 1766051157.074874
[12/18 12:45:57    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:57    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    516s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2072.0M, EPOCH TIME: 1766051157.090869
[12/18 12:45:57    516s] *** maximum move = 0.00 um ***
[12/18 12:45:57    516s] *** Finished re-routing un-routed nets (2072.0M) ***
[12/18 12:45:57    516s] OPERPROF: Starting DPlace-Init at level 1, MEM:2072.0M, EPOCH TIME: 1766051157.219343
[12/18 12:45:57    516s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.0M, EPOCH TIME: 1766051157.225081
[12/18 12:45:57    516s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    516s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    516s] 
[12/18 12:45:57    516s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:57    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2072.0M, EPOCH TIME: 1766051157.231669
[12/18 12:45:57    516s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2072.0M, EPOCH TIME: 1766051157.231712
[12/18 12:45:57    516s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2072.0M, EPOCH TIME: 1766051157.231747
[12/18 12:45:57    516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2072.0M, EPOCH TIME: 1766051157.232769
[12/18 12:45:57    516s] 
[12/18 12:45:57    516s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2072.0M) ***
[12/18 12:45:57    516s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.12
[12/18 12:45:57    517s] ** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.756 Density 103.96
[12/18 12:45:57    517s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.756|
|HEPG      |-0.313|-1.756|
|All Paths |-0.313|-1.756|
+----------+------+------+

[12/18 12:45:57    517s] Bottom Preferred Layer:
[12/18 12:45:57    517s] +-------------+------------+------------+----------+
[12/18 12:45:57    517s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:45:57    517s] +-------------+------------+------------+----------+
[12/18 12:45:57    517s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:45:57    517s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:45:57    517s] | met4 (z=5)  |          5 |          0 | default  |
[12/18 12:45:57    517s] +-------------+------------+------------+----------+
[12/18 12:45:57    517s] Via Pillar Rule:
[12/18 12:45:57    517s]     None
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] *** Finish post-CTS Setup Fixing (cpu=0:01:44 real=0:01:44 mem=2072.0M) ***
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.5
[12/18 12:45:57    517s] Total-nets :: 11437, Stn-nets :: 831, ratio :: 7.26589 %, Total-len 344723, Stn-len 36147.4
[12/18 12:45:57    517s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.9M, EPOCH TIME: 1766051157.350665
[12/18 12:45:57    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:45:57    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    517s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1964.9M, EPOCH TIME: 1766051157.367606
[12/18 12:45:57    517s] TotalInstCnt at PhyDesignMc Destruction: 11221
[12/18 12:45:57    517s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.21
[12/18 12:45:57    517s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:45.4/0:01:45.4 (1.0), totSession cpu/real = 0:08:37.0/0:08:38.0 (1.0), mem = 1964.9M
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] =============================================================================================
[12/18 12:45:57    517s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.35-s114_1
[12/18 12:45:57    517s] =============================================================================================
[12/18 12:45:57    517s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:45:57    517s] ---------------------------------------------------------------------------------------------
[12/18 12:45:57    517s] [ SkewClock              ]      4   0:00:07.0  (   6.6 % )     0:00:09.1 /  0:00:09.0    1.0
[12/18 12:45:57    517s] [ AreaOpt                ]      2   0:00:01.9  (   1.8 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:45:57    517s] [ SlackTraversorInit     ]      6   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:45:57    517s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:45:57    517s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:57    517s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:45:57    517s] [ PlacerPlacementInit    ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:45:57    517s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:45:57    517s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:57    517s] [ TransformInit          ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:45:57    517s] [ OptimizationStep       ]      5   0:00:00.1  (   0.1 % )     0:01:31.3 /  0:01:31.2    1.0
[12/18 12:45:57    517s] [ SmallTnsOpt            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:45:57    517s] [ OptSingleIteration     ]     87   0:00:00.1  (   0.1 % )     0:01:22.1 /  0:01:22.1    1.0
[12/18 12:45:57    517s] [ OptGetWeight           ]     87   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[12/18 12:45:57    517s] [ OptEval                ]     87   0:01:19.6  (  75.5 % )     0:01:19.6 /  0:01:19.6    1.0
[12/18 12:45:57    517s] [ OptCommit              ]     87   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:45:57    517s] [ PostCommitDelayUpdate  ]     87   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:45:57    517s] [ IncrDelayCalc          ]    260   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:45:57    517s] [ SetupOptGetWorkingSet  ]    239   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:45:57    517s] [ SetupOptGetActiveNode  ]    239   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:45:57    517s] [ SetupOptSlackGraph     ]     87   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:45:57    517s] [ RefinePlace            ]      5   0:00:09.8  (   9.3 % )     0:00:09.9 /  0:00:09.9    1.0
[12/18 12:45:57    517s] [ TimingUpdate           ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/18 12:45:57    517s] [ IncrTimingUpdate       ]     87   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/18 12:45:57    517s] [ QThreadWait            ]      1   0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.0      *
[12/18 12:45:57    517s] [ MISC                   ]          0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:45:57    517s] ---------------------------------------------------------------------------------------------
[12/18 12:45:57    517s]  WnsOpt #1 TOTAL                    0:01:45.4  ( 100.0 % )     0:01:45.4 /  0:01:45.4    1.0
[12/18 12:45:57    517s] ---------------------------------------------------------------------------------------------
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] End: GigaOpt Optimization in WNS mode
[12/18 12:45:57    517s] Deleting Lib Analyzer.
[12/18 12:45:57    517s] Begin: GigaOpt Optimization in TNS mode
[12/18 12:45:57    517s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/18 12:45:57    517s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:45:57    517s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:45:57    517s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:37.1/0:08:38.0 (1.0), mem = 1962.9M
[12/18 12:45:57    517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.22
[12/18 12:45:57    517s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:45:57    517s] ### Creating PhyDesignMc. totSessionCpu=0:08:37 mem=1962.9M
[12/18 12:45:57    517s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:45:57    517s] OPERPROF: Starting DPlace-Init at level 1, MEM:1962.9M, EPOCH TIME: 1766051157.400005
[12/18 12:45:57    517s] Processing tracks to init pin-track alignment.
[12/18 12:45:57    517s] z: 1, totalTracks: 1
[12/18 12:45:57    517s] z: 3, totalTracks: 1
[12/18 12:45:57    517s] z: 5, totalTracks: 1
[12/18 12:45:57    517s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:45:57    517s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1962.9M, EPOCH TIME: 1766051157.405841
[12/18 12:45:57    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:45:57    517s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1962.9M, EPOCH TIME: 1766051157.412535
[12/18 12:45:57    517s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1962.9M, EPOCH TIME: 1766051157.412582
[12/18 12:45:57    517s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1962.9M, EPOCH TIME: 1766051157.412618
[12/18 12:45:57    517s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1962.9MB).
[12/18 12:45:57    517s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1962.9M, EPOCH TIME: 1766051157.413726
[12/18 12:45:57    517s] TotalInstCnt at PhyDesignMc Initialization: 11221
[12/18 12:45:57    517s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:37 mem=1962.9M
[12/18 12:45:57    517s] ### Creating RouteCongInterface, started
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] Creating Lib Analyzer ...
[12/18 12:45:57    517s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:45:57    517s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:45:57    517s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:45:57    517s] 
[12/18 12:45:57    517s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:45:58    518s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:38 mem=1966.9M
[12/18 12:45:58    518s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:38 mem=1966.9M
[12/18 12:45:58    518s] Creating Lib Analyzer, finished. 
[12/18 12:45:58    518s] 
[12/18 12:45:58    518s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:45:58    518s] 
[12/18 12:45:58    518s] #optDebug: {0, 1.000}
[12/18 12:45:58    518s] ### Creating RouteCongInterface, finished
[12/18 12:45:58    518s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:45:58    518s] ### Creating LA Mngr. totSessionCpu=0:08:38 mem=1966.9M
[12/18 12:45:58    518s] ### Creating LA Mngr, finished. totSessionCpu=0:08:38 mem=1966.9M
[12/18 12:45:58    518s] *info: 117 clock nets excluded
[12/18 12:45:58    518s] *info: 85 no-driver nets excluded.
[12/18 12:45:58    518s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:45:58    518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.6
[12/18 12:45:58    518s] PathGroup :  reg2reg  TargetSlack : 0.0425 
[12/18 12:45:58    518s] ** GigaOpt Optimizer WNS Slack -0.313 TNS Slack -1.756 Density 103.96
[12/18 12:45:58    518s] Optimizer TNS Opt
[12/18 12:45:58    518s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.756|
|HEPG      |-0.313|-1.756|
|All Paths |-0.313|-1.756|
+----------+------+------+

[12/18 12:45:58    518s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.313ns TNS -1.756ns; HEPG WNS -0.313ns TNS -1.756ns; all paths WNS -0.313ns TNS -1.756ns; Real time 0:02:38
[12/18 12:45:58    518s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2024.2M, EPOCH TIME: 1766051158.798147
[12/18 12:45:58    518s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2024.2M, EPOCH TIME: 1766051158.798296
[12/18 12:45:58    518s] Active Path Group: reg2reg  
[12/18 12:45:58    518s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:58    518s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:45:58    518s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:45:58    518s] |  -0.313|   -0.313|  -1.756|   -1.756|  103.96%|   0:00:00.0| 2024.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:04    524s] |  -0.313|   -0.313|  -1.674|   -1.674|  103.98%|   0:00:06.0| 2090.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:04    524s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s] *** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=2090.5M) ***
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s] *** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=2090.5M) ***
[12/18 12:46:04    524s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.313|-1.674|
|HEPG      |-0.313|-1.674|
|All Paths |-0.313|-1.674|
+----------+------+------+

[12/18 12:46:04    524s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.313ns TNS -1.674ns; HEPG WNS -0.313ns TNS -1.674ns; all paths WNS -0.313ns TNS -1.674ns; Real time 0:02:44
[12/18 12:46:04    524s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.13
[12/18 12:46:04    524s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2090.5M, EPOCH TIME: 1766051164.899951
[12/18 12:46:04    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/18 12:46:04    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:04    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:04    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:04    524s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2050.5M, EPOCH TIME: 1766051164.917369
[12/18 12:46:04    524s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2050.5M, EPOCH TIME: 1766051164.918508
[12/18 12:46:04    524s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2050.5M, EPOCH TIME: 1766051164.918570
[12/18 12:46:04    524s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2050.5M, EPOCH TIME: 1766051164.924224
[12/18 12:46:04    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:04    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:04    524s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2050.5M, EPOCH TIME: 1766051164.930812
[12/18 12:46:04    524s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2050.5M, EPOCH TIME: 1766051164.930857
[12/18 12:46:04    524s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2050.5M, EPOCH TIME: 1766051164.930892
[12/18 12:46:04    524s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2050.5M, EPOCH TIME: 1766051164.931913
[12/18 12:46:04    524s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2050.5M, EPOCH TIME: 1766051164.931942
[12/18 12:46:04    524s] TDRefine: refinePlace mode is spiral
[12/18 12:46:04    524s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.25
[12/18 12:46:04    524s] OPERPROF: Starting RefinePlace at level 1, MEM:2050.5M, EPOCH TIME: 1766051164.931985
[12/18 12:46:04    524s] *** Starting refinePlace (0:08:45 mem=2050.5M) ***
[12/18 12:46:04    524s] Total net bbox length = 3.236e+05 (2.140e+05 1.096e+05) (ext = 8.398e+04)
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:04    524s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:46:04    524s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:46:04    524s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:46:04    524s] Type 'man IMPSP-5140' for more detail.
[12/18 12:46:04    524s] **WARN: (IMPSP-315):	Found 11221 instances insts with no PG Term connections.
[12/18 12:46:04    524s] Type 'man IMPSP-315' for more detail.
[12/18 12:46:04    524s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:04    524s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s] Starting Small incrNP...
[12/18 12:46:04    524s] User Input Parameters:
[12/18 12:46:04    524s] - Congestion Driven    : Off
[12/18 12:46:04    524s] - Timing Driven        : Off
[12/18 12:46:04    524s] - Area-Violation Based : Off
[12/18 12:46:04    524s] - Start Rollback Level : -5
[12/18 12:46:04    524s] - Legalized            : On
[12/18 12:46:04    524s] - Window Based         : Off
[12/18 12:46:04    524s] - eDen incr mode       : Off
[12/18 12:46:04    524s] - Small incr mode      : On
[12/18 12:46:04    524s] 
[12/18 12:46:04    524s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2050.5M, EPOCH TIME: 1766051164.942182
[12/18 12:46:04    524s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2050.5M, EPOCH TIME: 1766051164.943276
[12/18 12:46:04    524s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:2050.5M, EPOCH TIME: 1766051164.944769
[12/18 12:46:04    524s] default core: bins with density > 0.750 = 88.31 % ( 136 / 154 )
[12/18 12:46:04    524s] Density distribution unevenness ratio = 4.738%
[12/18 12:46:04    524s] Density distribution unevenness ratio (U70) = 4.738%
[12/18 12:46:04    524s] Density distribution unevenness ratio (U80) = 4.738%
[12/18 12:46:04    524s] Density distribution unevenness ratio (U90) = 4.738%
[12/18 12:46:04    524s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2050.5M, EPOCH TIME: 1766051164.944838
[12/18 12:46:04    524s] cost 1.355932, thresh 1.000000
[12/18 12:46:04    524s] OPERPROF:   Starting spMPad at level 2, MEM:2050.5M, EPOCH TIME: 1766051164.944965
[12/18 12:46:04    524s] OPERPROF:     Starting spContextMPad at level 3, MEM:2050.5M, EPOCH TIME: 1766051164.945321
[12/18 12:46:04    524s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2050.5M, EPOCH TIME: 1766051164.945352
[12/18 12:46:04    524s] MP Top (11171): mp=1.000. U=1.040.
[12/18 12:46:04    524s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2050.5M, EPOCH TIME: 1766051164.947279
[12/18 12:46:04    524s] MPU (11171) 1.040 -> 1.040
[12/18 12:46:04    524s] incrNP th 1.000, 0.100
[12/18 12:46:04    524s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:46:04    524s] No instances found in the vector
[12/18 12:46:04    524s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2050.5M, DRC: 0)
[12/18 12:46:04    524s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:46:04    524s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:46:04    524s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2050.5M, EPOCH TIME: 1766051164.950216
[12/18 12:46:04    524s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2050.5M, EPOCH TIME: 1766051164.950897
[12/18 12:46:04    524s] no activity file in design. spp won't run.
[12/18 12:46:04    524s] [spp] 0
[12/18 12:46:04    524s] [adp] 0:1:1:3
[12/18 12:46:04    524s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2050.5M, EPOCH TIME: 1766051164.952642
[12/18 12:46:04    524s] SP #FI/SF FL/PI 50/0 9010/2161
[12/18 12:46:04    524s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.004, MEM:2050.5M, EPOCH TIME: 1766051164.953870
[12/18 12:46:04    524s] NP #FI/FS/SF FL/PI: 50/0/0 11171/2161
[12/18 12:46:04    524s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:46:04    524s] OPERPROF:   Starting npPlace at level 2, MEM:2053.0M, EPOCH TIME: 1766051164.975148
[12/18 12:46:06    526s] GP RA stats: MHOnly 0 nrInst 11171 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:46:07    526s] OPERPROF:   Finished npPlace at level 2, CPU:2.070, REAL:2.067, MEM:2064.6M, EPOCH TIME: 1766051167.041910
[12/18 12:46:07    526s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2064.6M, EPOCH TIME: 1766051167.062928
[12/18 12:46:07    526s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2064.6M, EPOCH TIME: 1766051167.063060
[12/18 12:46:07    526s] 
[12/18 12:46:07    526s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2064.6M, EPOCH TIME: 1766051167.063923
[12/18 12:46:07    526s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2064.6M, EPOCH TIME: 1766051167.065023
[12/18 12:46:07    526s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2064.6M, EPOCH TIME: 1766051167.066591
[12/18 12:46:07    526s] default core: bins with density > 0.750 = 93.51 % ( 144 / 154 )
[12/18 12:46:07    526s] Density distribution unevenness ratio = 2.383%
[12/18 12:46:07    526s] Density distribution unevenness ratio (U70) = 2.383%
[12/18 12:46:07    526s] Density distribution unevenness ratio (U80) = 2.383%
[12/18 12:46:07    526s] Density distribution unevenness ratio (U90) = 2.383%
[12/18 12:46:07    526s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2064.6M, EPOCH TIME: 1766051167.066663
[12/18 12:46:07    526s] RPlace postIncrNP: Density = 1.355932 -> 1.191525.
[12/18 12:46:07    526s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:46:07    526s] [1.10+      ] :	 44 (28.57%) -> 21 (13.64%)
[12/18 12:46:07    526s] [1.05 - 1.10] :	 34 (22.08%) -> 40 (25.97%)
[12/18 12:46:07    526s] [1.00 - 1.05] :	 30 (19.48%) -> 57 (37.01%)
[12/18 12:46:07    526s] [0.95 - 1.00] :	 14 (9.09%) -> 19 (12.34%)
[12/18 12:46:07    526s] [0.90 - 0.95] :	 10 (6.49%) -> 11 (7.14%)
[12/18 12:46:07    526s] [0.85 - 0.90] :	 3 (1.95%) -> 3 (1.95%)
[12/18 12:46:07    526s] [0.80 - 0.85] :	 5 (3.25%) -> 0 (0.00%)
[12/18 12:46:07    526s] Move report: incrNP moves 10871 insts, mean move: 5.18 um, max move: 25.14 um 
[12/18 12:46:07    526s] 	Max move on inst (mdu_inst_sub_195_100_g2403): (563.96, 21.08) --> (578.22, 10.20)
[12/18 12:46:07    526s] Finished incrNP (cpu=0:00:02.1, real=0:00:03.0, mem=2064.6M)
[12/18 12:46:07    526s] End of Small incrNP (cpu=0:00:02.1, real=0:00:03.0)
[12/18 12:46:07    526s] Total net bbox length = 3.308e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
[12/18 12:46:07    526s] Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 2064.6MB
[12/18 12:46:07    526s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:03.0, mem=2064.6MB) @(0:08:45 - 0:08:47).
[12/18 12:46:07    526s] *** Finished refinePlace (0:08:47 mem=2064.6M) ***
[12/18 12:46:07    526s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.25
[12/18 12:46:07    526s] OPERPROF: Finished RefinePlace at level 1, CPU:2.150, REAL:2.139, MEM:2064.6M, EPOCH TIME: 1766051167.071146
[12/18 12:46:07    526s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2064.6M, EPOCH TIME: 1766051167.099608
[12/18 12:46:07    526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:07    526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    526s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2056.6M, EPOCH TIME: 1766051167.116624
[12/18 12:46:07    526s] *** maximum move = 0.00 um ***
[12/18 12:46:07    526s] *** Finished re-routing un-routed nets (2056.6M) ***
[12/18 12:46:07    526s] OPERPROF: Starting DPlace-Init at level 1, MEM:2056.6M, EPOCH TIME: 1766051167.240683
[12/18 12:46:07    526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2056.6M, EPOCH TIME: 1766051167.246372
[12/18 12:46:07    526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    526s] 
[12/18 12:46:07    526s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:07    526s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2056.6M, EPOCH TIME: 1766051167.253154
[12/18 12:46:07    526s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2056.6M, EPOCH TIME: 1766051167.253199
[12/18 12:46:07    526s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2056.6M, EPOCH TIME: 1766051167.253236
[12/18 12:46:07    526s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2056.6M, EPOCH TIME: 1766051167.254308
[12/18 12:46:07    526s] 
[12/18 12:46:07    526s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=2056.6M) ***
[12/18 12:46:07    526s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.13
[12/18 12:46:07    527s] ** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -1.955 Density 103.98
[12/18 12:46:07    527s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.785| 0.000|
|reg2reg   |-0.337|-1.955|
|HEPG      |-0.337|-1.955|
|All Paths |-0.337|-1.955|
+----------+------+------+

[12/18 12:46:07    527s] Bottom Preferred Layer:
[12/18 12:46:07    527s] +-------------+------------+------------+----------+
[12/18 12:46:07    527s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:07    527s] +-------------+------------+------------+----------+
[12/18 12:46:07    527s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:07    527s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:07    527s] | met4 (z=5)  |          5 |          0 | default  |
[12/18 12:46:07    527s] +-------------+------------+------------+----------+
[12/18 12:46:07    527s] Via Pillar Rule:
[12/18 12:46:07    527s]     None
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] *** Finish post-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:09.0 mem=2056.6M) ***
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.6
[12/18 12:46:07    527s] Total-nets :: 11437, Stn-nets :: 952, ratio :: 8.32386 %, Total-len 344487, Stn-len 40617
[12/18 12:46:07    527s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2037.5M, EPOCH TIME: 1766051167.380348
[12/18 12:46:07    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:07    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    527s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1969.5M, EPOCH TIME: 1766051167.396565
[12/18 12:46:07    527s] TotalInstCnt at PhyDesignMc Destruction: 11221
[12/18 12:46:07    527s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.22
[12/18 12:46:07    527s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:08:47.1/0:08:48.0 (1.0), mem = 1969.5M
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] =============================================================================================
[12/18 12:46:07    527s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  21.35-s114_1
[12/18 12:46:07    527s] =============================================================================================
[12/18 12:46:07    527s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:07    527s] ---------------------------------------------------------------------------------------------
[12/18 12:46:07    527s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:07    527s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  10.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:46:07    527s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:07    527s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:07    527s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:07    527s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:46:07    527s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:07    527s] [ TransformInit          ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:07    527s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:06.0 /  0:00:06.0    1.0
[12/18 12:46:07    527s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.0 % )     0:00:06.0 /  0:00:06.0    1.0
[12/18 12:46:07    527s] [ OptGetWeight           ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:07    527s] [ OptEval                ]      9   0:00:05.9  (  58.8 % )     0:00:05.9 /  0:00:05.9    1.0
[12/18 12:46:07    527s] [ OptCommit              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:07    527s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:46:07    527s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:07    527s] [ SetupOptGetWorkingSet  ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[12/18 12:46:07    527s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:07    527s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:07    527s] [ RefinePlace            ]      1   0:00:02.4  (  23.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/18 12:46:07    527s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:46:07    527s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:07    527s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:07    527s] ---------------------------------------------------------------------------------------------
[12/18 12:46:07    527s]  TnsOpt #1 TOTAL                    0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:10.0    1.0
[12/18 12:46:07    527s] ---------------------------------------------------------------------------------------------
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] End: GigaOpt Optimization in TNS mode
[12/18 12:46:07    527s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[12/18 12:46:07    527s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:07    527s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:07    527s] ### Creating LA Mngr. totSessionCpu=0:08:47 mem=1969.5M
[12/18 12:46:07    527s] ### Creating LA Mngr, finished. totSessionCpu=0:08:47 mem=1969.5M
[12/18 12:46:07    527s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:46:07    527s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:07    527s] ### Creating PhyDesignMc. totSessionCpu=0:08:47 mem=2026.7M
[12/18 12:46:07    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.7M, EPOCH TIME: 1766051167.453945
[12/18 12:46:07    527s] Processing tracks to init pin-track alignment.
[12/18 12:46:07    527s] z: 1, totalTracks: 1
[12/18 12:46:07    527s] z: 3, totalTracks: 1
[12/18 12:46:07    527s] z: 5, totalTracks: 1
[12/18 12:46:07    527s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:07    527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.7M, EPOCH TIME: 1766051167.459590
[12/18 12:46:07    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:07    527s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2026.7M, EPOCH TIME: 1766051167.466270
[12/18 12:46:07    527s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.7M, EPOCH TIME: 1766051167.466332
[12/18 12:46:07    527s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.7M, EPOCH TIME: 1766051167.466368
[12/18 12:46:07    527s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.7MB).
[12/18 12:46:07    527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2026.7M, EPOCH TIME: 1766051167.467451
[12/18 12:46:07    527s] TotalInstCnt at PhyDesignMc Initialization: 11221
[12/18 12:46:07    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:47 mem=2026.7M
[12/18 12:46:07    527s] Begin: Area Reclaim Optimization
[12/18 12:46:07    527s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:47.2/0:08:48.1 (1.0), mem = 2026.7M
[12/18 12:46:07    527s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.23
[12/18 12:46:07    527s] ### Creating RouteCongInterface, started
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:46:07    527s] 
[12/18 12:46:07    527s] #optDebug: {0, 1.000}
[12/18 12:46:07    527s] ### Creating RouteCongInterface, finished
[12/18 12:46:07    527s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:07    527s] ### Creating LA Mngr. totSessionCpu=0:08:47 mem=2026.7M
[12/18 12:46:07    527s] ### Creating LA Mngr, finished. totSessionCpu=0:08:47 mem=2026.7M
[12/18 12:46:07    527s] Usable buffer cells for single buffer setup transform:
[12/18 12:46:07    527s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:46:07    527s] Number of usable buffer cells above: 13
[12/18 12:46:07    527s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2026.7M, EPOCH TIME: 1766051167.653087
[12/18 12:46:07    527s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2026.7M, EPOCH TIME: 1766051167.653201
[12/18 12:46:07    527s] Reclaim Optimization WNS Slack -0.337  TNS Slack -1.955 Density 103.98
[12/18 12:46:07    527s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:07    527s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:46:07    527s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:07    527s] |  103.98%|        -|  -0.337|  -1.955|   0:00:00.0| 2026.7M|
[12/18 12:46:07    527s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:46:09    528s] |  103.98%|        0|  -0.337|  -1.955|   0:00:02.0| 2029.8M|
[12/18 12:46:09    528s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:46:09    528s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:09    528s] Reclaim Optimization End WNS Slack -0.337  TNS Slack -1.955 Density 103.98
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/18 12:46:09    528s] --------------------------------------------------------------
[12/18 12:46:09    528s] |                                   | Total     | Sequential |
[12/18 12:46:09    528s] --------------------------------------------------------------
[12/18 12:46:09    528s] | Num insts resized                 |       0  |       0    |
[12/18 12:46:09    528s] | Num insts undone                  |       0  |       0    |
[12/18 12:46:09    528s] | Num insts Downsized               |       0  |       0    |
[12/18 12:46:09    528s] | Num insts Samesized               |       0  |       0    |
[12/18 12:46:09    528s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:46:09    528s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:46:09    528s] --------------------------------------------------------------
[12/18 12:46:09    528s] Bottom Preferred Layer:
[12/18 12:46:09    528s] +-------------+------------+------------+----------+
[12/18 12:46:09    528s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:09    528s] +-------------+------------+------------+----------+
[12/18 12:46:09    528s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:09    528s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:09    528s] | met4 (z=5)  |          5 |          0 | default  |
[12/18 12:46:09    528s] +-------------+------------+------------+----------+
[12/18 12:46:09    528s] Via Pillar Rule:
[12/18 12:46:09    528s]     None
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/18 12:46:09    528s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
[12/18 12:46:09    528s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.23
[12/18 12:46:09    528s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:08:48.8/0:08:49.7 (1.0), mem = 2029.8M
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] =============================================================================================
[12/18 12:46:09    528s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.35-s114_1
[12/18 12:46:09    528s] =============================================================================================
[12/18 12:46:09    528s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:09    528s] ---------------------------------------------------------------------------------------------
[12/18 12:46:09    528s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:09    528s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:09    528s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:09    528s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:09    528s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:09    528s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:46:09    528s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:46:09    528s] [ OptGetWeight           ]     93   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:09    528s] [ OptEval                ]     93   0:00:01.3  (  83.1 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:46:09    528s] [ OptCommit              ]     93   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:09    528s] [ PostCommitDelayUpdate  ]     93   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:09    528s] [ MISC                   ]          0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:09    528s] ---------------------------------------------------------------------------------------------
[12/18 12:46:09    528s]  AreaOpt #3 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:46:09    528s] ---------------------------------------------------------------------------------------------
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2010.7M, EPOCH TIME: 1766051169.097750
[12/18 12:46:09    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/18 12:46:09    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:09    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:09    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:09    528s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1969.7M, EPOCH TIME: 1766051169.115634
[12/18 12:46:09    528s] TotalInstCnt at PhyDesignMc Destruction: 11221
[12/18 12:46:09    528s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1969.70M, totSessionCpu=0:08:49).
[12/18 12:46:09    528s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/18 12:46:09    528s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:09    528s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:09    528s] ### Creating LA Mngr. totSessionCpu=0:08:49 mem=1969.7M
[12/18 12:46:09    528s] ### Creating LA Mngr, finished. totSessionCpu=0:08:49 mem=1969.7M
[12/18 12:46:09    528s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:09    528s] ### Creating PhyDesignMc. totSessionCpu=0:08:49 mem=2026.9M
[12/18 12:46:09    528s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.9M, EPOCH TIME: 1766051169.135255
[12/18 12:46:09    528s] Processing tracks to init pin-track alignment.
[12/18 12:46:09    528s] z: 1, totalTracks: 1
[12/18 12:46:09    528s] z: 3, totalTracks: 1
[12/18 12:46:09    528s] z: 5, totalTracks: 1
[12/18 12:46:09    528s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:09    528s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.9M, EPOCH TIME: 1766051169.141001
[12/18 12:46:09    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:09    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:09    528s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2026.9M, EPOCH TIME: 1766051169.148105
[12/18 12:46:09    528s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.9M, EPOCH TIME: 1766051169.148156
[12/18 12:46:09    528s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1766051169.148192
[12/18 12:46:09    528s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.9MB).
[12/18 12:46:09    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2026.9M, EPOCH TIME: 1766051169.149330
[12/18 12:46:09    528s] TotalInstCnt at PhyDesignMc Initialization: 11221
[12/18 12:46:09    528s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:49 mem=2026.9M
[12/18 12:46:09    528s] Begin: Area Reclaim Optimization
[12/18 12:46:09    528s] *** AreaOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:48.9/0:08:49.8 (1.0), mem = 2026.9M
[12/18 12:46:09    528s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.24
[12/18 12:46:09    528s] ### Creating RouteCongInterface, started
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:46:09    528s] 
[12/18 12:46:09    528s] #optDebug: {0, 1.000}
[12/18 12:46:09    528s] ### Creating RouteCongInterface, finished
[12/18 12:46:09    528s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:09    528s] ### Creating LA Mngr. totSessionCpu=0:08:49 mem=2026.9M
[12/18 12:46:09    528s] ### Creating LA Mngr, finished. totSessionCpu=0:08:49 mem=2026.9M
[12/18 12:46:09    529s] Usable buffer cells for single buffer setup transform:
[12/18 12:46:09    529s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:46:09    529s] Number of usable buffer cells above: 13
[12/18 12:46:09    529s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2026.9M, EPOCH TIME: 1766051169.338251
[12/18 12:46:09    529s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1766051169.338366
[12/18 12:46:09    529s] Reclaim Optimization WNS Slack -0.337  TNS Slack -1.955 Density 103.98
[12/18 12:46:09    529s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:09    529s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:46:09    529s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:09    529s] |  103.98%|        -|  -0.337|  -1.955|   0:00:00.0| 2026.9M|
[12/18 12:46:10    529s] |  103.98%|        0|  -0.337|  -1.955|   0:00:01.0| 2028.4M|
[12/18 12:46:10    529s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:46:10    529s] |  103.98%|        4|  -0.328|  -1.829|   0:00:00.0| 2052.0M|
[12/18 12:46:10    529s] |  103.98%|        1|  -0.328|  -1.829|   0:00:00.0| 2052.0M|
[12/18 12:46:10    530s] |  103.91%|       21|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
[12/18 12:46:11    530s] |  103.91%|        1|  -0.319|  -1.711|   0:00:01.0| 2052.0M|
[12/18 12:46:11    530s] |  103.91%|        0|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
[12/18 12:46:11    530s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:46:11    530s] #optDebug: RTR_SNLTF <10.0000 2.7200> <27.2000> 
[12/18 12:46:11    530s] |  103.91%|        1|  -0.319|  -1.711|   0:00:00.0| 2052.0M|
[12/18 12:46:11    530s] +---------+---------+--------+--------+------------+--------+
[12/18 12:46:11    530s] Reclaim Optimization End WNS Slack -0.319  TNS Slack -1.711 Density 103.91
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 15 **
[12/18 12:46:11    530s] --------------------------------------------------------------
[12/18 12:46:11    530s] |                                   | Total     | Sequential |
[12/18 12:46:11    530s] --------------------------------------------------------------
[12/18 12:46:11    530s] | Num insts resized                 |      15  |       0    |
[12/18 12:46:11    530s] | Num insts undone                  |       6  |       0    |
[12/18 12:46:11    530s] | Num insts Downsized               |      15  |       0    |
[12/18 12:46:11    530s] | Num insts Samesized               |       0  |       0    |
[12/18 12:46:11    530s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:46:11    530s] | Num multiple commits+uncommits    |       2  |       -    |
[12/18 12:46:11    530s] --------------------------------------------------------------
[12/18 12:46:11    530s] Bottom Preferred Layer:
[12/18 12:46:11    530s] +-------------+------------+------------+----------+
[12/18 12:46:11    530s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:11    530s] +-------------+------------+------------+----------+
[12/18 12:46:11    530s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:11    530s] | met4 (z=5)  |          1 |          0 | default  |
[12/18 12:46:11    530s] +-------------+------------+------------+----------+
[12/18 12:46:11    530s] Via Pillar Rule:
[12/18 12:46:11    530s]     None
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s] Number of times islegalLocAvaiable called = 66 skipped = 0, called in commitmove = 22, skipped in commitmove = 0
[12/18 12:46:11    530s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[12/18 12:46:11    530s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.0M, EPOCH TIME: 1766051171.144348
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2052.0M, EPOCH TIME: 1766051171.161590
[12/18 12:46:11    530s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2052.0M, EPOCH TIME: 1766051171.163359
[12/18 12:46:11    530s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2052.0M, EPOCH TIME: 1766051171.163436
[12/18 12:46:11    530s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2052.0M, EPOCH TIME: 1766051171.168781
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:11    530s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2052.0M, EPOCH TIME: 1766051171.175515
[12/18 12:46:11    530s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2052.0M, EPOCH TIME: 1766051171.175562
[12/18 12:46:11    530s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1766051171.175601
[12/18 12:46:11    530s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2052.0M, EPOCH TIME: 1766051171.176638
[12/18 12:46:11    530s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1766051171.176744
[12/18 12:46:11    530s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:2052.0M, EPOCH TIME: 1766051171.176804
[12/18 12:46:11    530s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:2052.0M, EPOCH TIME: 1766051171.176833
[12/18 12:46:11    530s] TDRefine: refinePlace mode is spiral
[12/18 12:46:11    530s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.26
[12/18 12:46:11    530s] OPERPROF: Starting RefinePlace at level 1, MEM:2052.0M, EPOCH TIME: 1766051171.176876
[12/18 12:46:11    530s] *** Starting refinePlace (0:08:51 mem=2052.0M) ***
[12/18 12:46:11    530s] Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:11    530s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:46:11    530s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:46:11    530s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:46:11    530s] Type 'man IMPSP-5140' for more detail.
[12/18 12:46:11    530s] **WARN: (IMPSP-315):	Found 11220 instances insts with no PG Term connections.
[12/18 12:46:11    530s] Type 'man IMPSP-315' for more detail.
[12/18 12:46:11    530s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:11    530s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:11    530s] Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
[12/18 12:46:11    530s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2052.0MB
[12/18 12:46:11    530s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2052.0MB) @(0:08:51 - 0:08:51).
[12/18 12:46:11    530s] *** Finished refinePlace (0:08:51 mem=2052.0M) ***
[12/18 12:46:11    530s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.26
[12/18 12:46:11    530s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:2052.0M, EPOCH TIME: 1766051171.189686
[12/18 12:46:11    530s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.0M, EPOCH TIME: 1766051171.215639
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2052.0M, EPOCH TIME: 1766051171.232100
[12/18 12:46:11    530s] *** maximum move = 0.00 um ***
[12/18 12:46:11    530s] *** Finished re-routing un-routed nets (2052.0M) ***
[12/18 12:46:11    530s] OPERPROF: Starting DPlace-Init at level 1, MEM:2052.0M, EPOCH TIME: 1766051171.259446
[12/18 12:46:11    530s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.0M, EPOCH TIME: 1766051171.265071
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:11    530s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2052.0M, EPOCH TIME: 1766051171.272400
[12/18 12:46:11    530s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2052.0M, EPOCH TIME: 1766051171.272454
[12/18 12:46:11    530s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1766051171.272491
[12/18 12:46:11    530s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2052.0M, EPOCH TIME: 1766051171.273648
[12/18 12:46:11    530s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2052.0M, EPOCH TIME: 1766051171.273755
[12/18 12:46:11    530s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2052.0M, EPOCH TIME: 1766051171.273816
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2052.0M) ***
[12/18 12:46:11    530s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.24
[12/18 12:46:11    530s] *** AreaOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:08:51.0/0:08:52.0 (1.0), mem = 2052.0M
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s] =============================================================================================
[12/18 12:46:11    530s]  Step TAT Report : AreaOpt #4 / ccopt_design #1                                 21.35-s114_1
[12/18 12:46:11    530s] =============================================================================================
[12/18 12:46:11    530s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:11    530s] ---------------------------------------------------------------------------------------------
[12/18 12:46:11    530s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:11    530s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:11    530s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:11    530s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:11    530s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:11    530s] [ OptimizationStep       ]      1   0:00:00.1  (   6.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/18 12:46:11    530s] [ OptSingleIteration     ]      7   0:00:00.1  (   3.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:46:11    530s] [ OptGetWeight           ]    473   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:11    530s] [ OptEval                ]    473   0:00:00.9  (  42.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/18 12:46:11    530s] [ OptCommit              ]    473   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[12/18 12:46:11    530s] [ PostCommitDelayUpdate  ]    479   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:00.3    0.9
[12/18 12:46:11    530s] [ IncrDelayCalc          ]    112   0:00:00.4  (  16.7 % )     0:00:00.4 /  0:00:00.3    0.9
[12/18 12:46:11    530s] [ RefinePlace            ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:11    530s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:11    530s] [ IncrTimingUpdate       ]     28   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.3    1.1
[12/18 12:46:11    530s] [ MISC                   ]          0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:11    530s] ---------------------------------------------------------------------------------------------
[12/18 12:46:11    530s]  AreaOpt #4 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/18 12:46:11    530s] ---------------------------------------------------------------------------------------------
[12/18 12:46:11    530s] 
[12/18 12:46:11    530s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.0M, EPOCH TIME: 1766051171.318250
[12/18 12:46:11    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:11    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1971.0M, EPOCH TIME: 1766051171.334372
[12/18 12:46:11    531s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:11    531s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1970.96M, totSessionCpu=0:08:51).
[12/18 12:46:11    531s] postCtsLateCongRepair #1 0
[12/18 12:46:11    531s] postCtsLateCongRepair #1 0
[12/18 12:46:11    531s] postCtsLateCongRepair #1 0
[12/18 12:46:11    531s] postCtsLateCongRepair #1 0
[12/18 12:46:11    531s] Starting local wire reclaim
[12/18 12:46:11    531s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1971.0M, EPOCH TIME: 1766051171.357861
[12/18 12:46:11    531s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1971.0M, EPOCH TIME: 1766051171.357924
[12/18 12:46:11    531s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1971.0M, EPOCH TIME: 1766051171.357980
[12/18 12:46:11    531s] Processing tracks to init pin-track alignment.
[12/18 12:46:11    531s] z: 1, totalTracks: 1
[12/18 12:46:11    531s] z: 3, totalTracks: 1
[12/18 12:46:11    531s] z: 5, totalTracks: 1
[12/18 12:46:11    531s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:11    531s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1971.0M, EPOCH TIME: 1766051171.363497
[12/18 12:46:11    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] 
[12/18 12:46:11    531s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:11    531s] 
[12/18 12:46:11    531s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:11    531s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.007, MEM:1971.0M, EPOCH TIME: 1766051171.370326
[12/18 12:46:11    531s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1971.0M, EPOCH TIME: 1766051171.370372
[12/18 12:46:11    531s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1971.0M, EPOCH TIME: 1766051171.370407
[12/18 12:46:11    531s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1971.0MB).
[12/18 12:46:11    531s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:1971.0M, EPOCH TIME: 1766051171.371494
[12/18 12:46:11    531s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.014, MEM:1971.0M, EPOCH TIME: 1766051171.371525
[12/18 12:46:11    531s] TDRefine: refinePlace mode is spiral
[12/18 12:46:11    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.27
[12/18 12:46:11    531s] OPERPROF:   Starting RefinePlace at level 2, MEM:1971.0M, EPOCH TIME: 1766051171.371567
[12/18 12:46:11    531s] *** Starting refinePlace (0:08:51 mem=1971.0M) ***
[12/18 12:46:11    531s] Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
[12/18 12:46:11    531s] 
[12/18 12:46:11    531s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:11    531s] **ERROR: (IMPSP-2002):	Density too high (104.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:46:11    531s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:46:11    531s] Type 'man IMPSP-5140' for more detail.
[12/18 12:46:11    531s] **WARN: (IMPSP-315):	Found 11220 instances insts with no PG Term connections.
[12/18 12:46:11    531s] Type 'man IMPSP-315' for more detail.
[12/18 12:46:11    531s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:11    531s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:11    531s] Total net bbox length = 3.309e+05 (2.182e+05 1.127e+05) (ext = 8.419e+04)
[12/18 12:46:11    531s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1971.0MB
[12/18 12:46:11    531s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1971.0MB) @(0:08:51 - 0:08:51).
[12/18 12:46:11    531s] *** Finished refinePlace (0:08:51 mem=1971.0M) ***
[12/18 12:46:11    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.27
[12/18 12:46:11    531s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1971.0M, EPOCH TIME: 1766051171.385598
[12/18 12:46:11    531s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1971.0M, EPOCH TIME: 1766051171.385656
[12/18 12:46:11    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:11    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:11    531s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.015, MEM:1971.0M, EPOCH TIME: 1766051171.400914
[12/18 12:46:11    531s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.043, MEM:1971.0M, EPOCH TIME: 1766051171.400987
[12/18 12:46:11    531s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/18 12:46:11    531s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:46:11    531s] #################################################################################
[12/18 12:46:11    531s] # Design Stage: PreRoute
[12/18 12:46:11    531s] # Design Name: custom_riscv_core
[12/18 12:46:11    531s] # Design Mode: 90nm
[12/18 12:46:11    531s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:46:11    531s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:46:11    531s] # Signoff Settings: SI Off 
[12/18 12:46:11    531s] #################################################################################
[12/18 12:46:11    531s] Calculate delays in Single mode...
[12/18 12:46:11    531s] Topological Sorting (REAL = 0:00:00.0, MEM = 1951.4M, InitMEM = 1951.4M)
[12/18 12:46:11    531s] Start delay calculation (fullDC) (1 T). (MEM=1951.45)
[12/18 12:46:11    531s] End AAE Lib Interpolated Model. (MEM=1962.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:46:13    532s] Total number of fetched objects 11436
[12/18 12:46:13    532s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:46:13    532s] End delay calculation. (MEM=1979.39 CPU=0:00:01.2 REAL=0:00:02.0)
[12/18 12:46:13    532s] End delay calculation (fullDC). (MEM=1979.39 CPU=0:00:01.4 REAL=0:00:02.0)
[12/18 12:46:13    532s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1979.4M) ***
[12/18 12:46:13    533s] eGR doReRoute: optGuide
[12/18 12:46:13    533s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1979.4M, EPOCH TIME: 1766051173.435467
[12/18 12:46:13    533s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:13    533s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:13    533s] All LLGs are deleted
[12/18 12:46:13    533s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:13    533s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:13    533s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1979.4M, EPOCH TIME: 1766051173.435538
[12/18 12:46:13    533s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1979.4M, EPOCH TIME: 1766051173.435586
[12/18 12:46:13    533s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1930.4M, EPOCH TIME: 1766051173.435975
[12/18 12:46:13    533s] {MMLU 66 117 11436}
[12/18 12:46:13    533s] ### Creating LA Mngr. totSessionCpu=0:08:53 mem=1930.4M
[12/18 12:46:13    533s] ### Creating LA Mngr, finished. totSessionCpu=0:08:53 mem=1930.4M
[12/18 12:46:13    533s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1930.39 MB )
[12/18 12:46:13    533s] (I)      ================== Layers ===================
[12/18 12:46:13    533s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:13    533s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:46:13    533s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:13    533s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:46:13    533s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:46:13    533s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:13    533s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:46:13    533s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:46:13    533s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:13    533s] (I)      Started Import and model ( Curr Mem: 1930.39 MB )
[12/18 12:46:13    533s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:46:13    533s] (I)      == Non-default Options ==
[12/18 12:46:13    533s] (I)      Maximum routing layer                              : 6
[12/18 12:46:13    533s] (I)      Number of threads                                  : 1
[12/18 12:46:13    533s] (I)      Method to set GCell size                           : row
[12/18 12:46:13    533s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:46:13    533s] (I)      Use row-based GCell size
[12/18 12:46:13    533s] (I)      Use row-based GCell align
[12/18 12:46:13    533s] (I)      layer 0 area = 56099
[12/18 12:46:13    533s] (I)      layer 1 area = 83000
[12/18 12:46:13    533s] (I)      layer 2 area = 67600
[12/18 12:46:13    533s] (I)      layer 3 area = 240000
[12/18 12:46:13    533s] (I)      layer 4 area = 240000
[12/18 12:46:13    533s] (I)      layer 5 area = 4000000
[12/18 12:46:13    533s] (I)      GCell unit size   : 2720
[12/18 12:46:13    533s] (I)      GCell multiplier  : 1
[12/18 12:46:13    533s] (I)      GCell row height  : 2720
[12/18 12:46:13    533s] (I)      Actual row height : 2720
[12/18 12:46:13    533s] (I)      GCell align ref   : 10120 10200
[12/18 12:46:13    533s] [NR-eGR] Track table information for default rule: 
[12/18 12:46:13    533s] [NR-eGR] li1 has single uniform track structure
[12/18 12:46:13    533s] [NR-eGR] met1 has single uniform track structure
[12/18 12:46:13    533s] [NR-eGR] met2 has single uniform track structure
[12/18 12:46:13    533s] [NR-eGR] met3 has single uniform track structure
[12/18 12:46:13    533s] [NR-eGR] met4 has single uniform track structure
[12/18 12:46:13    533s] [NR-eGR] met5 has single uniform track structure
[12/18 12:46:13    533s] (I)      ============== Default via ===============
[12/18 12:46:13    533s] (I)      +---+------------------+-----------------+
[12/18 12:46:13    533s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/18 12:46:13    533s] (I)      +---+------------------+-----------------+
[12/18 12:46:13    533s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[12/18 12:46:13    533s] (I)      | 2 |    8  M1M2_PR_M  |    6  M1M2_PR   |
[12/18 12:46:13    533s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/18 12:46:13    533s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/18 12:46:13    533s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/18 12:46:13    533s] (I)      +---+------------------+-----------------+
[12/18 12:46:13    533s] [NR-eGR] Read 0 PG shapes
[12/18 12:46:13    533s] [NR-eGR] Read 0 clock shapes
[12/18 12:46:13    533s] [NR-eGR] Read 0 other shapes
[12/18 12:46:13    533s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:46:13    533s] [NR-eGR] #Instance Blockages : 53603
[12/18 12:46:13    533s] [NR-eGR] #PG Blockages       : 0
[12/18 12:46:13    533s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:46:13    533s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:46:13    533s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:46:13    533s] [NR-eGR] #Other Blockages    : 0
[12/18 12:46:13    533s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:46:13    533s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[12/18 12:46:13    533s] [NR-eGR] Read 11340 nets ( ignored 51 )
[12/18 12:46:13    533s] (I)      early_global_route_priority property id does not exist.
[12/18 12:46:13    533s] (I)      Read Num Blocks=53603  Num Prerouted Wires=6381  Num CS=0
[12/18 12:46:13    533s] (I)      Layer 1 (H) : #blockages 53603 : #preroutes 3496
[12/18 12:46:13    533s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 2537
[12/18 12:46:13    533s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 347
[12/18 12:46:13    533s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 1
[12/18 12:46:13    533s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[12/18 12:46:13    533s] (I)      Number of ignored nets                =     51
[12/18 12:46:13    533s] (I)      Number of connected nets              =      0
[12/18 12:46:13    533s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of clock nets                  =    117.  Ignored: No
[12/18 12:46:13    533s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:46:13    533s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:46:13    533s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:46:13    533s] [NR-eGR] There are 66 clock nets ( 66 with NDR ).
[12/18 12:46:13    533s] (I)      Ndr track 0 does not exist
[12/18 12:46:13    533s] (I)      Ndr track 0 does not exist
[12/18 12:46:13    533s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:46:13    533s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:46:13    533s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:46:13    533s] (I)      Site width          :   460  (dbu)
[12/18 12:46:13    533s] (I)      Row height          :  2720  (dbu)
[12/18 12:46:13    533s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:46:13    533s] (I)      GCell width         :  2720  (dbu)
[12/18 12:46:13    533s] (I)      GCell height        :  2720  (dbu)
[12/18 12:46:13    533s] (I)      Grid                :   224    71     6
[12/18 12:46:13    533s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:46:13    533s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:46:13    533s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:46:13    533s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:46:13    533s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:46:13    533s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:46:13    533s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:46:13    533s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:46:13    533s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:46:13    533s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:46:13    533s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:46:13    533s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:46:13    533s] (I)      --------------------------------------------------------
[12/18 12:46:13    533s] 
[12/18 12:46:13    533s] [NR-eGR] ============ Routing rule table ============
[12/18 12:46:13    533s] [NR-eGR] Rule id: 0  Nets: 11218
[12/18 12:46:13    533s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:46:13    533s] (I)                    Layer    2    3    4    5     6 
[12/18 12:46:13    533s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:46:13    533s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:46:13    533s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:46:13    533s] [NR-eGR] Rule id: 1  Nets: 66
[12/18 12:46:13    533s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/18 12:46:13    533s] (I)                    Layer    2    3     4     5     6 
[12/18 12:46:13    533s] (I)                    Pitch  680  920  1200  1200  6400 
[12/18 12:46:13    533s] (I)             #Used tracks    2    2     2     2     2 
[12/18 12:46:13    533s] (I)       #Fully used tracks    1    1     1     1     1 
[12/18 12:46:13    533s] [NR-eGR] ========================================
[12/18 12:46:13    533s] [NR-eGR] 
[12/18 12:46:13    533s] (I)      =============== Blocked Tracks ===============
[12/18 12:46:13    533s] (I)      +-------+---------+----------+---------------+
[12/18 12:46:13    533s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:46:13    533s] (I)      +-------+---------+----------+---------------+
[12/18 12:46:13    533s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:46:13    533s] (I)      |     2 |  128128 |    43095 |        33.63% |
[12/18 12:46:13    533s] (I)      |     3 |   94004 |        0 |         0.00% |
[12/18 12:46:13    533s] (I)      |     4 |   71232 |        0 |         0.00% |
[12/18 12:46:13    533s] (I)      |     5 |   62622 |        0 |         0.00% |
[12/18 12:46:13    533s] (I)      |     6 |   11872 |        0 |         0.00% |
[12/18 12:46:13    533s] (I)      +-------+---------+----------+---------------+
[12/18 12:46:13    533s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1937.27 MB )
[12/18 12:46:13    533s] (I)      Reset routing kernel
[12/18 12:46:13    533s] (I)      Started Global Routing ( Curr Mem: 1937.27 MB )
[12/18 12:46:13    533s] (I)      totalPins=41489  totalGlobalPin=37784 (91.07%)
[12/18 12:46:13    533s] (I)      total 2D Cap : 165236 = (71232 H, 94004 V)
[12/18 12:46:13    533s] [NR-eGR] Layer group 1: route 66 net(s) in layer range [3, 4]
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1a Route ============
[12/18 12:46:13    533s] (I)      Usage: 98 = (56 H, 42 V) = (0.08% H, 0.04% V) = (1.523e+02um H, 1.142e+02um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1b Route ============
[12/18 12:46:13    533s] (I)      Usage: 98 = (56 H, 42 V) = (0.08% H, 0.04% V) = (1.523e+02um H, 1.142e+02um V)
[12/18 12:46:13    533s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.665600e+02um
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1c Route ============
[12/18 12:46:13    533s] (I)      Usage: 98 = (56 H, 42 V) = (0.08% H, 0.04% V) = (1.523e+02um H, 1.142e+02um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1d Route ============
[12/18 12:46:13    533s] (I)      Usage: 98 = (56 H, 42 V) = (0.08% H, 0.04% V) = (1.523e+02um H, 1.142e+02um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1e Route ============
[12/18 12:46:13    533s] (I)      Usage: 98 = (56 H, 42 V) = (0.08% H, 0.04% V) = (1.523e+02um H, 1.142e+02um V)
[12/18 12:46:13    533s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.665600e+02um
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1l Route ============
[12/18 12:46:13    533s] (I)      total 2D Cap : 325043 = (168417 H, 156626 V)
[12/18 12:46:13    533s] [NR-eGR] Layer group 2: route 11218 net(s) in layer range [2, 6]
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1a Route ============
[12/18 12:46:13    533s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:46:13    533s] (I)      Usage: 114434 = (67514 H, 46920 V) = (40.09% H, 29.96% V) = (1.836e+05um H, 1.276e+05um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1b Route ============
[12/18 12:46:13    533s] (I)      Usage: 115307 = (67747 H, 47560 V) = (40.23% H, 30.37% V) = (1.843e+05um H, 1.294e+05um V)
[12/18 12:46:13    533s] (I)      Overflow of layer group 2: 31.83% H + 4.51% V. EstWL: 3.136350e+05um
[12/18 12:46:13    533s] (I)      Congestion metric : 31.83%H 4.51%V, 36.34%HV
[12/18 12:46:13    533s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1c Route ============
[12/18 12:46:13    533s] (I)      Level2 Grid: 45 x 15
[12/18 12:46:13    533s] (I)      Usage: 115536 = (67747 H, 47789 V) = (40.23% H, 30.51% V) = (1.843e+05um H, 1.300e+05um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1d Route ============
[12/18 12:46:13    533s] (I)      Usage: 115538 = (67747 H, 47791 V) = (40.23% H, 30.51% V) = (1.843e+05um H, 1.300e+05um V)
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1e Route ============
[12/18 12:46:13    533s] (I)      Usage: 115538 = (67747 H, 47791 V) = (40.23% H, 30.51% V) = (1.843e+05um H, 1.300e+05um V)
[12/18 12:46:13    533s] [NR-eGR] Early Global Route overflow of layer group 2: 30.83% H + 4.53% V. EstWL: 3.142634e+05um
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] (I)      ============  Phase 1l Route ============
[12/18 12:46:13    533s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:46:13    533s] (I)      Layer  2:      85423     59037      6586           0      126664    ( 0.00%) 
[12/18 12:46:13    533s] (I)      Layer  3:      92680     48720      1580           0       92717    ( 0.00%) 
[12/18 12:46:13    533s] (I)      Layer  4:      70914     46024      5627           0       70600    ( 0.00%) 
[12/18 12:46:13    533s] (I)      Layer  5:      61740     12792       249           0       61811    ( 0.00%) 
[12/18 12:46:13    533s] (I)      Layer  6:      11819      1375        14        2983        8784    (25.35%) 
[12/18 12:46:13    533s] (I)      Total:        322576    167948     14056        2983      360573    ( 0.82%) 
[12/18 12:46:13    533s] (I)      
[12/18 12:46:13    533s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:46:13    533s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:46:13    533s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:46:13    533s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/18 12:46:13    533s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:46:13    533s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:46:13    533s] [NR-eGR]    met1 ( 2)      3519(22.22%)        97( 0.61%)         0( 0.00%)   (22.84%) 
[12/18 12:46:13    533s] [NR-eGR]    met2 ( 3)      1015( 6.47%)        11( 0.07%)         0( 0.00%)   ( 6.54%) 
[12/18 12:46:13    533s] [NR-eGR]    met3 ( 4)      2892(18.26%)        95( 0.60%)         1( 0.01%)   (18.87%) 
[12/18 12:46:13    533s] [NR-eGR]    met4 ( 5)       150( 0.96%)         2( 0.01%)         0( 0.00%)   ( 0.97%) 
[12/18 12:46:13    533s] [NR-eGR]    met5 ( 6)        14( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[12/18 12:46:13    533s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:46:13    533s] [NR-eGR]        Total      7590(10.14%)       205( 0.27%)         1( 0.00%)   (10.42%) 
[12/18 12:46:13    533s] [NR-eGR] 
[12/18 12:46:13    533s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1948.27 MB )
[12/18 12:46:13    533s] (I)      total 2D Cap : 325788 = (169162 H, 156626 V)
[12/18 12:46:13    533s] [NR-eGR] Overflow after Early Global Route 17.00% H + 1.58% V
[12/18 12:46:13    533s] (I)      ============= Track Assignment ============
[12/18 12:46:13    533s] (I)      Started Track Assignment (1T) ( Curr Mem: 1948.27 MB )
[12/18 12:46:13    533s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:46:13    533s] (I)      Run Multi-thread track assignment
[12/18 12:46:13    533s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1948.27 MB )
[12/18 12:46:13    533s] (I)      Started Export ( Curr Mem: 1948.27 MB )
[12/18 12:46:13    533s] [NR-eGR]               Length (um)    Vias 
[12/18 12:46:13    533s] [NR-eGR] ----------------------------------
[12/18 12:46:13    533s] [NR-eGR]  li1   (1V)             8   43521 
[12/18 12:46:13    533s] [NR-eGR]  met1  (2H)        115969   64739 
[12/18 12:46:13    533s] [NR-eGR]  met2  (3V)        115785    8885 
[12/18 12:46:13    533s] [NR-eGR]  met3  (4H)         80883    3611 
[12/18 12:46:13    533s] [NR-eGR]  met4  (5V)         32551     418 
[12/18 12:46:13    533s] [NR-eGR]  met5  (6H)          3735       0 
[12/18 12:46:13    533s] [NR-eGR] ----------------------------------
[12/18 12:46:13    533s] [NR-eGR]        Total       348931  121174 
[12/18 12:46:13    533s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:46:13    533s] [NR-eGR] Total half perimeter of net bounding box: 330857um
[12/18 12:46:13    533s] [NR-eGR] Total length: 348931um, number of vias: 121174
[12/18 12:46:13    533s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:46:13    533s] [NR-eGR] Total eGR-routed clock nets wire length: 306um, number of vias: 296
[12/18 12:46:13    533s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:46:13    533s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1938.76 MB )
[12/18 12:46:13    533s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1938.76 MB )
[12/18 12:46:13    533s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:46:13    533s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:46:13    533s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:46:13    533s] (I)       Early Global Route kernel                   100.00%  508.51 sec  508.89 sec  0.38 sec  0.38 sec 
[12/18 12:46:13    533s] (I)       +-Import and model                           12.00%  508.51 sec  508.55 sec  0.05 sec  0.03 sec 
[12/18 12:46:13    533s] (I)       | +-Create place DB                           5.37%  508.51 sec  508.53 sec  0.02 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | +-Import place data                       5.35%  508.51 sec  508.53 sec  0.02 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read instances and placement          1.55%  508.51 sec  508.51 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read nets                             3.75%  508.51 sec  508.53 sec  0.01 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | +-Create route DB                           5.68%  508.53 sec  508.55 sec  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)       | | +-Import route data (1T)                  5.62%  508.53 sec  508.55 sec  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.35%  508.53 sec  508.54 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read routing blockages              0.00%  508.53 sec  508.53 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read instance blockages             1.16%  508.53 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read PG blockages                   0.01%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read clock blockages                0.00%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read other blockages                0.00%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read halo blockages                 0.02%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Read boundary cut boxes             0.00%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read blackboxes                       0.00%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read prerouted                        1.03%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read unlegalized nets                 0.23%  508.54 sec  508.54 sec  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | | +-Read nets                             0.62%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Set up via pillars                    0.01%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Initialize 3D grid graph              0.01%  508.54 sec  508.54 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Model blockage capacity               1.18%  508.54 sec  508.55 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Initialize 3D capacity              1.10%  508.55 sec  508.55 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Read aux data                             0.00%  508.55 sec  508.55 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Others data preparation                   0.15%  508.55 sec  508.55 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Create route kernel                       0.54%  508.55 sec  508.55 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       +-Global Routing                             33.34%  508.55 sec  508.68 sec  0.13 sec  0.14 sec 
[12/18 12:46:13    533s] (I)       | +-Initialization                            0.40%  508.55 sec  508.56 sec  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | +-Net group 1                               2.08%  508.56 sec  508.56 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Generate topology                       0.00%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1a                                0.13%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Pattern routing (1T)                  0.10%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1b                                0.02%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1c                                0.00%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1d                                0.00%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1e                                0.04%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Route legalization                    0.00%  508.56 sec  508.56 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1l                                1.57%  508.56 sec  508.56 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Layer assignment (1T)                 1.55%  508.56 sec  508.56 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Net group 2                              29.99%  508.56 sec  508.68 sec  0.11 sec  0.12 sec 
[12/18 12:46:13    533s] (I)       | | +-Generate topology                       2.25%  508.56 sec  508.57 sec  0.01 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1a                                6.49%  508.57 sec  508.60 sec  0.02 sec  0.04 sec 
[12/18 12:46:13    533s] (I)       | | | +-Pattern routing (1T)                  5.16%  508.57 sec  508.59 sec  0.02 sec  0.03 sec 
[12/18 12:46:13    533s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.71%  508.59 sec  508.60 sec  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | | +-Add via demand to 2D                  0.50%  508.60 sec  508.60 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1b                                5.54%  508.60 sec  508.62 sec  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)       | | | +-Monotonic routing (1T)                5.45%  508.60 sec  508.62 sec  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1c                                1.46%  508.62 sec  508.63 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Two level Routing                     1.44%  508.62 sec  508.62 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Two Level Routing (Regular)         1.30%  508.62 sec  508.62 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  508.62 sec  508.62 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1d                                1.24%  508.63 sec  508.63 sec  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | | +-Detoured routing (1T)                 1.21%  508.63 sec  508.63 sec  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1e                                0.05%  508.63 sec  508.63 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | | +-Route legalization                    0.00%  508.63 sec  508.63 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | | +-Phase 1l                               12.41%  508.63 sec  508.68 sec  0.05 sec  0.04 sec 
[12/18 12:46:13    533s] (I)       | | | +-Layer assignment (1T)                12.14%  508.63 sec  508.68 sec  0.05 sec  0.04 sec 
[12/18 12:46:13    533s] (I)       | +-Clean cong LA                             0.00%  508.68 sec  508.68 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       +-Export 3D cong map                          0.51%  508.68 sec  508.68 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Export 2D cong map                        0.07%  508.68 sec  508.68 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       +-Extract Global 3D Wires                     0.56%  508.69 sec  508.70 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       +-Track Assignment (1T)                      23.36%  508.70 sec  508.78 sec  0.09 sec  0.09 sec 
[12/18 12:46:13    533s] (I)       | +-Initialization                            0.14%  508.70 sec  508.70 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Track Assignment Kernel                  22.80%  508.70 sec  508.78 sec  0.09 sec  0.09 sec 
[12/18 12:46:13    533s] (I)       | +-Free Memory                               0.00%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       +-Export                                     26.53%  508.78 sec  508.88 sec  0.10 sec  0.10 sec 
[12/18 12:46:13    533s] (I)       | +-Export DB wires                           9.13%  508.78 sec  508.82 sec  0.03 sec  0.03 sec 
[12/18 12:46:13    533s] (I)       | | +-Export all nets                         7.01%  508.79 sec  508.81 sec  0.03 sec  0.03 sec 
[12/18 12:46:13    533s] (I)       | | +-Set wire vias                           1.63%  508.81 sec  508.82 sec  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)       | +-Report wirelength                         3.37%  508.82 sec  508.83 sec  0.01 sec  0.01 sec 
[12/18 12:46:13    533s] (I)       | +-Update net boxes                          3.76%  508.83 sec  508.85 sec  0.01 sec  0.02 sec 
[12/18 12:46:13    533s] (I)       | +-Update timing                            10.16%  508.85 sec  508.88 sec  0.04 sec  0.04 sec 
[12/18 12:46:13    533s] (I)       +-Postprocess design                          0.03%  508.88 sec  508.88 sec  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)      ======================= Summary by functions ========================
[12/18 12:46:13    533s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:46:13    533s] (I)      ---------------------------------------------------------------------
[12/18 12:46:13    533s] (I)        0  Early Global Route kernel           100.00%  0.38 sec  0.38 sec 
[12/18 12:46:13    533s] (I)        1  Global Routing                       33.34%  0.13 sec  0.14 sec 
[12/18 12:46:13    533s] (I)        1  Export                               26.53%  0.10 sec  0.10 sec 
[12/18 12:46:13    533s] (I)        1  Track Assignment (1T)                23.36%  0.09 sec  0.09 sec 
[12/18 12:46:13    533s] (I)        1  Import and model                     12.00%  0.05 sec  0.03 sec 
[12/18 12:46:13    533s] (I)        1  Extract Global 3D Wires               0.56%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        1  Export 3D cong map                    0.51%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        1  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Net group 2                          29.99%  0.11 sec  0.12 sec 
[12/18 12:46:13    533s] (I)        2  Track Assignment Kernel              22.80%  0.09 sec  0.09 sec 
[12/18 12:46:13    533s] (I)        2  Update timing                        10.16%  0.04 sec  0.04 sec 
[12/18 12:46:13    533s] (I)        2  Export DB wires                       9.13%  0.03 sec  0.03 sec 
[12/18 12:46:13    533s] (I)        2  Create route DB                       5.68%  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)        2  Create place DB                       5.37%  0.02 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        2  Update net boxes                      3.76%  0.01 sec  0.02 sec 
[12/18 12:46:13    533s] (I)        2  Report wirelength                     3.37%  0.01 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        2  Net group 1                           2.08%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Create route kernel                   0.54%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Initialization                        0.54%  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Export 2D cong map                    0.07%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1l                             13.98%  0.05 sec  0.04 sec 
[12/18 12:46:13    533s] (I)        3  Export all nets                       7.01%  0.03 sec  0.03 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1a                              6.61%  0.03 sec  0.04 sec 
[12/18 12:46:13    533s] (I)        3  Import route data (1T)                5.62%  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1b                              5.55%  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)        3  Import place data                     5.35%  0.02 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        3  Generate topology                     2.25%  0.01 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        3  Set wire vias                         1.63%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1c                              1.47%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1d                              1.24%  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        3  Phase 1e                              0.09%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Layer assignment (1T)                13.70%  0.05 sec  0.04 sec 
[12/18 12:46:13    533s] (I)        4  Monotonic routing (1T)                5.45%  0.02 sec  0.02 sec 
[12/18 12:46:13    533s] (I)        4  Pattern routing (1T)                  5.26%  0.02 sec  0.03 sec 
[12/18 12:46:13    533s] (I)        4  Read nets                             4.37%  0.02 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        4  Read instances and placement          1.55%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Two level Routing                     1.44%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Read blockages ( Layer 2-6 )          1.35%  0.01 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Detoured routing (1T)                 1.21%  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        4  Model blockage capacity               1.18%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Read prerouted                        1.03%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Pattern Routing Avoiding Blockages    0.71%  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        4  Add via demand to 2D                  0.50%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Read unlegalized nets                 0.23%  0.00 sec  0.01 sec 
[12/18 12:46:13    533s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Two Level Routing (Regular)           1.30%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read instance blockages               1.16%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Initialize 3D capacity                1.10%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Two Level Routing (Strong)            0.07%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read PG blockages                     0.01%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:46:13    533s] Extraction called for design 'custom_riscv_core' of instances=11220 and nets=11523 using extraction engine 'preRoute' .
[12/18 12:46:13    533s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:46:13    533s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:46:13    533s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:46:13    533s] RC Extraction called in multi-corner(1) mode.
[12/18 12:46:13    533s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:46:13    533s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:46:13    533s] RCMode: PreRoute
[12/18 12:46:13    533s]       RC Corner Indexes            0   
[12/18 12:46:13    533s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:46:13    533s] Resistance Scaling Factor    : 1.00000 
[12/18 12:46:13    533s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:46:13    533s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:46:13    533s] Shrink Factor                : 1.00000
[12/18 12:46:13    533s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:46:13    533s] 
[12/18 12:46:13    533s] Trim Metal Layers:
[12/18 12:46:13    533s] LayerId::1 widthSet size::1
[12/18 12:46:13    533s] LayerId::2 widthSet size::1
[12/18 12:46:13    533s] LayerId::3 widthSet size::1
[12/18 12:46:13    533s] LayerId::4 widthSet size::1
[12/18 12:46:13    533s] LayerId::5 widthSet size::1
[12/18 12:46:13    533s] LayerId::6 widthSet size::1
[12/18 12:46:13    533s] Updating RC grid for preRoute extraction ...
[12/18 12:46:13    533s] eee: pegSigSF::1.070000
[12/18 12:46:13    533s] Initializing multi-corner resistance tables ...
[12/18 12:46:13    533s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:46:13    533s] eee: l::2 avDens::0.333110 usedTrk::4263.811158 availTrk::12800.000000 sigTrk::4263.811158
[12/18 12:46:13    533s] eee: l::3 avDens::0.455699 usedTrk::4257.418958 availTrk::9342.608696 sigTrk::4257.418958
[12/18 12:46:13    533s] eee: l::4 avDens::0.433043 usedTrk::2973.656081 availTrk::6866.885246 sigTrk::2973.656081
[12/18 12:46:13    533s] eee: l::5 avDens::0.198419 usedTrk::1196.728309 availTrk::6031.304348 sigTrk::1196.728309
[12/18 12:46:13    533s] eee: l::6 avDens::0.166462 usedTrk::137.317279 availTrk::824.918033 sigTrk::137.317279
[12/18 12:46:13    533s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:13    533s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.435442 uaWl=0.999716 uaWlH=0.334916 aWlH=0.000282 lMod=0 pMax=0.881100 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.992567 siPrev=0 viaL=0.000000
[12/18 12:46:13    533s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1938.758M)
[12/18 12:46:14    533s] Compute RC Scale Done ...
[12/18 12:46:14    533s] OPERPROF: Starting HotSpotCal at level 1, MEM:1957.8M, EPOCH TIME: 1766051174.098464
[12/18 12:46:14    533s] [hotspot] +------------+---------------+---------------+
[12/18 12:46:14    533s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:46:14    533s] [hotspot] +------------+---------------+---------------+
[12/18 12:46:14    533s] [hotspot] | normalized |        156.00 |        320.00 |
[12/18 12:46:14    533s] [hotspot] +------------+---------------+---------------+
[12/18 12:46:14    533s] Local HotSpot Analysis: normalized max congestion hotspot area = 156.00, normalized total congestion hotspot area = 320.00 (area is in unit of 4 std-cell row bins)
[12/18 12:46:14    533s] [hotspot] max/total 156.00/320.00, big hotspot (>10) total 279.00
[12/18 12:46:14    533s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] |  1  |   263.08    12.92   513.32   176.12 |      168.00   |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] |  2  |    34.60    12.92   230.44   176.12 |      150.00   |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] |  3  |    78.12    89.08   132.52   110.84 |        8.00   |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] |  4  |   197.80   132.60   230.44   176.12 |        8.00   |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] [hotspot] |  5  |    45.48    78.20    78.12    99.96 |        4.00   |
[12/18 12:46:14    533s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:46:14    533s] Top 5 hotspots total area: 338.00
[12/18 12:46:14    533s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1957.8M, EPOCH TIME: 1766051174.101282
[12/18 12:46:14    533s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/18 12:46:14    533s] Begin: GigaOpt Route Type Constraints Refinement
[12/18 12:46:14    533s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:53.8/0:08:54.7 (1.0), mem = 1957.8M
[12/18 12:46:14    533s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.25
[12/18 12:46:14    533s] ### Creating RouteCongInterface, started
[12/18 12:46:14    533s] 
[12/18 12:46:14    533s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:46:14    533s] 
[12/18 12:46:14    533s] #optDebug: {0, 1.000}
[12/18 12:46:14    533s] ### Creating RouteCongInterface, finished
[12/18 12:46:14    533s] Updated routing constraints on 1 nets.
[12/18 12:46:14    533s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.25
[12/18 12:46:14    533s] Bottom Preferred Layer:
[12/18 12:46:14    533s] +-------------+------------+------------+----------+
[12/18 12:46:14    533s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:14    533s] +-------------+------------+------------+----------+
[12/18 12:46:14    533s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:14    533s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:14    533s] +-------------+------------+------------+----------+
[12/18 12:46:14    533s] Via Pillar Rule:
[12/18 12:46:14    533s]     None
[12/18 12:46:14    533s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:08:53.8/0:08:54.8 (1.0), mem = 1957.8M
[12/18 12:46:14    533s] 
[12/18 12:46:14    533s] =============================================================================================
[12/18 12:46:14    533s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[12/18 12:46:14    533s] =============================================================================================
[12/18 12:46:14    533s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:14    533s] ---------------------------------------------------------------------------------------------
[12/18 12:46:14    533s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  83.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:46:14    533s] [ MISC                   ]          0:00:00.0  (  16.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:14    533s] ---------------------------------------------------------------------------------------------
[12/18 12:46:14    533s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:14    533s] ---------------------------------------------------------------------------------------------
[12/18 12:46:14    533s] 
[12/18 12:46:14    533s] End: GigaOpt Route Type Constraints Refinement
[12/18 12:46:14    533s] skip EGR on cluster skew clock nets.
[12/18 12:46:14    533s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:46:14    533s] #################################################################################
[12/18 12:46:14    533s] # Design Stage: PreRoute
[12/18 12:46:14    533s] # Design Name: custom_riscv_core
[12/18 12:46:14    533s] # Design Mode: 90nm
[12/18 12:46:14    533s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:46:14    533s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:46:14    533s] # Signoff Settings: SI Off 
[12/18 12:46:14    533s] #################################################################################
[12/18 12:46:14    534s] Calculate delays in Single mode...
[12/18 12:46:14    534s] Topological Sorting (REAL = 0:00:00.0, MEM = 1955.8M, InitMEM = 1955.8M)
[12/18 12:46:14    534s] Start delay calculation (fullDC) (1 T). (MEM=1955.84)
[12/18 12:46:14    534s] End AAE Lib Interpolated Model. (MEM=1967.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:46:15    535s] Total number of fetched objects 11436
[12/18 12:46:15    535s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:46:15    535s] End delay calculation. (MEM=1982.95 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:46:15    535s] End delay calculation (fullDC). (MEM=1982.95 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:46:15    535s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1982.9M) ***
[12/18 12:46:15    535s] Begin: GigaOpt postEco DRV Optimization
[12/18 12:46:15    535s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/18 12:46:15    535s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:55.6/0:08:56.6 (1.0), mem = 1982.9M
[12/18 12:46:15    535s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:15    535s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:15    535s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.26
[12/18 12:46:15    535s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:15    535s] ### Creating PhyDesignMc. totSessionCpu=0:08:56 mem=1982.9M
[12/18 12:46:15    535s] OPERPROF: Starting DPlace-Init at level 1, MEM:1982.9M, EPOCH TIME: 1766051175.981115
[12/18 12:46:15    535s] Processing tracks to init pin-track alignment.
[12/18 12:46:15    535s] z: 1, totalTracks: 1
[12/18 12:46:15    535s] z: 3, totalTracks: 1
[12/18 12:46:15    535s] z: 5, totalTracks: 1
[12/18 12:46:15    535s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:15    535s] All LLGs are deleted
[12/18 12:46:15    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:15    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:15    535s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1982.9M, EPOCH TIME: 1766051175.985125
[12/18 12:46:15    535s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1766051175.985258
[12/18 12:46:15    535s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1982.9M, EPOCH TIME: 1766051175.986991
[12/18 12:46:15    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:15    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:15    535s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1982.9M, EPOCH TIME: 1766051175.987328
[12/18 12:46:15    535s] Max number of tech site patterns supported in site array is 256.
[12/18 12:46:15    535s] Core basic site is unithd
[12/18 12:46:15    535s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1982.9M, EPOCH TIME: 1766051175.991572
[12/18 12:46:15    535s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:46:15    535s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:46:15    535s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1982.9M, EPOCH TIME: 1766051175.992161
[12/18 12:46:15    535s] Fast DP-INIT is on for default
[12/18 12:46:15    535s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:46:15    535s] Atter site array init, number of instance map data is 0.
[12/18 12:46:15    535s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1982.9M, EPOCH TIME: 1766051175.993894
[12/18 12:46:15    535s] 
[12/18 12:46:15    535s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:15    535s] 
[12/18 12:46:15    535s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:15    535s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1982.9M, EPOCH TIME: 1766051175.995630
[12/18 12:46:15    535s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1982.9M, EPOCH TIME: 1766051175.995670
[12/18 12:46:15    535s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1766051175.995704
[12/18 12:46:15    535s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1982.9MB).
[12/18 12:46:15    535s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1982.9M, EPOCH TIME: 1766051175.996745
[12/18 12:46:16    535s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:16    535s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:56 mem=1982.9M
[12/18 12:46:16    535s] ### Creating RouteCongInterface, started
[12/18 12:46:16    535s] 
[12/18 12:46:16    535s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:46:16    535s] 
[12/18 12:46:16    535s] #optDebug: {0, 1.000}
[12/18 12:46:16    535s] ### Creating RouteCongInterface, finished
[12/18 12:46:16    535s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:16    535s] ### Creating LA Mngr. totSessionCpu=0:08:56 mem=1982.9M
[12/18 12:46:16    535s] ### Creating LA Mngr, finished. totSessionCpu=0:08:56 mem=1982.9M
[12/18 12:46:16    536s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:46:16    536s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:46:16    536s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:46:16    536s] [GPS-DRV] All active and enabled setup views
[12/18 12:46:16    536s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:46:16    536s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:16    536s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:16    536s] [GPS-DRV] maxFanoutLoad on
[12/18 12:46:16    536s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:46:16    536s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:46:16    536s] [GPS-DRV] timing-driven DRV settings
[12/18 12:46:16    536s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:46:16    536s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2017.3M, EPOCH TIME: 1766051176.316947
[12/18 12:46:16    536s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1766051176.317104
[12/18 12:46:16    536s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:16    536s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:46:16    536s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:16    536s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:46:16    536s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:16    536s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:16    536s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
[12/18 12:46:21    541s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:21    541s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:05.0|  2098.5M|
[12/18 12:46:21    541s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:21    541s] 
[12/18 12:46:21    541s] ###############################################################################
[12/18 12:46:21    541s] #
[12/18 12:46:21    541s] #  Large fanout net report:  
[12/18 12:46:21    541s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:46:21    541s] #     - current density: 103.91
[12/18 12:46:21    541s] #
[12/18 12:46:21    541s] #  List of high fanout nets:
[12/18 12:46:21    541s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:46:21    541s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:46:21    541s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:46:21    541s] #
[12/18 12:46:21    541s] ###############################################################################
[12/18 12:46:21    541s] Bottom Preferred Layer:
[12/18 12:46:21    541s] +-------------+------------+------------+----------+
[12/18 12:46:21    541s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:21    541s] +-------------+------------+------------+----------+
[12/18 12:46:21    541s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:21    541s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:21    541s] +-------------+------------+------------+----------+
[12/18 12:46:21    541s] Via Pillar Rule:
[12/18 12:46:21    541s]     None
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] =======================================================================
[12/18 12:46:22    541s]                 Reasons for remaining drv violations
[12/18 12:46:22    541s] =======================================================================
[12/18 12:46:22    541s] *info: Total 137 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] MultiBuffering failure reasons
[12/18 12:46:22    541s] ------------------------------------------------
[12/18 12:46:22    541s] *info:   137 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] *** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=2098.5M) ***
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] Total-nets :: 11436, Stn-nets :: 110, ratio :: 0.961875 %, Total-len 348931, Stn-len 2720.29
[12/18 12:46:22    541s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.5M, EPOCH TIME: 1766051182.012641
[12/18 12:46:22    541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:22    541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:22    541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:22    541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:22    541s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1972.5M, EPOCH TIME: 1766051182.031265
[12/18 12:46:22    541s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:22    541s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.26
[12/18 12:46:22    541s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:09:01.7/0:09:02.7 (1.0), mem = 1972.5M
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] =============================================================================================
[12/18 12:46:22    541s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.35-s114_1
[12/18 12:46:22    541s] =============================================================================================
[12/18 12:46:22    541s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:22    541s] ---------------------------------------------------------------------------------------------
[12/18 12:46:22    541s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:22    541s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:22    541s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:22    541s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:22    541s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:22    541s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:22    541s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:46:22    541s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:46:22    541s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:22    541s] [ OptEval                ]      3   0:00:05.5  (  89.9 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:46:22    541s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:22    541s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:22    541s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:22    541s] [ MISC                   ]          0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:22    541s] ---------------------------------------------------------------------------------------------
[12/18 12:46:22    541s]  DrvOpt #4 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[12/18 12:46:22    541s] ---------------------------------------------------------------------------------------------
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] End: GigaOpt postEco DRV Optimization
[12/18 12:46:22    541s] GigaOpt: WNS changes after postEco optimization: -0.338 -> -0.372 (bump = 0.034)
[12/18 12:46:22    541s] GigaOpt: Skipping nonLegal postEco optimization
[12/18 12:46:22    541s] Design TNS changes after trial route: -1.900 -> -2.256
[12/18 12:46:22    541s] Begin: GigaOpt TNS non-legal recovery
[12/18 12:46:22    541s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/18 12:46:22    541s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:22    541s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:22    541s] *** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:01.9/0:09:02.8 (1.0), mem = 1972.5M
[12/18 12:46:22    541s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.27
[12/18 12:46:22    541s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:22    541s] ### Creating PhyDesignMc. totSessionCpu=0:09:02 mem=1972.5M
[12/18 12:46:22    541s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:22    541s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.5M, EPOCH TIME: 1766051182.161885
[12/18 12:46:22    541s] Processing tracks to init pin-track alignment.
[12/18 12:46:22    541s] z: 1, totalTracks: 1
[12/18 12:46:22    541s] z: 3, totalTracks: 1
[12/18 12:46:22    541s] z: 5, totalTracks: 1
[12/18 12:46:22    541s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:22    541s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.5M, EPOCH TIME: 1766051182.167344
[12/18 12:46:22    541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:22    541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:22    541s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1972.5M, EPOCH TIME: 1766051182.174265
[12/18 12:46:22    541s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.5M, EPOCH TIME: 1766051182.174313
[12/18 12:46:22    541s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.5M, EPOCH TIME: 1766051182.174349
[12/18 12:46:22    541s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.5MB).
[12/18 12:46:22    541s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1972.5M, EPOCH TIME: 1766051182.175465
[12/18 12:46:22    541s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:22    541s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:02 mem=1972.5M
[12/18 12:46:22    541s] ### Creating RouteCongInterface, started
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:46:22    541s] 
[12/18 12:46:22    541s] #optDebug: {0, 1.000}
[12/18 12:46:22    541s] ### Creating RouteCongInterface, finished
[12/18 12:46:22    541s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:22    541s] ### Creating LA Mngr. totSessionCpu=0:09:02 mem=1972.5M
[12/18 12:46:22    541s] ### Creating LA Mngr, finished. totSessionCpu=0:09:02 mem=1972.5M
[12/18 12:46:22    542s] *info: 117 clock nets excluded
[12/18 12:46:22    542s] *info: 85 no-driver nets excluded.
[12/18 12:46:22    542s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:22    542s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.7
[12/18 12:46:22    542s] PathGroup :  reg2reg  TargetSlack : 0 
[12/18 12:46:22    542s] ** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
[12/18 12:46:22    542s] Optimizer TNS Opt
[12/18 12:46:22    542s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:22    542s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:02
[12/18 12:46:22    542s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2031.7M, EPOCH TIME: 1766051182.503517
[12/18 12:46:22    542s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2031.7M, EPOCH TIME: 1766051182.503672
[12/18 12:46:22    542s] Active Path Group: reg2reg  
[12/18 12:46:22    542s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:22    542s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:46:22    542s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:22    542s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2031.7M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:28    548s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:06.0| 2078.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:28    548s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=2078.9M) ***
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2078.9M) ***
[12/18 12:46:28    548s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:28    548s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
[12/18 12:46:28    548s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:28    548s] Bottom Preferred Layer:
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:28    548s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] Via Pillar Rule:
[12/18 12:46:28    548s]     None
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finish post-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2078.9M) ***
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.7
[12/18 12:46:28    548s] Total-nets :: 11436, Stn-nets :: 110, ratio :: 0.961875 %, Total-len 348931, Stn-len 2720.29
[12/18 12:46:28    548s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2059.9M, EPOCH TIME: 1766051188.369862
[12/18 12:46:28    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:28    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1973.9M, EPOCH TIME: 1766051188.388148
[12/18 12:46:28    548s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.27
[12/18 12:46:28    548s] *** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:09:08.1/0:09:09.0 (1.0), mem = 1973.9M
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] =============================================================================================
[12/18 12:46:28    548s]  Step TAT Report : TnsOpt #2 / ccopt_design #1                                  21.35-s114_1
[12/18 12:46:28    548s] =============================================================================================
[12/18 12:46:28    548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:28    548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:28    548s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:28    548s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:46:28    548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ TransformInit          ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:28    548s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:05.8 /  0:00:05.8    1.0
[12/18 12:46:28    548s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:05.7 /  0:00:05.7    1.0
[12/18 12:46:28    548s] [ OptGetWeight           ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:46:28    548s] [ OptEval                ]      7   0:00:05.7  (  91.4 % )     0:00:05.7 /  0:00:05.7    1.0
[12/18 12:46:28    548s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s]  TnsOpt #2 TOTAL                    0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] End: GigaOpt TNS non-legal recovery
[12/18 12:46:28    548s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/18 12:46:28    548s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/18 12:46:28    548s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:28    548s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:28    548s] *** TnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:09:08.1/0:09:09.0 (1.0), mem = 1973.9M
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.28
[12/18 12:46:28    548s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:28    548s] ### Creating PhyDesignMc. totSessionCpu=0:09:08 mem=1973.9M
[12/18 12:46:28    548s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.9M, EPOCH TIME: 1766051188.407696
[12/18 12:46:28    548s] Processing tracks to init pin-track alignment.
[12/18 12:46:28    548s] z: 1, totalTracks: 1
[12/18 12:46:28    548s] z: 3, totalTracks: 1
[12/18 12:46:28    548s] z: 5, totalTracks: 1
[12/18 12:46:28    548s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:28    548s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.9M, EPOCH TIME: 1766051188.413230
[12/18 12:46:28    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:28    548s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1973.9M, EPOCH TIME: 1766051188.420172
[12/18 12:46:28    548s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1973.9M, EPOCH TIME: 1766051188.420222
[12/18 12:46:28    548s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1973.9M, EPOCH TIME: 1766051188.420257
[12/18 12:46:28    548s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1973.9MB).
[12/18 12:46:28    548s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1973.9M, EPOCH TIME: 1766051188.421369
[12/18 12:46:28    548s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:28    548s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:08 mem=1973.9M
[12/18 12:46:28    548s] ### Creating RouteCongInterface, started
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] #optDebug: {0, 1.000}
[12/18 12:46:28    548s] ### Creating RouteCongInterface, finished
[12/18 12:46:28    548s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:28    548s] ### Creating LA Mngr. totSessionCpu=0:09:08 mem=1973.9M
[12/18 12:46:28    548s] ### Creating LA Mngr, finished. totSessionCpu=0:09:08 mem=1973.9M
[12/18 12:46:28    548s] *info: 117 clock nets excluded
[12/18 12:46:28    548s] *info: 85 no-driver nets excluded.
[12/18 12:46:28    548s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.8
[12/18 12:46:28    548s] PathGroup :  reg2reg  TargetSlack : 0 
[12/18 12:46:28    548s] ** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
[12/18 12:46:28    548s] Optimizer TNS Opt
[12/18 12:46:28    548s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:28    548s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
[12/18 12:46:28    548s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2033.1M, EPOCH TIME: 1766051188.754579
[12/18 12:46:28    548s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2033.1M, EPOCH TIME: 1766051188.754745
[12/18 12:46:28    548s] Active Path Group: reg2reg  
[12/18 12:46:28    548s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:28    548s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:46:28    548s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:28    548s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2033.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:28    548s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2033.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:28    548s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2033.1M) ***
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2033.1M) ***
[12/18 12:46:28    548s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:28    548s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.372ns TNS -2.256ns; HEPG WNS -0.372ns TNS -2.256ns; all paths WNS -0.372ns TNS -2.256ns; Real time 0:03:08
[12/18 12:46:28    548s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:28    548s] Bottom Preferred Layer:
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:28    548s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:28    548s] +-------------+------------+------------+----------+
[12/18 12:46:28    548s] Via Pillar Rule:
[12/18 12:46:28    548s]     None
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2033.1M) ***
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.8
[12/18 12:46:28    548s] Total-nets :: 11436, Stn-nets :: 110, ratio :: 0.961875 %, Total-len 348931, Stn-len 2720.29
[12/18 12:46:28    548s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2014.0M, EPOCH TIME: 1766051188.919607
[12/18 12:46:28    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:28    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:28    548s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1973.0M, EPOCH TIME: 1766051188.937281
[12/18 12:46:28    548s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:28    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.28
[12/18 12:46:28    548s] *** TnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:09:08.6/0:09:09.6 (1.0), mem = 1973.0M
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] =============================================================================================
[12/18 12:46:28    548s]  Step TAT Report : TnsOpt #3 / ccopt_design #1                                  21.35-s114_1
[12/18 12:46:28    548s] =============================================================================================
[12/18 12:46:28    548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:28    548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:46:28    548s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:28    548s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:28    548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ TransformInit          ]      1   0:00:00.2  (  41.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/18 12:46:28    548s] [ OptimizationStep       ]      1   0:00:00.0  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:28    548s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:46:28    548s] [ OptGetWeight           ]      7   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:28    548s] [ OptEval                ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptGetWorkingSet  ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:28    548s] [ MISC                   ]          0:00:00.1  (  20.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s]  TnsOpt #3 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:46:28    548s] ---------------------------------------------------------------------------------------------
[12/18 12:46:28    548s] 
[12/18 12:46:28    548s] End: GigaOpt Optimization in post-eco TNS mode
[12/18 12:46:28    548s] #optDebug: fT-D <X 1 0 0 0>
[12/18 12:46:28    548s] Register exp ratio and priority group on 1 nets on 11436 nets : 
[12/18 12:46:28    548s] z=4 : 1 nets
[12/18 12:46:29    548s] 
[12/18 12:46:29    548s] Active setup views:
[12/18 12:46:29    548s]  SINGLE_VIEW
[12/18 12:46:29    548s]   Dominating endpoints: 0
[12/18 12:46:29    548s]   Dominating TNS: -0.000
[12/18 12:46:29    548s] 
[12/18 12:46:29    548s] Extraction called for design 'custom_riscv_core' of instances=11220 and nets=11523 using extraction engine 'preRoute' .
[12/18 12:46:29    548s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:46:29    548s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:46:29    548s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:46:29    548s] RC Extraction called in multi-corner(1) mode.
[12/18 12:46:29    548s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:46:29    548s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:46:29    548s] RCMode: PreRoute
[12/18 12:46:29    548s]       RC Corner Indexes            0   
[12/18 12:46:29    548s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:46:29    548s] Resistance Scaling Factor    : 1.00000 
[12/18 12:46:29    548s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:46:29    548s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:46:29    548s] Shrink Factor                : 1.00000
[12/18 12:46:29    548s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:46:29    548s] 
[12/18 12:46:29    548s] Trim Metal Layers:
[12/18 12:46:29    548s] LayerId::1 widthSet size::1
[12/18 12:46:29    548s] LayerId::2 widthSet size::1
[12/18 12:46:29    548s] LayerId::3 widthSet size::1
[12/18 12:46:29    548s] LayerId::4 widthSet size::1
[12/18 12:46:29    548s] LayerId::5 widthSet size::1
[12/18 12:46:29    548s] LayerId::6 widthSet size::1
[12/18 12:46:29    548s] Updating RC grid for preRoute extraction ...
[12/18 12:46:29    548s] eee: pegSigSF::1.070000
[12/18 12:46:29    548s] Initializing multi-corner resistance tables ...
[12/18 12:46:29    548s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:46:29    548s] eee: l::2 avDens::0.333110 usedTrk::4263.811158 availTrk::12800.000000 sigTrk::4263.811158
[12/18 12:46:29    548s] eee: l::3 avDens::0.455699 usedTrk::4257.418958 availTrk::9342.608696 sigTrk::4257.418958
[12/18 12:46:29    548s] eee: l::4 avDens::0.433043 usedTrk::2973.656081 availTrk::6866.885246 sigTrk::2973.656081
[12/18 12:46:29    548s] eee: l::5 avDens::0.198419 usedTrk::1196.728309 availTrk::6031.304348 sigTrk::1196.728309
[12/18 12:46:29    548s] eee: l::6 avDens::0.166462 usedTrk::137.317279 availTrk::824.918033 sigTrk::137.317279
[12/18 12:46:29    548s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:29    548s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.435442 uaWl=0.999716 uaWlH=0.334916 aWlH=0.000282 lMod=0 pMax=0.881100 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=0.992567 siPrev=0 viaL=0.000000
[12/18 12:46:29    548s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2001.656M)
[12/18 12:46:29    548s] Starting delay calculation for Setup views
[12/18 12:46:29    548s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:46:29    548s] #################################################################################
[12/18 12:46:29    548s] # Design Stage: PreRoute
[12/18 12:46:29    548s] # Design Name: custom_riscv_core
[12/18 12:46:29    548s] # Design Mode: 90nm
[12/18 12:46:29    548s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:46:29    548s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:46:29    548s] # Signoff Settings: SI Off 
[12/18 12:46:29    548s] #################################################################################
[12/18 12:46:29    549s] Calculate delays in Single mode...
[12/18 12:46:29    549s] Topological Sorting (REAL = 0:00:00.0, MEM = 1991.7M, InitMEM = 1991.7M)
[12/18 12:46:29    549s] Start delay calculation (fullDC) (1 T). (MEM=1991.66)
[12/18 12:46:29    549s] End AAE Lib Interpolated Model. (MEM=2003.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:46:30    550s] Total number of fetched objects 11436
[12/18 12:46:30    550s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/18 12:46:30    550s] End delay calculation. (MEM=1977.43 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:46:30    550s] End delay calculation (fullDC). (MEM=1977.43 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:46:30    550s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1977.4M) ***
[12/18 12:46:30    550s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:09:11 mem=1977.4M)
[12/18 12:46:30    550s] Reported timing to dir ./timingReports
[12/18 12:46:30    550s] **optDesign ... cpu = 0:02:47, real = 0:02:46, mem = 1674.6M, totSessionCpu=0:09:11 **
[12/18 12:46:30    550s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.4M, EPOCH TIME: 1766051190.955273
[12/18 12:46:30    550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:30    550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:30    550s] 
[12/18 12:46:30    550s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:30    550s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1935.4M, EPOCH TIME: 1766051190.961881
[12/18 12:46:30    550s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:30    550s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1950.9M, EPOCH TIME: 1766051192.170776
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:32    551s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1950.9M, EPOCH TIME: 1766051192.177976
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] Density: 103.914%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1950.9M, EPOCH TIME: 1766051192.186689
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:32    551s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1950.9M, EPOCH TIME: 1766051192.193877
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] **optDesign ... cpu = 0:02:47, real = 0:02:48, mem = 1675.6M, totSessionCpu=0:09:11 **
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:46:32    551s] Deleting Lib Analyzer.
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] TimeStamp Deleting Cell Server End ...
[12/18 12:46:32    551s] *** Finished optDesign ***
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:59 real=  0:02:59)
[12/18 12:46:32    551s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.6 real=0:00:07.5)
[12/18 12:46:32    551s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[12/18 12:46:32    551s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:45 real=  0:01:45)
[12/18 12:46:32    551s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:10.0 real=0:00:10.0)
[12/18 12:46:32    551s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:14.8 real=0:00:14.8)
[12/18 12:46:32    551s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/18 12:46:32    551s] Info: Destroy the CCOpt slew target map.
[12/18 12:46:32    551s] clean pInstBBox. size 0
[12/18 12:46:32    551s] Set place::cacheFPlanSiteMark to 0
[12/18 12:46:32    551s] All LLGs are deleted
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1950.9M, EPOCH TIME: 1766051192.233137
[12/18 12:46:32    551s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1950.9M, EPOCH TIME: 1766051192.233204
[12/18 12:46:32    551s] Info: pop threads available for lower-level modules during optimization.
[12/18 12:46:32    551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/18 12:46:32    551s] *** ccopt_design #1 [finish] : cpu/real = 0:03:11.7/0:03:12.2 (1.0), totSession cpu/real = 0:09:11.4/0:09:12.9 (1.0), mem = 1950.9M
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] =============================================================================================
[12/18 12:46:32    551s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[12/18 12:46:32    551s] =============================================================================================
[12/18 12:46:32    551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:32    551s] ---------------------------------------------------------------------------------------------
[12/18 12:46:32    551s] [ InitOpt                ]      1   0:00:02.9  (   1.5 % )     0:00:04.9 /  0:00:04.9    1.0
[12/18 12:46:32    551s] [ WnsOpt                 ]      1   0:01:24.5  (  44.0 % )     0:01:45.4 /  0:01:45.4    1.0
[12/18 12:46:32    551s] [ TnsOpt                 ]      3   0:00:14.4  (   7.5 % )     0:00:16.8 /  0:00:16.8    1.0
[12/18 12:46:32    551s] [ GlobalOpt              ]      1   0:00:07.5  (   3.9 % )     0:00:07.5 /  0:00:07.5    1.0
[12/18 12:46:32    551s] [ DrvOpt                 ]      4   0:00:20.4  (  10.6 % )     0:00:20.4 /  0:00:20.4    1.0
[12/18 12:46:32    551s] [ SkewClock              ]      4   0:00:07.0  (   3.6 % )     0:00:09.1 /  0:00:09.0    1.0
[12/18 12:46:32    551s] [ AreaOpt                ]      4   0:00:05.4  (   2.8 % )     0:00:05.6 /  0:00:05.6    1.0
[12/18 12:46:32    551s] [ ViewPruning            ]      8   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:32    551s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:03.4 /  0:00:02.9    0.9
[12/18 12:46:32    551s] [ DrvReport              ]      3   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.4    0.4
[12/18 12:46:32    551s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:32    551s] [ SlackTraversorInit     ]      7   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:46:32    551s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:32    551s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:32    551s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:32    551s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:32    551s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.1
[12/18 12:46:32    551s] [ IncrReplace            ]      1   0:00:04.8  (   2.5 % )     0:00:04.8 /  0:00:04.8    1.0
[12/18 12:46:32    551s] [ RefinePlace            ]      7   0:00:12.3  (   6.4 % )     0:00:12.5 /  0:00:12.5    1.0
[12/18 12:46:32    551s] [ CTS                    ]      1   0:00:17.2  (   9.0 % )     0:00:23.8 /  0:00:23.8    1.0
[12/18 12:46:32    551s] [ EarlyGlobalRoute       ]      6   0:00:01.4  (   0.8 % )     0:00:01.4 /  0:00:01.5    1.0
[12/18 12:46:32    551s] [ ExtractRC              ]      5   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:32    551s] [ TimingUpdate           ]     34   0:00:01.2  (   0.6 % )     0:00:04.3 /  0:00:04.3    1.0
[12/18 12:46:32    551s] [ FullDelayCalc          ]      5   0:00:06.8  (   3.5 % )     0:00:06.8 /  0:00:06.8    1.0
[12/18 12:46:32    551s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:32    551s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:32    551s] [ QThreadWait            ]      1   0:00:02.1  (   1.1 % )     0:00:02.1 /  0:00:02.0      *
[12/18 12:46:32    551s] [ MISC                   ]          0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:01.6    1.0
[12/18 12:46:32    551s] ---------------------------------------------------------------------------------------------
[12/18 12:46:32    551s]  ccopt_design #1 TOTAL              0:03:12.2  ( 100.0 % )     0:03:12.2 /  0:03:11.7    1.0
[12/18 12:46:32    551s] ---------------------------------------------------------------------------------------------
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] % End ccopt_design (date=12/18 12:46:32, total cpu=0:03:12, real=0:03:12, peak res=1758.9M, current mem=1614.0M)
[12/18 12:46:32    551s] <CMD> report_ccopt_clock_trees -file reports/clock_tree.rpt
[12/18 12:46:32    551s] Clock tree timing engine global stage delay update for SINGLE_CORNER:both.early...
[12/18 12:46:32    551s] End AAE Lib Interpolated Model. (MEM=1897.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:46:32    551s] (I)      Initializing Steiner engine. 
[12/18 12:46:32    551s] (I)      ================== Layers ===================
[12/18 12:46:32    551s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:32    551s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:46:32    551s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:32    551s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:46:32    551s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:46:32    551s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:32    551s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:46:32    551s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:46:32    551s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:46:32    551s] Clock tree timing engine global stage delay update for SINGLE_CORNER:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/18 12:46:32    551s] Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late...
[12/18 12:46:32    551s] Clock tree timing engine global stage delay update for SINGLE_CORNER:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/18 12:46:32    551s] Clock DAG hash : 15155835565554511776 617202211847519373
[12/18 12:46:32    551s] CTS services accumulated run-time stats :
[12/18 12:46:32    551s]   delay calculator: calls=9729, total_wall_time=1.150s, mean_wall_time=0.118ms
[12/18 12:46:32    551s]   legalizer: calls=4463, total_wall_time=0.045s, mean_wall_time=0.010ms
[12/18 12:46:32    551s]   steiner router: calls=6584, total_wall_time=0.678s, mean_wall_time=0.103ms
[12/18 12:46:32    551s] <CMD> get_ccopt_clock_trees
[12/18 12:46:32    551s] <CMD> optDesign -postCTS
[12/18 12:46:32    551s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1615.4M, totSessionCpu=0:09:12 **
[12/18 12:46:32    551s] **WARN: (IMPOPT-576):	204 nets have unplaced terms. 
[12/18 12:46:32    551s] *** optDesign #1 [begin] : totSession cpu/real = 0:09:11.6/0:09:13.0 (1.0), mem = 1898.1M
[12/18 12:46:32    551s] Info: 1 threads available for lower-level modules during optimization.
[12/18 12:46:32    551s] GigaOpt running with 1 threads.
[12/18 12:46:32    551s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:11.6/0:09:13.0 (1.0), mem = 1898.1M
[12/18 12:46:32    551s] **INFO: User settings:
[12/18 12:46:32    551s] setExtractRCMode -engine                   preRoute
[12/18 12:46:32    551s] setUsefulSkewMode -ecoRoute                false
[12/18 12:46:32    551s] setDelayCalMode -enable_high_fanout        true
[12/18 12:46:32    551s] setDelayCalMode -engine                    aae
[12/18 12:46:32    551s] setDelayCalMode -ignoreNetLoad             false
[12/18 12:46:32    551s] setDelayCalMode -socv_accuracy_mode        low
[12/18 12:46:32    551s] setOptMode -activeSetupViews               { SINGLE_VIEW }
[12/18 12:46:32    551s] setOptMode -autoSetupViews                 { SINGLE_VIEW}
[12/18 12:46:32    551s] setOptMode -autoTDGRSetupViews             { SINGLE_VIEW}
[12/18 12:46:32    551s] setOptMode -drcMargin                      0
[12/18 12:46:32    551s] setOptMode -fixCap                         true
[12/18 12:46:32    551s] setOptMode -fixDrc                         true
[12/18 12:46:32    551s] setOptMode -fixFanoutLoad                  true
[12/18 12:46:32    551s] setOptMode -fixTran                        true
[12/18 12:46:32    551s] setOptMode -optimizeFF                     true
[12/18 12:46:32    551s] setOptMode -preserveAllSequential          false
[12/18 12:46:32    551s] setOptMode -setupTargetSlack               0
[12/18 12:46:32    551s] setPlaceMode -place_design_floorplan_mode  false
[12/18 12:46:32    551s] setAnalysisMode -analysisType              single
[12/18 12:46:32    551s] setAnalysisMode -checkType                 setup
[12/18 12:46:32    551s] setAnalysisMode -clkSrcPath                true
[12/18 12:46:32    551s] setAnalysisMode -clockPropagation          sdcControl
[12/18 12:46:32    551s] setAnalysisMode -usefulSkew                true
[12/18 12:46:32    551s] setAnalysisMode -virtualIPO                false
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:46:32    551s] Summary for sequential cells identification: 
[12/18 12:46:32    551s]   Identified SBFF number: 45
[12/18 12:46:32    551s]   Identified MBFF number: 0
[12/18 12:46:32    551s]   Identified SB Latch number: 0
[12/18 12:46:32    551s]   Identified MB Latch number: 0
[12/18 12:46:32    551s]   Not identified SBFF number: 0
[12/18 12:46:32    551s]   Not identified MBFF number: 0
[12/18 12:46:32    551s]   Not identified SB Latch number: 0
[12/18 12:46:32    551s]   Not identified MB Latch number: 0
[12/18 12:46:32    551s]   Number of sequential cells which are not FFs: 23
[12/18 12:46:32    551s]  Visiting view : SINGLE_VIEW
[12/18 12:46:32    551s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:32    551s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:32    551s]  Visiting view : SINGLE_VIEW
[12/18 12:46:32    551s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:32    551s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:32    551s] TLC MultiMap info (StdDelay):
[12/18 12:46:32    551s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:46:32    551s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:46:32    551s]  Setting StdDelay to: 42.5ps
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:46:32    551s] Need call spDPlaceInit before registerPrioInstLoc.
[12/18 12:46:32    551s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.1M, EPOCH TIME: 1766051192.503373
[12/18 12:46:32    551s] Processing tracks to init pin-track alignment.
[12/18 12:46:32    551s] z: 1, totalTracks: 1
[12/18 12:46:32    551s] z: 3, totalTracks: 1
[12/18 12:46:32    551s] z: 5, totalTracks: 1
[12/18 12:46:32    551s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:32    551s] All LLGs are deleted
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1900.1M, EPOCH TIME: 1766051192.507274
[12/18 12:46:32    551s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1900.1M, EPOCH TIME: 1766051192.507404
[12/18 12:46:32    551s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.1M, EPOCH TIME: 1766051192.509147
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1900.1M, EPOCH TIME: 1766051192.509418
[12/18 12:46:32    551s] Max number of tech site patterns supported in site array is 256.
[12/18 12:46:32    551s] Core basic site is unithd
[12/18 12:46:32    551s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1900.1M, EPOCH TIME: 1766051192.513592
[12/18 12:46:32    551s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:46:32    551s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:46:32    551s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1900.1M, EPOCH TIME: 1766051192.514169
[12/18 12:46:32    551s] Fast DP-INIT is on for default
[12/18 12:46:32    551s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:46:32    551s] Atter site array init, number of instance map data is 0.
[12/18 12:46:32    551s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1900.1M, EPOCH TIME: 1766051192.515757
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:32    551s] OPERPROF:     Starting CMU at level 3, MEM:1900.1M, EPOCH TIME: 1766051192.516711
[12/18 12:46:32    551s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1903.2M, EPOCH TIME: 1766051192.518339
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:46:32    551s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1903.2M, EPOCH TIME: 1766051192.519140
[12/18 12:46:32    551s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1903.2M, EPOCH TIME: 1766051192.519178
[12/18 12:46:32    551s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1903.2M, EPOCH TIME: 1766051192.519213
[12/18 12:46:32    551s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1903.2MB).
[12/18 12:46:32    551s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1903.2M, EPOCH TIME: 1766051192.521505
[12/18 12:46:32    551s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1903.2M, EPOCH TIME: 1766051192.521560
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:32    551s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1898.2M, EPOCH TIME: 1766051192.537779
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] Creating Lib Analyzer ...
[12/18 12:46:32    551s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:32    551s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:32    551s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:32    551s] 
[12/18 12:46:32    551s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:33    552s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:13 mem=1922.2M
[12/18 12:46:33    552s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:13 mem=1922.2M
[12/18 12:46:33    552s] Creating Lib Analyzer, finished. 
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:46:33    552s] Type 'man IMPOPT-665' for more detail.
[12/18 12:46:33    552s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/18 12:46:33    552s] To increase the message display limit, refer to the product command reference manual.
[12/18 12:46:33    552s] Effort level <high> specified for reg2reg path_group
[12/18 12:46:34    553s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1623.9M, totSessionCpu=0:09:13 **
[12/18 12:46:34    553s] *** optDesign -postCTS ***
[12/18 12:46:34    553s] DRC Margin: user margin 0.0; extra margin 0.2
[12/18 12:46:34    553s] Hold Target Slack: user slack 0
[12/18 12:46:34    553s] Setup Target Slack: user slack 0; extra slack 0.0
[12/18 12:46:34    553s] setUsefulSkewMode -ecoRoute false
[12/18 12:46:34    553s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[12/18 12:46:34    553s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1924.2M, EPOCH TIME: 1766051194.124346
[12/18 12:46:34    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:34    553s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1924.2M, EPOCH TIME: 1766051194.131080
[12/18 12:46:34    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:34    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:46:34    553s] Deleting Lib Analyzer.
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Deleting Cell Server End ...
[12/18 12:46:34    553s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:46:34    553s] Summary for sequential cells identification: 
[12/18 12:46:34    553s]   Identified SBFF number: 45
[12/18 12:46:34    553s]   Identified MBFF number: 0
[12/18 12:46:34    553s]   Identified SB Latch number: 0
[12/18 12:46:34    553s]   Identified MB Latch number: 0
[12/18 12:46:34    553s]   Not identified SBFF number: 0
[12/18 12:46:34    553s]   Not identified MBFF number: 0
[12/18 12:46:34    553s]   Not identified SB Latch number: 0
[12/18 12:46:34    553s]   Not identified MB Latch number: 0
[12/18 12:46:34    553s]   Number of sequential cells which are not FFs: 23
[12/18 12:46:34    553s]  Visiting view : SINGLE_VIEW
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:34    553s]  Visiting view : SINGLE_VIEW
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:34    553s] TLC MultiMap info (StdDelay):
[12/18 12:46:34    553s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:46:34    553s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:46:34    553s]  Setting StdDelay to: 42.5ps
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Deleting Cell Server End ...
[12/18 12:46:34    553s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1924.2M, EPOCH TIME: 1766051194.176100
[12/18 12:46:34    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] All LLGs are deleted
[12/18 12:46:34    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:34    553s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1924.2M, EPOCH TIME: 1766051194.176179
[12/18 12:46:34    553s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1924.2M, EPOCH TIME: 1766051194.176220
[12/18 12:46:34    553s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1916.2M, EPOCH TIME: 1766051194.176675
[12/18 12:46:34    553s] Start to check current routing status for nets...
[12/18 12:46:34    553s] All nets are already routed correctly.
[12/18 12:46:34    553s] End to check current routing status for nets (mem=1916.2M)
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] Creating Lib Analyzer ...
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:46:34    553s] Summary for sequential cells identification: 
[12/18 12:46:34    553s]   Identified SBFF number: 45
[12/18 12:46:34    553s]   Identified MBFF number: 0
[12/18 12:46:34    553s]   Identified SB Latch number: 0
[12/18 12:46:34    553s]   Identified MB Latch number: 0
[12/18 12:46:34    553s]   Not identified SBFF number: 0
[12/18 12:46:34    553s]   Not identified MBFF number: 0
[12/18 12:46:34    553s]   Not identified SB Latch number: 0
[12/18 12:46:34    553s]   Not identified MB Latch number: 0
[12/18 12:46:34    553s]   Number of sequential cells which are not FFs: 23
[12/18 12:46:34    553s]  Visiting view : SINGLE_VIEW
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:34    553s]  Visiting view : SINGLE_VIEW
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:46:34    553s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:46:34    553s] TLC MultiMap info (StdDelay):
[12/18 12:46:34    553s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:46:34    553s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:46:34    553s]  Setting StdDelay to: 42.5ps
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:46:34    553s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:34    553s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:34    553s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:34    553s] 
[12/18 12:46:34    553s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:35    554s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:14 mem=1924.2M
[12/18 12:46:35    554s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:14 mem=1924.2M
[12/18 12:46:35    554s] Creating Lib Analyzer, finished. 
[12/18 12:46:35    554s] #optDebug: Start CG creation (mem=1952.9M)
[12/18 12:46:35    554s]  ...initializing CG  maxDriveDist 1750.731000 stdCellHgt 2.720000 defLenToSkip 19.040000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 175.073000 
[12/18 12:46:35    554s] (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgPrt (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgEgp (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgPbk (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgNrb(cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgObs (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgCon (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s]  ...processing cgPdm (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2056.0M)
[12/18 12:46:35    554s] Compute RC Scale Done ...
[12/18 12:46:35    554s] All LLGs are deleted
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.4M, EPOCH TIME: 1766051195.496416
[12/18 12:46:35    554s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.4M, EPOCH TIME: 1766051195.496634
[12/18 12:46:35    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.4M, EPOCH TIME: 1766051195.498315
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.4M, EPOCH TIME: 1766051195.498592
[12/18 12:46:35    554s] Max number of tech site patterns supported in site array is 256.
[12/18 12:46:35    554s] Core basic site is unithd
[12/18 12:46:35    554s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.4M, EPOCH TIME: 1766051195.502922
[12/18 12:46:35    554s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:46:35    554s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:46:35    554s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2046.4M, EPOCH TIME: 1766051195.503516
[12/18 12:46:35    554s] Fast DP-INIT is on for default
[12/18 12:46:35    554s] Atter site array init, number of instance map data is 0.
[12/18 12:46:35    554s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2046.4M, EPOCH TIME: 1766051195.505176
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:35    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2046.4M, EPOCH TIME: 1766051195.506923
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.4M, EPOCH TIME: 1766051195.694922
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:35    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2046.4M, EPOCH TIME: 1766051195.701894
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] Density: 103.914%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1680.2M, totSessionCpu=0:09:15 **
[12/18 12:46:35    554s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:09:14.9/0:09:16.3 (1.0), mem = 1972.4M
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s] =============================================================================================
[12/18 12:46:35    554s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[12/18 12:46:35    554s] =============================================================================================
[12/18 12:46:35    554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:35    554s] ---------------------------------------------------------------------------------------------
[12/18 12:46:35    554s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:35    554s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:35    554s] [ DrvReport              ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:35    554s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/18 12:46:35    554s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  67.4 % )     0:00:02.2 /  0:00:02.2    1.0
[12/18 12:46:35    554s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:35    554s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[12/18 12:46:35    554s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:35    554s] [ TimingUpdate           ]      2   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:35    554s] [ TimingReport           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:35    554s] [ MISC                   ]          0:00:00.6  (  17.7 % )     0:00:00.6 /  0:00:00.6    1.0
[12/18 12:46:35    554s] ---------------------------------------------------------------------------------------------
[12/18 12:46:35    554s]  InitOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/18 12:46:35    554s] ---------------------------------------------------------------------------------------------
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s] ** INFO : this run is activating low effort ccoptDesign flow
[12/18 12:46:35    554s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:35    554s] ### Creating PhyDesignMc. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:35    554s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.4M, EPOCH TIME: 1766051195.706553
[12/18 12:46:35    554s] Processing tracks to init pin-track alignment.
[12/18 12:46:35    554s] z: 1, totalTracks: 1
[12/18 12:46:35    554s] z: 3, totalTracks: 1
[12/18 12:46:35    554s] z: 5, totalTracks: 1
[12/18 12:46:35    554s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:35    554s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.4M, EPOCH TIME: 1766051195.712010
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:35    554s] 
[12/18 12:46:35    554s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:35    554s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1972.4M, EPOCH TIME: 1766051195.718900
[12/18 12:46:35    554s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.4M, EPOCH TIME: 1766051195.718950
[12/18 12:46:35    554s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.4M, EPOCH TIME: 1766051195.719035
[12/18 12:46:35    554s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.4MB).
[12/18 12:46:35    554s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.014, MEM:1972.4M, EPOCH TIME: 1766051195.720223
[12/18 12:46:35    554s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:35    554s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:35    554s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1972.4M, EPOCH TIME: 1766051195.730038
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:35    554s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1972.4M, EPOCH TIME: 1766051195.745689
[12/18 12:46:35    554s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:35    554s] OPTC: m1 20.0 20.0
[12/18 12:46:35    555s] #optDebug: fT-E <X 2 0 0 1>
[12/18 12:46:35    555s] -congRepairInPostCTS false                 # bool, default=false, private
[12/18 12:46:36    555s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 85.0
[12/18 12:46:36    555s] Begin: GigaOpt Route Type Constraints Refinement
[12/18 12:46:36    555s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.2/0:09:16.6 (1.0), mem = 1972.4M
[12/18 12:46:36    555s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.29
[12/18 12:46:36    555s] ### Creating RouteCongInterface, started
[12/18 12:46:36    555s] {MMLU 0 117 11436}
[12/18 12:46:36    555s] ### Creating LA Mngr. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] ### Creating LA Mngr, finished. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] #optDebug: {0, 1.000}
[12/18 12:46:36    555s] ### Creating RouteCongInterface, finished
[12/18 12:46:36    555s] Updated routing constraints on 0 nets.
[12/18 12:46:36    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.29
[12/18 12:46:36    555s] Bottom Preferred Layer:
[12/18 12:46:36    555s] +-------------+------------+------------+----------+
[12/18 12:46:36    555s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:36    555s] +-------------+------------+------------+----------+
[12/18 12:46:36    555s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:36    555s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:36    555s] +-------------+------------+------------+----------+
[12/18 12:46:36    555s] Via Pillar Rule:
[12/18 12:46:36    555s]     None
[12/18 12:46:36    555s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:09:15.2/0:09:16.7 (1.0), mem = 1972.4M
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] =============================================================================================
[12/18 12:46:36    555s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[12/18 12:46:36    555s] =============================================================================================
[12/18 12:46:36    555s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:46:36    555s] [ MISC                   ]          0:00:00.0  (  18.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] End: GigaOpt Route Type Constraints Refinement
[12/18 12:46:36    555s] *** Starting optimizing excluded clock nets MEM= 1972.4M) ***
[12/18 12:46:36    555s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.4M) ***
[12/18 12:46:36    555s] *** Starting optimizing excluded clock nets MEM= 1972.4M) ***
[12/18 12:46:36    555s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.4M) ***
[12/18 12:46:36    555s] Info: Done creating the CCOpt slew target map.
[12/18 12:46:36    555s] Begin: GigaOpt high fanout net optimization
[12/18 12:46:36    555s] GigaOpt HFN: use maxLocalDensity 1.2
[12/18 12:46:36    555s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/18 12:46:36    555s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.2/0:09:16.7 (1.0), mem = 1972.4M
[12/18 12:46:36    555s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:36    555s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:36    555s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.30
[12/18 12:46:36    555s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:36    555s] ### Creating PhyDesignMc. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:36    555s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.4M, EPOCH TIME: 1766051196.075361
[12/18 12:46:36    555s] Processing tracks to init pin-track alignment.
[12/18 12:46:36    555s] z: 1, totalTracks: 1
[12/18 12:46:36    555s] z: 3, totalTracks: 1
[12/18 12:46:36    555s] z: 5, totalTracks: 1
[12/18 12:46:36    555s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:36    555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.4M, EPOCH TIME: 1766051196.080681
[12/18 12:46:36    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:36    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1972.4M, EPOCH TIME: 1766051196.087263
[12/18 12:46:36    555s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.4M, EPOCH TIME: 1766051196.087308
[12/18 12:46:36    555s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.4M, EPOCH TIME: 1766051196.087344
[12/18 12:46:36    555s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.4MB).
[12/18 12:46:36    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1972.4M, EPOCH TIME: 1766051196.088383
[12/18 12:46:36    555s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:36    555s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] ### Creating RouteCongInterface, started
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] #optDebug: {0, 1.000}
[12/18 12:46:36    555s] ### Creating RouteCongInterface, finished
[12/18 12:46:36    555s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:36    555s] ### Creating LA Mngr. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] ### Creating LA Mngr, finished. totSessionCpu=0:09:15 mem=1972.4M
[12/18 12:46:36    555s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:36    555s] Total-nets :: 11436, Stn-nets :: 112, ratio :: 0.979363 %, Total-len 348926, Stn-len 2718.69
[12/18 12:46:36    555s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2010.6M, EPOCH TIME: 1766051196.440022
[12/18 12:46:36    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:36    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1972.6M, EPOCH TIME: 1766051196.456038
[12/18 12:46:36    555s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:36    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.30
[12/18 12:46:36    555s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:09:15.6/0:09:17.1 (1.0), mem = 1972.6M
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] =============================================================================================
[12/18 12:46:36    555s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[12/18 12:46:36    555s] =============================================================================================
[12/18 12:46:36    555s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:36    555s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:46:36    555s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:36    555s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:36    555s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:36    555s] [ MISC                   ]          0:00:00.3  (  79.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:46:36    555s] ---------------------------------------------------------------------------------------------
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/18 12:46:36    555s] End: GigaOpt high fanout net optimization
[12/18 12:46:36    555s] Deleting Lib Analyzer.
[12/18 12:46:36    555s] Begin: GigaOpt DRV Optimization
[12/18 12:46:36    555s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[12/18 12:46:36    555s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:09:15.8/0:09:17.2 (1.0), mem = 1972.6M
[12/18 12:46:36    555s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:36    555s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:36    555s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.31
[12/18 12:46:36    555s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:36    555s] ### Creating PhyDesignMc. totSessionCpu=0:09:16 mem=1972.6M
[12/18 12:46:36    555s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:36    555s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.6M, EPOCH TIME: 1766051196.586848
[12/18 12:46:36    555s] Processing tracks to init pin-track alignment.
[12/18 12:46:36    555s] z: 1, totalTracks: 1
[12/18 12:46:36    555s] z: 3, totalTracks: 1
[12/18 12:46:36    555s] z: 5, totalTracks: 1
[12/18 12:46:36    555s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:36    555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.6M, EPOCH TIME: 1766051196.592470
[12/18 12:46:36    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:36    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1972.6M, EPOCH TIME: 1766051196.599249
[12/18 12:46:36    555s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.6M, EPOCH TIME: 1766051196.599297
[12/18 12:46:36    555s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.6M, EPOCH TIME: 1766051196.599333
[12/18 12:46:36    555s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.6MB).
[12/18 12:46:36    555s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1972.6M, EPOCH TIME: 1766051196.600429
[12/18 12:46:36    555s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:36    555s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:16 mem=1972.6M
[12/18 12:46:36    555s] ### Creating RouteCongInterface, started
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] Creating Lib Analyzer ...
[12/18 12:46:36    555s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:36    555s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:36    555s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:36    555s] 
[12/18 12:46:36    555s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:37    556s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:17 mem=1972.6M
[12/18 12:46:37    556s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:17 mem=1972.6M
[12/18 12:46:37    556s] Creating Lib Analyzer, finished. 
[12/18 12:46:37    556s] 
[12/18 12:46:37    556s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:46:37    556s] 
[12/18 12:46:37    556s] #optDebug: {0, 1.000}
[12/18 12:46:37    556s] ### Creating RouteCongInterface, finished
[12/18 12:46:37    556s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:37    556s] ### Creating LA Mngr. totSessionCpu=0:09:17 mem=1972.6M
[12/18 12:46:37    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:17 mem=1972.6M
[12/18 12:46:37    557s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:46:37    557s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:46:37    557s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:46:37    557s] [GPS-DRV] All active and enabled setup views
[12/18 12:46:37    557s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:46:37    557s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:37    557s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:37    557s] [GPS-DRV] maxFanoutLoad on
[12/18 12:46:37    557s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:46:37    557s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:46:37    557s] [GPS-DRV] timing-driven DRV settings
[12/18 12:46:37    557s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:46:37    557s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2029.8M, EPOCH TIME: 1766051197.970961
[12/18 12:46:37    557s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2029.8M, EPOCH TIME: 1766051197.971129
[12/18 12:46:38    557s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:38    557s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:46:38    557s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:38    557s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:46:38    557s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:38    557s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:38    557s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
[12/18 12:46:43    562s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:43    562s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:05.0|  2094.6M|
[12/18 12:46:43    562s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] ###############################################################################
[12/18 12:46:43    562s] #
[12/18 12:46:43    562s] #  Large fanout net report:  
[12/18 12:46:43    562s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:46:43    562s] #     - current density: 103.91
[12/18 12:46:43    562s] #
[12/18 12:46:43    562s] #  List of high fanout nets:
[12/18 12:46:43    562s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:46:43    562s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:46:43    562s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:46:43    562s] #
[12/18 12:46:43    562s] ###############################################################################
[12/18 12:46:43    562s] Bottom Preferred Layer:
[12/18 12:46:43    562s] +-------------+------------+------------+----------+
[12/18 12:46:43    562s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:43    562s] +-------------+------------+------------+----------+
[12/18 12:46:43    562s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:43    562s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:43    562s] +-------------+------------+------------+----------+
[12/18 12:46:43    562s] Via Pillar Rule:
[12/18 12:46:43    562s]     None
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] =======================================================================
[12/18 12:46:43    562s]                 Reasons for remaining drv violations
[12/18 12:46:43    562s] =======================================================================
[12/18 12:46:43    562s] *info: Total 137 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] MultiBuffering failure reasons
[12/18 12:46:43    562s] ------------------------------------------------
[12/18 12:46:43    562s] *info:   137 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2094.6M) ***
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] Total-nets :: 11436, Stn-nets :: 112, ratio :: 0.979363 %, Total-len 348926, Stn-len 2718.69
[12/18 12:46:43    562s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2075.6M, EPOCH TIME: 1766051203.548597
[12/18 12:46:43    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:43    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:43    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:43    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:43    562s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1971.6M, EPOCH TIME: 1766051203.566423
[12/18 12:46:43    562s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:43    562s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.31
[12/18 12:46:43    562s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:09:22.8/0:09:24.2 (1.0), mem = 1971.6M
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] =============================================================================================
[12/18 12:46:43    562s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[12/18 12:46:43    562s] =============================================================================================
[12/18 12:46:43    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:43    562s] ---------------------------------------------------------------------------------------------
[12/18 12:46:43    562s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:43    562s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  14.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:46:43    562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:43    562s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:43    562s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:43    562s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:46:43    562s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:43    562s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:46:43    562s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.4 /  0:00:05.5    1.0
[12/18 12:46:43    562s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:43    562s] [ OptEval                ]      3   0:00:05.4  (  77.9 % )     0:00:05.4 /  0:00:05.5    1.0
[12/18 12:46:43    562s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:43    562s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:43    562s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:43    562s] [ MISC                   ]          0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:43    562s] ---------------------------------------------------------------------------------------------
[12/18 12:46:43    562s]  DrvOpt #2 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[12/18 12:46:43    562s] ---------------------------------------------------------------------------------------------
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] End: GigaOpt DRV Optimization
[12/18 12:46:43    562s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:46:43    562s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1680.1M, totSessionCpu=0:09:23 **
[12/18 12:46:43    562s] Deleting Lib Analyzer.
[12/18 12:46:43    562s] Begin: GigaOpt Global Optimization
[12/18 12:46:43    562s] *info: use new DP (enabled)
[12/18 12:46:43    562s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/18 12:46:43    562s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:43    562s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:43    562s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:22.8/0:09:24.2 (1.0), mem = 1971.6M
[12/18 12:46:43    562s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.32
[12/18 12:46:43    562s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:43    562s] ### Creating PhyDesignMc. totSessionCpu=0:09:23 mem=1971.6M
[12/18 12:46:43    562s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:43    562s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.6M, EPOCH TIME: 1766051203.588169
[12/18 12:46:43    562s] Processing tracks to init pin-track alignment.
[12/18 12:46:43    562s] z: 1, totalTracks: 1
[12/18 12:46:43    562s] z: 3, totalTracks: 1
[12/18 12:46:43    562s] z: 5, totalTracks: 1
[12/18 12:46:43    562s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:43    562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.6M, EPOCH TIME: 1766051203.593742
[12/18 12:46:43    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:43    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:43    562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1971.6M, EPOCH TIME: 1766051203.600387
[12/18 12:46:43    562s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1971.6M, EPOCH TIME: 1766051203.600430
[12/18 12:46:43    562s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1971.6M, EPOCH TIME: 1766051203.600465
[12/18 12:46:43    562s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1971.6MB).
[12/18 12:46:43    562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1971.6M, EPOCH TIME: 1766051203.601573
[12/18 12:46:43    562s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:43    562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:23 mem=1971.6M
[12/18 12:46:43    562s] ### Creating RouteCongInterface, started
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] Creating Lib Analyzer ...
[12/18 12:46:43    562s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:43    562s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:43    562s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:43    562s] 
[12/18 12:46:43    562s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:44    563s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:24 mem=1971.6M
[12/18 12:46:44    563s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:24 mem=1971.6M
[12/18 12:46:44    563s] Creating Lib Analyzer, finished. 
[12/18 12:46:44    563s] 
[12/18 12:46:44    563s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:46:44    563s] 
[12/18 12:46:44    563s] #optDebug: {0, 1.000}
[12/18 12:46:44    563s] ### Creating RouteCongInterface, finished
[12/18 12:46:44    563s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:44    563s] ### Creating LA Mngr. totSessionCpu=0:09:24 mem=1971.6M
[12/18 12:46:44    563s] ### Creating LA Mngr, finished. totSessionCpu=0:09:24 mem=1971.6M
[12/18 12:46:44    564s] *info: 117 clock nets excluded
[12/18 12:46:44    564s] *info: 85 no-driver nets excluded.
[12/18 12:46:44    564s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:44    564s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2028.8M, EPOCH TIME: 1766051204.949972
[12/18 12:46:44    564s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2028.8M, EPOCH TIME: 1766051204.950152
[12/18 12:46:45    564s] ** GigaOpt Global Opt WNS Slack -0.372  TNS Slack -2.256 
[12/18 12:46:45    564s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:45    564s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:46:45    564s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:45    564s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2028.8M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:45    564s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:45    565s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:45    565s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:46    566s] |  -0.372|  -2.256|  103.91%|   0:00:01.0| 2031.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:01.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    566s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    567s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    567s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    567s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2032.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:47    567s] |  -0.372|  -2.256|  103.91%|   0:00:00.0| 2060.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:48    567s] |  -0.372|  -2.256|  103.91%|   0:00:01.0| 2060.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:46:48    567s] +--------+--------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2060.5M) ***
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2060.5M) ***
[12/18 12:46:48    567s] Bottom Preferred Layer:
[12/18 12:46:48    567s] +-------------+------------+------------+----------+
[12/18 12:46:48    567s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:48    567s] +-------------+------------+------------+----------+
[12/18 12:46:48    567s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:48    567s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:48    567s] +-------------+------------+------------+----------+
[12/18 12:46:48    567s] Via Pillar Rule:
[12/18 12:46:48    567s]     None
[12/18 12:46:48    567s] ** GigaOpt Global Opt End WNS Slack -0.372  TNS Slack -2.256 
[12/18 12:46:48    567s] Total-nets :: 11436, Stn-nets :: 112, ratio :: 0.979363 %, Total-len 348926, Stn-len 2718.69
[12/18 12:46:48    567s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2041.4M, EPOCH TIME: 1766051208.278242
[12/18 12:46:48    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:48    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1975.4M, EPOCH TIME: 1766051208.295992
[12/18 12:46:48    567s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:48    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.32
[12/18 12:46:48    567s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:09:27.5/0:09:28.9 (1.0), mem = 1975.4M
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] =============================================================================================
[12/18 12:46:48    567s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[12/18 12:46:48    567s] =============================================================================================
[12/18 12:46:48    567s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:48    567s] ---------------------------------------------------------------------------------------------
[12/18 12:46:48    567s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/18 12:46:48    567s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  21.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:46:48    567s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:48    567s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:46:48    567s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:46:48    567s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ BottleneckAnalyzerInit ]      5   0:00:00.6  (  13.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/18 12:46:48    567s] [ TransformInit          ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:48    567s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:02.5 /  0:00:02.5    1.0
[12/18 12:46:48    567s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ OptEval                ]     17   0:00:02.0  (  42.4 % )     0:00:02.0 /  0:00:02.0    1.0
[12/18 12:46:48    567s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.2    1.1
[12/18 12:46:48    567s] [ SetupOptGetActiveNode  ]     17   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:48    567s] [ SetupOptSlackGraph     ]     17   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:48    567s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:48    567s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:46:48    567s] ---------------------------------------------------------------------------------------------
[12/18 12:46:48    567s]  GlobalOpt #1 TOTAL                 0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[12/18 12:46:48    567s] ---------------------------------------------------------------------------------------------
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] End: GigaOpt Global Optimization
[12/18 12:46:48    567s] *** Timing NOT met, worst failing slack is -0.372
[12/18 12:46:48    567s] *** Check timing (0:00:00.0)
[12/18 12:46:48    567s] Deleting Lib Analyzer.
[12/18 12:46:48    567s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/18 12:46:48    567s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:48    567s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:48    567s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=1975.4M
[12/18 12:46:48    567s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=1975.4M
[12/18 12:46:48    567s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:46:48    567s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1975.4M, EPOCH TIME: 1766051208.329984
[12/18 12:46:48    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:48    567s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1975.4M, EPOCH TIME: 1766051208.336588
[12/18 12:46:48    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:48    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] Begin: GigaOpt DRV Optimization
[12/18 12:46:48    567s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[12/18 12:46:48    567s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:09:27.6/0:09:29.1 (1.0), mem = 1971.4M
[12/18 12:46:48    567s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:48    567s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:48    567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.33
[12/18 12:46:48    567s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:48    567s] ### Creating PhyDesignMc. totSessionCpu=0:09:28 mem=1971.4M
[12/18 12:46:48    567s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:48    567s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.4M, EPOCH TIME: 1766051208.450061
[12/18 12:46:48    567s] Processing tracks to init pin-track alignment.
[12/18 12:46:48    567s] z: 1, totalTracks: 1
[12/18 12:46:48    567s] z: 3, totalTracks: 1
[12/18 12:46:48    567s] z: 5, totalTracks: 1
[12/18 12:46:48    567s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:48    567s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.4M, EPOCH TIME: 1766051208.455709
[12/18 12:46:48    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:48    567s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1971.4M, EPOCH TIME: 1766051208.462402
[12/18 12:46:48    567s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1971.4M, EPOCH TIME: 1766051208.462461
[12/18 12:46:48    567s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1971.4M, EPOCH TIME: 1766051208.462496
[12/18 12:46:48    567s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1971.4MB).
[12/18 12:46:48    567s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1971.4M, EPOCH TIME: 1766051208.463701
[12/18 12:46:48    567s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:48    567s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:28 mem=1971.4M
[12/18 12:46:48    567s] ### Creating RouteCongInterface, started
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] Creating Lib Analyzer ...
[12/18 12:46:48    567s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:48    567s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:48    567s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:48    567s] 
[12/18 12:46:48    567s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:49    568s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:29 mem=1977.4M
[12/18 12:46:49    568s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:29 mem=1977.4M
[12/18 12:46:49    568s] Creating Lib Analyzer, finished. 
[12/18 12:46:49    568s] 
[12/18 12:46:49    568s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:46:49    568s] 
[12/18 12:46:49    568s] #optDebug: {0, 1.000}
[12/18 12:46:49    568s] ### Creating RouteCongInterface, finished
[12/18 12:46:49    568s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:49    568s] ### Creating LA Mngr. totSessionCpu=0:09:29 mem=1977.4M
[12/18 12:46:49    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:29 mem=1977.4M
[12/18 12:46:49    569s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:46:49    569s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:46:49    569s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:46:49    569s] [GPS-DRV] All active and enabled setup views
[12/18 12:46:49    569s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:46:49    569s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:49    569s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:46:49    569s] [GPS-DRV] maxFanoutLoad on
[12/18 12:46:49    569s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:46:49    569s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:46:49    569s] [GPS-DRV] timing-driven DRV settings
[12/18 12:46:49    569s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:46:49    569s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2034.6M, EPOCH TIME: 1766051209.814265
[12/18 12:46:49    569s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2034.6M, EPOCH TIME: 1766051209.814416
[12/18 12:46:49    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:49    569s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:46:49    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:49    569s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:46:49    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:49    569s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:49    569s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%|          |         |
[12/18 12:46:55    574s] Info: violation cost 2610.515625 (cap = 63.870918, tran = 2546.645752, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:46:55    574s] |   137|  4798|    -2.53|   127|   127|    -0.15|     0|     0|     0|     0|    -0.37|    -2.26|       0|       0|       0|103.91%| 0:00:06.0|  2100.6M|
[12/18 12:46:55    574s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] ###############################################################################
[12/18 12:46:55    574s] #
[12/18 12:46:55    574s] #  Large fanout net report:  
[12/18 12:46:55    574s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:46:55    574s] #     - current density: 103.91
[12/18 12:46:55    574s] #
[12/18 12:46:55    574s] #  List of high fanout nets:
[12/18 12:46:55    574s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:46:55    574s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:46:55    574s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:46:55    574s] #
[12/18 12:46:55    574s] ###############################################################################
[12/18 12:46:55    574s] Bottom Preferred Layer:
[12/18 12:46:55    574s] +-------------+------------+------------+----------+
[12/18 12:46:55    574s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:46:55    574s] +-------------+------------+------------+----------+
[12/18 12:46:55    574s] | met2 (z=3)  |          0 |        117 | default  |
[12/18 12:46:55    574s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:46:55    574s] +-------------+------------+------------+----------+
[12/18 12:46:55    574s] Via Pillar Rule:
[12/18 12:46:55    574s]     None
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] =======================================================================
[12/18 12:46:55    574s]                 Reasons for remaining drv violations
[12/18 12:46:55    574s] =======================================================================
[12/18 12:46:55    574s] *info: Total 137 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] MultiBuffering failure reasons
[12/18 12:46:55    574s] ------------------------------------------------
[12/18 12:46:55    574s] *info:   137 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2100.6M) ***
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] Total-nets :: 11436, Stn-nets :: 112, ratio :: 0.979363 %, Total-len 348926, Stn-len 2718.69
[12/18 12:46:55    574s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2081.5M, EPOCH TIME: 1766051215.394250
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11220).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.018, MEM:1979.5M, EPOCH TIME: 1766051215.412172
[12/18 12:46:55    574s] TotalInstCnt at PhyDesignMc Destruction: 11220
[12/18 12:46:55    574s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.33
[12/18 12:46:55    574s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:09:34.6/0:09:36.0 (1.0), mem = 1979.5M
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] =============================================================================================
[12/18 12:46:55    574s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     21.35-s114_1
[12/18 12:46:55    574s] =============================================================================================
[12/18 12:46:55    574s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:46:55    574s] ---------------------------------------------------------------------------------------------
[12/18 12:46:55    574s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:46:55    574s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  14.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/18 12:46:55    574s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:55    574s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:46:55    574s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:46:55    574s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:46:55    574s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:55    574s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.5    1.0
[12/18 12:46:55    574s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.5 /  0:00:05.4    1.0
[12/18 12:46:55    574s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:55    574s] [ OptEval                ]      3   0:00:05.5  (  78.1 % )     0:00:05.5 /  0:00:05.4    1.0
[12/18 12:46:55    574s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:55    574s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:46:55    574s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:46:55    574s] [ MISC                   ]          0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:46:55    574s] ---------------------------------------------------------------------------------------------
[12/18 12:46:55    574s]  DrvOpt #3 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[12/18 12:46:55    574s] ---------------------------------------------------------------------------------------------
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] End: GigaOpt DRV Optimization
[12/18 12:46:55    574s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/18 12:46:55    574s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1979.5M, EPOCH TIME: 1766051215.419706
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:55    574s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1979.5M, EPOCH TIME: 1766051215.426437
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1979.5M)
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.372  | -0.372  |  2.838  |
|           TNS (ns):| -2.256  | -2.256  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -0.128   |     87 (87)      |
|   max_tran     |    92 (3254)     |   -2.234   |    92 (3254)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:55    574s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2027.7M, EPOCH TIME: 1766051215.593966
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:55    574s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2027.7M, EPOCH TIME: 1766051215.600865
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] Density: 103.912%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1681.4M, totSessionCpu=0:09:35 **
[12/18 12:46:55    574s] Deleting Lib Analyzer.
[12/18 12:46:55    574s] Begin: GigaOpt Optimization in WNS mode
[12/18 12:46:55    574s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/18 12:46:55    574s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:55    574s] Info: 117 clock nets excluded from IPO operation.
[12/18 12:46:55    574s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:34.8/0:09:36.3 (1.0), mem = 1979.7M
[12/18 12:46:55    574s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.34
[12/18 12:46:55    574s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:46:55    574s] ### Creating PhyDesignMc. totSessionCpu=0:09:35 mem=1979.7M
[12/18 12:46:55    574s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:46:55    574s] OPERPROF: Starting DPlace-Init at level 1, MEM:1979.7M, EPOCH TIME: 1766051215.645794
[12/18 12:46:55    574s] Processing tracks to init pin-track alignment.
[12/18 12:46:55    574s] z: 1, totalTracks: 1
[12/18 12:46:55    574s] z: 3, totalTracks: 1
[12/18 12:46:55    574s] z: 5, totalTracks: 1
[12/18 12:46:55    574s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:46:55    574s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1979.7M, EPOCH TIME: 1766051215.651312
[12/18 12:46:55    574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:46:55    574s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1979.7M, EPOCH TIME: 1766051215.658085
[12/18 12:46:55    574s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1979.7M, EPOCH TIME: 1766051215.658133
[12/18 12:46:55    574s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1979.7M, EPOCH TIME: 1766051215.658170
[12/18 12:46:55    574s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1979.7MB).
[12/18 12:46:55    574s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1979.7M, EPOCH TIME: 1766051215.659315
[12/18 12:46:55    574s] TotalInstCnt at PhyDesignMc Initialization: 11220
[12/18 12:46:55    574s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:35 mem=1979.7M
[12/18 12:46:55    574s] ### Creating RouteCongInterface, started
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] Creating Lib Analyzer ...
[12/18 12:46:55    574s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:46:55    574s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:46:55    574s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:46:55    574s] 
[12/18 12:46:55    574s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:46:56    576s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:36 mem=1979.7M
[12/18 12:46:56    576s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:36 mem=1979.7M
[12/18 12:46:56    576s] Creating Lib Analyzer, finished. 
[12/18 12:46:56    576s] 
[12/18 12:46:56    576s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:46:56    576s] 
[12/18 12:46:56    576s] #optDebug: {0, 1.000}
[12/18 12:46:56    576s] ### Creating RouteCongInterface, finished
[12/18 12:46:56    576s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:46:56    576s] ### Creating LA Mngr. totSessionCpu=0:09:36 mem=1979.7M
[12/18 12:46:56    576s] ### Creating LA Mngr, finished. totSessionCpu=0:09:36 mem=1979.7M
[12/18 12:46:57    576s] *info: 117 clock nets excluded
[12/18 12:46:57    576s] *info: 85 no-driver nets excluded.
[12/18 12:46:57    576s] *info: 51 nets with fixed/cover wires excluded.
[12/18 12:46:57    576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28794.9
[12/18 12:46:57    576s] PathGroup :  reg2reg  TargetSlack : 0.0425 
[12/18 12:46:57    576s] ** GigaOpt Optimizer WNS Slack -0.372 TNS Slack -2.256 Density 103.91
[12/18 12:46:57    576s] Optimizer WNS Pass 0
[12/18 12:46:57    576s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.838| 0.000|
|reg2reg   |-0.372|-2.256|
|HEPG      |-0.372|-2.256|
|All Paths |-0.372|-2.256|
+----------+------+------+

[12/18 12:46:57    576s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2036.9M, EPOCH TIME: 1766051217.128002
[12/18 12:46:57    576s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2036.9M, EPOCH TIME: 1766051217.128120
[12/18 12:46:57    576s] Active Path Group: reg2reg  
[12/18 12:46:57    576s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:57    576s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:46:57    576s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:46:57    576s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.91%|   0:00:00.0| 2036.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:05    584s] Starting generalSmallTnsOpt
[12/18 12:47:05    584s] Ending generalSmallTnsOpt End
[12/18 12:47:05    584s] |  -0.372|   -0.372|  -2.256|   -2.256|  103.92%|   0:00:08.0| 2110.2M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:05    584s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:05    584s] **INFO: Starting Blocking QThread with 1 CPU
[12/18 12:47:05    584s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/18 12:47:05    584s] *** QThread Job [begin] (WnsOpt #1 / optDesign #1) : mem = 0.2M
[12/18 12:47:05    584s] 
[12/18 12:47:05    584s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:47:05    584s] Deleting Lib Analyzer.
[12/18 12:47:05    584s] 
[12/18 12:47:05    584s] TimeStamp Deleting Cell Server End ...
[12/18 12:47:05    584s] Starting delay calculation for Hold views
[12/18 12:47:05    584s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:47:05    584s] #################################################################################
[12/18 12:47:05    584s] # Design Stage: PreRoute
[12/18 12:47:05    584s] # Design Name: custom_riscv_core
[12/18 12:47:05    584s] # Design Mode: 90nm
[12/18 12:47:05    584s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:47:05    584s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:47:05    584s] # Signoff Settings: SI Off 
[12/18 12:47:05    584s] #################################################################################
[12/18 12:47:05    584s] AAE_INFO: 1 threads acquired from CTE.
[12/18 12:47:05    584s] Calculate delays in Single mode...
[12/18 12:47:05    584s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/18 12:47:05    584s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/18 12:47:05    584s] End AAE Lib Interpolated Model. (MEM=0.242188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:05    584s] Total number of fetched objects 11437
[12/18 12:47:05    584s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:05    584s] End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
[12/18 12:47:05    584s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:47:05    584s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 0.0M) ***
[12/18 12:47:05    584s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:03.9 mem=0.0M)
[12/18 12:47:05    584s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.883  | -1.568  | -1.883  |
|           TNS (ns):|-330.088 |-268.476 | -83.930 |
|    Violating Paths:|   779   |   742   |   101   |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/18 12:47:05    584s] Density: 103.918%
Routing Overflow: 17.00% H and 1.58% V
------------------------------------------------------------------
*** QThread Job [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M
[12/18 12:47:05    584s] 
[12/18 12:47:05    584s] =============================================================================================
[12/18 12:47:05    584s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / optDesign #1                  21.35-s114_1
[12/18 12:47:05    584s] =============================================================================================
[12/18 12:47:05    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:05    584s] ---------------------------------------------------------------------------------------------
[12/18 12:47:05    584s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:47:05    584s] [ TimingUpdate           ]      1   0:00:00.3  (  12.1 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:47:05    584s] [ FullDelayCalc          ]      1   0:00:01.6  (  76.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/18 12:47:05    584s] [ TimingReport           ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/18 12:47:05    584s] [ MISC                   ]          0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:47:05    584s] ---------------------------------------------------------------------------------------------
[12/18 12:47:05    584s]  QThreadWorker #1 TOTAL             0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/18 12:47:05    584s] ---------------------------------------------------------------------------------------------
[12/18 12:47:05    584s] 
[12/18 12:47:07    587s]  
_______________________________________________________________________
[12/18 12:47:09    588s] skewClock has inserted FE_USKC67_CTS_1 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC68_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC69_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC70_CTS_2 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC71_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC72_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC73_CTS_2 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC74_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC75_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC76_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC77_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC78_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC79_CTS_3 (sky130_fd_sc_hd__probe_p_8)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC80_CTS_3 (sky130_fd_sc_hd__lpflow_clkbufkapwr_8)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC81_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC82_CTS_2 (sky130_fd_sc_hd__clkbuf_2)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC83_CTS_50 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:47:09    588s] skewClock has inserted FE_USKC84_CTS_50 (sky130_fd_sc_hd__clkinv_16)
[12/18 12:47:09    588s] skewClock sized 0 and inserted 18 insts
[12/18 12:47:09    588s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:09    588s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:47:09    588s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:09    588s] |  -0.199|   -0.199|  -0.648|   -0.648|  103.92%|   0:00:12.0| 2105.9M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:10    589s] |  -0.199|   -0.199|  -0.648|   -0.648|  103.92%|   0:00:13.0| 2128.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:11    590s] Starting generalSmallTnsOpt
[12/18 12:47:11    590s] Ending generalSmallTnsOpt End
[12/18 12:47:11    590s] |  -0.199|   -0.199|  -0.649|   -0.649|  103.92%|   0:00:01.0| 2128.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:11    590s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:12    591s] skewClock has inserted FE_USKC85_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:12    591s] skewClock has inserted FE_USKC86_CTS_2 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:12    591s] skewClock has inserted FE_USKC87_CTS_38 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:12    591s] skewClock has inserted FE_USKC88_CTS_38 (sky130_fd_sc_hd__clkbuf_1)
[12/18 12:47:12    591s] skewClock has inserted FE_USKC89_CTS_39 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:47:12    591s] skewClock has inserted FE_USKC90_CTS_48 (sky130_fd_sc_hd__lpflow_clkbufkapwr_16)
[12/18 12:47:12    591s] skewClock sized 0 and inserted 6 insts
[12/18 12:47:12    591s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:12    591s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:47:12    591s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:12    591s] |  -0.029|   -0.029|  -0.077|   -0.077|  103.92%|   0:00:02.0| 2106.5M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:12    591s] |  -0.030|   -0.030|  -0.078|   -0.078|  103.92%|   0:00:02.0| 2109.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:12    591s] Starting generalSmallTnsOpt
[12/18 12:47:12    591s] Ending generalSmallTnsOpt End
[12/18 12:47:12    591s] |  -0.029|   -0.029|  -0.077|   -0.077|  103.92%|   0:00:00.0| 2109.0M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:12    591s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s] *** Finish Core Optimize Step (cpu=0:00:15.1 real=0:00:15.0 mem=2109.0M) ***
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s] *** Finished Optimize Step Cumulative (cpu=0:00:15.1 real=0:00:15.0 mem=2109.0M) ***
[12/18 12:47:12    591s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.939| 0.000|
|reg2reg   |-0.029|-0.077|
|HEPG      |-0.029|-0.077|
|All Paths |-0.029|-0.077|
+----------+------+------+

[12/18 12:47:12    591s] ** GigaOpt Optimizer WNS Slack -0.029 TNS Slack -0.077 Density 103.92
[12/18 12:47:12    591s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.14
[12/18 12:47:12    591s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2109.0M, EPOCH TIME: 1766051232.454376
[12/18 12:47:12    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11246).
[12/18 12:47:12    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:12    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:12    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:12    591s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:2103.0M, EPOCH TIME: 1766051232.473139
[12/18 12:47:12    591s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2103.0M, EPOCH TIME: 1766051232.474325
[12/18 12:47:12    591s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2103.0M, EPOCH TIME: 1766051232.474387
[12/18 12:47:12    591s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2103.0M, EPOCH TIME: 1766051232.480049
[12/18 12:47:12    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:12    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:12    591s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2103.0M, EPOCH TIME: 1766051232.486820
[12/18 12:47:12    591s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2103.0M, EPOCH TIME: 1766051232.486865
[12/18 12:47:12    591s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2103.0M, EPOCH TIME: 1766051232.486902
[12/18 12:47:12    591s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:2103.0M, EPOCH TIME: 1766051232.487963
[12/18 12:47:12    591s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:2103.0M, EPOCH TIME: 1766051232.487993
[12/18 12:47:12    591s] TDRefine: refinePlace mode is spiral
[12/18 12:47:12    591s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.28
[12/18 12:47:12    591s] OPERPROF: Starting RefinePlace at level 1, MEM:2103.0M, EPOCH TIME: 1766051232.488036
[12/18 12:47:12    591s] *** Starting refinePlace (0:09:52 mem=2103.0M) ***
[12/18 12:47:12    591s] Total net bbox length = 3.312e+05 (2.183e+05 1.129e+05) (ext = 8.419e+04)
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:12    591s] **ERROR: (IMPSP-2002):	Density too high (104.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:47:12    591s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:47:12    591s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:47:12    591s] Type 'man IMPSP-5140' for more detail.
[12/18 12:47:12    591s] **WARN: (IMPSP-315):	Found 11246 instances insts with no PG Term connections.
[12/18 12:47:12    591s] Type 'man IMPSP-315' for more detail.
[12/18 12:47:12    591s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:12    591s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s] Starting Small incrNP...
[12/18 12:47:12    591s] User Input Parameters:
[12/18 12:47:12    591s] - Congestion Driven    : Off
[12/18 12:47:12    591s] - Timing Driven        : Off
[12/18 12:47:12    591s] - Area-Violation Based : Off
[12/18 12:47:12    591s] - Start Rollback Level : -5
[12/18 12:47:12    591s] - Legalized            : On
[12/18 12:47:12    591s] - Window Based         : Off
[12/18 12:47:12    591s] - eDen incr mode       : Off
[12/18 12:47:12    591s] - Small incr mode      : On
[12/18 12:47:12    591s] 
[12/18 12:47:12    591s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2103.0M, EPOCH TIME: 1766051232.498113
[12/18 12:47:12    591s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2103.0M, EPOCH TIME: 1766051232.499195
[12/18 12:47:12    591s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2103.0M, EPOCH TIME: 1766051232.500735
[12/18 12:47:12    591s] default core: bins with density > 0.750 = 94.16 % ( 145 / 154 )
[12/18 12:47:12    591s] Density distribution unevenness ratio = 2.451%
[12/18 12:47:12    591s] Density distribution unevenness ratio (U70) = 2.451%
[12/18 12:47:12    591s] Density distribution unevenness ratio (U80) = 2.451%
[12/18 12:47:12    591s] Density distribution unevenness ratio (U90) = 2.451%
[12/18 12:47:12    591s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2103.0M, EPOCH TIME: 1766051232.500803
[12/18 12:47:12    591s] cost 1.191525, thresh 1.000000
[12/18 12:47:12    591s] OPERPROF:   Starting spMPad at level 2, MEM:2103.0M, EPOCH TIME: 1766051232.500927
[12/18 12:47:12    591s] OPERPROF:     Starting spContextMPad at level 3, MEM:2103.0M, EPOCH TIME: 1766051232.501299
[12/18 12:47:12    591s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2103.0M, EPOCH TIME: 1766051232.501331
[12/18 12:47:12    591s] MP Top (11196): mp=1.000. U=1.042.
[12/18 12:47:12    591s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2103.0M, EPOCH TIME: 1766051232.503313
[12/18 12:47:12    591s] MPU (11196) 1.042 -> 1.042
[12/18 12:47:12    591s] incrNP th 1.000, 0.100
[12/18 12:47:12    591s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:47:12    591s] No instances found in the vector
[12/18 12:47:12    591s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2103.0M, DRC: 0)
[12/18 12:47:12    591s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:47:12    591s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:47:12    591s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2103.0M, EPOCH TIME: 1766051232.506177
[12/18 12:47:12    591s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2103.0M, EPOCH TIME: 1766051232.506853
[12/18 12:47:12    591s] no activity file in design. spp won't run.
[12/18 12:47:12    591s] [spp] 0
[12/18 12:47:12    591s] [adp] 0:1:1:3
[12/18 12:47:12    591s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.002, MEM:2103.0M, EPOCH TIME: 1766051232.508566
[12/18 12:47:12    591s] SP #FI/SF FL/PI 50/0 9035/2161
[12/18 12:47:12    591s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.003, MEM:2103.0M, EPOCH TIME: 1766051232.509638
[12/18 12:47:12    591s] NP #FI/FS/SF FL/PI: 50/0/0 11196/2161
[12/18 12:47:12    591s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:47:12    591s] OPERPROF:   Starting npPlace at level 2, MEM:2106.6M, EPOCH TIME: 1766051232.529597
[12/18 12:47:13    592s] GP RA stats: MHOnly 0 nrInst 11196 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:47:13    593s] OPERPROF:   Finished npPlace at level 2, CPU:1.430, REAL:1.425, MEM:2117.1M, EPOCH TIME: 1766051233.954654
[12/18 12:47:13    593s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2117.1M, EPOCH TIME: 1766051233.975957
[12/18 12:47:13    593s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2117.1M, EPOCH TIME: 1766051233.976109
[12/18 12:47:13    593s] 
[12/18 12:47:13    593s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2117.1M, EPOCH TIME: 1766051233.976994
[12/18 12:47:13    593s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2117.1M, EPOCH TIME: 1766051233.978058
[12/18 12:47:13    593s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2117.1M, EPOCH TIME: 1766051233.979610
[12/18 12:47:13    593s] default core: bins with density > 0.750 = 87.01 % ( 134 / 154 )
[12/18 12:47:13    593s] Density distribution unevenness ratio = 4.953%
[12/18 12:47:13    593s] Density distribution unevenness ratio (U70) = 4.953%
[12/18 12:47:13    593s] Density distribution unevenness ratio (U80) = 4.953%
[12/18 12:47:13    593s] Density distribution unevenness ratio (U90) = 4.953%
[12/18 12:47:13    593s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2117.1M, EPOCH TIME: 1766051233.979728
[12/18 12:47:13    593s] RPlace postIncrNP: Density = 1.191525 -> 1.354237.
[12/18 12:47:13    593s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:47:13    593s] [1.10+      ] :	 24 (15.58%) -> 49 (31.82%)
[12/18 12:47:13    593s] [1.05 - 1.10] :	 38 (24.68%) -> 33 (21.43%)
[12/18 12:47:13    593s] [1.00 - 1.05] :	 56 (36.36%) -> 28 (18.18%)
[12/18 12:47:13    593s] [0.95 - 1.00] :	 19 (12.34%) -> 12 (7.79%)
[12/18 12:47:13    593s] [0.90 - 0.95] :	 11 (7.14%) -> 9 (5.84%)
[12/18 12:47:13    593s] [0.85 - 0.90] :	 3 (1.95%) -> 4 (2.60%)
[12/18 12:47:13    593s] [0.80 - 0.85] :	 0 (0.00%) -> 3 (1.95%)
[12/18 12:47:13    593s] Move report: incrNP moves 10946 insts, mean move: 5.36 um, max move: 64.06 um 
[12/18 12:47:13    593s] 	Max move on inst (FE_USKC80_CTS_3): (407.56, 178.84) --> (397.90, 124.44)
[12/18 12:47:13    593s] Finished incrNP (cpu=0:00:01.5, real=0:00:01.0, mem=2117.1M)
[12/18 12:47:13    593s] End of Small incrNP (cpu=0:00:01.5, real=0:00:01.0)
[12/18 12:47:13    593s] Total net bbox length = 3.232e+05 (2.136e+05 1.095e+05) (ext = 8.396e+04)
[12/18 12:47:13    593s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2117.1MB
[12/18 12:47:13    593s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2117.1MB) @(0:09:52 - 0:09:53).
[12/18 12:47:13    593s] *** Finished refinePlace (0:09:53 mem=2117.1M) ***
[12/18 12:47:13    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.28
[12/18 12:47:13    593s] OPERPROF: Finished RefinePlace at level 1, CPU:1.500, REAL:1.496, MEM:2117.1M, EPOCH TIME: 1766051233.983556
[12/18 12:47:14    593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2117.1M, EPOCH TIME: 1766051234.010597
[12/18 12:47:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:14    593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2108.1M, EPOCH TIME: 1766051234.027420
[12/18 12:47:14    593s] *** maximum move = 0.00 um ***
[12/18 12:47:14    593s] *** Finished re-routing un-routed nets (2108.1M) ***
[12/18 12:47:14    593s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.1M, EPOCH TIME: 1766051234.085443
[12/18 12:47:14    593s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.1M, EPOCH TIME: 1766051234.091087
[12/18 12:47:14    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:14    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:14    593s] 
[12/18 12:47:14    593s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:14    593s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2108.1M, EPOCH TIME: 1766051234.097733
[12/18 12:47:14    593s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.1M, EPOCH TIME: 1766051234.097780
[12/18 12:47:14    593s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.1M, EPOCH TIME: 1766051234.097816
[12/18 12:47:14    593s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2108.1M, EPOCH TIME: 1766051234.098869
[12/18 12:47:14    593s] 
[12/18 12:47:14    593s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2108.1M) ***
[12/18 12:47:14    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.14
[12/18 12:47:14    593s] ** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -0.078 Density 104.13
[12/18 12:47:14    593s] Optimizer WNS Pass 1
[12/18 12:47:14    593s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.939| 0.000|
|reg2reg   |-0.030|-0.078|
|HEPG      |-0.030|-0.078|
|All Paths |-0.030|-0.078|
+----------+------+------+

[12/18 12:47:14    593s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2108.1M, EPOCH TIME: 1766051234.209286
[12/18 12:47:14    593s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2108.1M, EPOCH TIME: 1766051234.209408
[12/18 12:47:14    593s] Active Path Group: reg2reg  
[12/18 12:47:14    593s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:14    593s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View |Pathgroup|              End Point               |
[12/18 12:47:14    593s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:14    593s] |  -0.030|   -0.030|  -0.078|   -0.078|  104.13%|   0:00:00.0| 2108.1M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:16    596s] |   0.003|    0.003|   0.000|    0.000|  104.13%|   0:00:02.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:22    601s] |   0.020|    0.020|   0.000|    0.000|  104.14%|   0:00:06.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:23    602s] |   0.037|    0.037|   0.000|    0.000|  104.16%|   0:00:01.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:26    605s] Starting generalSmallTnsOpt
[12/18 12:47:26    605s] Ending generalSmallTnsOpt End
[12/18 12:47:26    605s] |   0.037|    0.037|   0.000|    0.000|  104.17%|   0:00:03.0| 2146.3M|SINGLE_VIEW|  reg2reg| pc_reg[7]/D                          |
[12/18 12:47:26    605s] +--------+---------+--------+---------+---------+------------+--------+-----------+---------+--------------------------------------+
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=2146.3M) ***
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s] *** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=2146.3M) ***
[12/18 12:47:26    605s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.939|0.000|
|reg2reg   |0.037|0.000|
|HEPG      |0.037|0.000|
|All Paths |0.037|0.000|
+----------+-----+-----+

[12/18 12:47:26    605s] ** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 104.17
[12/18 12:47:26    605s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28794.15
[12/18 12:47:26    605s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2146.3M, EPOCH TIME: 1766051246.043728
[12/18 12:47:26    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11251).
[12/18 12:47:26    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:26    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:26    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:26    605s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2108.3M, EPOCH TIME: 1766051246.061606
[12/18 12:47:26    605s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2108.3M, EPOCH TIME: 1766051246.062843
[12/18 12:47:26    605s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2108.3M, EPOCH TIME: 1766051246.062911
[12/18 12:47:26    605s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2108.3M, EPOCH TIME: 1766051246.068379
[12/18 12:47:26    605s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:26    605s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:26    605s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2108.3M, EPOCH TIME: 1766051246.075129
[12/18 12:47:26    605s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2108.3M, EPOCH TIME: 1766051246.075184
[12/18 12:47:26    605s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2108.3M, EPOCH TIME: 1766051246.075221
[12/18 12:47:26    605s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:2108.3M, EPOCH TIME: 1766051246.076330
[12/18 12:47:26    605s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:2108.3M, EPOCH TIME: 1766051246.076361
[12/18 12:47:26    605s] TDRefine: refinePlace mode is spiral
[12/18 12:47:26    605s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.29
[12/18 12:47:26    605s] OPERPROF: Starting RefinePlace at level 1, MEM:2108.3M, EPOCH TIME: 1766051246.076407
[12/18 12:47:26    605s] *** Starting refinePlace (0:10:05 mem=2108.3M) ***
[12/18 12:47:26    605s] Total net bbox length = 3.234e+05 (2.136e+05 1.097e+05) (ext = 8.396e+04)
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:26    605s] **ERROR: (IMPSP-2002):	Density too high (104.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:47:26    605s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:47:26    605s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:47:26    605s] Type 'man IMPSP-5140' for more detail.
[12/18 12:47:26    605s] **WARN: (IMPSP-315):	Found 11251 instances insts with no PG Term connections.
[12/18 12:47:26    605s] Type 'man IMPSP-315' for more detail.
[12/18 12:47:26    605s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:26    605s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s] Starting Small incrNP...
[12/18 12:47:26    605s] User Input Parameters:
[12/18 12:47:26    605s] - Congestion Driven    : Off
[12/18 12:47:26    605s] - Timing Driven        : Off
[12/18 12:47:26    605s] - Area-Violation Based : Off
[12/18 12:47:26    605s] - Start Rollback Level : -5
[12/18 12:47:26    605s] - Legalized            : On
[12/18 12:47:26    605s] - Window Based         : Off
[12/18 12:47:26    605s] - eDen incr mode       : Off
[12/18 12:47:26    605s] - Small incr mode      : On
[12/18 12:47:26    605s] 
[12/18 12:47:26    605s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2108.3M, EPOCH TIME: 1766051246.086452
[12/18 12:47:26    605s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2108.3M, EPOCH TIME: 1766051246.087536
[12/18 12:47:26    605s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2108.3M, EPOCH TIME: 1766051246.089217
[12/18 12:47:26    605s] default core: bins with density > 0.750 = 87.01 % ( 134 / 154 )
[12/18 12:47:26    605s] Density distribution unevenness ratio = 4.944%
[12/18 12:47:26    605s] Density distribution unevenness ratio (U70) = 4.944%
[12/18 12:47:26    605s] Density distribution unevenness ratio (U80) = 4.944%
[12/18 12:47:26    605s] Density distribution unevenness ratio (U90) = 4.944%
[12/18 12:47:26    605s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2108.3M, EPOCH TIME: 1766051246.089293
[12/18 12:47:26    605s] cost 1.354237, thresh 1.000000
[12/18 12:47:26    605s] OPERPROF:   Starting spMPad at level 2, MEM:2108.3M, EPOCH TIME: 1766051246.089428
[12/18 12:47:26    605s] OPERPROF:     Starting spContextMPad at level 3, MEM:2108.3M, EPOCH TIME: 1766051246.089811
[12/18 12:47:26    605s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2108.3M, EPOCH TIME: 1766051246.089845
[12/18 12:47:26    605s] MP Top (11201): mp=1.000. U=1.042.
[12/18 12:47:26    605s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2108.3M, EPOCH TIME: 1766051246.091842
[12/18 12:47:26    605s] MPU (11201) 1.042 -> 1.042
[12/18 12:47:26    605s] incrNP th 1.000, 0.100
[12/18 12:47:26    605s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:47:26    605s] No instances found in the vector
[12/18 12:47:26    605s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2108.3M, DRC: 0)
[12/18 12:47:26    605s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:47:26    605s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:47:26    605s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2108.3M, EPOCH TIME: 1766051246.094738
[12/18 12:47:26    605s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2108.3M, EPOCH TIME: 1766051246.095418
[12/18 12:47:26    605s] no activity file in design. spp won't run.
[12/18 12:47:26    605s] [spp] 0
[12/18 12:47:26    605s] [adp] 0:1:1:3
[12/18 12:47:26    605s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.002, MEM:2108.3M, EPOCH TIME: 1766051246.097151
[12/18 12:47:26    605s] SP #FI/SF FL/PI 50/0 9040/2161
[12/18 12:47:26    605s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.004, MEM:2108.3M, EPOCH TIME: 1766051246.098241
[12/18 12:47:26    605s] NP #FI/FS/SF FL/PI: 50/0/0 11201/2161
[12/18 12:47:26    605s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:47:26    605s] OPERPROF:   Starting npPlace at level 2, MEM:2108.3M, EPOCH TIME: 1766051246.118457
[12/18 12:47:27    607s] GP RA stats: MHOnly 0 nrInst 11201 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:47:28    607s] OPERPROF:   Finished npPlace at level 2, CPU:2.140, REAL:2.150, MEM:2116.9M, EPOCH TIME: 1766051248.268839
[12/18 12:47:28    607s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2116.9M, EPOCH TIME: 1766051248.290385
[12/18 12:47:28    607s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2116.9M, EPOCH TIME: 1766051248.290526
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2116.9M, EPOCH TIME: 1766051248.291374
[12/18 12:47:28    607s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2116.9M, EPOCH TIME: 1766051248.292470
[12/18 12:47:28    607s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2116.9M, EPOCH TIME: 1766051248.294025
[12/18 12:47:28    607s] default core: bins with density > 0.750 = 93.51 % ( 144 / 154 )
[12/18 12:47:28    607s] Density distribution unevenness ratio = 2.308%
[12/18 12:47:28    607s] Density distribution unevenness ratio (U70) = 2.308%
[12/18 12:47:28    607s] Density distribution unevenness ratio (U80) = 2.308%
[12/18 12:47:28    607s] Density distribution unevenness ratio (U90) = 2.308%
[12/18 12:47:28    607s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:2116.9M, EPOCH TIME: 1766051248.294099
[12/18 12:47:28    607s] RPlace postIncrNP: Density = 1.354237 -> 1.179661.
[12/18 12:47:28    607s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:47:28    607s] [1.10+      ] :	 49 (31.82%) -> 26 (16.88%)
[12/18 12:47:28    607s] [1.05 - 1.10] :	 33 (21.43%) -> 40 (25.97%)
[12/18 12:47:28    607s] [1.00 - 1.05] :	 29 (18.83%) -> 52 (33.77%)
[12/18 12:47:28    607s] [0.95 - 1.00] :	 11 (7.14%) -> 21 (13.64%)
[12/18 12:47:28    607s] [0.90 - 0.95] :	 9 (5.84%) -> 9 (5.84%)
[12/18 12:47:28    607s] [0.85 - 0.90] :	 4 (2.60%) -> 3 (1.95%)
[12/18 12:47:28    607s] [0.80 - 0.85] :	 3 (1.95%) -> 1 (0.65%)
[12/18 12:47:28    607s] Move report: incrNP moves 10962 insts, mean move: 5.54 um, max move: 49.16 um 
[12/18 12:47:28    607s] 	Max move on inst (FE_RC_509_0): (430.56, 53.72) --> (444.36, 89.08)
[12/18 12:47:28    607s] Finished incrNP (cpu=0:00:02.2, real=0:00:02.0, mem=2116.9M)
[12/18 12:47:28    607s] End of Small incrNP (cpu=0:00:02.2, real=0:00:02.0)
[12/18 12:47:28    607s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:28    607s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2116.9MB
[12/18 12:47:28    607s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2116.9MB) @(0:10:05 - 0:10:07).
[12/18 12:47:28    607s] *** Finished refinePlace (0:10:07 mem=2116.9M) ***
[12/18 12:47:28    607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.29
[12/18 12:47:28    607s] OPERPROF: Finished RefinePlace at level 1, CPU:2.220, REAL:2.222, MEM:2116.9M, EPOCH TIME: 1766051248.298067
[12/18 12:47:28    607s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2116.9M, EPOCH TIME: 1766051248.326178
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2108.9M, EPOCH TIME: 1766051248.343430
[12/18 12:47:28    607s] *** maximum move = 0.00 um ***
[12/18 12:47:28    607s] *** Finished re-routing un-routed nets (2108.9M) ***
[12/18 12:47:28    607s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.9M, EPOCH TIME: 1766051248.391301
[12/18 12:47:28    607s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.9M, EPOCH TIME: 1766051248.396947
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:28    607s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2108.9M, EPOCH TIME: 1766051248.403602
[12/18 12:47:28    607s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.9M, EPOCH TIME: 1766051248.403647
[12/18 12:47:28    607s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1766051248.403683
[12/18 12:47:28    607s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2108.9M, EPOCH TIME: 1766051248.404736
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2108.9M) ***
[12/18 12:47:28    607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28794.15
[12/18 12:47:28    607s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 104.17
[12/18 12:47:28    607s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.939|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

[12/18 12:47:28    607s] Bottom Preferred Layer:
[12/18 12:47:28    607s] +-------------+------------+------------+----------+
[12/18 12:47:28    607s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:47:28    607s] +-------------+------------+------------+----------+
[12/18 12:47:28    607s] | met2 (z=3)  |          0 |        141 | default  |
[12/18 12:47:28    607s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:47:28    607s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:47:28    607s] +-------------+------------+------------+----------+
[12/18 12:47:28    607s] Via Pillar Rule:
[12/18 12:47:28    607s]     None
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] *** Finish post-CTS Setup Fixing (cpu=0:00:31.3 real=0:00:31.0 mem=2108.9M) ***
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28794.9
[12/18 12:47:28    607s] Total-nets :: 11467, Stn-nets :: 221, ratio :: 1.92727 %, Total-len 348599, Stn-len 7866.78
[12/18 12:47:28    607s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2089.8M, EPOCH TIME: 1766051248.502865
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2003.8M, EPOCH TIME: 1766051248.520146
[12/18 12:47:28    607s] TotalInstCnt at PhyDesignMc Destruction: 11251
[12/18 12:47:28    607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.34
[12/18 12:47:28    607s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.8/0:00:32.9 (1.0), totSession cpu/real = 0:10:07.6/0:10:09.2 (1.0), mem = 2003.8M
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] =============================================================================================
[12/18 12:47:28    607s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.35-s114_1
[12/18 12:47:28    607s] =============================================================================================
[12/18 12:47:28    607s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:28    607s] ---------------------------------------------------------------------------------------------
[12/18 12:47:28    607s] [ SkewClock              ]      2   0:00:02.7  (   8.3 % )     0:00:04.9 /  0:00:04.8    1.0
[12/18 12:47:28    607s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:28    607s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:47:28    607s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:28    607s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:47:28    607s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:47:28    607s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/18 12:47:28    607s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:28    607s] [ TransformInit          ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:47:28    607s] [ OptimizationStep       ]      2   0:00:00.1  (   0.2 % )     0:00:27.0 /  0:00:26.9    1.0
[12/18 12:47:28    607s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:28    607s] [ OptSingleIteration     ]     26   0:00:00.0  (   0.0 % )     0:00:22.1 /  0:00:22.1    1.0
[12/18 12:47:28    607s] [ OptGetWeight           ]     26   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[12/18 12:47:28    607s] [ OptEval                ]     26   0:00:21.7  (  65.9 % )     0:00:21.7 /  0:00:21.7    1.0
[12/18 12:47:28    607s] [ OptCommit              ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:28    607s] [ PostCommitDelayUpdate  ]     26   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:28    607s] [ IncrDelayCalc          ]     44   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:47:28    607s] [ SetupOptGetWorkingSet  ]     66   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[12/18 12:47:28    607s] [ SetupOptGetActiveNode  ]     66   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:28    607s] [ SetupOptSlackGraph     ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/18 12:47:28    607s] [ RefinePlace            ]      2   0:00:04.1  (  12.3 % )     0:00:04.1 /  0:00:04.1    1.0
[12/18 12:47:28    607s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/18 12:47:28    607s] [ IncrTimingUpdate       ]     24   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/18 12:47:28    607s] [ QThreadWait            ]      1   0:00:02.1  (   6.5 % )     0:00:02.1 /  0:00:02.0      *
[12/18 12:47:28    607s] [ MISC                   ]          0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:47:28    607s] ---------------------------------------------------------------------------------------------
[12/18 12:47:28    607s]  WnsOpt #1 TOTAL                    0:00:32.9  ( 100.0 % )     0:00:32.9 /  0:00:32.8    1.0
[12/18 12:47:28    607s] ---------------------------------------------------------------------------------------------
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] End: GigaOpt Optimization in WNS mode
[12/18 12:47:28    607s] Deleting Lib Analyzer.
[12/18 12:47:28    607s] **INFO: Flow update: Design timing is met.
[12/18 12:47:28    607s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[12/18 12:47:28    607s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:47:28    607s] Info: 141 clock nets excluded from IPO operation.
[12/18 12:47:28    607s] ### Creating LA Mngr. totSessionCpu=0:10:08 mem=1999.8M
[12/18 12:47:28    607s] ### Creating LA Mngr, finished. totSessionCpu=0:10:08 mem=1999.8M
[12/18 12:47:28    607s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/18 12:47:28    607s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:47:28    607s] ### Creating PhyDesignMc. totSessionCpu=0:10:08 mem=2057.0M
[12/18 12:47:28    607s] OPERPROF: Starting DPlace-Init at level 1, MEM:2057.0M, EPOCH TIME: 1766051248.589320
[12/18 12:47:28    607s] Processing tracks to init pin-track alignment.
[12/18 12:47:28    607s] z: 1, totalTracks: 1
[12/18 12:47:28    607s] z: 3, totalTracks: 1
[12/18 12:47:28    607s] z: 5, totalTracks: 1
[12/18 12:47:28    607s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:28    607s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2057.0M, EPOCH TIME: 1766051248.594953
[12/18 12:47:28    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:47:28    607s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2057.0M, EPOCH TIME: 1766051248.601638
[12/18 12:47:28    607s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2057.0M, EPOCH TIME: 1766051248.601690
[12/18 12:47:28    607s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2057.0M, EPOCH TIME: 1766051248.601726
[12/18 12:47:28    607s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2057.0MB).
[12/18 12:47:28    607s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2057.0M, EPOCH TIME: 1766051248.602835
[12/18 12:47:28    607s] TotalInstCnt at PhyDesignMc Initialization: 11251
[12/18 12:47:28    607s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:08 mem=2057.0M
[12/18 12:47:28    607s] Begin: Area Reclaim Optimization
[12/18 12:47:28    607s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:07.8/0:10:09.3 (1.0), mem = 2057.0M
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] Creating Lib Analyzer ...
[12/18 12:47:28    607s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:47:28    607s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:47:28    607s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:47:28    607s] 
[12/18 12:47:28    607s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:47:29    608s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:09 mem=2063.0M
[12/18 12:47:29    608s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:09 mem=2063.0M
[12/18 12:47:29    608s] Creating Lib Analyzer, finished. 
[12/18 12:47:29    608s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.35
[12/18 12:47:29    608s] ### Creating RouteCongInterface, started
[12/18 12:47:29    608s] 
[12/18 12:47:29    608s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[12/18 12:47:29    608s] 
[12/18 12:47:29    608s] #optDebug: {0, 1.000}
[12/18 12:47:29    608s] ### Creating RouteCongInterface, finished
[12/18 12:47:29    608s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:47:29    608s] ### Creating LA Mngr. totSessionCpu=0:10:09 mem=2063.0M
[12/18 12:47:29    608s] ### Creating LA Mngr, finished. totSessionCpu=0:10:09 mem=2063.0M
[12/18 12:47:29    609s] Usable buffer cells for single buffer setup transform:
[12/18 12:47:29    609s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:47:29    609s] Number of usable buffer cells above: 13
[12/18 12:47:29    609s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2063.0M, EPOCH TIME: 1766051249.906393
[12/18 12:47:29    609s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2063.0M, EPOCH TIME: 1766051249.906509
[12/18 12:47:29    609s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 104.17
[12/18 12:47:29    609s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:29    609s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:47:29    609s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:29    609s] |  104.17%|        -|   0.000|   0.000|   0:00:00.0| 2063.0M|
[12/18 12:47:29    609s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:47:31    610s] |  104.17%|        0|   0.000|   0.000|   0:00:02.0| 2066.1M|
[12/18 12:47:31    610s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:47:31    610s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:31    610s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 104.17
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/18 12:47:31    610s] --------------------------------------------------------------
[12/18 12:47:31    610s] |                                   | Total     | Sequential |
[12/18 12:47:31    610s] --------------------------------------------------------------
[12/18 12:47:31    610s] | Num insts resized                 |       0  |       0    |
[12/18 12:47:31    610s] | Num insts undone                  |       0  |       0    |
[12/18 12:47:31    610s] | Num insts Downsized               |       0  |       0    |
[12/18 12:47:31    610s] | Num insts Samesized               |       0  |       0    |
[12/18 12:47:31    610s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:47:31    610s] | Num multiple commits+uncommits    |       0  |       -    |
[12/18 12:47:31    610s] --------------------------------------------------------------
[12/18 12:47:31    610s] Bottom Preferred Layer:
[12/18 12:47:31    610s] +-------------+------------+------------+----------+
[12/18 12:47:31    610s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:47:31    610s] +-------------+------------+------------+----------+
[12/18 12:47:31    610s] | met2 (z=3)  |          0 |        141 | default  |
[12/18 12:47:31    610s] | met3 (z=4)  |          1 |          0 | default  |
[12/18 12:47:31    610s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:47:31    610s] +-------------+------------+------------+----------+
[12/18 12:47:31    610s] Via Pillar Rule:
[12/18 12:47:31    610s]     None
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/18 12:47:31    610s] End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[12/18 12:47:31    610s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.35
[12/18 12:47:31    610s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:10:10.5/0:10:12.0 (1.0), mem = 2066.1M
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] =============================================================================================
[12/18 12:47:31    610s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[12/18 12:47:31    610s] =============================================================================================
[12/18 12:47:31    610s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:31    610s] ---------------------------------------------------------------------------------------------
[12/18 12:47:31    610s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:47:31    610s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  40.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:47:31    610s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:31    610s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:47:31    610s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:47:31    610s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:31    610s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:47:31    610s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/18 12:47:31    610s] [ OptGetWeight           ]     93   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:31    610s] [ OptEval                ]     93   0:00:01.3  (  49.1 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:47:31    610s] [ OptCommit              ]     93   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:31    610s] [ PostCommitDelayUpdate  ]     93   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:31    610s] [ MISC                   ]          0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:31    610s] ---------------------------------------------------------------------------------------------
[12/18 12:47:31    610s]  AreaOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[12/18 12:47:31    610s] ---------------------------------------------------------------------------------------------
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2028.0M, EPOCH TIME: 1766051251.374410
[12/18 12:47:31    610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11251).
[12/18 12:47:31    610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:31    610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:31    610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:31    610s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2006.0M, EPOCH TIME: 1766051251.392384
[12/18 12:47:31    610s] TotalInstCnt at PhyDesignMc Destruction: 11251
[12/18 12:47:31    610s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2006.01M, totSessionCpu=0:10:11).
[12/18 12:47:31    610s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/18 12:47:31    610s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:47:31    610s] Info: 141 clock nets excluded from IPO operation.
[12/18 12:47:31    610s] ### Creating LA Mngr. totSessionCpu=0:10:11 mem=2006.0M
[12/18 12:47:31    610s] ### Creating LA Mngr, finished. totSessionCpu=0:10:11 mem=2006.0M
[12/18 12:47:31    610s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:47:31    610s] ### Creating PhyDesignMc. totSessionCpu=0:10:11 mem=2063.2M
[12/18 12:47:31    610s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.2M, EPOCH TIME: 1766051251.411417
[12/18 12:47:31    610s] Processing tracks to init pin-track alignment.
[12/18 12:47:31    610s] z: 1, totalTracks: 1
[12/18 12:47:31    610s] z: 3, totalTracks: 1
[12/18 12:47:31    610s] z: 5, totalTracks: 1
[12/18 12:47:31    610s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:31    610s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.2M, EPOCH TIME: 1766051251.416923
[12/18 12:47:31    610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:31    610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:47:31    610s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2063.2M, EPOCH TIME: 1766051251.423923
[12/18 12:47:31    610s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2063.2M, EPOCH TIME: 1766051251.423975
[12/18 12:47:31    610s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1766051251.424012
[12/18 12:47:31    610s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.2MB).
[12/18 12:47:31    610s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2063.2M, EPOCH TIME: 1766051251.425109
[12/18 12:47:31    610s] TotalInstCnt at PhyDesignMc Initialization: 11251
[12/18 12:47:31    610s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:11 mem=2063.2M
[12/18 12:47:31    610s] Begin: Area Reclaim Optimization
[12/18 12:47:31    610s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:10.6/0:10:12.1 (1.0), mem = 2063.2M
[12/18 12:47:31    610s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.36
[12/18 12:47:31    610s] ### Creating RouteCongInterface, started
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:47:31    610s] 
[12/18 12:47:31    610s] #optDebug: {0, 1.000}
[12/18 12:47:31    610s] ### Creating RouteCongInterface, finished
[12/18 12:47:31    610s] {MG  {4 0 3.9 0.0921294}  {5 0 24.2 0.571489} }
[12/18 12:47:31    610s] ### Creating LA Mngr. totSessionCpu=0:10:11 mem=2063.2M
[12/18 12:47:31    610s] ### Creating LA Mngr, finished. totSessionCpu=0:10:11 mem=2063.2M
[12/18 12:47:31    610s] Usable buffer cells for single buffer setup transform:
[12/18 12:47:31    610s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[12/18 12:47:31    610s] Number of usable buffer cells above: 13
[12/18 12:47:31    610s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2063.2M, EPOCH TIME: 1766051251.612283
[12/18 12:47:31    610s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1766051251.612396
[12/18 12:47:31    610s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 104.17
[12/18 12:47:31    610s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:31    610s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/18 12:47:31    610s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:31    610s] |  104.17%|        -|   0.050|   0.000|   0:00:00.0| 2063.2M|
[12/18 12:47:32    611s] |  104.17%|        0|   0.050|   0.000|   0:00:01.0| 2063.2M|
[12/18 12:47:32    611s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:47:32    611s] |  104.17%|        1|   0.054|   0.000|   0:00:00.0| 2086.8M|
[12/18 12:47:32    611s] |  104.17%|        1|   0.054|   0.000|   0:00:00.0| 2086.8M|
[12/18 12:47:33    612s] |  103.83%|       80|   0.060|   0.000|   0:00:01.0| 2086.8M|
[12/18 12:47:33    612s] |  103.82%|        4|   0.060|   0.000|   0:00:00.0| 2086.8M|
[12/18 12:47:33    612s] |  103.82%|        0|   0.060|   0.000|   0:00:00.0| 2086.8M|
[12/18 12:47:33    612s] #optDebug: <stH: 2.7200 MiSeL: 70.6510>
[12/18 12:47:33    612s] #optDebug: RTR_SNLTF <10.0000 2.7200> <27.2000> 
[12/18 12:47:33    612s] |  103.82%|        0|   0.060|   0.000|   0:00:00.0| 2086.8M|
[12/18 12:47:33    612s] +---------+---------+--------+--------+------------+--------+
[12/18 12:47:33    612s] Reclaim Optimization End WNS Slack 0.060  TNS Slack 0.000 Density 103.82
[12/18 12:47:33    612s] 
[12/18 12:47:33    612s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 80 **
[12/18 12:47:33    612s] --------------------------------------------------------------
[12/18 12:47:33    612s] |                                   | Total     | Sequential |
[12/18 12:47:33    612s] --------------------------------------------------------------
[12/18 12:47:33    612s] | Num insts resized                 |      76  |       0    |
[12/18 12:47:33    612s] | Num insts undone                  |       4  |       0    |
[12/18 12:47:33    612s] | Num insts Downsized               |      76  |       0    |
[12/18 12:47:33    612s] | Num insts Samesized               |       0  |       0    |
[12/18 12:47:33    612s] | Num insts Upsized                 |       0  |       0    |
[12/18 12:47:33    612s] | Num multiple commits+uncommits    |       4  |       -    |
[12/18 12:47:33    612s] --------------------------------------------------------------
[12/18 12:47:33    612s] Bottom Preferred Layer:
[12/18 12:47:33    612s] +-------------+------------+------------+----------+
[12/18 12:47:33    612s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:47:33    612s] +-------------+------------+------------+----------+
[12/18 12:47:33    612s] | met2 (z=3)  |          0 |        141 | default  |
[12/18 12:47:33    612s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:47:33    612s] +-------------+------------+------------+----------+
[12/18 12:47:33    612s] Via Pillar Rule:
[12/18 12:47:33    612s]     None
[12/18 12:47:33    612s] 
[12/18 12:47:33    612s] Number of times islegalLocAvaiable called = 149 skipped = 0, called in commitmove = 84, skipped in commitmove = 0
[12/18 12:47:33    612s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/18 12:47:33    612s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2086.8M, EPOCH TIME: 1766051253.745760
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11250).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2086.8M, EPOCH TIME: 1766051253.763122
[12/18 12:47:33    612s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2086.8M, EPOCH TIME: 1766051253.764910
[12/18 12:47:33    612s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2086.8M, EPOCH TIME: 1766051253.764988
[12/18 12:47:33    612s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2086.8M, EPOCH TIME: 1766051253.770340
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] 
[12/18 12:47:33    612s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:33    612s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2086.8M, EPOCH TIME: 1766051253.776986
[12/18 12:47:33    612s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2086.8M, EPOCH TIME: 1766051253.777032
[12/18 12:47:33    612s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2086.8M, EPOCH TIME: 1766051253.777068
[12/18 12:47:33    612s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2086.8M, EPOCH TIME: 1766051253.778094
[12/18 12:47:33    612s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2086.8M, EPOCH TIME: 1766051253.778199
[12/18 12:47:33    612s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2086.8M, EPOCH TIME: 1766051253.778260
[12/18 12:47:33    612s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2086.8M, EPOCH TIME: 1766051253.778288
[12/18 12:47:33    612s] TDRefine: refinePlace mode is spiral
[12/18 12:47:33    612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.30
[12/18 12:47:33    612s] OPERPROF: Starting RefinePlace at level 1, MEM:2086.8M, EPOCH TIME: 1766051253.778339
[12/18 12:47:33    612s] *** Starting refinePlace (0:10:13 mem=2086.8M) ***
[12/18 12:47:33    612s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:33    612s] 
[12/18 12:47:33    612s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:33    612s] **ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:47:33    612s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/18 12:47:33    612s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:47:33    612s] Type 'man IMPSP-5140' for more detail.
[12/18 12:47:33    612s] **WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
[12/18 12:47:33    612s] Type 'man IMPSP-315' for more detail.
[12/18 12:47:33    612s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:33    612s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:33    612s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:33    612s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2086.8MB
[12/18 12:47:33    612s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2086.8MB) @(0:10:13 - 0:10:13).
[12/18 12:47:33    612s] *** Finished refinePlace (0:10:13 mem=2086.8M) ***
[12/18 12:47:33    612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.30
[12/18 12:47:33    612s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:2086.8M, EPOCH TIME: 1766051253.791474
[12/18 12:47:33    612s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2086.8M, EPOCH TIME: 1766051253.817235
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2086.8M, EPOCH TIME: 1766051253.833112
[12/18 12:47:33    612s] *** maximum move = 0.00 um ***
[12/18 12:47:33    612s] *** Finished re-routing un-routed nets (2086.8M) ***
[12/18 12:47:33    612s] OPERPROF: Starting DPlace-Init at level 1, MEM:2086.8M, EPOCH TIME: 1766051253.866662
[12/18 12:47:33    612s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2086.8M, EPOCH TIME: 1766051253.872318
[12/18 12:47:33    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    612s] 
[12/18 12:47:33    612s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:33    612s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2086.8M, EPOCH TIME: 1766051253.878973
[12/18 12:47:33    612s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2086.8M, EPOCH TIME: 1766051253.879019
[12/18 12:47:33    612s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2086.8M, EPOCH TIME: 1766051253.879055
[12/18 12:47:33    612s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2086.8M, EPOCH TIME: 1766051253.880074
[12/18 12:47:33    612s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2086.8M, EPOCH TIME: 1766051253.880178
[12/18 12:47:33    612s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2086.8M, EPOCH TIME: 1766051253.880243
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2086.8M) ***
[12/18 12:47:33    613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.36
[12/18 12:47:33    613s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:10:13.0/0:10:14.6 (1.0), mem = 2086.8M
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s] =============================================================================================
[12/18 12:47:33    613s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[12/18 12:47:33    613s] =============================================================================================
[12/18 12:47:33    613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:33    613s] ---------------------------------------------------------------------------------------------
[12/18 12:47:33    613s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:47:33    613s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:33    613s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/18 12:47:33    613s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/18 12:47:33    613s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:33    613s] [ OptimizationStep       ]      1   0:00:00.1  (   5.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/18 12:47:33    613s] [ OptSingleIteration     ]      7   0:00:00.1  (   3.2 % )     0:00:01.9 /  0:00:02.0    1.0
[12/18 12:47:33    613s] [ OptGetWeight           ]    470   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.9
[12/18 12:47:33    613s] [ OptEval                ]    470   0:00:00.9  (  38.1 % )     0:00:00.9 /  0:00:01.0    1.0
[12/18 12:47:33    613s] [ OptCommit              ]    470   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[12/18 12:47:33    613s] [ PostCommitDelayUpdate  ]    474   0:00:00.0  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:47:33    613s] [ IncrDelayCalc          ]    159   0:00:00.5  (  20.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:47:33    613s] [ RefinePlace            ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:47:33    613s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:47:33    613s] [ IncrTimingUpdate       ]     38   0:00:00.4  (  14.7 % )     0:00:00.4 /  0:00:00.4    1.1
[12/18 12:47:33    613s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:33    613s] ---------------------------------------------------------------------------------------------
[12/18 12:47:33    613s]  AreaOpt #2 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/18 12:47:33    613s] ---------------------------------------------------------------------------------------------
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2067.8M, EPOCH TIME: 1766051253.922962
[12/18 12:47:33    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:33    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    613s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2006.8M, EPOCH TIME: 1766051253.939520
[12/18 12:47:33    613s] TotalInstCnt at PhyDesignMc Destruction: 11250
[12/18 12:47:33    613s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2006.77M, totSessionCpu=0:10:13).
[12/18 12:47:33    613s] postCtsLateCongRepair #1 0
[12/18 12:47:33    613s] postCtsLateCongRepair #1 0
[12/18 12:47:33    613s] postCtsLateCongRepair #1 0
[12/18 12:47:33    613s] postCtsLateCongRepair #1 0
[12/18 12:47:33    613s] Starting local wire reclaim
[12/18 12:47:33    613s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2006.8M, EPOCH TIME: 1766051253.961465
[12/18 12:47:33    613s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2006.8M, EPOCH TIME: 1766051253.961524
[12/18 12:47:33    613s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2006.8M, EPOCH TIME: 1766051253.961600
[12/18 12:47:33    613s] Processing tracks to init pin-track alignment.
[12/18 12:47:33    613s] z: 1, totalTracks: 1
[12/18 12:47:33    613s] z: 3, totalTracks: 1
[12/18 12:47:33    613s] z: 5, totalTracks: 1
[12/18 12:47:33    613s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:33    613s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2006.8M, EPOCH TIME: 1766051253.967142
[12/18 12:47:33    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:47:33    613s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:2006.8M, EPOCH TIME: 1766051253.974168
[12/18 12:47:33    613s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2006.8M, EPOCH TIME: 1766051253.974217
[12/18 12:47:33    613s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2006.8M, EPOCH TIME: 1766051253.974253
[12/18 12:47:33    613s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2006.8MB).
[12/18 12:47:33    613s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:2006.8M, EPOCH TIME: 1766051253.975368
[12/18 12:47:33    613s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.014, MEM:2006.8M, EPOCH TIME: 1766051253.975399
[12/18 12:47:33    613s] TDRefine: refinePlace mode is spiral
[12/18 12:47:33    613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.31
[12/18 12:47:33    613s] OPERPROF:   Starting RefinePlace at level 2, MEM:2006.8M, EPOCH TIME: 1766051253.975441
[12/18 12:47:33    613s] *** Starting refinePlace (0:10:13 mem=2006.8M) ***
[12/18 12:47:33    613s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:33    613s] 
[12/18 12:47:33    613s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:33    613s] **ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:47:33    613s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:47:33    613s] Type 'man IMPSP-5140' for more detail.
[12/18 12:47:33    613s] **WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
[12/18 12:47:33    613s] Type 'man IMPSP-315' for more detail.
[12/18 12:47:33    613s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:33    613s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:33    613s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:33    613s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2006.8MB
[12/18 12:47:33    613s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2006.8MB) @(0:10:13 - 0:10:13).
[12/18 12:47:33    613s] *** Finished refinePlace (0:10:13 mem=2006.8M) ***
[12/18 12:47:33    613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.31
[12/18 12:47:33    613s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:2006.8M, EPOCH TIME: 1766051253.989468
[12/18 12:47:33    613s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2006.8M, EPOCH TIME: 1766051253.989519
[12/18 12:47:33    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:33    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:34    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:34    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:34    613s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.016, MEM:2006.8M, EPOCH TIME: 1766051254.005045
[12/18 12:47:34    613s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.044, MEM:2006.8M, EPOCH TIME: 1766051254.005109
[12/18 12:47:34    613s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/18 12:47:34    613s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:47:34    613s] #################################################################################
[12/18 12:47:34    613s] # Design Stage: PreRoute
[12/18 12:47:34    613s] # Design Name: custom_riscv_core
[12/18 12:47:34    613s] # Design Mode: 90nm
[12/18 12:47:34    613s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:47:34    613s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:47:34    613s] # Signoff Settings: SI Off 
[12/18 12:47:34    613s] #################################################################################
[12/18 12:47:34    613s] Calculate delays in Single mode...
[12/18 12:47:34    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 1995.2M, InitMEM = 1995.2M)
[12/18 12:47:34    613s] Start delay calculation (fullDC) (1 T). (MEM=1995.25)
[12/18 12:47:34    613s] End AAE Lib Interpolated Model. (MEM=2006.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:35    614s] Total number of fetched objects 11466
[12/18 12:47:35    614s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:35    614s] End delay calculation. (MEM=2023.19 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:47:35    614s] End delay calculation (fullDC). (MEM=2023.19 CPU=0:00:01.3 REAL=0:00:01.0)
[12/18 12:47:35    614s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2023.2M) ***
[12/18 12:47:36    615s] eGR doReRoute: optGuide
[12/18 12:47:36    615s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2023.2M, EPOCH TIME: 1766051256.009795
[12/18 12:47:36    615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:36    615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:36    615s] All LLGs are deleted
[12/18 12:47:36    615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:36    615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:36    615s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.2M, EPOCH TIME: 1766051256.009875
[12/18 12:47:36    615s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1766051256.009934
[12/18 12:47:36    615s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1974.2M, EPOCH TIME: 1766051256.010305
[12/18 12:47:36    615s] {MMLU 24 141 11466}
[12/18 12:47:36    615s] ### Creating LA Mngr. totSessionCpu=0:10:15 mem=1974.2M
[12/18 12:47:36    615s] ### Creating LA Mngr, finished. totSessionCpu=0:10:15 mem=1974.2M
[12/18 12:47:36    615s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1974.19 MB )
[12/18 12:47:36    615s] (I)      ================== Layers ===================
[12/18 12:47:36    615s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:47:36    615s] (I)      | DB# | ID |  Name |  Type | #Masks | Extra |
[12/18 12:47:36    615s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:47:36    615s] (I)      |  33 |  0 | licon |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   1 |  1 |   li1 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      |  34 |  1 |  mcon |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   2 |  2 |  met1 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      |  35 |  2 |   via |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   3 |  3 |  met2 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      |  36 |  3 |  via2 |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   4 |  4 |  met3 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      |  37 |  4 |  via3 |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   5 |  5 |  met4 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      |  38 |  5 |  via4 |   cut |      1 |       |
[12/18 12:47:36    615s] (I)      |   6 |  6 |  met5 |  wire |      1 |       |
[12/18 12:47:36    615s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:47:36    615s] (I)      |  64 | 64 | nwell | other |        |    MS |
[12/18 12:47:36    615s] (I)      |  65 | 65 | pwell | other |        |    MS |
[12/18 12:47:36    615s] (I)      +-----+----+-------+-------+--------+-------+
[12/18 12:47:36    615s] (I)      Started Import and model ( Curr Mem: 1974.19 MB )
[12/18 12:47:36    615s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:36    615s] (I)      == Non-default Options ==
[12/18 12:47:36    615s] (I)      Maximum routing layer                              : 6
[12/18 12:47:36    615s] (I)      Number of threads                                  : 1
[12/18 12:47:36    615s] (I)      Method to set GCell size                           : row
[12/18 12:47:36    615s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[12/18 12:47:36    615s] (I)      Use row-based GCell size
[12/18 12:47:36    615s] (I)      Use row-based GCell align
[12/18 12:47:36    615s] (I)      layer 0 area = 56099
[12/18 12:47:36    615s] (I)      layer 1 area = 83000
[12/18 12:47:36    615s] (I)      layer 2 area = 67600
[12/18 12:47:36    615s] (I)      layer 3 area = 240000
[12/18 12:47:36    615s] (I)      layer 4 area = 240000
[12/18 12:47:36    615s] (I)      layer 5 area = 4000000
[12/18 12:47:36    615s] (I)      GCell unit size   : 2720
[12/18 12:47:36    615s] (I)      GCell multiplier  : 1
[12/18 12:47:36    615s] (I)      GCell row height  : 2720
[12/18 12:47:36    615s] (I)      Actual row height : 2720
[12/18 12:47:36    615s] (I)      GCell align ref   : 10120 10200
[12/18 12:47:36    615s] [NR-eGR] Track table information for default rule: 
[12/18 12:47:36    615s] [NR-eGR] li1 has single uniform track structure
[12/18 12:47:36    615s] [NR-eGR] met1 has single uniform track structure
[12/18 12:47:36    615s] [NR-eGR] met2 has single uniform track structure
[12/18 12:47:36    615s] [NR-eGR] met3 has single uniform track structure
[12/18 12:47:36    615s] [NR-eGR] met4 has single uniform track structure
[12/18 12:47:36    615s] [NR-eGR] met5 has single uniform track structure
[12/18 12:47:36    615s] (I)      ============== Default via ===============
[12/18 12:47:36    615s] (I)      +---+------------------+-----------------+
[12/18 12:47:36    615s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/18 12:47:36    615s] (I)      +---+------------------+-----------------+
[12/18 12:47:36    615s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[12/18 12:47:36    615s] (I)      | 2 |    8  M1M2_PR_M  |    6  M1M2_PR   |
[12/18 12:47:36    615s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/18 12:47:36    615s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/18 12:47:36    615s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/18 12:47:36    615s] (I)      +---+------------------+-----------------+
[12/18 12:47:36    615s] [NR-eGR] Read 0 PG shapes
[12/18 12:47:36    615s] [NR-eGR] Read 0 clock shapes
[12/18 12:47:36    615s] [NR-eGR] Read 0 other shapes
[12/18 12:47:36    615s] [NR-eGR] #Routing Blockages  : 0
[12/18 12:47:36    615s] [NR-eGR] #Instance Blockages : 53717
[12/18 12:47:36    615s] [NR-eGR] #PG Blockages       : 0
[12/18 12:47:36    615s] [NR-eGR] #Halo Blockages     : 0
[12/18 12:47:36    615s] [NR-eGR] #Boundary Blockages : 0
[12/18 12:47:36    615s] [NR-eGR] #Clock Blockages    : 0
[12/18 12:47:36    615s] [NR-eGR] #Other Blockages    : 0
[12/18 12:47:36    615s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/18 12:47:36    615s] [NR-eGR] Num Prerouted Nets = 51  Num Prerouted Wires = 6381
[12/18 12:47:36    615s] [NR-eGR] Read 11370 nets ( ignored 51 )
[12/18 12:47:36    615s] (I)      early_global_route_priority property id does not exist.
[12/18 12:47:36    615s] (I)      Read Num Blocks=53717  Num Prerouted Wires=6381  Num CS=0
[12/18 12:47:36    615s] (I)      Layer 1 (H) : #blockages 53712 : #preroutes 3496
[12/18 12:47:36    615s] (I)      Layer 2 (V) : #blockages 1 : #preroutes 2537
[12/18 12:47:36    615s] (I)      Layer 3 (H) : #blockages 1 : #preroutes 347
[12/18 12:47:36    615s] (I)      Layer 4 (V) : #blockages 1 : #preroutes 1
[12/18 12:47:36    615s] (I)      Layer 5 (H) : #blockages 2 : #preroutes 0
[12/18 12:47:36    615s] (I)      Number of ignored nets                =     51
[12/18 12:47:36    615s] (I)      Number of connected nets              =      0
[12/18 12:47:36    615s] (I)      Number of fixed nets                  =     51.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of clock nets                  =    141.  Ignored: No
[12/18 12:47:36    615s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/18 12:47:36    615s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/18 12:47:36    615s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 12:47:36    615s] [NR-eGR] There are 90 clock nets ( 90 with NDR ).
[12/18 12:47:36    615s] (I)      Ndr track 0 does not exist
[12/18 12:47:36    615s] (I)      Ndr track 0 does not exist
[12/18 12:47:36    615s] (I)      ---------------------Grid Graph Info--------------------
[12/18 12:47:36    615s] (I)      Routing area        : (0, 0) - (609040, 194480)
[12/18 12:47:36    615s] (I)      Core area           : (10120, 10200) - (598920, 184280)
[12/18 12:47:36    615s] (I)      Site width          :   460  (dbu)
[12/18 12:47:36    615s] (I)      Row height          :  2720  (dbu)
[12/18 12:47:36    615s] (I)      GCell row height    :  2720  (dbu)
[12/18 12:47:36    615s] (I)      GCell width         :  2720  (dbu)
[12/18 12:47:36    615s] (I)      GCell height        :  2720  (dbu)
[12/18 12:47:36    615s] (I)      Grid                :   224    71     6
[12/18 12:47:36    615s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/18 12:47:36    615s] (I)      Vertical capacity   :     0     0  2720     0  2720     0
[12/18 12:47:36    615s] (I)      Horizontal capacity :     0  2720     0  2720     0  2720
[12/18 12:47:36    615s] (I)      Default wire width  :   170   140   140   300   300  1600
[12/18 12:47:36    615s] (I)      Default wire space  :   170   140   140   300   300  1600
[12/18 12:47:36    615s] (I)      Default wire pitch  :   340   280   280   600   600  3200
[12/18 12:47:36    615s] (I)      Default pitch size  :   340   340   460   610   690  3660
[12/18 12:47:36    615s] (I)      First track coord   :   230   170   230   610   690  3050
[12/18 12:47:36    615s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[12/18 12:47:36    615s] (I)      Total num of tracks :  1324   572  1324   318   882    53
[12/18 12:47:36    615s] (I)      Num of masks        :     1     1     1     1     1     1
[12/18 12:47:36    615s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/18 12:47:36    615s] (I)      --------------------------------------------------------
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] [NR-eGR] ============ Routing rule table ============
[12/18 12:47:36    615s] [NR-eGR] Rule id: 0  Nets: 11219
[12/18 12:47:36    615s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/18 12:47:36    615s] (I)                    Layer    2    3    4    5     6 
[12/18 12:47:36    615s] (I)                    Pitch  340  460  610  690  3660 
[12/18 12:47:36    615s] (I)             #Used tracks    1    1    1    1     1 
[12/18 12:47:36    615s] (I)       #Fully used tracks    1    1    1    1     1 
[12/18 12:47:36    615s] [NR-eGR] Rule id: 1  Nets: 90
[12/18 12:47:36    615s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/18 12:47:36    615s] (I)                    Layer    2    3     4     5     6 
[12/18 12:47:36    615s] (I)                    Pitch  680  920  1200  1200  6400 
[12/18 12:47:36    615s] (I)             #Used tracks    2    2     2     2     2 
[12/18 12:47:36    615s] (I)       #Fully used tracks    1    1     1     1     1 
[12/18 12:47:36    615s] [NR-eGR] ========================================
[12/18 12:47:36    615s] [NR-eGR] 
[12/18 12:47:36    615s] (I)      =============== Blocked Tracks ===============
[12/18 12:47:36    615s] (I)      +-------+---------+----------+---------------+
[12/18 12:47:36    615s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/18 12:47:36    615s] (I)      +-------+---------+----------+---------------+
[12/18 12:47:36    615s] (I)      |     1 |       0 |        0 |         0.00% |
[12/18 12:47:36    615s] (I)      |     2 |  128128 |    43212 |        33.73% |
[12/18 12:47:36    615s] (I)      |     3 |   94004 |        6 |         0.01% |
[12/18 12:47:36    615s] (I)      |     4 |   71232 |        4 |         0.01% |
[12/18 12:47:36    615s] (I)      |     5 |   62622 |       15 |         0.02% |
[12/18 12:47:36    615s] (I)      |     6 |   11872 |        5 |         0.04% |
[12/18 12:47:36    615s] (I)      +-------+---------+----------+---------------+
[12/18 12:47:36    615s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1981.08 MB )
[12/18 12:47:36    615s] (I)      Reset routing kernel
[12/18 12:47:36    615s] (I)      Started Global Routing ( Curr Mem: 1981.08 MB )
[12/18 12:47:36    615s] (I)      totalPins=41540  totalGlobalPin=37836 (91.08%)
[12/18 12:47:36    615s] (I)      total 2D Cap : 165228 = (71228 H, 94000 V)
[12/18 12:47:36    615s] [NR-eGR] Layer group 1: route 90 net(s) in layer range [3, 4]
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1a Route ============
[12/18 12:47:36    615s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:47:36    615s] (I)      Usage: 117 = (69 H, 48 V) = (0.10% H, 0.05% V) = (1.877e+02um H, 1.306e+02um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1b Route ============
[12/18 12:47:36    615s] (I)      Usage: 117 = (69 H, 48 V) = (0.10% H, 0.05% V) = (1.877e+02um H, 1.306e+02um V)
[12/18 12:47:36    615s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.182400e+02um
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1c Route ============
[12/18 12:47:36    615s] (I)      Level2 Grid: 45 x 15
[12/18 12:47:36    615s] (I)      Usage: 117 = (69 H, 48 V) = (0.10% H, 0.05% V) = (1.877e+02um H, 1.306e+02um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1d Route ============
[12/18 12:47:36    615s] (I)      Usage: 117 = (69 H, 48 V) = (0.10% H, 0.05% V) = (1.877e+02um H, 1.306e+02um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1e Route ============
[12/18 12:47:36    615s] (I)      Usage: 117 = (69 H, 48 V) = (0.10% H, 0.05% V) = (1.877e+02um H, 1.306e+02um V)
[12/18 12:47:36    615s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.182400e+02um
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1l Route ============
[12/18 12:47:36    615s] (I)      total 2D Cap : 324899 = (168287 H, 156612 V)
[12/18 12:47:36    615s] [NR-eGR] Layer group 2: route 11219 net(s) in layer range [2, 6]
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1a Route ============
[12/18 12:47:36    615s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/18 12:47:36    615s] (I)      Usage: 114410 = (67286 H, 47124 V) = (39.98% H, 30.09% V) = (1.830e+05um H, 1.282e+05um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1b Route ============
[12/18 12:47:36    615s] (I)      Usage: 115214 = (67536 H, 47678 V) = (40.13% H, 30.44% V) = (1.837e+05um H, 1.297e+05um V)
[12/18 12:47:36    615s] (I)      Overflow of layer group 2: 31.29% H + 4.50% V. EstWL: 3.133821e+05um
[12/18 12:47:36    615s] (I)      Congestion metric : 31.29%H 4.50%V, 35.79%HV
[12/18 12:47:36    615s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1c Route ============
[12/18 12:47:36    615s] (I)      Level2 Grid: 45 x 15
[12/18 12:47:36    615s] (I)      Usage: 115465 = (67536 H, 47929 V) = (40.13% H, 30.60% V) = (1.837e+05um H, 1.304e+05um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1d Route ============
[12/18 12:47:36    615s] (I)      Usage: 115464 = (67535 H, 47929 V) = (40.13% H, 30.60% V) = (1.837e+05um H, 1.304e+05um V)
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1e Route ============
[12/18 12:47:36    615s] (I)      Usage: 115464 = (67535 H, 47929 V) = (40.13% H, 30.60% V) = (1.837e+05um H, 1.304e+05um V)
[12/18 12:47:36    615s] [NR-eGR] Early Global Route overflow of layer group 2: 30.32% H + 4.52% V. EstWL: 3.140621e+05um
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] (I)      ============  Phase 1l Route ============
[12/18 12:47:36    615s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/18 12:47:36    615s] (I)      Layer  2:      85329     58991      6518           0      126664    ( 0.00%) 
[12/18 12:47:36    615s] (I)      Layer  3:      92677     48733      1531           0       92717    ( 0.00%) 
[12/18 12:47:36    615s] (I)      Layer  4:      70911     45859      5587           0       70600    ( 0.00%) 
[12/18 12:47:36    615s] (I)      Layer  5:      61732     13026       280           4       61807    ( 0.01%) 
[12/18 12:47:36    615s] (I)      Layer  6:      11815      1534        13        2985        8781    (25.37%) 
[12/18 12:47:36    615s] (I)      Total:        322464    168143     13929        2988      360567    ( 0.82%) 
[12/18 12:47:36    615s] (I)      
[12/18 12:47:36    615s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 12:47:36    615s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/18 12:47:36    615s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/18 12:47:36    615s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/18 12:47:36    615s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:47:36    615s] [NR-eGR]     li1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 12:47:36    615s] [NR-eGR]    met1 ( 2)      3516(22.21%)        82( 0.52%)         0( 0.00%)   (22.72%) 
[12/18 12:47:36    615s] [NR-eGR]    met2 ( 3)       985( 6.28%)         8( 0.05%)         0( 0.00%)   ( 6.33%) 
[12/18 12:47:36    615s] [NR-eGR]    met3 ( 4)      2860(18.06%)       108( 0.68%)         1( 0.01%)   (18.75%) 
[12/18 12:47:36    615s] [NR-eGR]    met4 ( 5)       157( 1.00%)         2( 0.01%)         0( 0.00%)   ( 1.01%) 
[12/18 12:47:36    615s] [NR-eGR]    met5 ( 6)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/18 12:47:36    615s] [NR-eGR] --------------------------------------------------------------------------------
[12/18 12:47:36    615s] [NR-eGR]        Total      7531(10.06%)       200( 0.27%)         1( 0.00%)   (10.33%) 
[12/18 12:47:36    615s] [NR-eGR] 
[12/18 12:47:36    615s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1992.09 MB )
[12/18 12:47:36    615s] (I)      total 2D Cap : 325667 = (169052 H, 156615 V)
[12/18 12:47:36    615s] [NR-eGR] Overflow after Early Global Route 16.42% H + 1.72% V
[12/18 12:47:36    615s] (I)      ============= Track Assignment ============
[12/18 12:47:36    615s] (I)      Started Track Assignment (1T) ( Curr Mem: 1992.09 MB )
[12/18 12:47:36    615s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/18 12:47:36    615s] (I)      Run Multi-thread track assignment
[12/18 12:47:36    615s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1992.09 MB )
[12/18 12:47:36    615s] (I)      Started Export ( Curr Mem: 1992.09 MB )
[12/18 12:47:36    615s] [NR-eGR]               Length (um)    Vias 
[12/18 12:47:36    615s] [NR-eGR] ----------------------------------
[12/18 12:47:36    615s] [NR-eGR]  li1   (1V)             8   43574 
[12/18 12:47:36    615s] [NR-eGR]  met1  (2H)        115425   64954 
[12/18 12:47:36    615s] [NR-eGR]  met2  (3V)        115464    8806 
[12/18 12:47:36    615s] [NR-eGR]  met3  (4H)         80429    3651 
[12/18 12:47:36    615s] [NR-eGR]  met4  (5V)         33081     395 
[12/18 12:47:36    615s] [NR-eGR]  met5  (6H)          4214       0 
[12/18 12:47:36    615s] [NR-eGR] ----------------------------------
[12/18 12:47:36    615s] [NR-eGR]        Total       348621  121380 
[12/18 12:47:36    615s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:47:36    615s] [NR-eGR] Total half perimeter of net bounding box: 330991um
[12/18 12:47:36    615s] [NR-eGR] Total length: 348621um, number of vias: 121380
[12/18 12:47:36    615s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:47:36    615s] [NR-eGR] Total eGR-routed clock nets wire length: 379um, number of vias: 406
[12/18 12:47:36    615s] [NR-eGR] --------------------------------------------------------------------------
[12/18 12:47:36    615s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1982.57 MB )
[12/18 12:47:36    615s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1982.57 MB )
[12/18 12:47:36    615s] (I)      ======================================== Runtime Summary ========================================
[12/18 12:47:36    615s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/18 12:47:36    615s] (I)      -------------------------------------------------------------------------------------------------
[12/18 12:47:36    615s] (I)       Early Global Route kernel                   100.00%  591.08 sec  591.46 sec  0.38 sec  0.39 sec 
[12/18 12:47:36    615s] (I)       +-Import and model                           11.89%  591.08 sec  591.13 sec  0.05 sec  0.05 sec 
[12/18 12:47:36    615s] (I)       | +-Create place DB                           5.45%  591.08 sec  591.10 sec  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | +-Import place data                       5.43%  591.08 sec  591.10 sec  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read instances and placement          1.56%  591.08 sec  591.09 sec  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read nets                             3.82%  591.09 sec  591.10 sec  0.01 sec  0.02 sec 
[12/18 12:47:36    615s] (I)       | +-Create route DB                           5.48%  591.10 sec  591.12 sec  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)       | | +-Import route data (1T)                  5.43%  591.10 sec  591.12 sec  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.28%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read routing blockages              0.00%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read instance blockages             1.07%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read PG blockages                   0.01%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read clock blockages                0.01%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read other blockages                0.00%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read halo blockages                 0.02%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Read boundary cut boxes             0.00%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read blackboxes                       0.00%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read prerouted                        1.01%  591.11 sec  591.11 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read unlegalized nets                 0.19%  591.11 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Read nets                             0.55%  591.12 sec  591.12 sec  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | | +-Set up via pillars                    0.01%  591.12 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Initialize 3D grid graph              0.02%  591.12 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Model blockage capacity               1.18%  591.12 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Initialize 3D capacity              1.09%  591.12 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Read aux data                             0.00%  591.12 sec  591.12 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Others data preparation                   0.15%  591.12 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Create route kernel                       0.54%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       +-Global Routing                             33.62%  591.13 sec  591.26 sec  0.13 sec  0.14 sec 
[12/18 12:47:36    615s] (I)       | +-Initialization                            0.41%  591.13 sec  591.13 sec  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | +-Net group 1                               2.60%  591.13 sec  591.14 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Generate topology                       0.00%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1a                                0.18%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Pattern routing (1T)                  0.11%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.03%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1b                                0.15%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Monotonic routing (1T)                0.11%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1c                                0.12%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Two level Routing                     0.10%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Two Level Routing (Strong)          0.02%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1d                                0.29%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Detoured routing (1T)                 0.26%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1e                                0.06%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Route legalization                    0.00%  591.13 sec  591.13 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1l                                1.50%  591.13 sec  591.14 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Layer assignment (1T)                 1.48%  591.13 sec  591.14 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Net group 2                              29.71%  591.14 sec  591.25 sec  0.11 sec  0.12 sec 
[12/18 12:47:36    615s] (I)       | | +-Generate topology                       2.21%  591.14 sec  591.15 sec  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1a                                6.46%  591.15 sec  591.17 sec  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | | +-Pattern routing (1T)                  5.15%  591.15 sec  591.17 sec  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.70%  591.17 sec  591.17 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Add via demand to 2D                  0.49%  591.17 sec  591.17 sec  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1b                                5.48%  591.18 sec  591.20 sec  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | | +-Monotonic routing (1T)                5.39%  591.18 sec  591.20 sec  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1c                                1.54%  591.20 sec  591.20 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Two level Routing                     1.51%  591.20 sec  591.20 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Two Level Routing (Regular)         1.38%  591.20 sec  591.20 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  591.20 sec  591.20 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1d                                1.23%  591.20 sec  591.21 sec  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | | +-Detoured routing (1T)                 1.20%  591.20 sec  591.21 sec  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1e                                0.05%  591.21 sec  591.21 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | | +-Route legalization                    0.00%  591.21 sec  591.21 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | | +-Phase 1l                               12.18%  591.21 sec  591.25 sec  0.05 sec  0.04 sec 
[12/18 12:47:36    615s] (I)       | | | +-Layer assignment (1T)                11.92%  591.21 sec  591.25 sec  0.05 sec  0.04 sec 
[12/18 12:47:36    615s] (I)       | +-Clean cong LA                             0.00%  591.25 sec  591.25 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       +-Export 3D cong map                          0.52%  591.26 sec  591.26 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Export 2D cong map                        0.07%  591.26 sec  591.26 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       +-Extract Global 3D Wires                     0.54%  591.27 sec  591.27 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       +-Track Assignment (1T)                      23.02%  591.27 sec  591.36 sec  0.09 sec  0.09 sec 
[12/18 12:47:36    615s] (I)       | +-Initialization                            0.14%  591.27 sec  591.27 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Track Assignment Kernel                  22.49%  591.27 sec  591.36 sec  0.09 sec  0.09 sec 
[12/18 12:47:36    615s] (I)       | +-Free Memory                               0.00%  591.36 sec  591.36 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       +-Export                                     26.56%  591.36 sec  591.46 sec  0.10 sec  0.10 sec 
[12/18 12:47:36    615s] (I)       | +-Export DB wires                           9.13%  591.36 sec  591.40 sec  0.03 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | +-Export all nets                         6.96%  591.36 sec  591.39 sec  0.03 sec  0.03 sec 
[12/18 12:47:36    615s] (I)       | | +-Set wire vias                           1.67%  591.39 sec  591.40 sec  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)       | +-Report wirelength                         3.39%  591.40 sec  591.41 sec  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)       | +-Update net boxes                          3.82%  591.41 sec  591.42 sec  0.01 sec  0.02 sec 
[12/18 12:47:36    615s] (I)       | +-Update timing                            10.13%  591.42 sec  591.46 sec  0.04 sec  0.04 sec 
[12/18 12:47:36    615s] (I)       +-Postprocess design                          0.02%  591.46 sec  591.46 sec  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)      ======================= Summary by functions ========================
[12/18 12:47:36    615s] (I)       Lv  Step                                      %      Real       CPU 
[12/18 12:47:36    615s] (I)      ---------------------------------------------------------------------
[12/18 12:47:36    615s] (I)        0  Early Global Route kernel           100.00%  0.38 sec  0.39 sec 
[12/18 12:47:36    615s] (I)        1  Global Routing                       33.62%  0.13 sec  0.14 sec 
[12/18 12:47:36    615s] (I)        1  Export                               26.56%  0.10 sec  0.10 sec 
[12/18 12:47:36    615s] (I)        1  Track Assignment (1T)                23.02%  0.09 sec  0.09 sec 
[12/18 12:47:36    615s] (I)        1  Import and model                     11.89%  0.05 sec  0.05 sec 
[12/18 12:47:36    615s] (I)        1  Extract Global 3D Wires               0.54%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        1  Export 3D cong map                    0.52%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        1  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Net group 2                          29.71%  0.11 sec  0.12 sec 
[12/18 12:47:36    615s] (I)        2  Track Assignment Kernel              22.49%  0.09 sec  0.09 sec 
[12/18 12:47:36    615s] (I)        2  Update timing                        10.13%  0.04 sec  0.04 sec 
[12/18 12:47:36    615s] (I)        2  Export DB wires                       9.13%  0.03 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        2  Create route DB                       5.48%  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)        2  Create place DB                       5.45%  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        2  Update net boxes                      3.82%  0.01 sec  0.02 sec 
[12/18 12:47:36    615s] (I)        2  Report wirelength                     3.39%  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        2  Net group 1                           2.60%  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Create route kernel                   0.54%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Initialization                        0.54%  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Export 2D cong map                    0.07%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1l                             13.69%  0.05 sec  0.04 sec 
[12/18 12:47:36    615s] (I)        3  Export all nets                       6.96%  0.03 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1a                              6.64%  0.03 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1b                              5.63%  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        3  Import place data                     5.43%  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        3  Import route data (1T)                5.43%  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)        3  Generate topology                     2.21%  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        3  Set wire vias                         1.67%  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1c                              1.65%  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1d                              1.51%  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        3  Phase 1e                              0.11%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Layer assignment (1T)                13.40%  0.05 sec  0.04 sec 
[12/18 12:47:36    615s] (I)        4  Monotonic routing (1T)                5.50%  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        4  Pattern routing (1T)                  5.26%  0.02 sec  0.02 sec 
[12/18 12:47:36    615s] (I)        4  Read nets                             4.38%  0.02 sec  0.03 sec 
[12/18 12:47:36    615s] (I)        4  Two level Routing                     1.61%  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Read instances and placement          1.56%  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        4  Detoured routing (1T)                 1.46%  0.01 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        4  Read blockages ( Layer 2-6 )          1.28%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Model blockage capacity               1.18%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Read prerouted                        1.01%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Pattern Routing Avoiding Blockages    0.73%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Add via demand to 2D                  0.49%  0.00 sec  0.01 sec 
[12/18 12:47:36    615s] (I)        4  Read unlegalized nets                 0.19%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Two Level Routing (Regular)           1.40%  0.01 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Initialize 3D capacity                1.09%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read instance blockages               1.07%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read PG blockages                     0.01%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/18 12:47:36    615s] Extraction called for design 'custom_riscv_core' of instances=11250 and nets=11553 using extraction engine 'preRoute' .
[12/18 12:47:36    615s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:47:36    615s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:47:36    615s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:47:36    615s] RC Extraction called in multi-corner(1) mode.
[12/18 12:47:36    615s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:47:36    615s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:47:36    615s] RCMode: PreRoute
[12/18 12:47:36    615s]       RC Corner Indexes            0   
[12/18 12:47:36    615s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:47:36    615s] Resistance Scaling Factor    : 1.00000 
[12/18 12:47:36    615s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:47:36    615s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:47:36    615s] Shrink Factor                : 1.00000
[12/18 12:47:36    615s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] Trim Metal Layers:
[12/18 12:47:36    615s] LayerId::1 widthSet size::1
[12/18 12:47:36    615s] LayerId::2 widthSet size::1
[12/18 12:47:36    615s] LayerId::3 widthSet size::1
[12/18 12:47:36    615s] LayerId::4 widthSet size::1
[12/18 12:47:36    615s] LayerId::5 widthSet size::1
[12/18 12:47:36    615s] LayerId::6 widthSet size::1
[12/18 12:47:36    615s] Updating RC grid for preRoute extraction ...
[12/18 12:47:36    615s] eee: pegSigSF::1.070000
[12/18 12:47:36    615s] Initializing multi-corner resistance tables ...
[12/18 12:47:36    615s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:47:36    615s] eee: l::2 avDens::0.329490 usedTrk::4243.837271 availTrk::12880.000000 sigTrk::4243.837271
[12/18 12:47:36    615s] eee: l::3 avDens::0.451614 usedTrk::4245.954317 availTrk::9401.739130 sigTrk::4245.954317
[12/18 12:47:36    615s] eee: l::4 avDens::0.427836 usedTrk::2956.981277 availTrk::6911.475410 sigTrk::2956.981277
[12/18 12:47:36    615s] eee: l::5 avDens::0.200340 usedTrk::1216.207719 availTrk::6070.724638 sigTrk::1216.207719
[12/18 12:47:36    615s] eee: l::6 avDens::0.186141 usedTrk::154.934559 availTrk::832.349727 sigTrk::154.934559
[12/18 12:47:36    615s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:47:36    615s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.442437 uaWl=0.997134 uaWlH=0.334337 aWlH=0.002836 lMod=0 pMax=0.880900 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=1.002228 siPrev=0 viaL=0.000000
[12/18 12:47:36    615s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1982.570M)
[12/18 12:47:36    615s] Compute RC Scale Done ...
[12/18 12:47:36    615s] OPERPROF: Starting HotSpotCal at level 1, MEM:2001.6M, EPOCH TIME: 1766051256.682951
[12/18 12:47:36    615s] [hotspot] +------------+---------------+---------------+
[12/18 12:47:36    615s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 12:47:36    615s] [hotspot] +------------+---------------+---------------+
[12/18 12:47:36    615s] [hotspot] | normalized |        108.00 |        299.00 |
[12/18 12:47:36    615s] [hotspot] +------------+---------------+---------------+
[12/18 12:47:36    615s] Local HotSpot Analysis: normalized max congestion hotspot area = 108.00, normalized total congestion hotspot area = 299.00 (area is in unit of 4 std-cell row bins)
[12/18 12:47:36    615s] [hotspot] max/total 108.00/299.00, big hotspot (>10) total 240.00
[12/18 12:47:36    615s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] |  1  |   252.20    12.92   415.40   176.12 |      119.00   |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] |  2  |    34.60    12.92   230.44    89.08 |       71.00   |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] |  3  |    23.72   121.72   197.80   176.12 |       43.00   |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] |  4  |   415.40    67.32   469.80   176.12 |       30.00   |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] [hotspot] |  5  |   176.04    89.08   230.44   132.60 |        9.00   |
[12/18 12:47:36    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:47:36    615s] Top 5 hotspots total area: 272.00
[12/18 12:47:36    615s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2001.6M, EPOCH TIME: 1766051256.685737
[12/18 12:47:36    615s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/18 12:47:36    615s] Begin: GigaOpt Route Type Constraints Refinement
[12/18 12:47:36    615s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:15.8/0:10:17.3 (1.0), mem = 2001.6M
[12/18 12:47:36    615s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.37
[12/18 12:47:36    615s] ### Creating RouteCongInterface, started
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] #optDebug: {0, 1.000}
[12/18 12:47:36    615s] ### Creating RouteCongInterface, finished
[12/18 12:47:36    615s] Updated routing constraints on 0 nets.
[12/18 12:47:36    615s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.37
[12/18 12:47:36    615s] Bottom Preferred Layer:
[12/18 12:47:36    615s] +-------------+------------+------------+----------+
[12/18 12:47:36    615s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:47:36    615s] +-------------+------------+------------+----------+
[12/18 12:47:36    615s] | met2 (z=3)  |          0 |        141 | default  |
[12/18 12:47:36    615s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:47:36    615s] +-------------+------------+------------+----------+
[12/18 12:47:36    615s] Via Pillar Rule:
[12/18 12:47:36    615s]     None
[12/18 12:47:36    615s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:10:15.8/0:10:17.4 (1.0), mem = 2001.6M
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] =============================================================================================
[12/18 12:47:36    615s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[12/18 12:47:36    615s] =============================================================================================
[12/18 12:47:36    615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:36    615s] ---------------------------------------------------------------------------------------------
[12/18 12:47:36    615s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  83.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:47:36    615s] [ MISC                   ]          0:00:00.0  (  17.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:36    615s] ---------------------------------------------------------------------------------------------
[12/18 12:47:36    615s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:47:36    615s] ---------------------------------------------------------------------------------------------
[12/18 12:47:36    615s] 
[12/18 12:47:36    615s] End: GigaOpt Route Type Constraints Refinement
[12/18 12:47:36    615s] skip EGR on cluster skew clock nets.
[12/18 12:47:36    615s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:47:36    615s] #################################################################################
[12/18 12:47:36    615s] # Design Stage: PreRoute
[12/18 12:47:36    615s] # Design Name: custom_riscv_core
[12/18 12:47:36    615s] # Design Mode: 90nm
[12/18 12:47:36    615s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:47:36    615s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:47:36    615s] # Signoff Settings: SI Off 
[12/18 12:47:36    615s] #################################################################################
[12/18 12:47:37    616s] Calculate delays in Single mode...
[12/18 12:47:37    616s] Topological Sorting (REAL = 0:00:00.0, MEM = 1999.6M, InitMEM = 1999.6M)
[12/18 12:47:37    616s] Start delay calculation (fullDC) (1 T). (MEM=1999.65)
[12/18 12:47:37    616s] End AAE Lib Interpolated Model. (MEM=2011.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:38    617s] Total number of fetched objects 11466
[12/18 12:47:38    617s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:38    617s] End delay calculation. (MEM=2026.76 CPU=0:00:01.2 REAL=0:00:01.0)
[12/18 12:47:38    617s] End delay calculation (fullDC). (MEM=2026.76 CPU=0:00:01.4 REAL=0:00:01.0)
[12/18 12:47:38    617s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2026.8M) ***
[12/18 12:47:38    617s] Begin: GigaOpt postEco DRV Optimization
[12/18 12:47:38    617s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/18 12:47:38    617s] *** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:10:17.7/0:10:19.2 (1.0), mem = 2026.8M
[12/18 12:47:38    617s] Info: 51 nets with fixed/cover wires excluded.
[12/18 12:47:38    617s] Info: 141 clock nets excluded from IPO operation.
[12/18 12:47:38    617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28794.38
[12/18 12:47:38    617s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/18 12:47:38    617s] ### Creating PhyDesignMc. totSessionCpu=0:10:18 mem=2026.8M
[12/18 12:47:38    617s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.8M, EPOCH TIME: 1766051258.594166
[12/18 12:47:38    617s] Processing tracks to init pin-track alignment.
[12/18 12:47:38    617s] z: 1, totalTracks: 1
[12/18 12:47:38    617s] z: 3, totalTracks: 1
[12/18 12:47:38    617s] z: 5, totalTracks: 1
[12/18 12:47:38    617s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:38    617s] All LLGs are deleted
[12/18 12:47:38    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:38    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:38    617s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2026.8M, EPOCH TIME: 1766051258.598069
[12/18 12:47:38    617s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2026.8M, EPOCH TIME: 1766051258.598199
[12/18 12:47:38    617s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.8M, EPOCH TIME: 1766051258.599918
[12/18 12:47:38    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:38    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:38    617s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2026.8M, EPOCH TIME: 1766051258.600306
[12/18 12:47:38    617s] Max number of tech site patterns supported in site array is 256.
[12/18 12:47:38    617s] Core basic site is unithd
[12/18 12:47:38    617s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2026.8M, EPOCH TIME: 1766051258.604711
[12/18 12:47:38    617s] After signature check, allow fast init is true, keep pre-filter is true.
[12/18 12:47:38    617s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/18 12:47:38    617s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2026.8M, EPOCH TIME: 1766051258.605328
[12/18 12:47:38    617s] Fast DP-INIT is on for default
[12/18 12:47:38    617s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:47:38    617s] Atter site array init, number of instance map data is 0.
[12/18 12:47:38    617s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2026.8M, EPOCH TIME: 1766051258.607085
[12/18 12:47:38    617s] 
[12/18 12:47:38    617s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:38    617s] 
[12/18 12:47:38    617s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:47:38    617s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2026.8M, EPOCH TIME: 1766051258.608944
[12/18 12:47:38    617s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.8M, EPOCH TIME: 1766051258.608985
[12/18 12:47:38    617s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.8M, EPOCH TIME: 1766051258.609019
[12/18 12:47:38    617s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.8MB).
[12/18 12:47:38    617s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2026.8M, EPOCH TIME: 1766051258.610084
[12/18 12:47:38    617s] TotalInstCnt at PhyDesignMc Initialization: 11250
[12/18 12:47:38    617s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:18 mem=2026.8M
[12/18 12:47:38    617s] ### Creating RouteCongInterface, started
[12/18 12:47:38    617s] 
[12/18 12:47:38    617s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[12/18 12:47:38    617s] 
[12/18 12:47:38    617s] #optDebug: {0, 1.000}
[12/18 12:47:38    617s] ### Creating RouteCongInterface, finished
[12/18 12:47:38    617s] {MG  {4 0 3.9 0.0922048}  {5 0 24.3 0.571956} }
[12/18 12:47:38    617s] ### Creating LA Mngr. totSessionCpu=0:10:18 mem=2026.8M
[12/18 12:47:38    617s] ### Creating LA Mngr, finished. totSessionCpu=0:10:18 mem=2026.8M
[12/18 12:47:38    618s] [GPS-DRV] Optimizer parameters ============================= 
[12/18 12:47:38    618s] [GPS-DRV] maxDensity (design): 0.95
[12/18 12:47:38    618s] [GPS-DRV] maxLocalDensity: 0.98
[12/18 12:47:38    618s] [GPS-DRV] All active and enabled setup views
[12/18 12:47:38    618s] [GPS-DRV]     SINGLE_VIEW
[12/18 12:47:38    618s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:47:38    618s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/18 12:47:38    618s] [GPS-DRV] maxFanoutLoad on
[12/18 12:47:38    618s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/18 12:47:38    618s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/18 12:47:38    618s] [GPS-DRV] timing-driven DRV settings
[12/18 12:47:38    618s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/18 12:47:38    618s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2061.1M, EPOCH TIME: 1766051258.931264
[12/18 12:47:38    618s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2061.1M, EPOCH TIME: 1766051258.931418
[12/18 12:47:39    618s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:47:39    618s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/18 12:47:39    618s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:47:39    618s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/18 12:47:39    618s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:47:39    618s] Info: violation cost 2604.015625 (cap = 63.731796, tran = 2540.282959, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:47:39    618s] |   136|  4742|    -2.52|   127|   127|    -0.14|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|103.82%|          |         |
[12/18 12:47:44    623s] Info: violation cost 2604.015625 (cap = 63.731796, tran = 2540.282959, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/18 12:47:44    623s] |   136|  4742|    -2.52|   127|   127|    -0.14|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|103.82%| 0:00:05.0|  2134.3M|
[12/18 12:47:44    623s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] ###############################################################################
[12/18 12:47:44    623s] #
[12/18 12:47:44    623s] #  Large fanout net report:  
[12/18 12:47:44    623s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/18 12:47:44    623s] #     - current density: 103.82
[12/18 12:47:44    623s] #
[12/18 12:47:44    623s] #  List of high fanout nets:
[12/18 12:47:44    623s] #        Net(1):  n_797: (fanouts = 100)
[12/18 12:47:44    623s] #        Net(2):  n_387: (fanouts = 99)
[12/18 12:47:44    623s] #        Net(3):  n_102: (fanouts = 88)
[12/18 12:47:44    623s] #
[12/18 12:47:44    623s] ###############################################################################
[12/18 12:47:44    623s] Bottom Preferred Layer:
[12/18 12:47:44    623s] +-------------+------------+------------+----------+
[12/18 12:47:44    623s] |    Layer    |   OPT_LA   |    CLK     |   Rule   |
[12/18 12:47:44    623s] +-------------+------------+------------+----------+
[12/18 12:47:44    623s] | met2 (z=3)  |          0 |        141 | default  |
[12/18 12:47:44    623s] | met4 (z=5)  |          2 |          0 | default  |
[12/18 12:47:44    623s] +-------------+------------+------------+----------+
[12/18 12:47:44    623s] Via Pillar Rule:
[12/18 12:47:44    623s]     None
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] =======================================================================
[12/18 12:47:44    623s]                 Reasons for remaining drv violations
[12/18 12:47:44    623s] =======================================================================
[12/18 12:47:44    623s] *info: Total 136 net(s) have violations which can't be fixed by DRV optimization.
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] MultiBuffering failure reasons
[12/18 12:47:44    623s] ------------------------------------------------
[12/18 12:47:44    623s] *info:   136 net(s): Could not be fixed because of exceeding max local density.
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] *** Finish DRV Fixing (cpu=0:00:05.8 real=0:00:06.0 mem=2134.3M) ***
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] Total-nets :: 11466, Stn-nets :: 110, ratio :: 0.959358 %, Total-len 348621, Stn-len 2806.03
[12/18 12:47:44    623s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.3M, EPOCH TIME: 1766051264.724261
[12/18 12:47:44    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11250).
[12/18 12:47:44    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:44    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:44    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:44    623s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2008.3M, EPOCH TIME: 1766051264.743116
[12/18 12:47:44    623s] TotalInstCnt at PhyDesignMc Destruction: 11250
[12/18 12:47:44    623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28794.38
[12/18 12:47:44    623s] *** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:10:23.9/0:10:25.4 (1.0), mem = 2008.3M
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] =============================================================================================
[12/18 12:47:44    623s]  Step TAT Report : DrvOpt #4 / optDesign #1                                     21.35-s114_1
[12/18 12:47:44    623s] =============================================================================================
[12/18 12:47:44    623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:44    623s] ---------------------------------------------------------------------------------------------
[12/18 12:47:44    623s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:44    623s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:44    623s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:47:44    623s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:47:44    623s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/18 12:47:44    623s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:44    623s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:05.6 /  0:00:05.6    1.0
[12/18 12:47:44    623s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.6 /  0:00:05.6    1.0
[12/18 12:47:44    623s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:44    623s] [ OptEval                ]      3   0:00:05.6  (  90.1 % )     0:00:05.6 /  0:00:05.6    1.0
[12/18 12:47:44    623s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:44    623s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:47:44    623s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:44    623s] [ MISC                   ]          0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:47:44    623s] ---------------------------------------------------------------------------------------------
[12/18 12:47:44    623s]  DrvOpt #4 TOTAL                    0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[12/18 12:47:44    623s] ---------------------------------------------------------------------------------------------
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] End: GigaOpt postEco DRV Optimization
[12/18 12:47:44    623s] **INFO: Flow update: Design timing is met.
[12/18 12:47:44    623s] Running refinePlace -preserveRouting true -hardFence false
[12/18 12:47:44    623s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2008.3M, EPOCH TIME: 1766051264.746260
[12/18 12:47:44    623s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2008.3M, EPOCH TIME: 1766051264.746305
[12/18 12:47:44    623s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2008.3M, EPOCH TIME: 1766051264.746366
[12/18 12:47:44    623s] Processing tracks to init pin-track alignment.
[12/18 12:47:44    623s] z: 1, totalTracks: 1
[12/18 12:47:44    623s] z: 3, totalTracks: 1
[12/18 12:47:44    623s] z: 5, totalTracks: 1
[12/18 12:47:44    623s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:44    623s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2008.3M, EPOCH TIME: 1766051264.751992
[12/18 12:47:44    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:44    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s]  Skipping Bad Lib Cell Checking (CMU) !
[12/18 12:47:44    623s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.007, MEM:2008.3M, EPOCH TIME: 1766051264.758840
[12/18 12:47:44    623s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2008.3M, EPOCH TIME: 1766051264.758885
[12/18 12:47:44    623s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2008.3M, EPOCH TIME: 1766051264.758921
[12/18 12:47:44    623s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2008.3MB).
[12/18 12:47:44    623s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:2008.3M, EPOCH TIME: 1766051264.760061
[12/18 12:47:44    623s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.014, MEM:2008.3M, EPOCH TIME: 1766051264.760092
[12/18 12:47:44    623s] TDRefine: refinePlace mode is spiral
[12/18 12:47:44    623s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28794.32
[12/18 12:47:44    623s] OPERPROF:   Starting RefinePlace at level 2, MEM:2008.3M, EPOCH TIME: 1766051264.760134
[12/18 12:47:44    623s] *** Starting refinePlace (0:10:24 mem=2008.3M) ***
[12/18 12:47:44    623s] Total net bbox length = 3.310e+05 (2.182e+05 1.128e+05) (ext = 8.416e+04)
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:44    623s] **ERROR: (IMPSP-2002):	Density too high (103.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/18 12:47:44    623s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/18 12:47:44    623s] Type 'man IMPSP-5140' for more detail.
[12/18 12:47:44    623s] **WARN: (IMPSP-315):	Found 11250 instances insts with no PG Term connections.
[12/18 12:47:44    623s] Type 'man IMPSP-315' for more detail.
[12/18 12:47:44    623s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:44    623s] (I)      Default pattern map key = custom_riscv_core_default.
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] Starting Small incrNP...
[12/18 12:47:44    623s] User Input Parameters:
[12/18 12:47:44    623s] - Congestion Driven    : Off
[12/18 12:47:44    623s] - Timing Driven        : Off
[12/18 12:47:44    623s] - Area-Violation Based : Off
[12/18 12:47:44    623s] - Start Rollback Level : -5
[12/18 12:47:44    623s] - Legalized            : On
[12/18 12:47:44    623s] - Window Based         : Off
[12/18 12:47:44    623s] - eDen incr mode       : Off
[12/18 12:47:44    623s] - Small incr mode      : On
[12/18 12:47:44    623s] 
[12/18 12:47:44    623s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2008.3M, EPOCH TIME: 1766051264.771437
[12/18 12:47:44    623s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2008.3M, EPOCH TIME: 1766051264.772527
[12/18 12:47:44    623s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:2008.3M, EPOCH TIME: 1766051264.774115
[12/18 12:47:44    623s] default core: bins with density > 0.750 = 93.51 % ( 144 / 154 )
[12/18 12:47:44    623s] Density distribution unevenness ratio = 2.253%
[12/18 12:47:44    623s] Density distribution unevenness ratio (U70) = 2.253%
[12/18 12:47:44    623s] Density distribution unevenness ratio (U80) = 2.253%
[12/18 12:47:44    623s] Density distribution unevenness ratio (U90) = 2.253%
[12/18 12:47:44    623s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.003, MEM:2008.3M, EPOCH TIME: 1766051264.774202
[12/18 12:47:44    623s] cost 1.157627, thresh 1.000000
[12/18 12:47:44    623s] OPERPROF:     Starting spMPad at level 3, MEM:2008.3M, EPOCH TIME: 1766051264.774308
[12/18 12:47:44    623s] OPERPROF:       Starting spContextMPad at level 4, MEM:2008.3M, EPOCH TIME: 1766051264.774737
[12/18 12:47:44    623s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2008.3M, EPOCH TIME: 1766051264.774770
[12/18 12:47:44    623s] MP Top (11200): mp=1.000. U=1.039.
[12/18 12:47:44    623s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.002, MEM:2008.3M, EPOCH TIME: 1766051264.776759
[12/18 12:47:44    623s] MPU (11200) 1.039 -> 1.039
[12/18 12:47:44    623s] incrNP th 1.000, 0.100
[12/18 12:47:44    623s] Legalizing MH Cells... 0 / 0 (level 100)
[12/18 12:47:44    623s] No instances found in the vector
[12/18 12:47:44    623s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2008.3M, DRC: 0)
[12/18 12:47:44    623s] 0 (out of 0) MH cells were successfully legalized.
[12/18 12:47:44    623s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/18 12:47:44    623s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2008.3M, EPOCH TIME: 1766051264.779735
[12/18 12:47:44    623s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2008.3M, EPOCH TIME: 1766051264.780403
[12/18 12:47:44    623s] no activity file in design. spp won't run.
[12/18 12:47:44    623s] [spp] 0
[12/18 12:47:44    623s] [adp] 0:1:1:3
[12/18 12:47:44    623s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.010, REAL:0.002, MEM:2008.3M, EPOCH TIME: 1766051264.782159
[12/18 12:47:44    623s] SP #FI/SF FL/PI 50/0 9039/2161
[12/18 12:47:44    623s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.010, REAL:0.003, MEM:2008.3M, EPOCH TIME: 1766051264.783210
[12/18 12:47:44    623s] NP #FI/FS/SF FL/PI: 50/0/0 11200/2161
[12/18 12:47:44    623s] RPlace IncrNP: Rollback Lev = -3
[12/18 12:47:44    623s] OPERPROF:     Starting npPlace at level 3, MEM:2009.3M, EPOCH TIME: 1766051264.803854
[12/18 12:47:45    624s] GP RA stats: MHOnly 0 nrInst 11200 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/18 12:47:46    625s] OPERPROF:     Finished npPlace at level 3, CPU:1.350, REAL:1.353, MEM:2016.9M, EPOCH TIME: 1766051266.156946
[12/18 12:47:46    625s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2016.9M, EPOCH TIME: 1766051266.177971
[12/18 12:47:46    625s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2016.9M, EPOCH TIME: 1766051266.178101
[12/18 12:47:46    625s] 
[12/18 12:47:46    625s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2016.9M, EPOCH TIME: 1766051266.178931
[12/18 12:47:46    625s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2016.9M, EPOCH TIME: 1766051266.180018
[12/18 12:47:46    625s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.002, MEM:2016.9M, EPOCH TIME: 1766051266.181538
[12/18 12:47:46    625s] default core: bins with density > 0.750 = 87.66 % ( 135 / 154 )
[12/18 12:47:46    625s] Density distribution unevenness ratio = 4.892%
[12/18 12:47:46    625s] Density distribution unevenness ratio (U70) = 4.892%
[12/18 12:47:46    625s] Density distribution unevenness ratio (U80) = 4.892%
[12/18 12:47:46    625s] Density distribution unevenness ratio (U90) = 4.892%
[12/18 12:47:46    625s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.003, MEM:2016.9M, EPOCH TIME: 1766051266.181625
[12/18 12:47:46    625s] RPlace postIncrNP: Density = 1.157627 -> 1.377966.
[12/18 12:47:46    625s] RPlace postIncrNP Info: Density distribution changes:
[12/18 12:47:46    625s] [1.10+      ] :	 23 (14.94%) -> 42 (27.27%)
[12/18 12:47:46    625s] [1.05 - 1.10] :	 36 (23.38%) -> 36 (23.38%)
[12/18 12:47:46    625s] [1.00 - 1.05] :	 56 (36.36%) -> 33 (21.43%)
[12/18 12:47:46    625s] [0.95 - 1.00] :	 24 (15.58%) -> 10 (6.49%)
[12/18 12:47:46    625s] [0.90 - 0.95] :	 9 (5.84%) -> 9 (5.84%)
[12/18 12:47:46    625s] [0.85 - 0.90] :	 3 (1.95%) -> 5 (3.25%)
[12/18 12:47:46    625s] [0.80 - 0.85] :	 1 (0.65%) -> 3 (1.95%)
[12/18 12:47:46    625s] Move report: incrNP moves 10940 insts, mean move: 5.46 um, max move: 29.32 um 
[12/18 12:47:46    625s] 	Max move on inst (csa_tree_alu_inst_eq_43_27_groupi_g1253): (453.56, 178.84) --> (432.40, 170.68)
[12/18 12:47:46    625s] Finished incrNP (cpu=0:00:01.4, real=0:00:02.0, mem=2016.9M)
[12/18 12:47:46    625s] End of Small incrNP (cpu=0:00:01.4, real=0:00:02.0)
[12/18 12:47:46    625s] Total net bbox length = 3.231e+05 (2.135e+05 1.096e+05) (ext = 8.393e+04)
[12/18 12:47:46    625s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2016.9MB
[12/18 12:47:46    625s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2016.9MB) @(0:10:24 - 0:10:25).
[12/18 12:47:46    625s] *** Finished refinePlace (0:10:25 mem=2016.9M) ***
[12/18 12:47:46    625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28794.32
[12/18 12:47:46    625s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.430, REAL:1.425, MEM:2016.9M, EPOCH TIME: 1766051266.185599
[12/18 12:47:46    625s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2016.9M, EPOCH TIME: 1766051266.185651
[12/18 12:47:46    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:46    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:46    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:46    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:46    625s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.017, MEM:2008.9M, EPOCH TIME: 1766051266.202850
[12/18 12:47:46    625s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.450, REAL:1.457, MEM:2008.9M, EPOCH TIME: 1766051266.202922
[12/18 12:47:46    625s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/18 12:47:46    625s] **INFO: Flow update: Design timing is met.
[12/18 12:47:46    625s] **INFO: Flow update: Design timing is met.
[12/18 12:47:46    625s] **INFO: Flow update: Design timing is met.
[12/18 12:47:46    625s] #optDebug: fT-D <X 1 0 0 0>
[12/18 12:47:46    625s] Register exp ratio and priority group on 2 nets on 11466 nets : 
[12/18 12:47:46    625s] z=5 : 2 nets
[12/18 12:47:46    625s] 
[12/18 12:47:46    625s] Active setup views:
[12/18 12:47:46    625s]  SINGLE_VIEW
[12/18 12:47:46    625s]   Dominating endpoints: 0
[12/18 12:47:46    625s]   Dominating TNS: -0.000
[12/18 12:47:46    625s] 
[12/18 12:47:46    625s] Extraction called for design 'custom_riscv_core' of instances=11250 and nets=11553 using extraction engine 'preRoute' .
[12/18 12:47:46    625s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:47:46    625s] Type 'man IMPEXT-3530' for more detail.
[12/18 12:47:46    625s] PreRoute RC Extraction called for design custom_riscv_core.
[12/18 12:47:46    625s] RC Extraction called in multi-corner(1) mode.
[12/18 12:47:46    625s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:47:46    625s] Type 'man IMPEXT-6197' for more detail.
[12/18 12:47:46    625s] RCMode: PreRoute
[12/18 12:47:46    625s]       RC Corner Indexes            0   
[12/18 12:47:46    625s] Capacitance Scaling Factor   : 1.00000 
[12/18 12:47:46    625s] Resistance Scaling Factor    : 1.00000 
[12/18 12:47:46    625s] Clock Cap. Scaling Factor    : 1.00000 
[12/18 12:47:46    625s] Clock Res. Scaling Factor    : 1.00000 
[12/18 12:47:46    625s] Shrink Factor                : 1.00000
[12/18 12:47:46    625s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/18 12:47:46    625s] 
[12/18 12:47:46    625s] Trim Metal Layers:
[12/18 12:47:46    625s] LayerId::1 widthSet size::1
[12/18 12:47:46    625s] LayerId::2 widthSet size::1
[12/18 12:47:46    625s] LayerId::3 widthSet size::1
[12/18 12:47:46    625s] LayerId::4 widthSet size::1
[12/18 12:47:46    625s] LayerId::5 widthSet size::1
[12/18 12:47:46    625s] LayerId::6 widthSet size::1
[12/18 12:47:46    625s] Updating RC grid for preRoute extraction ...
[12/18 12:47:46    625s] eee: pegSigSF::1.070000
[12/18 12:47:46    625s] Initializing multi-corner resistance tables ...
[12/18 12:47:46    625s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:47:46    625s] eee: l::2 avDens::0.329490 usedTrk::4243.837271 availTrk::12880.000000 sigTrk::4243.837271
[12/18 12:47:46    625s] eee: l::3 avDens::0.451614 usedTrk::4245.954317 availTrk::9401.739130 sigTrk::4245.954317
[12/18 12:47:46    625s] eee: l::4 avDens::0.427836 usedTrk::2956.981277 availTrk::6911.475410 sigTrk::2956.981277
[12/18 12:47:46    625s] eee: l::5 avDens::0.200340 usedTrk::1216.207719 availTrk::6070.724638 sigTrk::1216.207719
[12/18 12:47:46    625s] eee: l::6 avDens::0.186141 usedTrk::154.934559 availTrk::832.349727 sigTrk::154.934559
[12/18 12:47:46    625s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:47:46    625s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.442437 uaWl=0.997134 uaWlH=0.334337 aWlH=0.002836 lMod=0 pMax=0.880900 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=1.002228 siPrev=0 viaL=0.000000
[12/18 12:47:46    625s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2037.531M)
[12/18 12:47:46    625s] Starting delay calculation for Setup views
[12/18 12:47:46    625s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/18 12:47:46    625s] #################################################################################
[12/18 12:47:46    625s] # Design Stage: PreRoute
[12/18 12:47:46    625s] # Design Name: custom_riscv_core
[12/18 12:47:46    625s] # Design Mode: 90nm
[12/18 12:47:46    625s] # Analysis Mode: MMMC Non-OCV 
[12/18 12:47:46    625s] # Parasitics Mode: No SPEF/RCDB 
[12/18 12:47:46    625s] # Signoff Settings: SI Off 
[12/18 12:47:46    625s] #################################################################################
[12/18 12:47:46    625s] Calculate delays in Single mode...
[12/18 12:47:46    625s] Topological Sorting (REAL = 0:00:00.0, MEM = 2035.5M, InitMEM = 2035.5M)
[12/18 12:47:46    625s] Start delay calculation (fullDC) (1 T). (MEM=2035.53)
[12/18 12:47:46    625s] End AAE Lib Interpolated Model. (MEM=2047.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:48    627s] Total number of fetched objects 11466
[12/18 12:47:48    627s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:47:48    627s] End delay calculation. (MEM=2034.86 CPU=0:00:01.2 REAL=0:00:02.0)
[12/18 12:47:48    627s] End delay calculation (fullDC). (MEM=2034.86 CPU=0:00:01.4 REAL=0:00:02.0)
[12/18 12:47:48    627s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2034.9M) ***
[12/18 12:47:48    627s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:10:27 mem=2034.9M)
[12/18 12:47:48    627s] Reported timing to dir ./timingReports
[12/18 12:47:48    627s] **optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 1707.5M, totSessionCpu=0:10:27 **
[12/18 12:47:48    627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1980.9M, EPOCH TIME: 1766051268.252846
[12/18 12:47:48    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:48    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:48    627s] 
[12/18 12:47:48    627s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:48    627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1980.9M, EPOCH TIME: 1766051268.259648
[12/18 12:47:48    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:48    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 SINGLE_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  2.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2402   |  2244   |  2291   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     84 (84)      |   -0.127   |     84 (84)      |
|   max_tran     |    96 (3381)     |   -2.216   |    96 (3381)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.3M, EPOCH TIME: 1766051269.467785
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:49    628s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1996.3M, EPOCH TIME: 1766051269.476531
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] Density: 103.822%
Routing Overflow: 16.42% H and 1.72% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1996.3M, EPOCH TIME: 1766051269.486506
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:49    628s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1996.3M, EPOCH TIME: 1766051269.493391
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1708.4M, totSessionCpu=0:10:28 **
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:47:49    628s] Deleting Lib Analyzer.
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] TimeStamp Deleting Cell Server End ...
[12/18 12:47:49    628s] *** Finished optDesign ***
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:26 real=  0:01:27)
[12/18 12:47:49    628s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[12/18 12:47:49    628s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.6 real=0:00:02.6)
[12/18 12:47:49    628s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:32.8 real=0:00:32.9)
[12/18 12:47:49    628s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.5 real=0:00:09.5)
[12/18 12:47:49    628s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/18 12:47:49    628s] Info: Destroy the CCOpt slew target map.
[12/18 12:47:49    628s] clean pInstBBox. size 0
[12/18 12:47:49    628s] All LLGs are deleted
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.3M, EPOCH TIME: 1766051269.532621
[12/18 12:47:49    628s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1996.3M, EPOCH TIME: 1766051269.532689
[12/18 12:47:49    628s] Info: pop threads available for lower-level modules during optimization.
[12/18 12:47:49    628s] *** optDesign #1 [finish] : cpu/real = 0:01:16.6/0:01:17.1 (1.0), totSession cpu/real = 0:10:28.2/0:10:30.2 (1.0), mem = 1996.3M
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] =============================================================================================
[12/18 12:47:49    628s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[12/18 12:47:49    628s] =============================================================================================
[12/18 12:47:49    628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:47:49    628s] ---------------------------------------------------------------------------------------------
[12/18 12:47:49    628s] [ InitOpt                ]      1   0:00:02.9  (   3.7 % )     0:00:03.3 /  0:00:03.3    1.0
[12/18 12:47:49    628s] [ WnsOpt                 ]      1   0:00:23.9  (  31.0 % )     0:00:32.9 /  0:00:32.8    1.0
[12/18 12:47:49    628s] [ GlobalOpt              ]      1   0:00:04.7  (   6.1 % )     0:00:04.7 /  0:00:04.7    1.0
[12/18 12:47:49    628s] [ DrvOpt                 ]      4   0:00:20.5  (  26.6 % )     0:00:20.5 /  0:00:20.5    1.0
[12/18 12:47:49    628s] [ SkewClock              ]      2   0:00:02.7  (   3.5 % )     0:00:04.9 /  0:00:04.8    1.0
[12/18 12:47:49    628s] [ AreaOpt                ]      2   0:00:05.0  (   6.5 % )     0:00:05.2 /  0:00:05.2    1.0
[12/18 12:47:49    628s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/18 12:47:49    628s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.2 % )     0:00:01.7 /  0:00:01.1    0.7
[12/18 12:47:49    628s] [ DrvReport              ]      3   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.4    0.5
[12/18 12:47:49    628s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/18 12:47:49    628s] [ SlackTraversorInit     ]      4   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:47:49    628s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:49    628s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:49    628s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:47:49    628s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/18 12:47:49    628s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/18 12:47:49    628s] [ RefinePlace            ]      4   0:00:05.7  (   7.4 % )     0:00:05.7 /  0:00:05.7    1.0
[12/18 12:47:49    628s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/18 12:47:49    628s] [ ExtractRC              ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:47:49    628s] [ TimingUpdate           ]     25   0:00:01.0  (   1.3 % )     0:00:02.6 /  0:00:02.6    1.0
[12/18 12:47:49    628s] [ FullDelayCalc          ]      3   0:00:04.8  (   6.2 % )     0:00:04.8 /  0:00:04.8    1.0
[12/18 12:47:49    628s] [ TimingReport           ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/18 12:47:49    628s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/18 12:47:49    628s] [ QThreadWait            ]      1   0:00:02.1  (   2.8 % )     0:00:02.1 /  0:00:02.0      *
[12/18 12:47:49    628s] [ MISC                   ]          0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/18 12:47:49    628s] ---------------------------------------------------------------------------------------------
[12/18 12:47:49    628s]  optDesign #1 TOTAL                 0:01:17.1  ( 100.0 % )     0:01:17.1 /  0:01:16.6    1.0
[12/18 12:47:49    628s] ---------------------------------------------------------------------------------------------
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[12/18 12:47:49    628s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/18 12:47:49    628s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/18 12:47:49    628s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[12/18 12:47:49    628s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'VDD' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[12/18 12:47:49    628s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'VSS' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> routeDesign
[12/18 12:47:49    628s] % Begin routeDesign (date=12/18 12:47:49, mem=1644.9M)
[12/18 12:47:49    628s] ### Time Record (routeDesign) is installed.
[12/18 12:47:49    628s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[12/18 12:47:49    628s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.95 (MB), peak = 1788.73 (MB)
[12/18 12:47:49    628s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/18 12:47:49    628s] #**INFO: setDesignMode -flowEffort standard
[12/18 12:47:49    628s] #**INFO: setDesignMode -powerEffort none
[12/18 12:47:49    628s] **INFO: User settings:
[12/18 12:47:49    628s] setNanoRouteMode -drouteFixAntenna             true
[12/18 12:47:49    628s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/18 12:47:49    628s] setNanoRouteMode -grouteExpTdStdDelay          42.5
[12/18 12:47:49    628s] setNanoRouteMode -routeWithSiDriven            true
[12/18 12:47:49    628s] setNanoRouteMode -routeWithTimingDriven        true
[12/18 12:47:49    628s] setExtractRCMode -engine                       preRoute
[12/18 12:47:49    628s] setDelayCalMode -enable_high_fanout            true
[12/18 12:47:49    628s] setDelayCalMode -engine                        aae
[12/18 12:47:49    628s] setDelayCalMode -ignoreNetLoad                 false
[12/18 12:47:49    628s] setDelayCalMode -socv_accuracy_mode            low
[12/18 12:47:49    628s] setSIMode -separate_delta_delay_on_data        true
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] #default_rc_corner has no qx tech file defined
[12/18 12:47:49    628s] #No active RC corner or QRC tech file is missing.
[12/18 12:47:49    628s] #**INFO: multi-cut via swapping will be performed after routing.
[12/18 12:47:49    628s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/18 12:47:49    628s] OPERPROF: Starting checkPlace at level 1, MEM:1943.3M, EPOCH TIME: 1766051269.576033
[12/18 12:47:49    628s] Processing tracks to init pin-track alignment.
[12/18 12:47:49    628s] z: 1, totalTracks: 1
[12/18 12:47:49    628s] z: 3, totalTracks: 1
[12/18 12:47:49    628s] z: 5, totalTracks: 1
[12/18 12:47:49    628s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:47:49    628s] All LLGs are deleted
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1943.3M, EPOCH TIME: 1766051269.579690
[12/18 12:47:49    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1943.3M, EPOCH TIME: 1766051269.579823
[12/18 12:47:49    628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1943.3M, EPOCH TIME: 1766051269.580064
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1943.3M, EPOCH TIME: 1766051269.580327
[12/18 12:47:49    628s] Max number of tech site patterns supported in site array is 256.
[12/18 12:47:49    628s] Core basic site is unithd
[12/18 12:47:49    628s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1943.3M, EPOCH TIME: 1766051269.580580
[12/18 12:47:49    628s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:47:49    628s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:47:49    628s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1943.3M, EPOCH TIME: 1766051269.581134
[12/18 12:47:49    628s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:47:49    628s] SiteArray: use 409,600 bytes
[12/18 12:47:49    628s] SiteArray: current memory after site array memory allocation 1943.3M
[12/18 12:47:49    628s] SiteArray: FP blocked sites are writable
[12/18 12:47:49    628s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:47:49    628s] Atter site array init, number of instance map data is 0.
[12/18 12:47:49    628s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1943.3M, EPOCH TIME: 1766051269.582716
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:47:49    628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1943.3M, EPOCH TIME: 1766051269.583171
[12/18 12:47:49    628s] Begin checking placement ... (start mem=1943.3M, init mem=1943.3M)
[12/18 12:47:49    628s] Begin checking exclusive groups violation ...
[12/18 12:47:49    628s] There are 0 groups to check, max #box is 0, total #box is 0
[12/18 12:47:49    628s] Finished checking exclusive groups violations. Found 0 Vio.
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] Running CheckPlace using 1 thread in normal mode...
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] ...checkPlace normal is done!
[12/18 12:47:49    628s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1943.3M, EPOCH TIME: 1766051269.647699
[12/18 12:47:49    628s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1943.3M, EPOCH TIME: 1766051269.652393
[12/18 12:47:49    628s] Overlapping with other instance:	9206
[12/18 12:47:49    628s] Orientation Violation:	5597
[12/18 12:47:49    628s] *info: Placed = 11250          (Fixed = 50)
[12/18 12:47:49    628s] *info: Unplaced = 0           
[12/18 12:47:49    628s] Placement Density:103.82%(106416/102498)
[12/18 12:47:49    628s] Placement Density (including fixed std cells):103.82%(106416/102498)
[12/18 12:47:49    628s] All LLGs are deleted
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11250).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1943.3M, EPOCH TIME: 1766051269.688944
[12/18 12:47:49    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1943.3M, EPOCH TIME: 1766051269.689111
[12/18 12:47:49    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:47:49    628s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1943.3M)
[12/18 12:47:49    628s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.114, MEM:1943.3M, EPOCH TIME: 1766051269.689717
[12/18 12:47:49    628s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[12/18 12:47:49    628s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/18 12:47:49    628s] *** Changed status on (51) nets in Clock.
[12/18 12:47:49    628s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1943.3M) ***
[12/18 12:47:49    628s] #Start route 141 clock and analog nets...
[12/18 12:47:49    628s] % Begin globalDetailRoute (date=12/18 12:47:49, mem=1645.1M)
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] globalDetailRoute
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] #Start globalDetailRoute on Thu Dec 18 12:47:49 2025
[12/18 12:47:49    628s] #
[12/18 12:47:49    628s] ### Time Record (globalDetailRoute) is installed.
[12/18 12:47:49    628s] ### Time Record (Pre Callback) is installed.
[12/18 12:47:49    628s] ### Time Record (Pre Callback) is uninstalled.
[12/18 12:47:49    628s] ### Time Record (DB Import) is installed.
[12/18 12:47:49    628s] ### Time Record (Timing Data Generation) is installed.
[12/18 12:47:49    628s] ### Time Record (Timing Data Generation) is uninstalled.
[12/18 12:47:49    628s] 
[12/18 12:47:49    628s] Trim Metal Layers:
[12/18 12:47:49    628s] LayerId::1 widthSet size::1
[12/18 12:47:49    628s] LayerId::2 widthSet size::1
[12/18 12:47:49    628s] LayerId::3 widthSet size::1
[12/18 12:47:49    628s] LayerId::4 widthSet size::1
[12/18 12:47:49    628s] LayerId::5 widthSet size::1
[12/18 12:47:49    628s] LayerId::6 widthSet size::1
[12/18 12:47:49    628s] Updating RC grid for preRoute extraction ...
[12/18 12:47:49    628s] eee: pegSigSF::1.070000
[12/18 12:47:49    628s] Initializing multi-corner resistance tables ...
[12/18 12:47:49    628s] eee: l::1 avDens::0.000603 usedTrk::0.285294 availTrk::473.043478 sigTrk::0.285294
[12/18 12:47:49    628s] eee: l::2 avDens::0.329490 usedTrk::4243.837271 availTrk::12880.000000 sigTrk::4243.837271
[12/18 12:47:49    628s] eee: l::3 avDens::0.451614 usedTrk::4245.954317 availTrk::9401.739130 sigTrk::4245.954317
[12/18 12:47:49    628s] eee: l::4 avDens::0.427836 usedTrk::2956.981277 availTrk::6911.475410 sigTrk::2956.981277
[12/18 12:47:49    628s] eee: l::5 avDens::0.200340 usedTrk::1216.207719 availTrk::6070.724638 sigTrk::1216.207719
[12/18 12:47:49    628s] eee: l::6 avDens::0.186141 usedTrk::154.934559 availTrk::832.349727 sigTrk::154.934559
[12/18 12:47:49    628s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:47:49    628s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.442437 uaWl=0.997134 uaWlH=0.334337 aWlH=0.002836 lMod=0 pMax=0.880900 pMod=79 wcR=0.396600 newSi=0.001600 wHLS=1.002228 siPrev=0 viaL=0.000000
[12/18 12:47:49    628s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:47:49    628s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/18 12:47:49    628s] #To increase the message display limit, refer to the product command reference manual.
[12/18 12:47:49    628s] ### Net info: total nets: 11553
[12/18 12:47:49    628s] ### Net info: dirty nets: 14
[12/18 12:47:49    628s] ### Net info: marked as disconnected nets: 0
[12/18 12:47:49    628s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/18 12:47:49    628s] #num needed restored net=11412
[12/18 12:47:49    628s] #need_extraction net=0 (total=11553)
[12/18 12:47:49    628s] ### Net info: fully routed nets: 51
[12/18 12:47:49    628s] ### Net info: trivial (< 2 pins) nets: 183
[12/18 12:47:49    628s] ### Net info: unrouted nets: 11319
[12/18 12:47:49    628s] ### Net info: re-extraction nets: 0
[12/18 12:47:49    628s] ### Net info: ignored nets: 0
[12/18 12:47:49    628s] ### Net info: skip routing nets: 11412
[12/18 12:47:49    628s] ### import design signature (11): route=1494565164 fixed_route=611809892 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1809049520 dirty_area=0 del_dirty_area=0 cell=197422236 placement=388617680 pin_access=1944968228 inst_pattern=1
[12/18 12:47:49    628s] ### Time Record (DB Import) is uninstalled.
[12/18 12:47:49    628s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[12/18 12:47:49    628s] #RTESIG:78da95d2414bc330140770cf7e8a47b6438575e6bd34697215bcaa0cf53aa24dbb429742
[12/18 12:47:49    628s] #       931efcf6561061d2355baef9f1cf3f8fb75abf3fee80116e85cc0362b14778da11718394
[12/18 12:47:49    628s] #       13e7c53de11e65fef6c06e57ebe79757121a2464ad8fae71c306c6e006082ec6d63777bf
[12/18 12:47:49    628s] #       c468a86d171c641f7ddf6da0faf2f6d87e42e56a3b76f11f175a421cc63f3d935848037c
[12/18 12:47:49    628s] #       f951254c2a0539a7d3627308499f042d979f2626aee2925fc3052fd28da53250d056f29f
[12/18 12:47:49    628s] #       0359ddf5369e91462587a4f08221a952a6516910d8a16d0e0cb21087e966de694dc042b4
[12/18 12:47:49    628s] #       beb2433559e7c7e3392980f9debb2545883cf54bc2b24c9b6931d972f7c9a80b729656f3
[12/18 12:47:49    628s] #       e61b1eba13e8
[12/18 12:47:49    628s] #
[12/18 12:47:49    628s] #Skip comparing routing design signature in db-snapshot flow
[12/18 12:47:49    628s] ### Time Record (Data Preparation) is installed.
[12/18 12:47:49    628s] #RTESIG:78da95d2414bc330140770cf7e8a47b6438575e6bd34697215bcaa0cf53a329b76852e85
[12/18 12:47:49    628s] #       263df8edad22c2646bb65cf3e3ff1e7fde62f9feb80146b816320f88c516e16943c40d52
[12/18 12:47:49    628s] #       4e9c17f7845b94f9db03bb5d2c9f5f5e49689090b53ebac60d2b18831b20b8185bdfdcfd
[12/18 12:47:49    628s] #       12a3a1b65d7090edfabe5b41f5e9eda1fd80cad576ece23f2eb484388c7ffa4462210df0
[12/18 12:47:49    628s] #       f9a14a98540a724ec78b9d4248fa28687ef9a931711597fc1a2e7891de582a0305ad25ff
[12/18 12:47:49    628s] #       7e90d55d6fe3196954b224851794a44a9946a54160fbb6d933c8421ca69fd34e6b0216a2
[12/18 12:47:49    628s] #       f5951daac93a3f1ece4901ccf7decd2a4312d8cf76f3830991a7ea202ccbb4992e98a566
[12/18 12:47:49    628s] #       697541cedc0ddf7c015d48209d
[12/18 12:47:49    628s] #
[12/18 12:47:49    628s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:47:49    628s] ### Time Record (Global Routing) is installed.
[12/18 12:47:49    628s] ### Time Record (Global Routing) is uninstalled.
[12/18 12:47:49    628s] #Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
[12/18 12:47:49    628s] #Total number of nets with skipped attribute = 11229 (skipped).
[12/18 12:47:49    628s] #Total number of routable nets = 141.
[12/18 12:47:49    628s] #Total number of nets in the design = 11553.
[12/18 12:47:49    628s] #130 routable nets do not have any wires.
[12/18 12:47:49    628s] #11 routable nets have routed wires.
[12/18 12:47:49    628s] #11229 skipped nets have only detail routed wires.
[12/18 12:47:49    628s] #130 nets will be global routed.
[12/18 12:47:49    628s] #130 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:47:49    628s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:47:49    628s] ### Time Record (Data Preparation) is installed.
[12/18 12:47:49    628s] #Start routing data preparation on Thu Dec 18 12:47:49 2025
[12/18 12:47:49    628s] #
[12/18 12:47:49    628s] #Minimum voltage of a net in the design = 0.000.
[12/18 12:47:49    628s] #Maximum voltage of a net in the design = 1.800.
[12/18 12:47:49    628s] #Voltage range [0.000 - 1.800] has 11551 nets.
[12/18 12:47:49    628s] #Voltage range [1.800 - 1.800] has 1 net.
[12/18 12:47:49    628s] #Voltage range [0.000 - 0.000] has 1 net.
[12/18 12:47:49    628s] #Build and mark too close pins for the same net.
[12/18 12:47:49    628s] ### Time Record (Cell Pin Access) is installed.
[12/18 12:47:49    628s] #Rebuild pin access data for design.
[12/18 12:47:49    628s] #Initial pin access analysis.
[12/18 12:47:50    629s] #Detail pin access analysis.
[12/18 12:47:50    629s] ### Time Record (Cell Pin Access) is uninstalled.
[12/18 12:47:50    629s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:47:50    629s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[12/18 12:47:50    629s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:47:50    629s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/18 12:47:50    629s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[12/18 12:47:50    629s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/18 12:47:50    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1652.29 (MB), peak = 1788.73 (MB)
[12/18 12:47:50    629s] #Regenerating Ggrids automatically.
[12/18 12:47:50    629s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[12/18 12:47:50    629s] #Using automatically generated G-grids.
[12/18 12:47:50    629s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/18 12:47:50    629s] #Done routing data preparation.
[12/18 12:47:50    629s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1654.96 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Finished routing data preparation on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Cpu time = 00:00:01
[12/18 12:47:51    629s] #Elapsed time = 00:00:01
[12/18 12:47:51    629s] #Increased memory = 9.18 (MB)
[12/18 12:47:51    629s] #Total memory = 1655.01 (MB)
[12/18 12:47:51    629s] #Peak memory = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:47:51    629s] ### Time Record (Global Routing) is installed.
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Start global routing on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Start global routing initialization on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Number of eco nets is 40
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Start global routing data preparation on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### build_merged_routing_blockage_rect_list starts on Thu Dec 18 12:47:51 2025 with memory = 1655.06 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #Start routing resource analysis on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### init_is_bin_blocked starts on Thu Dec 18 12:47:51 2025 with memory = 1655.08 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec 18 12:47:51 2025 with memory = 1655.10 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### adjust_flow_cap starts on Thu Dec 18 12:47:51 2025 with memory = 1655.18 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 18 12:47:51 2025 with memory = 1655.18 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### set_via_blocked starts on Thu Dec 18 12:47:51 2025 with memory = 1655.18 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### copy_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1655.18 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #Routing resource analysis is done on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### report_flow_cap starts on Thu Dec 18 12:47:51 2025 with memory = 1655.19 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #  Resource Analysis:
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/18 12:47:51    629s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/18 12:47:51    629s] #  --------------------------------------------------------------
[12/18 12:47:51    629s] #  li1            V         161        1163        2464    86.00%
[12/18 12:47:51    629s] #  met1           H         373         199        2464     0.00%
[12/18 12:47:51    629s] #  met2           V        1320           4        2464     0.00%
[12/18 12:47:51    629s] #  met3           H         308           2        2464     0.00%
[12/18 12:47:51    629s] #  met4           V         881           1        2464     0.00%
[12/18 12:47:51    629s] #  met5           H          52           1        2464     0.00%
[12/18 12:47:51    629s] #  --------------------------------------------------------------
[12/18 12:47:51    629s] #  Total                   3096      20.75%       14784    14.33%
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #  141 nets (1.22%) with 1 preferred extra spacing.
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### analyze_m2_tracks starts on Thu Dec 18 12:47:51 2025 with memory = 1655.19 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### report_initial_resource starts on Thu Dec 18 12:47:51 2025 with memory = 1655.20 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### mark_pg_pins_accessibility starts on Thu Dec 18 12:47:51 2025 with memory = 1655.20 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### set_net_region starts on Thu Dec 18 12:47:51 2025 with memory = 1655.20 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Global routing data preparation is done on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.21 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### prepare_level starts on Thu Dec 18 12:47:51 2025 with memory = 1655.21 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init level 1 starts on Thu Dec 18 12:47:51 2025 with memory = 1655.22 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### Level 1 hgrid = 88 X 28
[12/18 12:47:51    629s] ### prepare_level_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1655.26 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Global routing initialization is done on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.27 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #start global routing iteration 1...
[12/18 12:47:51    629s] ### init_flow_edge starts on Thu Dec 18 12:47:51 2025 with memory = 1655.30 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### routing at level 1 (topmost level) iter 0
[12/18 12:47:51    629s] ### measure_qor starts on Thu Dec 18 12:47:51 2025 with memory = 1656.46 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### measure_congestion starts on Thu Dec 18 12:47:51 2025 with memory = 1656.46 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.46 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #start global routing iteration 2...
[12/18 12:47:51    629s] ### routing at level 1 (topmost level) iter 1
[12/18 12:47:51    629s] ### measure_qor starts on Thu Dec 18 12:47:51 2025 with memory = 1656.47 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### measure_congestion starts on Thu Dec 18 12:47:51 2025 with memory = 1656.47 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.47 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### route_end starts on Thu Dec 18 12:47:51 2025 with memory = 1656.48 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
[12/18 12:47:51    629s] #Total number of nets with skipped attribute = 11229 (skipped).
[12/18 12:47:51    629s] #Total number of routable nets = 141.
[12/18 12:47:51    629s] #Total number of nets in the design = 11553.
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #141 routable nets have routed wires.
[12/18 12:47:51    629s] #11229 skipped nets have only detail routed wires.
[12/18 12:47:51    629s] #123 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:47:51    629s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Routed net constraints summary:
[12/18 12:47:51    629s] #------------------------------------------------
[12/18 12:47:51    629s] #        Rules   Pref Extra Space   Unconstrained  
[12/18 12:47:51    629s] #------------------------------------------------
[12/18 12:47:51    629s] #      Default                123               0  
[12/18 12:47:51    629s] #------------------------------------------------
[12/18 12:47:51    629s] #        Total                123               0  
[12/18 12:47:51    629s] #------------------------------------------------
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Routing constraints summary of the whole design:
[12/18 12:47:51    629s] #-------------------------------------------------------------------------------
[12/18 12:47:51    629s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[12/18 12:47:51    629s] #-------------------------------------------------------------------------------
[12/18 12:47:51    629s] #      Default                141            2                 2           11227  
[12/18 12:47:51    629s] #-------------------------------------------------------------------------------
[12/18 12:47:51    629s] #        Total                141            2                 2           11227  
[12/18 12:47:51    629s] #-------------------------------------------------------------------------------
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 18 12:47:51 2025 with memory = 1656.48 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_base_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1656.48 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_flow_edge starts on Thu Dec 18 12:47:51 2025 with memory = 1656.48 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1656.48 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### report_overcon starts on Thu Dec 18 12:47:51 2025 with memory = 1656.50 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #                 OverCon          
[12/18 12:47:51    629s] #                  #Gcell    %Gcell
[12/18 12:47:51    629s] #     Layer           (1)   OverCon  Flow/Cap
[12/18 12:47:51    629s] #  ----------------------------------------------
[12/18 12:47:51    629s] #  li1           0(0.00%)   (0.00%)     0.42  
[12/18 12:47:51    629s] #  met1          0(0.00%)   (0.00%)     0.35  
[12/18 12:47:51    629s] #  met2          0(0.00%)   (0.00%)     0.02  
[12/18 12:47:51    629s] #  met3          0(0.00%)   (0.00%)     0.01  
[12/18 12:47:51    629s] #  met4          0(0.00%)   (0.00%)     0.00  
[12/18 12:47:51    629s] #  met5          0(0.00%)   (0.00%)     0.00  
[12/18 12:47:51    629s] #  ----------------------------------------------
[12/18 12:47:51    629s] #     Total      0(0.00%)   (0.00%)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/18 12:47:51    629s] #  Overflow after GR: 0.00% H + 0.00% V
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_base_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1656.51 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_flow_edge starts on Thu Dec 18 12:47:51 2025 with memory = 1656.51 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_flow starts on Thu Dec 18 12:47:51 2025 with memory = 1656.51 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### generate_cong_map_content starts on Thu Dec 18 12:47:51 2025 with memory = 1656.52 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### update starts on Thu Dec 18 12:47:51 2025 with memory = 1656.55 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #Complete Global Routing.
[12/18 12:47:51    629s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:47:51    629s] #Total wire length = 14096 um.
[12/18 12:47:51    629s] #Total half perimeter of net bounding box = 5826 um.
[12/18 12:47:51    629s] #Total wire length on LAYER li1 = 3 um.
[12/18 12:47:51    629s] #Total wire length on LAYER met1 = 1422 um.
[12/18 12:47:51    629s] #Total wire length on LAYER met2 = 8036 um.
[12/18 12:47:51    629s] #Total wire length on LAYER met3 = 4625 um.
[12/18 12:47:51    629s] #Total wire length on LAYER met4 = 9 um.
[12/18 12:47:51    629s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:47:51    629s] #Total number of vias = 4411
[12/18 12:47:51    629s] #Up-Via Summary (total 4411):
[12/18 12:47:51    629s] #           
[12/18 12:47:51    629s] #-----------------------
[12/18 12:47:51    629s] # li1              1786
[12/18 12:47:51    629s] # met1             1622
[12/18 12:47:51    629s] # met2             1001
[12/18 12:47:51    629s] # met3                2
[12/18 12:47:51    629s] #-----------------------
[12/18 12:47:51    629s] #                  4411 
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Total number of involved priority nets 123
[12/18 12:47:51    629s] #Maximum src to sink distance for priority net 163.2
[12/18 12:47:51    629s] #Average of max src_to_sink distance for priority net 38.4
[12/18 12:47:51    629s] #Average of ave src_to_sink distance for priority net 25.6
[12/18 12:47:51    629s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### report_overcon starts on Thu Dec 18 12:47:51 2025 with memory = 1656.98 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### report_overcon starts on Thu Dec 18 12:47:51 2025 with memory = 1656.98 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #Max overcon = 0 track.
[12/18 12:47:51    629s] #Total overcon = 0.00%.
[12/18 12:47:51    629s] #Worst layer Gcell overcon rate = 0.00%.
[12/18 12:47:51    629s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### global_route design signature (14): route=1398521260 net_attr=1234451356
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Global routing statistics:
[12/18 12:47:51    629s] #Cpu time = 00:00:00
[12/18 12:47:51    629s] #Elapsed time = 00:00:00
[12/18 12:47:51    629s] #Increased memory = 1.56 (MB)
[12/18 12:47:51    629s] #Total memory = 1656.57 (MB)
[12/18 12:47:51    629s] #Peak memory = 1788.73 (MB)
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #Finished global routing on Thu Dec 18 12:47:51 2025
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] #
[12/18 12:47:51    629s] ### Time Record (Global Routing) is uninstalled.
[12/18 12:47:51    629s] ### Time Record (Data Preparation) is installed.
[12/18 12:47:51    629s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:47:51    629s] ### track-assign external-init starts on Thu Dec 18 12:47:51 2025 with memory = 1656.58 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### Time Record (Track Assignment) is installed.
[12/18 12:47:51    629s] ### Time Record (Track Assignment) is uninstalled.
[12/18 12:47:51    629s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.58 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### track-assign engine-init starts on Thu Dec 18 12:47:51 2025 with memory = 1656.59 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] ### Time Record (Track Assignment) is installed.
[12/18 12:47:51    629s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    629s] ### track-assign core-engine starts on Thu Dec 18 12:47:51 2025 with memory = 1656.63 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    629s] #Start Track Assignment.
[12/18 12:47:51    629s] #Done with 24 horizontal wires in 1 hboxes and 287 vertical wires in 3 hboxes.
[12/18 12:47:51    630s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 3 hboxes.
[12/18 12:47:51    630s] #Complete Track Assignment.
[12/18 12:47:51    630s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:47:51    630s] #Total wire length = 14081 um.
[12/18 12:47:51    630s] #Total half perimeter of net bounding box = 5826 um.
[12/18 12:47:51    630s] #Total wire length on LAYER li1 = 3 um.
[12/18 12:47:51    630s] #Total wire length on LAYER met1 = 1422 um.
[12/18 12:47:51    630s] #Total wire length on LAYER met2 = 8044 um.
[12/18 12:47:51    630s] #Total wire length on LAYER met3 = 4603 um.
[12/18 12:47:51    630s] #Total wire length on LAYER met4 = 9 um.
[12/18 12:47:51    630s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:47:51    630s] #Total number of vias = 4411
[12/18 12:47:51    630s] #Up-Via Summary (total 4411):
[12/18 12:47:51    630s] #           
[12/18 12:47:51    630s] #-----------------------
[12/18 12:47:51    630s] # li1              1786
[12/18 12:47:51    630s] # met1             1622
[12/18 12:47:51    630s] # met2             1001
[12/18 12:47:51    630s] # met3                2
[12/18 12:47:51    630s] #-----------------------
[12/18 12:47:51    630s] #                  4411 
[12/18 12:47:51    630s] #
[12/18 12:47:51    630s] ### track_assign design signature (17): route=462895743
[12/18 12:47:51    630s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:47:51    630s] ### Time Record (Track Assignment) is uninstalled.
[12/18 12:47:51    630s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.82 (MB), peak = 1788.73 (MB)
[12/18 12:47:51    630s] #
[12/18 12:47:51    630s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/18 12:47:51    630s] #Cpu time = 00:00:01
[12/18 12:47:51    630s] #Elapsed time = 00:00:01
[12/18 12:47:51    630s] #Increased memory = 11.00 (MB)
[12/18 12:47:51    630s] #Total memory = 1656.82 (MB)
[12/18 12:47:51    630s] #Peak memory = 1788.73 (MB)
[12/18 12:47:51    630s] ### Time Record (Detail Routing) is installed.
[12/18 12:47:51    630s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:47:51    630s] #
[12/18 12:47:51    630s] #Start Detail Routing..
[12/18 12:47:51    630s] #start initial detail routing ...
[12/18 12:47:51    630s] ### Design has 141 dirty nets, 6416 dirty-areas)
[12/18 12:47:59    638s] # ECO: 1.3% of the total area was rechecked for DRC, and 96.0% required routing.
[12/18 12:47:59    638s] #   number of violations = 51
[12/18 12:47:59    638s] #
[12/18 12:47:59    638s] #    By Layer and Type :
[12/18 12:47:59    638s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:47:59    638s] #	li1           4       28        1        4       37
[12/18 12:47:59    638s] #	met1          7        7        0        0       14
[12/18 12:47:59    638s] #	Totals       11       35        1        4       51
[12/18 12:47:59    638s] #280 out of 11250 instances (2.5%) need to be verified(marked ipoed), dirty area = 3.3%.
[12/18 12:47:59    638s] #50.4% of the total area is being checked for drcs
[12/18 12:48:00    638s] #50.4% of the total area was checked
[12/18 12:48:00    638s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:00    638s] #   number of violations = 52
[12/18 12:48:00    638s] #
[12/18 12:48:00    638s] #    By Layer and Type :
[12/18 12:48:00    638s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:48:00    638s] #	li1           4       28        1        4       37
[12/18 12:48:00    638s] #	met1          8        7        0        0       15
[12/18 12:48:00    638s] #	Totals       12       35        1        4       52
[12/18 12:48:00    638s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1664.09 (MB), peak = 1788.73 (MB)
[12/18 12:48:00    639s] #start 1st optimization iteration ...
[12/18 12:48:06    644s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:06    644s] #   number of violations = 39
[12/18 12:48:06    644s] #
[12/18 12:48:06    644s] #    By Layer and Type :
[12/18 12:48:06    644s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:48:06    644s] #	li1           0       12        2        5       19
[12/18 12:48:06    644s] #	met1         12        8        0        0       20
[12/18 12:48:06    644s] #	Totals       12       20        2        5       39
[12/18 12:48:06    644s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1661.04 (MB), peak = 1788.73 (MB)
[12/18 12:48:06    644s] #start 2nd optimization iteration ...
[12/18 12:48:11    650s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:11    650s] #   number of violations = 75
[12/18 12:48:11    650s] #
[12/18 12:48:11    650s] #    By Layer and Type :
[12/18 12:48:11    650s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:48:11    650s] #	li1           9       28        6        3       46
[12/18 12:48:11    650s] #	met1         19        8        0        1       28
[12/18 12:48:11    650s] #	met2          0        1        0        0        1
[12/18 12:48:11    650s] #	Totals       28       37        6        4       75
[12/18 12:48:11    650s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1661.45 (MB), peak = 1788.73 (MB)
[12/18 12:48:11    650s] #start 3rd optimization iteration ...
[12/18 12:48:18    657s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:18    657s] #   number of violations = 57
[12/18 12:48:18    657s] #
[12/18 12:48:18    657s] #    By Layer and Type :
[12/18 12:48:18    657s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:48:18    657s] #	li1           4       17        8        2       31
[12/18 12:48:18    657s] #	met1         16        8        0        1       25
[12/18 12:48:18    657s] #	met2          0        1        0        0        1
[12/18 12:48:18    657s] #	Totals       20       26        8        3       57
[12/18 12:48:18    657s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1661.43 (MB), peak = 1788.73 (MB)
[12/18 12:48:18    657s] #start 4th optimization iteration ...
[12/18 12:48:27    666s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:27    666s] #   number of violations = 69
[12/18 12:48:27    666s] #
[12/18 12:48:27    666s] #    By Layer and Type :
[12/18 12:48:27    666s] #	         MetSpc    Short   CutSpc   CShort   Totals
[12/18 12:48:27    666s] #	li1           7       26        9        2       44
[12/18 12:48:27    666s] #	met1         14        9        0        1       24
[12/18 12:48:27    666s] #	met2          0        1        0        0        1
[12/18 12:48:27    666s] #	Totals       21       36        9        3       69
[12/18 12:48:27    666s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1661.39 (MB), peak = 1788.73 (MB)
[12/18 12:48:27    666s] #start 5th optimization iteration ...
[12/18 12:48:34    672s] ### Routing stats: routing = 96.96% drc-check-only = 1.22% dirty-area = 55.80%
[12/18 12:48:34    672s] #   number of violations = 48
[12/18 12:48:34    672s] #
[12/18 12:48:34    672s] #    By Layer and Type :
[12/18 12:48:34    672s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[12/18 12:48:34    672s] #	li1           4       13        0        2        5       24
[12/18 12:48:34    672s] #	met1         13        7        0        0        1       21
[12/18 12:48:34    672s] #	met2          0        1        0        0        0        1
[12/18 12:48:34    672s] #	met3          0        0        2        0        0        2
[12/18 12:48:34    672s] #	Totals       17       21        2        2        6       48
[12/18 12:48:34    672s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1663.02 (MB), peak = 1788.73 (MB)
[12/18 12:48:34    672s] #Complete Detail Routing.
[12/18 12:48:34    672s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:48:34    672s] #Total wire length = 17330 um.
[12/18 12:48:34    672s] #Total half perimeter of net bounding box = 5826 um.
[12/18 12:48:34    672s] #Total wire length on LAYER li1 = 13 um.
[12/18 12:48:34    672s] #Total wire length on LAYER met1 = 2352 um.
[12/18 12:48:34    672s] #Total wire length on LAYER met2 = 8466 um.
[12/18 12:48:34    672s] #Total wire length on LAYER met3 = 6488 um.
[12/18 12:48:34    672s] #Total wire length on LAYER met4 = 10 um.
[12/18 12:48:34    672s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:48:34    672s] #Total number of vias = 6710
[12/18 12:48:34    672s] #Up-Via Summary (total 6710):
[12/18 12:48:34    672s] #           
[12/18 12:48:34    672s] #-----------------------
[12/18 12:48:34    672s] # li1              2348
[12/18 12:48:34    672s] # met1             2400
[12/18 12:48:34    672s] # met2             1958
[12/18 12:48:34    672s] # met3                4
[12/18 12:48:34    672s] #-----------------------
[12/18 12:48:34    672s] #                  6710 
[12/18 12:48:34    672s] #
[12/18 12:48:34    672s] #Total number of DRC violations = 48
[12/18 12:48:34    672s] #Total number of violations on LAYER li1 = 24
[12/18 12:48:34    672s] #Total number of violations on LAYER met1 = 21
[12/18 12:48:34    672s] #Total number of violations on LAYER met2 = 1
[12/18 12:48:34    672s] #Total number of violations on LAYER met3 = 2
[12/18 12:48:34    672s] #Total number of violations on LAYER met4 = 0
[12/18 12:48:34    672s] #Total number of violations on LAYER met5 = 0
[12/18 12:48:34    672s] ### Time Record (Detail Routing) is uninstalled.
[12/18 12:48:34    672s] #Cpu time = 00:00:43
[12/18 12:48:34    672s] #Elapsed time = 00:00:43
[12/18 12:48:34    672s] #Increased memory = 6.20 (MB)
[12/18 12:48:34    672s] #Total memory = 1663.02 (MB)
[12/18 12:48:34    672s] #Peak memory = 1788.73 (MB)
[12/18 12:48:34    672s] ### Time Record (Antenna Fixing) is installed.
[12/18 12:48:34    672s] #
[12/18 12:48:34    672s] #start routing for process antenna violation fix ...
[12/18 12:48:34    672s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #    By Layer and Type :
[12/18 12:48:34    673s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[12/18 12:48:34    673s] #	li1           4       13        0        2        5       24
[12/18 12:48:34    673s] #	met1         13        7        0        0        1       21
[12/18 12:48:34    673s] #	met2          0        1        0        0        0        1
[12/18 12:48:34    673s] #	met3          0        0        2        0        0        2
[12/18 12:48:34    673s] #	Totals       17       21        2        2        6       48
[12/18 12:48:34    673s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1663.07 (MB), peak = 1788.73 (MB)
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:48:34    673s] #Total wire length = 17330 um.
[12/18 12:48:34    673s] #Total half perimeter of net bounding box = 5826 um.
[12/18 12:48:34    673s] #Total wire length on LAYER li1 = 13 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met1 = 2352 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met2 = 8466 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met3 = 6488 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met4 = 10 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:48:34    673s] #Total number of vias = 6710
[12/18 12:48:34    673s] #Up-Via Summary (total 6710):
[12/18 12:48:34    673s] #           
[12/18 12:48:34    673s] #-----------------------
[12/18 12:48:34    673s] # li1              2348
[12/18 12:48:34    673s] # met1             2400
[12/18 12:48:34    673s] # met2             1958
[12/18 12:48:34    673s] # met3                4
[12/18 12:48:34    673s] #-----------------------
[12/18 12:48:34    673s] #                  6710 
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #Total number of DRC violations = 48
[12/18 12:48:34    673s] #Total number of process antenna violations = 0
[12/18 12:48:34    673s] #Total number of net violated process antenna rule = 0
[12/18 12:48:34    673s] #Total number of violations on LAYER li1 = 24
[12/18 12:48:34    673s] #Total number of violations on LAYER met1 = 21
[12/18 12:48:34    673s] #Total number of violations on LAYER met2 = 1
[12/18 12:48:34    673s] #Total number of violations on LAYER met3 = 2
[12/18 12:48:34    673s] #Total number of violations on LAYER met4 = 0
[12/18 12:48:34    673s] #Total number of violations on LAYER met5 = 0
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:48:34    673s] #Total wire length = 17330 um.
[12/18 12:48:34    673s] #Total half perimeter of net bounding box = 5826 um.
[12/18 12:48:34    673s] #Total wire length on LAYER li1 = 13 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met1 = 2352 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met2 = 8466 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met3 = 6488 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met4 = 10 um.
[12/18 12:48:34    673s] #Total wire length on LAYER met5 = 0 um.
[12/18 12:48:34    673s] #Total number of vias = 6710
[12/18 12:48:34    673s] #Up-Via Summary (total 6710):
[12/18 12:48:34    673s] #           
[12/18 12:48:34    673s] #-----------------------
[12/18 12:48:34    673s] # li1              2348
[12/18 12:48:34    673s] # met1             2400
[12/18 12:48:34    673s] # met2             1958
[12/18 12:48:34    673s] # met3                4
[12/18 12:48:34    673s] #-----------------------
[12/18 12:48:34    673s] #                  6710 
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #Total number of DRC violations = 48
[12/18 12:48:34    673s] #Total number of process antenna violations = 0
[12/18 12:48:34    673s] #Total number of net violated process antenna rule = 0
[12/18 12:48:34    673s] #Total number of violations on LAYER li1 = 24
[12/18 12:48:34    673s] #Total number of violations on LAYER met1 = 21
[12/18 12:48:34    673s] #Total number of violations on LAYER met2 = 1
[12/18 12:48:34    673s] #Total number of violations on LAYER met3 = 2
[12/18 12:48:34    673s] #Total number of violations on LAYER met4 = 0
[12/18 12:48:34    673s] #Total number of violations on LAYER met5 = 0
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] ### Time Record (Antenna Fixing) is uninstalled.
[12/18 12:48:34    673s] #detailRoute Statistics:
[12/18 12:48:34    673s] #Cpu time = 00:00:43
[12/18 12:48:34    673s] #Elapsed time = 00:00:43
[12/18 12:48:34    673s] #Increased memory = 6.26 (MB)
[12/18 12:48:34    673s] #Total memory = 1663.08 (MB)
[12/18 12:48:34    673s] #Peak memory = 1788.73 (MB)
[12/18 12:48:34    673s] #Skip updating routing design signature in db-snapshot flow
[12/18 12:48:34    673s] ### global_detail_route design signature (38): route=1379201420 flt_obj=0 vio=1633542889 shield_wire=1
[12/18 12:48:34    673s] ### Time Record (DB Export) is installed.
[12/18 12:48:34    673s] ### export design design signature (39): route=1379201420 fixed_route=611809892 flt_obj=0 vio=1633542889 swire=282492057 shield_wire=1 net_attr=444021124 dirty_area=0 del_dirty_area=0 cell=197422236 placement=388617680 pin_access=772407038 inst_pattern=1
[12/18 12:48:34    673s] #	no debugging net set
[12/18 12:48:34    673s] ### Time Record (DB Export) is uninstalled.
[12/18 12:48:34    673s] ### Time Record (Post Callback) is installed.
[12/18 12:48:34    673s] ### Time Record (Post Callback) is uninstalled.
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] #globalDetailRoute statistics:
[12/18 12:48:34    673s] #Cpu time = 00:00:45
[12/18 12:48:34    673s] #Elapsed time = 00:00:45
[12/18 12:48:34    673s] #Increased memory = -14.87 (MB)
[12/18 12:48:34    673s] #Total memory = 1630.20 (MB)
[12/18 12:48:34    673s] #Peak memory = 1788.73 (MB)
[12/18 12:48:34    673s] #Number of warnings = 22
[12/18 12:48:34    673s] #Total number of warnings = 114
[12/18 12:48:34    673s] #Number of fails = 0
[12/18 12:48:34    673s] #Total number of fails = 0
[12/18 12:48:34    673s] #Complete globalDetailRoute on Thu Dec 18 12:48:34 2025
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] ### Time Record (globalDetailRoute) is uninstalled.
[12/18 12:48:34    673s] % End globalDetailRoute (date=12/18 12:48:34, total cpu=0:00:44.8, real=0:00:45.0, peak res=1696.9M, current mem=1629.5M)
[12/18 12:48:34    673s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/18 12:48:34    673s] % Begin globalDetailRoute (date=12/18 12:48:34, mem=1629.5M)
[12/18 12:48:34    673s] 
[12/18 12:48:34    673s] globalDetailRoute
[12/18 12:48:34    673s] 
[12/18 12:48:34    673s] #Start globalDetailRoute on Thu Dec 18 12:48:34 2025
[12/18 12:48:34    673s] #
[12/18 12:48:34    673s] ### Time Record (globalDetailRoute) is installed.
[12/18 12:48:34    673s] ### Time Record (Pre Callback) is installed.
[12/18 12:48:34    673s] ### Time Record (Pre Callback) is uninstalled.
[12/18 12:48:34    673s] ### Time Record (DB Import) is installed.
[12/18 12:48:34    673s] ### Time Record (Timing Data Generation) is installed.
[12/18 12:48:34    673s] #Generating timing data, please wait...
[12/18 12:48:34    673s] #11466 total nets, 134 already routed, 134 will ignore in trialRoute
[12/18 12:48:34    673s] ### run_trial_route starts on Thu Dec 18 12:48:34 2025 with memory = 1629.48 (MB), peak = 1788.73 (MB)
[12/18 12:48:34    673s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:34    673s] ### dump_timing_file starts on Thu Dec 18 12:48:34 2025 with memory = 1653.08 (MB), peak = 1788.73 (MB)
[12/18 12:48:34    673s] ### extractRC starts on Thu Dec 18 12:48:34 2025 with memory = 1653.08 (MB), peak = 1788.73 (MB)
[12/18 12:48:34    673s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/18 12:48:34    673s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/18 12:48:34    673s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:48:35    673s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:35    673s] #Dump tif for version 2.1
[12/18 12:48:35    673s] End AAE Lib Interpolated Model. (MEM=1966.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:48:35    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:35    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:35    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    674s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iwb_adr_o[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/18 12:48:36    675s] Total number of fetched objects 11466
[12/18 12:48:36    675s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/18 12:48:36    675s] End delay calculation. (MEM=1991.09 CPU=0:00:01.1 REAL=0:00:01.0)
[12/18 12:48:37    676s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1631.05 (MB), peak = 1788.73 (MB)
[12/18 12:48:37    676s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:37    676s] #Done generating timing data.
[12/18 12:48:37    676s] ### Time Record (Timing Data Generation) is uninstalled.
[12/18 12:48:37    676s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_514_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_513_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_512_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_511_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPWR of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VPB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VNB of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (NRIG-34) Power/Ground pin VGND of instance FE_RC_510_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/18 12:48:37    676s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/18 12:48:37    676s] #To increase the message display limit, refer to the product command reference manual.
[12/18 12:48:37    676s] ### Net info: total nets: 11553
[12/18 12:48:37    676s] ### Net info: dirty nets: 162
[12/18 12:48:37    676s] ### Net info: marked as disconnected nets: 0
[12/18 12:48:37    676s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/18 12:48:37    676s] #num needed restored net=0
[12/18 12:48:37    676s] #need_extraction net=0 (total=11553)
[12/18 12:48:37    676s] ### Net info: fully routed nets: 134
[12/18 12:48:37    676s] ### Net info: trivial (< 2 pins) nets: 183
[12/18 12:48:37    676s] ### Net info: unrouted nets: 11236
[12/18 12:48:37    676s] ### Net info: re-extraction nets: 0
[12/18 12:48:37    676s] ### Net info: ignored nets: 0
[12/18 12:48:37    676s] ### Net info: skip routing nets: 0
[12/18 12:48:37    676s] #Start reading timing information from file .timing_file_28794.tif.gz ...
[12/18 12:48:37    676s] #Read in timing information for 206 ports, 11250 instances from timing file .timing_file_28794.tif.gz.
[12/18 12:48:37    676s] ### import design signature (40): route=1618732096 fixed_route=611809892 flt_obj=0 vio=1025313269 swire=282492057 shield_wire=1 net_attr=1759139583 dirty_area=0 del_dirty_area=0 cell=197422236 placement=388617680 pin_access=772407038 inst_pattern=1
[12/18 12:48:37    676s] ### Time Record (DB Import) is uninstalled.
[12/18 12:48:37    676s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[12/18 12:48:37    676s] #RTESIG:78da95d24f4bc330140070cf7e8a47b6438575e6bd366d729d785519baeb886bda15da14
[12/18 12:48:37    676s] #       9ae4e0b7b7220893dab85cf3e3fd5fad0f8f7b6084db4ca40e313f223ced89b8424a89f3
[12/18 12:48:37    676s] #       fc9ef088227ddbb1dbd5faf9e59594845a77ce40f23e0cdd06aa0fabfbf60495a975e83c
[12/18 12:48:37    676s] #       38e37d6b9bbb6f9e0b051c92d67ad3987103c199f1172932057e0c3f016748c93360fd14
[12/18 12:48:37    676s] #       bd7d089e41e2fc387dce52e49c2e0b9c4348f222e77213d358b2abb8e0d7705128c8692b
[12/18 12:48:37    676s] #       f8d783a4ee06ede7cb16aa88f75694228e4a85c0ce6d738e4c534a02e6bcb6951eabc91a
[12/18 12:48:37    676s] #       1bfabfe4b4233b58b3a40891c7964d48d97f6a23940258d414f17c72e9006f3e01d0e4f6
[12/18 12:48:37    676s] #       30
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] ### Time Record (Data Preparation) is installed.
[12/18 12:48:37    676s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a475c46ed326d721ae8026e03a8535ed2ab5a9
[12/18 12:48:37    676s] #       d4a407de9e0012d2506958aef9e4df76b25abfdeef81116e33913ac4fc80f0b027e20a29
[12/18 12:48:37    676s] #       25cef35bc2038af465c7ae57ebc7a76752126add3903c9db30741ba8deadeedb2354a6d6
[12/18 12:48:37    676s] #       53e7c119ef5bdbdc7cf35c28e090b4d69bc68c1b989c197f912253e0c7e9a7e00c297906
[12/18 12:48:37    676s] #       ac0fd5dbbbc933489c1fc3e52c45cee9bcc1398424cf329787086bc92ee2825fc245a120
[12/18 12:48:37    676s] #       a7ade09f0792ba1bb49f6f5ba8223e5b518a382a15023bb5cd29b24d290998f3da567aac
[12/18 12:48:37    676s] #       823576eaff92e18dec60cda25224807d75b71c4c883cf62b0829fbcf10843284464d11cf
[12/18 12:48:37    676s] #       934b3ff5ea03580302f4
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:48:37    676s] ### Time Record (Global Routing) is installed.
[12/18 12:48:37    676s] ### Time Record (Global Routing) is uninstalled.
[12/18 12:48:37    676s] #Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
[12/18 12:48:37    676s] #Total number of routable nets = 11370.
[12/18 12:48:37    676s] #Total number of nets in the design = 11553.
[12/18 12:48:37    676s] #11236 routable nets do not have any wires.
[12/18 12:48:37    676s] #134 routable nets have routed wires.
[12/18 12:48:37    676s] #11236 nets will be global routed.
[12/18 12:48:37    676s] #9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:48:37    676s] #134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:48:37    676s] ### Time Record (Data Preparation) is installed.
[12/18 12:48:37    676s] #Start routing data preparation on Thu Dec 18 12:48:37 2025
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Minimum voltage of a net in the design = 0.000.
[12/18 12:48:37    676s] #Maximum voltage of a net in the design = 1.800.
[12/18 12:48:37    676s] #Voltage range [0.000 - 1.800] has 11551 nets.
[12/18 12:48:37    676s] #Voltage range [1.800 - 1.800] has 1 net.
[12/18 12:48:37    676s] #Voltage range [0.000 - 0.000] has 1 net.
[12/18 12:48:37    676s] #Build and mark too close pins for the same net.
[12/18 12:48:37    676s] ### Time Record (Cell Pin Access) is installed.
[12/18 12:48:37    676s] #Initial pin access analysis.
[12/18 12:48:37    676s] #Detail pin access analysis.
[12/18 12:48:37    676s] ### Time Record (Cell Pin Access) is uninstalled.
[12/18 12:48:37    676s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:48:37    676s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[12/18 12:48:37    676s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/18 12:48:37    676s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/18 12:48:37    676s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[12/18 12:48:37    676s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/18 12:48:37    676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.23 (MB), peak = 1788.73 (MB)
[12/18 12:48:37    676s] #Regenerating Ggrids automatically.
[12/18 12:48:37    676s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[12/18 12:48:37    676s] #Using automatically generated G-grids.
[12/18 12:48:37    676s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/18 12:48:37    676s] #Done routing data preparation.
[12/18 12:48:37    676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.89 (MB), peak = 1788.73 (MB)
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Finished routing data preparation on Thu Dec 18 12:48:37 2025
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Cpu time = 00:00:00
[12/18 12:48:37    676s] #Elapsed time = 00:00:00
[12/18 12:48:37    676s] #Increased memory = 6.93 (MB)
[12/18 12:48:37    676s] #Total memory = 1640.90 (MB)
[12/18 12:48:37    676s] #Peak memory = 1788.73 (MB)
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:48:37    676s] ### Time Record (Global Routing) is installed.
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Start global routing on Thu Dec 18 12:48:37 2025
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Start global routing initialization on Thu Dec 18 12:48:37 2025
[12/18 12:48:37    676s] #
[12/18 12:48:37    676s] #Number of eco nets is 493
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #Start global routing data preparation on Thu Dec 18 12:48:38 2025
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### build_merged_routing_blockage_rect_list starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] #Start routing resource analysis on Thu Dec 18 12:48:38 2025
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### init_is_bin_blocked starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### adjust_flow_cap starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### set_via_blocked starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### copy_flow starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] #Routing resource analysis is done on Thu Dec 18 12:48:38 2025
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### report_flow_cap starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] #  Resource Analysis:
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/18 12:48:38    676s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/18 12:48:38    676s] #  --------------------------------------------------------------
[12/18 12:48:38    676s] #  li1            V         161        1163        2464    86.00%
[12/18 12:48:38    676s] #  met1           H         353         219        2464     0.00%
[12/18 12:48:38    676s] #  met2           V        1213         111        2464     0.00%
[12/18 12:48:38    676s] #  met3           H         264          46        2464     0.00%
[12/18 12:48:38    676s] #  met4           V         881           1        2464     0.00%
[12/18 12:48:38    676s] #  met5           H          52           1        2464     0.00%
[12/18 12:48:38    676s] #  --------------------------------------------------------------
[12/18 12:48:38    676s] #  Total                   2924      25.07%       14784    14.33%
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #  141 nets (1.22%) with 1 preferred extra spacing.
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### analyze_m2_tracks starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### report_initial_resource starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### mark_pg_pins_accessibility starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### set_net_region starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #Global routing data preparation is done on Thu Dec 18 12:48:38 2025
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### prepare_level starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init level 1 starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### Level 1 hgrid = 88 X 28
[12/18 12:48:38    676s] ### init level 2 starts on Thu Dec 18 12:48:38 2025 with memory = 1640.90 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### Level 2 hgrid = 22 X 7  (large_net only)
[12/18 12:48:38    676s] ### prepare_level_flow starts on Thu Dec 18 12:48:38 2025 with memory = 1641.12 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_flow_edge starts on Thu Dec 18 12:48:38 2025 with memory = 1641.12 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### init_flow_edge starts on Thu Dec 18 12:48:38 2025 with memory = 1641.77 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #Global routing initialization is done on Thu Dec 18 12:48:38 2025
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.78 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] ### routing large nets 
[12/18 12:48:38    676s] #start global routing iteration 1...
[12/18 12:48:38    676s] ### init_flow_edge starts on Thu Dec 18 12:48:38 2025 with memory = 1641.78 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### routing at level 2 (topmost level) iter 0
[12/18 12:48:38    676s] ### Uniform Hboxes (5x2)
[12/18 12:48:38    676s] ### routing at level 1 iter 0 for 0 hboxes
[12/18 12:48:38    676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.45 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] #
[12/18 12:48:38    676s] #start global routing iteration 2...
[12/18 12:48:38    676s] ### init_flow_edge starts on Thu Dec 18 12:48:38 2025 with memory = 1644.45 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### cal_flow starts on Thu Dec 18 12:48:38 2025 with memory = 1644.45 (MB), peak = 1788.73 (MB)
[12/18 12:48:38    676s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:38    676s] ### routing at level 1 (topmost level) iter 0
[12/18 12:48:49    687s] ### measure_qor starts on Thu Dec 18 12:48:49 2025 with memory = 1672.56 (MB), peak = 1788.73 (MB)
[12/18 12:48:49    687s] ### measure_congestion starts on Thu Dec 18 12:48:49 2025 with memory = 1672.56 (MB), peak = 1788.73 (MB)
[12/18 12:48:49    687s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:49    687s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:49    687s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1667.41 (MB), peak = 1788.73 (MB)
[12/18 12:48:49    687s] #
[12/18 12:48:49    687s] #start global routing iteration 3...
[12/18 12:48:49    687s] ### routing at level 1 (topmost level) iter 1
[12/18 12:48:50    689s] ### measure_qor starts on Thu Dec 18 12:48:50 2025 with memory = 1667.73 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### measure_congestion starts on Thu Dec 18 12:48:50 2025 with memory = 1667.73 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.84 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] ### route_end starts on Thu Dec 18 12:48:50 2025 with memory = 1666.84 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
[12/18 12:48:50    689s] #Total number of routable nets = 11370.
[12/18 12:48:50    689s] #Total number of nets in the design = 11553.
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #11370 routable nets have routed wires.
[12/18 12:48:50    689s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:48:50    689s] #141 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #Routed nets constraints summary:
[12/18 12:48:50    689s] #------------------------------------------------------------
[12/18 12:48:50    689s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[12/18 12:48:50    689s] #------------------------------------------------------------
[12/18 12:48:50    689s] #      Default            2                 2           10891  
[12/18 12:48:50    689s] #------------------------------------------------------------
[12/18 12:48:50    689s] #        Total            2                 2           10891  
[12/18 12:48:50    689s] #------------------------------------------------------------
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #Routing constraints summary of the whole design:
[12/18 12:48:50    689s] #-------------------------------------------------------------------------------
[12/18 12:48:50    689s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[12/18 12:48:50    689s] #-------------------------------------------------------------------------------
[12/18 12:48:50    689s] #      Default                141            2                 2           11227  
[12/18 12:48:50    689s] #-------------------------------------------------------------------------------
[12/18 12:48:50    689s] #        Total                141            2                 2           11227  
[12/18 12:48:50    689s] #-------------------------------------------------------------------------------
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] ### adjust_flow_per_partial_route_obs starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_base_flow starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### init_flow_edge starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_flow starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### report_overcon starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #                 OverCon       OverCon       OverCon       OverCon          
[12/18 12:48:50    689s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/18 12:48:50    689s] #     Layer         (1-6)        (7-12)       (13-18)       (19-24)   OverCon  Flow/Cap
[12/18 12:48:50    689s] #  ----------------------------------------------------------------------------------------
[12/18 12:48:50    689s] #  li1          15(2.91%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.91%)     0.47  
[12/18 12:48:50    689s] #  met1       1415(57.4%)    201(8.16%)     33(1.34%)      6(0.24%)   (67.2%)     1.05  
[12/18 12:48:50    689s] #  met2       1147(46.6%)     69(2.80%)      6(0.24%)      1(0.04%)   (49.6%)     0.94  
[12/18 12:48:50    689s] #  met3       1314(53.3%)      0(0.00%)      0(0.00%)      0(0.00%)   (53.3%)     0.97  
[12/18 12:48:50    689s] #  met4        755(30.6%)      0(0.00%)      0(0.00%)      0(0.00%)   (30.6%)     0.83  
[12/18 12:48:50    689s] #  met5         20(0.81%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.81%)     0.77  
[12/18 12:48:50    689s] #  ----------------------------------------------------------------------------------------
[12/18 12:48:50    689s] #     Total   4666(36.4%)    270(2.10%)     39(0.30%)      7(0.05%)   (38.8%)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 24
[12/18 12:48:50    689s] #  Overflow after GR: 23.29% H + 15.53% V
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_base_flow starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### init_flow_edge starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_flow starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### generate_cong_map_content starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### Sync with Inovus CongMap starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #Hotspot report including placement blocked areas
[12/18 12:48:50    689s] OPERPROF: Starting HotSpotCal at level 1, MEM:1948.2M, EPOCH TIME: 1766051330.699626
[12/18 12:48:50    689s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/18 12:48:50    689s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/18 12:48:50    689s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/18 12:48:50    689s] [hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[12/18 12:48:50    689s] [hotspot] |     met1(H)    |            422.00 |            758.00 |   250.24    -0.01   598.39   194.49 |
[12/18 12:48:50    689s] [hotspot] |     met2(V)    |            551.00 |            574.00 |    21.75    10.88   544.00   184.96 |
[12/18 12:48:50    689s] [hotspot] |     met3(H)    |            338.00 |            675.00 |   239.36    -0.01   554.88   194.49 |
[12/18 12:48:50    689s] [hotspot] |     met4(V)    |            233.00 |            418.00 |    32.63    10.88   282.88   184.96 |
[12/18 12:48:50    689s] [hotspot] |     met5(H)    |            192.00 |            419.00 |    21.75    -0.01   413.44   194.49 |
[12/18 12:48:50    689s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/18 12:48:50    689s] [hotspot] |      worst     |   (met2)   551.00 |   (met1)   758.00 |                                     |
[12/18 12:48:50    689s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/18 12:48:50    689s] [hotspot] |   all layers   |            765.00 |            770.00 |                                     |
[12/18 12:48:50    689s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/18 12:48:50    689s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 765.00, normalized total congestion hotspot area = 770.00 (area is in unit of 4 std-cell row bins)
[12/18 12:48:50    689s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 765.00/770.00 (area is in unit of 4 std-cell row bins)
[12/18 12:48:50    689s] [hotspot] max/total 765.00/770.00, big hotspot (>10) total 765.00
[12/18 12:48:50    689s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] [hotspot] |  1  |    21.75    -0.01   565.75   194.49 |      768.00   |
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] [hotspot] |  2  |   511.36    10.88   544.00    21.75 |        3.00   |
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] [hotspot] |  3  |   565.75   130.56   576.63   141.44 |        1.00   |
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] [hotspot] |  4  |   565.75   152.31   576.63   163.19 |        1.00   |
[12/18 12:48:50    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 12:48:50    689s] Top 4 hotspots total area: 773.00
[12/18 12:48:50    689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1948.2M, EPOCH TIME: 1766051330.709730
[12/18 12:48:50    689s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### update starts on Thu Dec 18 12:48:50 2025 with memory = 1666.85 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #Complete Global Routing.
[12/18 12:48:50    689s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:48:50    689s] #Total wire length = 395489 um.
[12/18 12:48:50    689s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:48:50    689s] #Total wire length on LAYER li1 = 2335 um.
[12/18 12:48:50    689s] #Total wire length on LAYER met1 = 86601 um.
[12/18 12:48:50    689s] #Total wire length on LAYER met2 = 90776 um.
[12/18 12:48:50    689s] #Total wire length on LAYER met3 = 103113 um.
[12/18 12:48:50    689s] #Total wire length on LAYER met4 = 92964 um.
[12/18 12:48:50    689s] #Total wire length on LAYER met5 = 19700 um.
[12/18 12:48:50    689s] #Total number of vias = 80787
[12/18 12:48:50    689s] #Up-Via Summary (total 80787):
[12/18 12:48:50    689s] #           
[12/18 12:48:50    689s] #-----------------------
[12/18 12:48:50    689s] # li1             39258
[12/18 12:48:50    689s] # met1            21319
[12/18 12:48:50    689s] # met2            12155
[12/18 12:48:50    689s] # met3             6597
[12/18 12:48:50    689s] # met4             1458
[12/18 12:48:50    689s] #-----------------------
[12/18 12:48:50    689s] #                 80787 
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### report_overcon starts on Thu Dec 18 12:48:50 2025 with memory = 1667.27 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### report_overcon starts on Thu Dec 18 12:48:50 2025 with memory = 1667.27 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #Max overcon = 24 tracks.
[12/18 12:48:50    689s] #Total overcon = 38.81%.
[12/18 12:48:50    689s] #Worst layer Gcell overcon rate = 53.33%.
[12/18 12:48:50    689s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### global_route design signature (43): route=1471812022 net_attr=1630972806
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #Global routing statistics:
[12/18 12:48:50    689s] #Cpu time = 00:00:13
[12/18 12:48:50    689s] #Elapsed time = 00:00:13
[12/18 12:48:50    689s] #Increased memory = 24.30 (MB)
[12/18 12:48:50    689s] #Total memory = 1665.20 (MB)
[12/18 12:48:50    689s] #Peak memory = 1788.73 (MB)
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #Finished global routing on Thu Dec 18 12:48:50 2025
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] #
[12/18 12:48:50    689s] ### Time Record (Global Routing) is uninstalled.
[12/18 12:48:50    689s] ### Time Record (Data Preparation) is installed.
[12/18 12:48:50    689s] ### Time Record (Data Preparation) is uninstalled.
[12/18 12:48:50    689s] ### track-assign external-init starts on Thu Dec 18 12:48:50 2025 with memory = 1665.20 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### Time Record (Track Assignment) is installed.
[12/18 12:48:50    689s] ### Time Record (Track Assignment) is uninstalled.
[12/18 12:48:50    689s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.20 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### track-assign engine-init starts on Thu Dec 18 12:48:50 2025 with memory = 1665.20 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] ### Time Record (Track Assignment) is installed.
[12/18 12:48:50    689s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:50    689s] ### track-assign core-engine starts on Thu Dec 18 12:48:50 2025 with memory = 1665.20 (MB), peak = 1788.73 (MB)
[12/18 12:48:50    689s] #Start Track Assignment.
[12/18 12:48:51    690s] #Done with 15847 horizontal wires in 1 hboxes and 14320 vertical wires in 3 hboxes.
[12/18 12:48:52    691s] #Done with 4660 horizontal wires in 1 hboxes and 2519 vertical wires in 3 hboxes.
[12/18 12:48:53    691s] #Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
[12/18 12:48:53    691s] #
[12/18 12:48:53    691s] #Track assignment summary:
[12/18 12:48:53    691s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/18 12:48:53    691s] #------------------------------------------------------------------------
[12/18 12:48:53    691s] # li1         2299.02 	  0.30%  	  0.00% 	  0.28%
[12/18 12:48:53    691s] # met1       82424.52 	  1.44%  	  0.07% 	  0.12%
[12/18 12:48:53    691s] # met2       78932.17 	  0.35%  	  0.00% 	  0.05%
[12/18 12:48:53    691s] # met3       95471.29 	  0.66%  	  0.00% 	  0.12%
[12/18 12:48:53    691s] # met4       92881.74 	  0.53%  	  0.00% 	  0.00%
[12/18 12:48:53    691s] # met5       20481.79 	  1.67%  	  0.60% 	  0.00%
[12/18 12:48:53    691s] #------------------------------------------------------------------------
[12/18 12:48:53    691s] # All      372490.55  	  0.79% 	  0.05% 	  0.00%
[12/18 12:48:53    691s] #Complete Track Assignment.
[12/18 12:48:53    691s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:48:53    691s] #Total wire length = 386947 um.
[12/18 12:48:53    691s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:48:53    691s] #Total wire length on LAYER li1 = 2312 um.
[12/18 12:48:53    691s] #Total wire length on LAYER met1 = 84295 um.
[12/18 12:48:53    691s] #Total wire length on LAYER met2 = 87147 um.
[12/18 12:48:53    691s] #Total wire length on LAYER met3 = 101349 um.
[12/18 12:48:53    691s] #Total wire length on LAYER met4 = 92527 um.
[12/18 12:48:53    691s] #Total wire length on LAYER met5 = 19317 um.
[12/18 12:48:53    691s] #Total number of vias = 80787
[12/18 12:48:53    691s] #Up-Via Summary (total 80787):
[12/18 12:48:53    691s] #           
[12/18 12:48:53    691s] #-----------------------
[12/18 12:48:53    691s] # li1             39258
[12/18 12:48:53    691s] # met1            21319
[12/18 12:48:53    691s] # met2            12155
[12/18 12:48:53    691s] # met3             6597
[12/18 12:48:53    691s] # met4             1458
[12/18 12:48:53    691s] #-----------------------
[12/18 12:48:53    691s] #                 80787 
[12/18 12:48:53    691s] #
[12/18 12:48:53    691s] ### track_assign design signature (46): route=1278956205
[12/18 12:48:53    691s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.6 GB, peak:1.7 GB
[12/18 12:48:53    691s] ### Time Record (Track Assignment) is uninstalled.
[12/18 12:48:53    691s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1663.97 (MB), peak = 1788.73 (MB)
[12/18 12:48:53    691s] #
[12/18 12:48:53    691s] #number of short segments in preferred routing layers
[12/18 12:48:53    691s] #	met4      met5      Total 
[12/18 12:48:53    691s] #	16        2         18        
[12/18 12:48:53    691s] #
[12/18 12:48:53    691s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/18 12:48:53    691s] #Cpu time = 00:00:15
[12/18 12:48:53    691s] #Elapsed time = 00:00:15
[12/18 12:48:53    691s] #Increased memory = 30.27 (MB)
[12/18 12:48:53    691s] #Total memory = 1664.24 (MB)
[12/18 12:48:53    691s] #Peak memory = 1788.73 (MB)
[12/18 12:48:53    691s] ### Time Record (Detail Routing) is installed.
[12/18 12:48:53    691s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:48:53    691s] #
[12/18 12:48:53    691s] #Start Detail Routing..
[12/18 12:48:53    691s] #start initial detail routing ...
[12/18 12:48:53    691s] ### Design has 0 dirty nets, 10534 dirty-areas)
[12/18 12:51:56    874s] ### Routing stats: routing = 100.00% dirty-area = 99.59%
[12/18 12:51:56    874s] #   number of violations = 18880
[12/18 12:51:56    874s] #
[12/18 12:51:56    874s] #    By Layer and Type :
[12/18 12:51:56    874s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
[12/18 12:51:56    874s] #	li1         704     3760        2     1083     1460        0        1     7010
[12/18 12:51:56    874s] #	met1       3359     4432        6        0        1        0        0     7798
[12/18 12:51:56    874s] #	met2        300     1833        0        0        0        0        0     2133
[12/18 12:51:56    874s] #	met3       1610      178        4        0        0       17        0     1809
[12/18 12:51:56    874s] #	met4         11      113        4        0        0        0        1      129
[12/18 12:51:56    874s] #	met5          0        0        0        0        0        0        1        1
[12/18 12:51:56    874s] #	Totals     5984    10316       16     1083     1461       17        3    18880
[12/18 12:51:56    874s] #cpu time = 00:03:03, elapsed time = 00:03:03, memory = 1779.52 (MB), peak = 2189.75 (MB)
[12/18 12:51:56    874s] #Complete Detail Routing.
[12/18 12:51:56    875s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:51:56    875s] #Total wire length = 415007 um.
[12/18 12:51:56    875s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:51:56    875s] #Total wire length on LAYER li1 = 6994 um.
[12/18 12:51:56    875s] #Total wire length on LAYER met1 = 123033 um.
[12/18 12:51:56    875s] #Total wire length on LAYER met2 = 120081 um.
[12/18 12:51:56    875s] #Total wire length on LAYER met3 = 84431 um.
[12/18 12:51:56    875s] #Total wire length on LAYER met4 = 65328 um.
[12/18 12:51:56    875s] #Total wire length on LAYER met5 = 15139 um.
[12/18 12:51:56    875s] #Total number of vias = 103959
[12/18 12:51:56    875s] #Up-Via Summary (total 103959):
[12/18 12:51:56    875s] #           
[12/18 12:51:56    875s] #-----------------------
[12/18 12:51:56    875s] # li1             42888
[12/18 12:51:56    875s] # met1            43020
[12/18 12:51:56    875s] # met2             9735
[12/18 12:51:56    875s] # met3             7402
[12/18 12:51:56    875s] # met4              914
[12/18 12:51:56    875s] #-----------------------
[12/18 12:51:56    875s] #                103959 
[12/18 12:51:56    875s] #
[12/18 12:51:56    875s] #Total number of DRC violations = 18880
[12/18 12:51:56    875s] #Total number of violations on LAYER li1 = 7010
[12/18 12:51:56    875s] #Total number of violations on LAYER met1 = 7798
[12/18 12:51:56    875s] #Total number of violations on LAYER met2 = 2133
[12/18 12:51:56    875s] #Total number of violations on LAYER met3 = 1809
[12/18 12:51:56    875s] #Total number of violations on LAYER met4 = 129
[12/18 12:51:56    875s] #Total number of violations on LAYER met5 = 1
[12/18 12:51:56    875s] ### Time Record (Detail Routing) is uninstalled.
[12/18 12:51:56    875s] #Cpu time = 00:03:03
[12/18 12:51:56    875s] #Elapsed time = 00:03:03
[12/18 12:51:56    875s] #Increased memory = 115.28 (MB)
[12/18 12:51:56    875s] #Total memory = 1779.52 (MB)
[12/18 12:51:56    875s] #Peak memory = 2189.75 (MB)
[12/18 12:51:57    875s] ### Time Record (Post Route Via Swapping) is installed.
[12/18 12:51:57    875s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:51:57    875s] #
[12/18 12:51:57    875s] #Start Post Route via swapping...
[12/18 12:51:57    875s] #99.96% of area are rerouted by ECO routing.
[12/18 12:51:59    878s] #   number of violations = 18924
[12/18 12:51:59    878s] #
[12/18 12:51:59    878s] #    By Layer and Type :
[12/18 12:51:59    878s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
[12/18 12:51:59    878s] #	li1         704     3765        2     1084     1460        0        1     7016
[12/18 12:51:59    878s] #	met1       3387     4435        6        0        1        0        0     7829
[12/18 12:51:59    878s] #	met2        300     1834        0        0        0        0        0     2134
[12/18 12:51:59    878s] #	met3       1613      178        4        0        0       17        0     1812
[12/18 12:51:59    878s] #	met4         11      114        5        0        0        0        1      131
[12/18 12:51:59    878s] #	met5          0        0        0        0        0        0        2        2
[12/18 12:51:59    878s] #	Totals     6015    10326       17     1084     1461       17        4    18924
[12/18 12:51:59    878s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1779.66 (MB), peak = 2189.75 (MB)
[12/18 12:51:59    878s] #CELL_VIEW custom_riscv_core,init has 18924 DRC violations
[12/18 12:51:59    878s] #Total number of DRC violations = 18924
[12/18 12:51:59    878s] #Total number of process antenna violations = 32
[12/18 12:51:59    878s] #Total number of net violated process antenna rule = 27
[12/18 12:51:59    878s] #Total number of violations on LAYER li1 = 7016
[12/18 12:51:59    878s] #Total number of violations on LAYER met1 = 7829
[12/18 12:51:59    878s] #Total number of violations on LAYER met2 = 2134
[12/18 12:51:59    878s] #Total number of violations on LAYER met3 = 1812
[12/18 12:51:59    878s] #Total number of violations on LAYER met4 = 131
[12/18 12:51:59    878s] #Total number of violations on LAYER met5 = 2
[12/18 12:51:59    878s] #No via is swapped.
[12/18 12:51:59    878s] #Post Route via swapping is done.
[12/18 12:51:59    878s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/18 12:51:59    878s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:51:59    878s] #Total wire length = 415007 um.
[12/18 12:51:59    878s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:51:59    878s] #Total wire length on LAYER li1 = 6994 um.
[12/18 12:51:59    878s] #Total wire length on LAYER met1 = 123033 um.
[12/18 12:51:59    878s] #Total wire length on LAYER met2 = 120081 um.
[12/18 12:51:59    878s] #Total wire length on LAYER met3 = 84431 um.
[12/18 12:51:59    878s] #Total wire length on LAYER met4 = 65328 um.
[12/18 12:51:59    878s] #Total wire length on LAYER met5 = 15139 um.
[12/18 12:51:59    878s] #Total number of vias = 103959
[12/18 12:51:59    878s] #Up-Via Summary (total 103959):
[12/18 12:51:59    878s] #           
[12/18 12:51:59    878s] #-----------------------
[12/18 12:51:59    878s] # li1             42888
[12/18 12:51:59    878s] # met1            43020
[12/18 12:51:59    878s] # met2             9735
[12/18 12:51:59    878s] # met3             7402
[12/18 12:51:59    878s] # met4              914
[12/18 12:51:59    878s] #-----------------------
[12/18 12:51:59    878s] #                103959 
[12/18 12:51:59    878s] #
[12/18 12:51:59    878s] ### Time Record (Post Route Wire Spreading) is installed.
[12/18 12:51:59    878s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:51:59    878s] #
[12/18 12:51:59    878s] #Start Post Route wire spreading..
[12/18 12:51:59    878s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:51:59    878s] #
[12/18 12:51:59    878s] #Start DRC checking..
[12/18 12:52:03    882s] #   number of violations = 18977
[12/18 12:52:03    882s] #
[12/18 12:52:03    882s] #    By Layer and Type :
[12/18 12:52:03    882s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
[12/18 12:52:03    882s] #	li1         704     3780        2     1088     1463        0        1     7038
[12/18 12:52:03    882s] #	met1       3376     4443        6        0        1        0        0     7826
[12/18 12:52:03    882s] #	met2        304     1834        0        0        0        0        0     2138
[12/18 12:52:03    882s] #	met3       1641      177        2        0        0       17        0     1837
[12/18 12:52:03    882s] #	met4         11      120        4        0        0        0        1      136
[12/18 12:52:03    882s] #	met5          0        0        0        0        0        0        2        2
[12/18 12:52:03    882s] #	Totals     6036    10354       14     1088     1464       17        4    18977
[12/18 12:52:03    882s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1781.14 (MB), peak = 2189.75 (MB)
[12/18 12:52:03    882s] #CELL_VIEW custom_riscv_core,init has 18977 DRC violations
[12/18 12:52:03    882s] #Total number of DRC violations = 18977
[12/18 12:52:03    882s] #Total number of process antenna violations = 32
[12/18 12:52:03    882s] #Total number of net violated process antenna rule = 27
[12/18 12:52:03    882s] #Total number of violations on LAYER li1 = 7038
[12/18 12:52:03    882s] #Total number of violations on LAYER met1 = 7826
[12/18 12:52:03    882s] #Total number of violations on LAYER met2 = 2138
[12/18 12:52:03    882s] #Total number of violations on LAYER met3 = 1837
[12/18 12:52:03    882s] #Total number of violations on LAYER met4 = 136
[12/18 12:52:03    882s] #Total number of violations on LAYER met5 = 2
[12/18 12:52:03    882s] #
[12/18 12:52:03    882s] #Start data preparation for wire spreading...
[12/18 12:52:03    882s] #
[12/18 12:52:03    882s] #Data preparation is done on Thu Dec 18 12:52:03 2025
[12/18 12:52:03    882s] #
[12/18 12:52:03    882s] ### track-assign engine-init starts on Thu Dec 18 12:52:03 2025 with memory = 1781.14 (MB), peak = 2189.75 (MB)
[12/18 12:52:03    882s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[12/18 12:52:03    882s] #
[12/18 12:52:03    882s] #Start Post Route Wire Spread.
[12/18 12:52:04    883s] #Done with 1576 horizontal wires in 2 hboxes and 3144 vertical wires in 6 hboxes.
[12/18 12:52:04    883s] #Complete Post Route Wire Spread.
[12/18 12:52:04    883s] #
[12/18 12:52:04    883s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:52:04    883s] #Total wire length = 418198 um.
[12/18 12:52:04    883s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:52:04    883s] #Total wire length on LAYER li1 = 7002 um.
[12/18 12:52:04    883s] #Total wire length on LAYER met1 = 123420 um.
[12/18 12:52:04    883s] #Total wire length on LAYER met2 = 121295 um.
[12/18 12:52:04    883s] #Total wire length on LAYER met3 = 84908 um.
[12/18 12:52:04    883s] #Total wire length on LAYER met4 = 66357 um.
[12/18 12:52:04    883s] #Total wire length on LAYER met5 = 15216 um.
[12/18 12:52:04    883s] #Total number of vias = 103959
[12/18 12:52:04    883s] #Up-Via Summary (total 103959):
[12/18 12:52:04    883s] #           
[12/18 12:52:04    883s] #-----------------------
[12/18 12:52:04    883s] # li1             42888
[12/18 12:52:04    883s] # met1            43020
[12/18 12:52:04    883s] # met2             9735
[12/18 12:52:04    883s] # met3             7402
[12/18 12:52:04    883s] # met4              914
[12/18 12:52:04    883s] #-----------------------
[12/18 12:52:04    883s] #                103959 
[12/18 12:52:04    883s] #
[12/18 12:52:04    883s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[12/18 12:52:04    883s] #
[12/18 12:52:04    883s] #Start DRC checking..
[12/18 12:52:08    887s] #   number of violations = 18972
[12/18 12:52:08    887s] #
[12/18 12:52:08    887s] #    By Layer and Type :
[12/18 12:52:08    887s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
[12/18 12:52:08    887s] #	li1         704     3780        2     1088     1463        0        1     7038
[12/18 12:52:08    887s] #	met1       3375     4440        6        0        1        0        0     7822
[12/18 12:52:08    887s] #	met2        304     1834        0        0        0        0        0     2138
[12/18 12:52:08    887s] #	met3       1639      178        2        0        0       17        0     1836
[12/18 12:52:08    887s] #	met4         11      120        4        0        0        0        1      136
[12/18 12:52:08    887s] #	met5          0        0        0        0        0        0        2        2
[12/18 12:52:08    887s] #	Totals     6033    10352       14     1088     1464       17        4    18972
[12/18 12:52:08    887s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1779.86 (MB), peak = 2189.75 (MB)
[12/18 12:52:08    887s] #CELL_VIEW custom_riscv_core,init has 18972 DRC violations
[12/18 12:52:08    887s] #Total number of DRC violations = 18972
[12/18 12:52:08    887s] #Total number of process antenna violations = 32
[12/18 12:52:08    887s] #Total number of net violated process antenna rule = 27
[12/18 12:52:08    887s] #Total number of violations on LAYER li1 = 7038
[12/18 12:52:08    887s] #Total number of violations on LAYER met1 = 7822
[12/18 12:52:08    887s] #Total number of violations on LAYER met2 = 2138
[12/18 12:52:08    887s] #Total number of violations on LAYER met3 = 1836
[12/18 12:52:08    887s] #Total number of violations on LAYER met4 = 136
[12/18 12:52:08    887s] #Total number of violations on LAYER met5 = 2
[12/18 12:52:09    888s] #   number of violations = 18972
[12/18 12:52:09    888s] #
[12/18 12:52:09    888s] #    By Layer and Type :
[12/18 12:52:09    888s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Others   Totals
[12/18 12:52:09    888s] #	li1         704     3780        2     1088     1463        0        1     7038
[12/18 12:52:09    888s] #	met1       3375     4440        6        0        1        0        0     7822
[12/18 12:52:09    888s] #	met2        304     1834        0        0        0        0        0     2138
[12/18 12:52:09    888s] #	met3       1639      178        2        0        0       17        0     1836
[12/18 12:52:09    888s] #	met4         11      120        4        0        0        0        1      136
[12/18 12:52:09    888s] #	met5          0        0        0        0        0        0        2        2
[12/18 12:52:09    888s] #	Totals     6033    10352       14     1088     1464       17        4    18972
[12/18 12:52:09    888s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1779.93 (MB), peak = 2189.75 (MB)
[12/18 12:52:09    888s] #CELL_VIEW custom_riscv_core,init has 18972 DRC violations
[12/18 12:52:09    888s] #Total number of DRC violations = 18972
[12/18 12:52:09    888s] #Total number of process antenna violations = 32
[12/18 12:52:09    888s] #Total number of net violated process antenna rule = 27
[12/18 12:52:09    888s] #Total number of violations on LAYER li1 = 7038
[12/18 12:52:09    888s] #Total number of violations on LAYER met1 = 7822
[12/18 12:52:09    888s] #Total number of violations on LAYER met2 = 2138
[12/18 12:52:09    888s] #Total number of violations on LAYER met3 = 1836
[12/18 12:52:09    888s] #Total number of violations on LAYER met4 = 136
[12/18 12:52:09    888s] #Total number of violations on LAYER met5 = 2
[12/18 12:52:09    888s] #Post Route wire spread is done.
[12/18 12:52:09    888s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/18 12:52:09    888s] #Total number of nets with non-default rule or having extra spacing = 141
[12/18 12:52:09    888s] #Total wire length = 418183 um.
[12/18 12:52:09    888s] #Total half perimeter of net bounding box = 261811 um.
[12/18 12:52:09    888s] #Total wire length on LAYER li1 = 7002 um.
[12/18 12:52:09    888s] #Total wire length on LAYER met1 = 123420 um.
[12/18 12:52:09    888s] #Total wire length on LAYER met2 = 121286 um.
[12/18 12:52:09    888s] #Total wire length on LAYER met3 = 84902 um.
[12/18 12:52:09    888s] #Total wire length on LAYER met4 = 66357 um.
[12/18 12:52:09    888s] #Total wire length on LAYER met5 = 15216 um.
[12/18 12:52:09    888s] #Total number of vias = 103959
[12/18 12:52:09    888s] #Up-Via Summary (total 103959):
[12/18 12:52:09    888s] #           
[12/18 12:52:09    888s] #-----------------------
[12/18 12:52:09    888s] # li1             42888
[12/18 12:52:09    888s] # met1            43020
[12/18 12:52:09    888s] # met2             9735
[12/18 12:52:09    888s] # met3             7402
[12/18 12:52:09    888s] # met4              914
[12/18 12:52:09    888s] #-----------------------
[12/18 12:52:09    888s] #                103959 
[12/18 12:52:09    888s] #
[12/18 12:52:09    888s] #detailRoute Statistics:
[12/18 12:52:09    888s] #Cpu time = 00:03:16
[12/18 12:52:09    888s] #Elapsed time = 00:03:16
[12/18 12:52:09    888s] #Increased memory = 115.69 (MB)
[12/18 12:52:09    888s] #Total memory = 1779.93 (MB)
[12/18 12:52:09    888s] #Peak memory = 2189.75 (MB)
[12/18 12:52:09    888s] ### global_detail_route design signature (68): route=1739790062 flt_obj=0 vio=1313732467 shield_wire=1
[12/18 12:52:09    888s] ### Time Record (DB Export) is installed.
[12/18 12:52:09    888s] ### export design design signature (69): route=1739790062 fixed_route=611809892 flt_obj=0 vio=1313732467 swire=282492057 shield_wire=1 net_attr=758711477 dirty_area=0 del_dirty_area=0 cell=197422236 placement=388617680 pin_access=772407038 inst_pattern=1
[12/18 12:52:09    888s] #	no debugging net set
[12/18 12:52:09    888s] ### Time Record (DB Export) is uninstalled.
[12/18 12:52:09    888s] ### Time Record (Post Callback) is installed.
[12/18 12:52:09    888s] ### Time Record (Post Callback) is uninstalled.
[12/18 12:52:09    888s] #
[12/18 12:52:09    888s] #globalDetailRoute statistics:
[12/18 12:52:09    888s] #Cpu time = 00:03:35
[12/18 12:52:09    888s] #Elapsed time = 00:03:35
[12/18 12:52:09    888s] #Increased memory = 154.46 (MB)
[12/18 12:52:09    888s] #Total memory = 1783.93 (MB)
[12/18 12:52:09    888s] #Peak memory = 2189.75 (MB)
[12/18 12:52:09    888s] #Number of warnings = 22
[12/18 12:52:09    888s] #Total number of warnings = 137
[12/18 12:52:09    888s] #Number of fails = 0
[12/18 12:52:09    888s] #Total number of fails = 0
[12/18 12:52:09    888s] #Complete globalDetailRoute on Thu Dec 18 12:52:09 2025
[12/18 12:52:09    888s] #
[12/18 12:52:09    888s] ### Time Record (globalDetailRoute) is uninstalled.
[12/18 12:52:09    888s] % End globalDetailRoute (date=12/18 12:52:09, total cpu=0:03:35, real=0:03:35, peak res=2189.8M, current mem=1775.1M)
[12/18 12:52:09    888s] #Default setup view is reset to SINGLE_VIEW.
[12/18 12:52:09    888s] #Default setup view is reset to SINGLE_VIEW.
[12/18 12:52:09    888s] AAE_INFO: Post Route call back at the end of routeDesign
[12/18 12:52:09    888s] #routeDesign: cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1755.64 (MB), peak = 2189.75 (MB)
[12/18 12:52:09    888s] 
[12/18 12:52:09    888s] *** Summary of all messages that are not suppressed in this session:
[12/18 12:52:09    888s] Severity  ID               Count  Summary                                  
[12/18 12:52:09    888s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/18 12:52:09    888s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/18 12:52:09    888s] WARNING   IMPESI-3014         33  The RC network is incomplete for net %s....
[12/18 12:52:09    888s] *** Message Summary: 35 warning(s), 0 error(s)
[12/18 12:52:09    888s] 
[12/18 12:52:09    888s] ### Time Record (routeDesign) is uninstalled.
[12/18 12:52:09    888s] ### 
[12/18 12:52:09    888s] ###   Scalability Statistics
[12/18 12:52:09    888s] ### 
[12/18 12:52:09    888s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:52:09    888s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/18 12:52:09    888s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:52:09    888s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[12/18 12:52:09    888s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[12/18 12:52:09    888s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   Global Routing                |        00:00:13|        00:00:13|             1.0|
[12/18 12:52:09    888s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/18 12:52:09    888s] ###   Detail Routing                |        00:03:46|        00:03:46|             1.0|
[12/18 12:52:09    888s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/18 12:52:09    888s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[12/18 12:52:09    888s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:10|             1.0|
[12/18 12:52:09    888s] ###   Entire Command                |        00:04:20|        00:04:20|             1.0|
[12/18 12:52:09    888s] ### --------------------------------+----------------+----------------+----------------+
[12/18 12:52:09    888s] ### 
[12/18 12:52:09    888s] % End routeDesign (date=12/18 12:52:09, total cpu=0:04:20, real=0:04:20, peak res=2189.8M, current mem=1755.6M)
[12/18 12:52:09    888s] <CMD> optDesign -postRoute
[12/18 12:52:09    888s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1755.6M, totSessionCpu=0:14:49 **
[12/18 12:52:09    888s] **WARN: (IMPOPT-576):	204 nets have unplaced terms. 
[12/18 12:52:09    888s] *** optDesign #2 [begin] : totSession cpu/real = 0:14:48.6/0:14:50.6 (1.0), mem = 2079.7M
[12/18 12:52:09    888s] Info: 1 threads available for lower-level modules during optimization.
[12/18 12:52:09    888s] GigaOpt running with 1 threads.
[12/18 12:52:09    888s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:48.6/0:14:50.6 (1.0), mem = 2079.7M
[12/18 12:52:09    888s] **INFO: User settings:
[12/18 12:52:09    888s] setNanoRouteMode -drouteFixAntenna                              true
[12/18 12:52:09    888s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/18 12:52:09    888s] setNanoRouteMode -grouteExpTdStdDelay                           42.5
[12/18 12:52:09    888s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/18 12:52:09    888s] setNanoRouteMode -routeWithSiDriven                             true
[12/18 12:52:09    888s] setNanoRouteMode -routeWithTimingDriven                         true
[12/18 12:52:09    888s] setExtractRCMode -engine                                        preRoute
[12/18 12:52:09    888s] setUsefulSkewMode -ecoRoute                                     false
[12/18 12:52:09    888s] setDelayCalMode -enable_high_fanout                             true
[12/18 12:52:09    888s] setDelayCalMode -engine                                         aae
[12/18 12:52:09    888s] setDelayCalMode -ignoreNetLoad                                  false
[12/18 12:52:09    888s] setDelayCalMode -socv_accuracy_mode                             low
[12/18 12:52:09    888s] setOptMode -activeSetupViews                                    { SINGLE_VIEW }
[12/18 12:52:09    888s] setOptMode -autoSetupViews                                      { SINGLE_VIEW}
[12/18 12:52:09    888s] setOptMode -autoTDGRSetupViews                                  { SINGLE_VIEW}
[12/18 12:52:09    888s] setOptMode -drcMargin                                           0
[12/18 12:52:09    888s] setOptMode -fixCap                                              true
[12/18 12:52:09    888s] setOptMode -fixDrc                                              true
[12/18 12:52:09    888s] setOptMode -fixFanoutLoad                                       true
[12/18 12:52:09    888s] setOptMode -fixTran                                             true
[12/18 12:52:09    888s] setOptMode -optimizeFF                                          true
[12/18 12:52:09    888s] setOptMode -preserveAllSequential                               false
[12/18 12:52:09    888s] setOptMode -setupTargetSlack                                    0
[12/18 12:52:09    888s] setSIMode -separate_delta_delay_on_data                         true
[12/18 12:52:09    888s] setPlaceMode -place_design_floorplan_mode                       false
[12/18 12:52:09    888s] setAnalysisMode -analysisType                                   single
[12/18 12:52:09    888s] setAnalysisMode -checkType                                      setup
[12/18 12:52:09    888s] setAnalysisMode -clkSrcPath                                     true
[12/18 12:52:09    888s] setAnalysisMode -clockPropagation                               sdcControl
[12/18 12:52:09    888s] setAnalysisMode -usefulSkew                                     true
[12/18 12:52:09    888s] setAnalysisMode -virtualIPO                                     false
[12/18 12:52:09    888s] 
[12/18 12:52:09    888s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/18 12:52:09    888s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/18 12:52:10    888s] Summary for sequential cells identification: 
[12/18 12:52:10    888s]   Identified SBFF number: 45
[12/18 12:52:10    888s]   Identified MBFF number: 0
[12/18 12:52:10    888s]   Identified SB Latch number: 0
[12/18 12:52:10    888s]   Identified MB Latch number: 0
[12/18 12:52:10    888s]   Not identified SBFF number: 0
[12/18 12:52:10    888s]   Not identified MBFF number: 0
[12/18 12:52:10    888s]   Not identified SB Latch number: 0
[12/18 12:52:10    888s]   Not identified MB Latch number: 0
[12/18 12:52:10    888s]   Number of sequential cells which are not FFs: 23
[12/18 12:52:10    888s]  Visiting view : SINGLE_VIEW
[12/18 12:52:10    888s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:52:10    888s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:52:10    888s]  Visiting view : SINGLE_VIEW
[12/18 12:52:10    888s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[12/18 12:52:10    888s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[12/18 12:52:10    888s] TLC MultiMap info (StdDelay):
[12/18 12:52:10    888s]   : SINGLE_CORNER + SINGLE_LIB + 1 + no RcCorner := 32.6ps
[12/18 12:52:10    888s]   : SINGLE_CORNER + SINGLE_LIB + 1 + default_rc_corner := 42.5ps
[12/18 12:52:10    888s]  Setting StdDelay to: 42.5ps
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/18 12:52:10    888s] Need call spDPlaceInit before registerPrioInstLoc.
[12/18 12:52:10    888s] Switching SI Aware to true by default in postroute mode   
[12/18 12:52:10    888s] AAE_INFO: switching -siAware from false to true ...
[12/18 12:52:10    888s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/18 12:52:10    888s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.7M, EPOCH TIME: 1766051530.122029
[12/18 12:52:10    888s] Processing tracks to init pin-track alignment.
[12/18 12:52:10    888s] z: 1, totalTracks: 1
[12/18 12:52:10    888s] z: 3, totalTracks: 1
[12/18 12:52:10    888s] z: 5, totalTracks: 1
[12/18 12:52:10    888s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:52:10    888s] All LLGs are deleted
[12/18 12:52:10    888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2090.7M, EPOCH TIME: 1766051530.127103
[12/18 12:52:10    888s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2090.7M, EPOCH TIME: 1766051530.127243
[12/18 12:52:10    888s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.7M, EPOCH TIME: 1766051530.128985
[12/18 12:52:10    888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2090.7M, EPOCH TIME: 1766051530.129356
[12/18 12:52:10    888s] Max number of tech site patterns supported in site array is 256.
[12/18 12:52:10    888s] Core basic site is unithd
[12/18 12:52:10    888s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2090.7M, EPOCH TIME: 1766051530.133940
[12/18 12:52:10    888s] After signature check, allow fast init is false, keep pre-filter is true.
[12/18 12:52:10    888s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/18 12:52:10    888s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2090.7M, EPOCH TIME: 1766051530.134497
[12/18 12:52:10    888s] SiteArray: non-trimmed site array dimensions = 64 x 1280
[12/18 12:52:10    888s] SiteArray: use 409,600 bytes
[12/18 12:52:10    888s] SiteArray: current memory after site array memory allocation 2090.7M
[12/18 12:52:10    888s] SiteArray: FP blocked sites are writable
[12/18 12:52:10    888s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[12/18 12:52:10    888s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2090.7M, EPOCH TIME: 1766051530.135722
[12/18 12:52:10    888s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2090.7M, EPOCH TIME: 1766051530.135759
[12/18 12:52:10    888s] SiteArray: number of non floorplan blocked sites for llg default is 81920
[12/18 12:52:10    888s] Atter site array init, number of instance map data is 0.
[12/18 12:52:10    888s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:2090.7M, EPOCH TIME: 1766051530.136683
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:52:10    888s] OPERPROF:     Starting CMU at level 3, MEM:2090.7M, EPOCH TIME: 1766051530.137751
[12/18 12:52:10    888s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2093.8M, EPOCH TIME: 1766051530.139602
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s] Bad Lib Cell Checking (CMU) is done! (0)
[12/18 12:52:10    888s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2093.8M, EPOCH TIME: 1766051530.140410
[12/18 12:52:10    888s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2093.8M, EPOCH TIME: 1766051530.140446
[12/18 12:52:10    888s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2093.8M, EPOCH TIME: 1766051530.140487
[12/18 12:52:10    888s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2093.8MB).
[12/18 12:52:10    888s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2093.8M, EPOCH TIME: 1766051530.142995
[12/18 12:52:10    888s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2093.8M, EPOCH TIME: 1766051530.143051
[12/18 12:52:10    888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50).
[12/18 12:52:10    888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:10    888s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2088.8M, EPOCH TIME: 1766051530.170173
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s] Creating Lib Analyzer ...
[12/18 12:52:10    888s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[12/18 12:52:10    888s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[12/18 12:52:10    888s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[12/18 12:52:10    888s] 
[12/18 12:52:10    888s] {RT default_rc_corner 0 6 6 {4 0} {5 0} 2}
[12/18 12:52:11    890s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:50 mem=2112.8M
[12/18 12:52:11    890s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:50 mem=2112.8M
[12/18 12:52:11    890s] Creating Lib Analyzer, finished. 
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (IMPOPT-665):	iwb_adr_o[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/18 12:52:11    890s] Type 'man IMPOPT-665' for more detail.
[12/18 12:52:11    890s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/18 12:52:11    890s] To increase the message display limit, refer to the product command reference manual.
[12/18 12:52:11    890s] Effort level <high> specified for reg2reg path_group
[12/18 12:52:11    890s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[12/18 12:52:11    890s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1777.1M, totSessionCpu=0:14:50 **
[12/18 12:52:11    890s] Existing Dirty Nets : 0
[12/18 12:52:11    890s] New Signature Flow (optDesignCheckOptions) ....
[12/18 12:52:11    890s] #Taking db snapshot
[12/18 12:52:11    890s] #Taking db snapshot ... done
[12/18 12:52:11    890s] OPERPROF: Starting checkPlace at level 1, MEM:2114.8M, EPOCH TIME: 1766051531.624621
[12/18 12:52:11    890s] Processing tracks to init pin-track alignment.
[12/18 12:52:11    890s] z: 1, totalTracks: 1
[12/18 12:52:11    890s] z: 3, totalTracks: 1
[12/18 12:52:11    890s] z: 5, totalTracks: 1
[12/18 12:52:11    890s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/18 12:52:11    890s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2114.8M, EPOCH TIME: 1766051531.629020
[12/18 12:52:11    890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[12/18 12:52:11    890s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2114.8M, EPOCH TIME: 1766051531.634152
[12/18 12:52:11    890s] Begin checking placement ... (start mem=2114.8M, init mem=2114.8M)
[12/18 12:52:11    890s] Begin checking exclusive groups violation ...
[12/18 12:52:11    890s] There are 0 groups to check, max #box is 0, total #box is 0
[12/18 12:52:11    890s] Finished checking exclusive groups violations. Found 0 Vio.
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] Running CheckPlace using 1 thread in normal mode...
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] ...checkPlace normal is done!
[12/18 12:52:11    890s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2114.8M, EPOCH TIME: 1766051531.709469
[12/18 12:52:11    890s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:2114.8M, EPOCH TIME: 1766051531.714159
[12/18 12:52:11    890s] Overlapping with other instance:	9184
[12/18 12:52:11    890s] Orientation Violation:	5597
[12/18 12:52:11    890s] *info: Placed = 11250          (Fixed = 50)
[12/18 12:52:11    890s] *info: Unplaced = 0           
[12/18 12:52:11    890s] Placement Density:103.82%(106416/102498)
[12/18 12:52:11    890s] Placement Density (including fixed std cells):103.82%(106416/102498)
[12/18 12:52:11    890s] All LLGs are deleted
[12/18 12:52:11    890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11250).
[12/18 12:52:11    890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2114.8M, EPOCH TIME: 1766051531.765593
[12/18 12:52:11    890s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2114.8M, EPOCH TIME: 1766051531.765741
[12/18 12:52:11    890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2114.8M)
[12/18 12:52:11    890s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.142, MEM:2114.8M, EPOCH TIME: 1766051531.766282
[12/18 12:52:11    890s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[12/18 12:52:11    890s] **INFO: It is recommended to fix the placement violations and reroute the design
[12/18 12:52:11    890s] **INFO: Command refinePlace may be used to fix the placement violations
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.6 real=0:00:01.6)
[12/18 12:52:11    890s] Deleting Lib Analyzer.
[12/18 12:52:11    890s] Info: Destroy the CCOpt slew target map.
[12/18 12:52:11    890s] clean pInstBBox. size 0
[12/18 12:52:11    890s] All LLGs are deleted
[12/18 12:52:11    890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/18 12:52:11    890s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2114.8M, EPOCH TIME: 1766051531.801729
[12/18 12:52:11    890s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2114.8M, EPOCH TIME: 1766051531.801849
[12/18 12:52:11    890s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:50.5/0:14:52.4 (1.0), mem = 2114.8M
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] =============================================================================================
[12/18 12:52:11    890s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[12/18 12:52:11    890s] =============================================================================================
[12/18 12:52:11    890s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:52:11    890s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  67.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/18 12:52:11    890s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:52:11    890s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:52:11    890s] [ CheckPlace             ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:52:11    890s] [ MISC                   ]          0:00:00.5  (  24.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] Info: pop threads available for lower-level modules during optimization.
[12/18 12:52:11    890s] *** optDesign #2 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:50.5/0:14:52.4 (1.0), mem = 2114.8M
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] =============================================================================================
[12/18 12:52:11    890s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[12/18 12:52:11    890s] =============================================================================================
[12/18 12:52:11    890s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s] [ InitOpt                ]      1   0:00:01.7  (  92.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:52:11    890s] [ CheckPlace             ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/18 12:52:11    890s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s]  optDesign #2 TOTAL                 0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/18 12:52:11    890s] ---------------------------------------------------------------------------------------------
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] TimeStamp Deleting Cell Server Begin ...
[12/18 12:52:11    890s] 
[12/18 12:52:11    890s] TimeStamp Deleting Cell Server End ...
[12/18 12:52:11    890s] **ERROR: (IMPSYT-6692):	Invalid return code while executing 'place_route.tcl' was returned and script processing was stopped. Review the following error in 'place_route.tcl' then restart.
[12/18 12:52:11    890s] **ERROR: (IMPSYT-6693):	Error message: place_route.tcl: 0.
[12/18 12:52:11    890s] <CMD> win
