
vrs_projekt_bug0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038f4  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003a38  08003a38  00013a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003a78  08003a78  00013a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003a7c  08003a7c  00013a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  08003a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ac  20000020  08003a9c  00020020  2**3
                  ALLOC
  7 ._user_heap_stack 00000400  200000cc  08003a9c  000200cc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007ca1  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015fc  00000000  00000000  00027ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a60  00000000  00000000  000292e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000958  00000000  00000000  00029d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003929  00000000  00000000  0002a6a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002c3a  00000000  00000000  0002dfc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00030c03  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002b74  00000000  00000000  00030c84  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000337f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000020 	.word	0x20000020
 800015c:	00000000 	.word	0x00000000
 8000160:	08003a1c 	.word	0x08003a1c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000024 	.word	0x20000024
 800017c:	08003a1c 	.word	0x08003a1c

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__gedf2>:
 8000914:	f04f 3cff 	mov.w	ip, #4294967295
 8000918:	e006      	b.n	8000928 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__ledf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	e002      	b.n	8000928 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__cmpdf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	f84d cd04 	str.w	ip, [sp, #-4]!
 800092c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000930:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000938:	bf18      	it	ne
 800093a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093e:	d01b      	beq.n	8000978 <__cmpdf2+0x54>
 8000940:	b001      	add	sp, #4
 8000942:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000946:	bf0c      	ite	eq
 8000948:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800094c:	ea91 0f03 	teqne	r1, r3
 8000950:	bf02      	ittt	eq
 8000952:	ea90 0f02 	teqeq	r0, r2
 8000956:	2000      	moveq	r0, #0
 8000958:	4770      	bxeq	lr
 800095a:	f110 0f00 	cmn.w	r0, #0
 800095e:	ea91 0f03 	teq	r1, r3
 8000962:	bf58      	it	pl
 8000964:	4299      	cmppl	r1, r3
 8000966:	bf08      	it	eq
 8000968:	4290      	cmpeq	r0, r2
 800096a:	bf2c      	ite	cs
 800096c:	17d8      	asrcs	r0, r3, #31
 800096e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000972:	f040 0001 	orr.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800097c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000980:	d102      	bne.n	8000988 <__cmpdf2+0x64>
 8000982:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000986:	d107      	bne.n	8000998 <__cmpdf2+0x74>
 8000988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d1d6      	bne.n	8000940 <__cmpdf2+0x1c>
 8000992:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000996:	d0d3      	beq.n	8000940 <__cmpdf2+0x1c>
 8000998:	f85d 0b04 	ldr.w	r0, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_cdrcmple>:
 80009a0:	4684      	mov	ip, r0
 80009a2:	4610      	mov	r0, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	468c      	mov	ip, r1
 80009a8:	4619      	mov	r1, r3
 80009aa:	4663      	mov	r3, ip
 80009ac:	e000      	b.n	80009b0 <__aeabi_cdcmpeq>
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdcmpeq>:
 80009b0:	b501      	push	{r0, lr}
 80009b2:	f7ff ffb7 	bl	8000924 <__cmpdf2>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf48      	it	mi
 80009ba:	f110 0f00 	cmnmi.w	r0, #0
 80009be:	bd01      	pop	{r0, pc}

080009c0 <__aeabi_dcmpeq>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff fff4 	bl	80009b0 <__aeabi_cdcmpeq>
 80009c8:	bf0c      	ite	eq
 80009ca:	2001      	moveq	r0, #1
 80009cc:	2000      	movne	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmplt>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffea 	bl	80009b0 <__aeabi_cdcmpeq>
 80009dc:	bf34      	ite	cc
 80009de:	2001      	movcc	r0, #1
 80009e0:	2000      	movcs	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmple>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffe0 	bl	80009b0 <__aeabi_cdcmpeq>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpge>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffce 	bl	80009a0 <__aeabi_cdrcmple>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpgt>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffc4 	bl	80009a0 <__aeabi_cdrcmple>
 8000a18:	bf34      	ite	cc
 8000a1a:	2001      	movcc	r0, #1
 8000a1c:	2000      	movcs	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2uiz>:
 8000a74:	004a      	lsls	r2, r1, #1
 8000a76:	d211      	bcs.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d211      	bcs.n	8000aa2 <__aeabi_d2uiz+0x2e>
 8000a7e:	d50d      	bpl.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d40e      	bmi.n	8000aa8 <__aeabi_d2uiz+0x34>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d102      	bne.n	8000aae <__aeabi_d2uiz+0x3a>
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	4770      	bx	lr
 8000aae:	f04f 0000 	mov.w	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000abc:	2300      	movs	r3, #0
 8000abe:	73fb      	strb	r3, [r7, #15]
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	73bb      	strb	r3, [r7, #14]
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	78db      	ldrb	r3, [r3, #3]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d038      	beq.n	8000b42 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ad0:	4b26      	ldr	r3, [pc, #152]	; (8000b6c <NVIC_Init+0xb8>)
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000ade:	7bfb      	ldrb	r3, [r7, #15]
 8000ae0:	f1c3 0304 	rsb	r3, r3, #4
 8000ae4:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000ae6:	7b7a      	ldrb	r2, [r7, #13]
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	fa42 f303 	asr.w	r3, r2, r3
 8000aee:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	785b      	ldrb	r3, [r3, #1]
 8000af4:	461a      	mov	r2, r3
 8000af6:	7bbb      	ldrb	r3, [r7, #14]
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	789a      	ldrb	r2, [r3, #2]
 8000b02:	7b7b      	ldrb	r3, [r7, #13]
 8000b04:	4013      	ands	r3, r2
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	7bfb      	ldrb	r3, [r7, #15]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b14:	4a16      	ldr	r2, [pc, #88]	; (8000b70 <NVIC_Init+0xbc>)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	7bfa      	ldrb	r2, [r7, #15]
 8000b1e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b22:	4a13      	ldr	r2, [pc, #76]	; (8000b70 <NVIC_Init+0xbc>)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	095b      	lsrs	r3, r3, #5
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f003 031f 	and.w	r3, r3, #31
 8000b36:	2101      	movs	r1, #1
 8000b38:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b3c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b40:	e00f      	b.n	8000b62 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b42:	490b      	ldr	r1, [pc, #44]	; (8000b70 <NVIC_Init+0xbc>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	095b      	lsrs	r3, r3, #5
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	f003 031f 	and.w	r3, r3, #31
 8000b56:	2201      	movs	r2, #1
 8000b58:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b5a:	f100 0320 	add.w	r3, r0, #32
 8000b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr
 8000b6c:	e000ed00 	.word	0xe000ed00
 8000b70:	e000e100 	.word	0xe000e100

08000b74 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b087      	sub	sp, #28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	e07e      	b.n	8000c8e <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b90:	2201      	movs	r2, #1
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d16d      	bne.n	8000c88 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	2103      	movs	r1, #3
 8000bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	791b      	ldrb	r3, [r3, #4]
 8000bca:	4619      	mov	r1, r3
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd4:	431a      	orrs	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	791b      	ldrb	r3, [r3, #4]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d003      	beq.n	8000bea <GPIO_Init+0x76>
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	791b      	ldrb	r3, [r3, #4]
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d136      	bne.n	8000c58 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	689a      	ldr	r2, [r3, #8]
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	2103      	movs	r1, #3
 8000bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	795b      	ldrb	r3, [r3, #5]
 8000c08:	4619      	mov	r1, r3
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	431a      	orrs	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	889b      	ldrh	r3, [r3, #4]
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	2101      	movs	r1, #1
 8000c24:	fa01 f303 	lsl.w	r3, r1, r3
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	4013      	ands	r3, r2
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	889b      	ldrh	r3, [r3, #4]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b21a      	sxth	r2, r3
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	799b      	ldrb	r3, [r3, #6]
 8000c42:	4619      	mov	r1, r3
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4c:	b21b      	sxth	r3, r3
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2103      	movs	r1, #3
 8000c64:	fa01 f303 	lsl.w	r3, r1, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	68da      	ldr	r2, [r3, #12]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	79db      	ldrb	r3, [r3, #7]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	431a      	orrs	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	2b0f      	cmp	r3, #15
 8000c92:	f67f af7d 	bls.w	8000b90 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000c96:	bf00      	nop
 8000c98:	371c      	adds	r7, #28
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr

08000ca0 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: Specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000cac:	2300      	movs	r3, #0
 8000cae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	8a9b      	ldrh	r3, [r3, #20]
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	887b      	ldrh	r3, [r7, #2]
 8000cb8:	4013      	ands	r3, r2
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d002      	beq.n	8000cc6 <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	73fb      	strb	r3, [r7, #15]
 8000cc4:	e001      	b.n	8000cca <GPIO_ReadOutputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	807b      	strh	r3, [r7, #2]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 8000ce8:	787b      	ldrb	r3, [r7, #1]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d003      	beq.n	8000cf6 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	887a      	ldrh	r2, [r7, #2]
 8000cf2:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000cf4:	e002      	b.n	8000cfc <GPIO_WriteBit+0x24>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	887a      	ldrh	r2, [r7, #2]
 8000cfa:	835a      	strh	r2, [r3, #26]
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	8a9b      	ldrh	r3, [r3, #20]
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	887b      	ldrh	r3, [r7, #2]
 8000d1c:	4053      	eors	r3, r2
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	829a      	strh	r2, [r3, #20]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop

08000d30 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	807b      	strh	r3, [r7, #2]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d48:	787a      	ldrb	r2, [r7, #1]
 8000d4a:	887b      	ldrh	r3, [r7, #2]
 8000d4c:	f003 0307 	and.w	r3, r3, #7
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d58:	887b      	ldrh	r3, [r7, #2]
 8000d5a:	08db      	lsrs	r3, r3, #3
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	887b      	ldrh	r3, [r7, #2]
 8000d62:	08db      	lsrs	r3, r3, #3
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	461a      	mov	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	3208      	adds	r2, #8
 8000d6c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d70:	887b      	ldrh	r3, [r7, #2]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	210f      	movs	r1, #15
 8000d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	ea02 0103 	and.w	r1, r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f100 0208 	add.w	r2, r0, #8
 8000d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	08db      	lsrs	r3, r3, #3
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	461a      	mov	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3208      	adds	r2, #8
 8000d9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	08db      	lsrs	r3, r3, #3
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	461a      	mov	r2, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3208      	adds	r2, #8
 8000db0:	68b9      	ldr	r1, [r7, #8]
 8000db2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000db6:	bf00      	nop
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr

08000dc0 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a0e      	ldr	r2, [pc, #56]	; (8000e04 <I2C_DeInit+0x44>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d10a      	bne.n	8000de6 <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000dd6:	f000 fa6d 	bl	80012b4 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000de0:	f000 fa68 	bl	80012b4 <RCC_APB1PeriphResetCmd>
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 8000de4:	e009      	b.n	8000dfa <I2C_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8000de6:	2101      	movs	r1, #1
 8000de8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000dec:	f000 fa62 	bl	80012b4 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8000df0:	2100      	movs	r1, #0
 8000df2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000df6:	f000 fa5d 	bl	80012b4 <RCC_APB1PeriphResetCmd>
  }
}
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40005400 	.word	0x40005400

08000e08 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000e16:	2300      	movs	r3, #0
 8000e18:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8000e1e:	4b57      	ldr	r3, [pc, #348]	; (8000f7c <I2C_Init+0x174>)
 8000e20:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	889b      	ldrh	r3, [r3, #4]
 8000e26:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8000e28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e2a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e2e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 f909 	bl	800104c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	4a4f      	ldr	r2, [pc, #316]	; (8000f80 <I2C_Init+0x178>)
 8000e42:	fba2 2303 	umull	r2, r3, r2, r3
 8000e46:	0c9b      	lsrs	r3, r3, #18
 8000e48:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8000e4a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e4c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e56:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	f023 0301 	bic.w	r3, r3, #1
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a44      	ldr	r2, [pc, #272]	; (8000f84 <I2C_Init+0x17c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d815      	bhi.n	8000ea2 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	69fa      	ldr	r2, [r7, #28]
 8000e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e82:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8000e84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d801      	bhi.n	8000e8e <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8000e8e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e92:	4313      	orrs	r3, r2
 8000e94:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8000e96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e98:	3301      	adds	r3, #1
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	841a      	strh	r2, [r3, #32]
 8000ea0:	e040      	b.n	8000f24 <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	88db      	ldrh	r3, [r3, #6]
 8000ea6:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d109      	bne.n	8000ec2 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	4413      	add	r3, r2
 8000eb8:	69fa      	ldr	r2, [r7, #28]
 8000eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ebe:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000ec0:	e00e      	b.n	8000ee0 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4413      	add	r3, r2
 8000ecc:	009a      	lsls	r2, r3, #2
 8000ece:	4413      	add	r3, r2
 8000ed0:	69fa      	ldr	r2, [r7, #28]
 8000ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed6:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8000ed8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000eda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ede:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8000ee0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000ee2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d103      	bne.n	8000ef2 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8000eea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8000ef2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000ef4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000efe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000f02:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000f04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000f06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f0a:	fb02 f303 	mul.w	r3, r2, r3
 8000f0e:	4a1e      	ldr	r2, [pc, #120]	; (8000f88 <I2C_Init+0x180>)
 8000f10:	fb82 1203 	smull	r1, r2, r2, r3
 8000f14:	1192      	asrs	r2, r2, #6
 8000f16:	17db      	asrs	r3, r3, #31
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f28:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000f40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f42:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8000f46:	f023 0302 	bic.w	r3, r3, #2
 8000f4a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	889a      	ldrh	r2, [r3, #4]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	895b      	ldrh	r3, [r3, #10]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f62:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	899a      	ldrh	r2, [r3, #12]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	891b      	ldrh	r3, [r3, #8]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	811a      	strh	r2, [r3, #8]
}
 8000f74:	bf00      	nop
 8000f76:	3728      	adds	r7, #40	; 0x28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	007a1200 	.word	0x007a1200
 8000f80:	431bde83 	.word	0x431bde83
 8000f84:	000186a0 	.word	0x000186a0
 8000f88:	10624dd3 	.word	0x10624dd3

08000f8c <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f98:	78fb      	ldrb	r3, [r7, #3]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d008      	beq.n	8000fb0 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	881b      	ldrh	r3, [r3, #0]
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
  }
}
 8000fae:	e007      	b.n	8000fc0 <I2C_Cmd+0x34>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	f023 0301 	bic.w	r3, r3, #1
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	801a      	strh	r2, [r3, #0]
  }
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fd8:	78fb      	ldrb	r3, [r7, #3]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d008      	beq.n	8000ff0 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8000fee:	e007      	b.n	8001000 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	801a      	strh	r2, [r3, #0]
  }
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001018:	78fb      	ldrb	r3, [r7, #3]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d008      	beq.n	8001030 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	b29b      	uxth	r3, r3
 8001024:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001028:	b29a      	uxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
  }
}
 800102e:	e007      	b.n	8001040 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	b29b      	uxth	r3, r3
 8001036:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800103a:	b29a      	uxth	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	801a      	strh	r2, [r3, #0]
  }
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800104c:	b480      	push	{r7}
 800104e:	b089      	sub	sp, #36	; 0x24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	2300      	movs	r3, #0
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800106c:	4b5f      	ldr	r3, [pc, #380]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f003 030c 	and.w	r3, r3, #12
 8001074:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	2b0c      	cmp	r3, #12
 800107a:	d865      	bhi.n	8001148 <RCC_GetClocksFreq+0xfc>
 800107c:	a201      	add	r2, pc, #4	; (adr r2, 8001084 <RCC_GetClocksFreq+0x38>)
 800107e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001082:	bf00      	nop
 8001084:	080010b9 	.word	0x080010b9
 8001088:	08001149 	.word	0x08001149
 800108c:	08001149 	.word	0x08001149
 8001090:	08001149 	.word	0x08001149
 8001094:	080010d9 	.word	0x080010d9
 8001098:	08001149 	.word	0x08001149
 800109c:	08001149 	.word	0x08001149
 80010a0:	08001149 	.word	0x08001149
 80010a4:	080010e1 	.word	0x080010e1
 80010a8:	08001149 	.word	0x08001149
 80010ac:	08001149 	.word	0x08001149
 80010b0:	08001149 	.word	0x08001149
 80010b4:	080010e9 	.word	0x080010e9
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80010b8:	4b4c      	ldr	r3, [pc, #304]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80010c0:	0b5b      	lsrs	r3, r3, #13
 80010c2:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	3301      	adds	r3, #1
 80010c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	601a      	str	r2, [r3, #0]
      break;
 80010d6:	e047      	b.n	8001168 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a45      	ldr	r2, [pc, #276]	; (80011f0 <RCC_GetClocksFreq+0x1a4>)
 80010dc:	601a      	str	r2, [r3, #0]
      break;
 80010de:	e043      	b.n	8001168 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a44      	ldr	r2, [pc, #272]	; (80011f4 <RCC_GetClocksFreq+0x1a8>)
 80010e4:	601a      	str	r2, [r3, #0]
      break;
 80010e6:	e03f      	b.n	8001168 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80010e8:	4b40      	ldr	r3, [pc, #256]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80010f0:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80010f2:	4b3e      	ldr	r3, [pc, #248]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80010fa:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	0c9b      	lsrs	r3, r3, #18
 8001100:	4a3d      	ldr	r2, [pc, #244]	; (80011f8 <RCC_GetClocksFreq+0x1ac>)
 8001102:	5cd3      	ldrb	r3, [r2, r3]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	0d9b      	lsrs	r3, r3, #22
 800110c:	3301      	adds	r3, #1
 800110e:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001110:	4b36      	ldr	r3, [pc, #216]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001118:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d109      	bne.n	8001134 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	4a33      	ldr	r2, [pc, #204]	; (80011f0 <RCC_GetClocksFreq+0x1a4>)
 8001124:	fb02 f203 	mul.w	r2, r2, r3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	fbb2 f2f3 	udiv	r2, r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001132:	e019      	b.n	8001168 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	4a2f      	ldr	r2, [pc, #188]	; (80011f4 <RCC_GetClocksFreq+0x1a8>)
 8001138:	fb02 f203 	mul.w	r2, r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]
      }
      break;
 8001146:	e00f      	b.n	8001168 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8001148:	4b28      	ldr	r3, [pc, #160]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001150:	0b5b      	lsrs	r3, r3, #13
 8001152:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	3301      	adds	r3, #1
 8001158:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	461a      	mov	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	601a      	str	r2, [r3, #0]
      break;
 8001166:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001168:	4b20      	ldr	r3, [pc, #128]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001170:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	091b      	lsrs	r3, r3, #4
 8001176:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8001178:	4a20      	ldr	r2, [pc, #128]	; (80011fc <RCC_GetClocksFreq+0x1b0>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	4413      	add	r3, r2
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	40da      	lsrs	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001190:	4b16      	ldr	r3, [pc, #88]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001198:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80011a0:	4a16      	ldr	r2, [pc, #88]	; (80011fc <RCC_GetClocksFreq+0x1b0>)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	4413      	add	r3, r2
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	40da      	lsrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <RCC_GetClocksFreq+0x1a0>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80011c0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	0adb      	lsrs	r3, r3, #11
 80011c6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <RCC_GetClocksFreq+0x1b0>)
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	40da      	lsrs	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	60da      	str	r2, [r3, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3724      	adds	r7, #36	; 0x24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800
 80011f0:	00f42400 	.word	0x00f42400
 80011f4:	007a1200 	.word	0x007a1200
 80011f8:	20000000 	.word	0x20000000
 80011fc:	2000000c 	.word	0x2000000c

08001200 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d006      	beq.n	8001220 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001212:	4909      	ldr	r1, [pc, #36]	; (8001238 <RCC_AHBPeriphClockCmd+0x38>)
 8001214:	4b08      	ldr	r3, [pc, #32]	; (8001238 <RCC_AHBPeriphClockCmd+0x38>)
 8001216:	69da      	ldr	r2, [r3, #28]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4313      	orrs	r3, r2
 800121c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800121e:	e006      	b.n	800122e <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001220:	4905      	ldr	r1, [pc, #20]	; (8001238 <RCC_AHBPeriphClockCmd+0x38>)
 8001222:	4b05      	ldr	r3, [pc, #20]	; (8001238 <RCC_AHBPeriphClockCmd+0x38>)
 8001224:	69da      	ldr	r2, [r3, #28]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	43db      	mvns	r3, r3
 800122a:	4013      	ands	r3, r2
 800122c:	61cb      	str	r3, [r1, #28]
  }
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	40023800 	.word	0x40023800

0800123c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d006      	beq.n	800125c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800124e:	4909      	ldr	r1, [pc, #36]	; (8001274 <RCC_APB2PeriphClockCmd+0x38>)
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <RCC_APB2PeriphClockCmd+0x38>)
 8001252:	6a1a      	ldr	r2, [r3, #32]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4313      	orrs	r3, r2
 8001258:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800125a:	e006      	b.n	800126a <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800125c:	4905      	ldr	r1, [pc, #20]	; (8001274 <RCC_APB2PeriphClockCmd+0x38>)
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <RCC_APB2PeriphClockCmd+0x38>)
 8001260:	6a1a      	ldr	r2, [r3, #32]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	43db      	mvns	r3, r3
 8001266:	4013      	ands	r3, r2
 8001268:	620b      	str	r3, [r1, #32]
  }
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	40023800 	.word	0x40023800

08001278 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d006      	beq.n	8001298 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800128a:	4909      	ldr	r1, [pc, #36]	; (80012b0 <RCC_APB1PeriphClockCmd+0x38>)
 800128c:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <RCC_APB1PeriphClockCmd+0x38>)
 800128e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4313      	orrs	r3, r2
 8001294:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001296:	e006      	b.n	80012a6 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001298:	4905      	ldr	r1, [pc, #20]	; (80012b0 <RCC_APB1PeriphClockCmd+0x38>)
 800129a:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <RCC_APB1PeriphClockCmd+0x38>)
 800129c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	43db      	mvns	r3, r3
 80012a2:	4013      	ands	r3, r2
 80012a4:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr
 80012b0:	40023800 	.word	0x40023800

080012b4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012c0:	78fb      	ldrb	r3, [r7, #3]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d006      	beq.n	80012d4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80012c6:	4909      	ldr	r1, [pc, #36]	; (80012ec <RCC_APB1PeriphResetCmd+0x38>)
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <RCC_APB1PeriphResetCmd+0x38>)
 80012ca:	699a      	ldr	r2, [r3, #24]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80012d2:	e006      	b.n	80012e2 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80012d4:	4905      	ldr	r1, [pc, #20]	; (80012ec <RCC_APB1PeriphResetCmd+0x38>)
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <RCC_APB1PeriphResetCmd+0x38>)
 80012d8:	699a      	ldr	r2, [r3, #24]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	43db      	mvns	r3, r3
 80012de:	4013      	ands	r3, r2
 80012e0:	618b      	str	r3, [r1, #24]
  }
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	40023800 	.word	0x40023800

080012f0 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800130a:	d00b      	beq.n	8001324 <TIM_TimeBaseInit+0x34>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a1c      	ldr	r2, [pc, #112]	; (8001380 <TIM_TimeBaseInit+0x90>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d007      	beq.n	8001324 <TIM_TimeBaseInit+0x34>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a1b      	ldr	r2, [pc, #108]	; (8001384 <TIM_TimeBaseInit+0x94>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d003      	beq.n	8001324 <TIM_TimeBaseInit+0x34>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a1a      	ldr	r2, [pc, #104]	; (8001388 <TIM_TimeBaseInit+0x98>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d108      	bne.n	8001336 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001324:	89fb      	ldrh	r3, [r7, #14]
 8001326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800132a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	885a      	ldrh	r2, [r3, #2]
 8001330:	89fb      	ldrh	r3, [r7, #14]
 8001332:	4313      	orrs	r3, r2
 8001334:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a14      	ldr	r2, [pc, #80]	; (800138c <TIM_TimeBaseInit+0x9c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d00c      	beq.n	8001358 <TIM_TimeBaseInit+0x68>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a13      	ldr	r2, [pc, #76]	; (8001390 <TIM_TimeBaseInit+0xa0>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d008      	beq.n	8001358 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8001346:	89fb      	ldrh	r3, [r7, #14]
 8001348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800134c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	891a      	ldrh	r2, [r3, #8]
 8001352:	89fb      	ldrh	r3, [r7, #14]
 8001354:	4313      	orrs	r3, r2
 8001356:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	881a      	ldrh	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2201      	movs	r2, #1
 8001372:	829a      	strh	r2, [r3, #20]
}
 8001374:	bf00      	nop
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40000400 	.word	0x40000400
 8001384:	40000800 	.word	0x40000800
 8001388:	40000c00 	.word	0x40000c00
 800138c:	40001000 	.word	0x40001000
 8001390:	40001400 	.word	0x40001400

08001394 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d008      	beq.n	80013b8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80013b6:	e007      	b.n	80013c8 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	b29b      	uxth	r3, r3
 80013be:	f023 0301 	bic.w	r3, r3, #1
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	801a      	strh	r2, [r3, #0]
  }
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop

080013d4 <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	81fb      	strh	r3, [r7, #14]
 80013e2:	2300      	movs	r3, #0
 80013e4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	8c1b      	ldrh	r3, [r3, #32]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	8c1b      	ldrh	r3, [r3, #32]
 80013fa:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	8b9b      	ldrh	r3, [r3, #28]
 8001400:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001408:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	881a      	ldrh	r2, [r3, #0]
 800140e:	89fb      	ldrh	r3, [r7, #14]
 8001410:	4313      	orrs	r3, r2
 8001412:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8001414:	89bb      	ldrh	r3, [r7, #12]
 8001416:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800141a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	891b      	ldrh	r3, [r3, #8]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b29a      	uxth	r2, r3
 8001424:	89bb      	ldrh	r3, [r7, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	885b      	ldrh	r3, [r3, #2]
 800142e:	021b      	lsls	r3, r3, #8
 8001430:	b29a      	uxth	r2, r3
 8001432:	89bb      	ldrh	r3, [r7, #12]
 8001434:	4313      	orrs	r3, r2
 8001436:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	89fa      	ldrh	r2, [r7, #14]
 8001444:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	89ba      	ldrh	r2, [r7, #12]
 800144a:	841a      	strh	r2, [r3, #32]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop

08001458 <TIM_OC4Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	81fb      	strh	r3, [r7, #14]
 8001466:	2300      	movs	r3, #0
 8001468:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	8c1b      	ldrh	r3, [r3, #32]
 800146e:	b29b      	uxth	r3, r3
 8001470:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001474:	b29a      	uxth	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	8c1b      	ldrh	r3, [r3, #32]
 800147e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	8b9b      	ldrh	r3, [r3, #28]
 8001484:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8001486:	89fb      	ldrh	r3, [r7, #14]
 8001488:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800148c:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b29a      	uxth	r2, r3
 8001496:	89fb      	ldrh	r3, [r7, #14]
 8001498:	4313      	orrs	r3, r2
 800149a:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 800149c:	89bb      	ldrh	r3, [r7, #12]
 800149e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014a2:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	891b      	ldrh	r3, [r3, #8]
 80014a8:	031b      	lsls	r3, r3, #12
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	89bb      	ldrh	r3, [r7, #12]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	885b      	ldrh	r3, [r3, #2]
 80014b6:	031b      	lsls	r3, r3, #12
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	89bb      	ldrh	r3, [r7, #12]
 80014bc:	4313      	orrs	r3, r2
 80014be:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	89fa      	ldrh	r2, [r7, #14]
 80014cc:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	89ba      	ldrh	r2, [r7, #12]
 80014d2:	841a      	strh	r2, [r3, #32]
}
 80014d4:	bf00      	nop
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop

080014e0 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	8b9b      	ldrh	r3, [r3, #28]
 80014f4:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80014f6:	89fb      	ldrh	r3, [r7, #14]
 80014f8:	f023 0308 	bic.w	r3, r3, #8
 80014fc:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80014fe:	89fa      	ldrh	r2, [r7, #14]
 8001500:	887b      	ldrh	r3, [r7, #2]
 8001502:	4313      	orrs	r3, r2
 8001504:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	89fa      	ldrh	r2, [r7, #14]
 800150a:	839a      	strh	r2, [r3, #28]
}
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop

08001518 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	8b9b      	ldrh	r3, [r3, #28]
 800152c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800152e:	89fb      	ldrh	r3, [r7, #14]
 8001530:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001534:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001536:	887b      	ldrh	r3, [r7, #2]
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b29a      	uxth	r2, r3
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	4313      	orrs	r3, r2
 8001540:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	89fa      	ldrh	r2, [r7, #14]
 8001546:	839a      	strh	r2, [r3, #28]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop

08001554 <TIM_ICInit>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10f      	bne.n	8001586 <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	8859      	ldrh	r1, [r3, #2]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	889a      	ldrh	r2, [r3, #4]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	891b      	ldrh	r3, [r3, #8]
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f000 f938 	bl	80017e8 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	88db      	ldrh	r3, [r3, #6]
 800157c:	4619      	mov	r1, r3
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 f860 	bl	8001644 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001584:	e036      	b.n	80015f4 <TIM_ICInit+0xa0>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	2b04      	cmp	r3, #4
 800158c:	d10f      	bne.n	80015ae <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	8859      	ldrh	r1, [r3, #2]
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	889a      	ldrh	r2, [r3, #4]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	891b      	ldrh	r3, [r3, #8]
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f966 	bl	800186c <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	88db      	ldrh	r3, [r3, #6]
 80015a4:	4619      	mov	r1, r3
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 f868 	bl	800167c <TIM_SetIC2Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80015ac:	e022      	b.n	80015f4 <TIM_ICInit+0xa0>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d10f      	bne.n	80015d6 <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	8859      	ldrh	r1, [r3, #2]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	889a      	ldrh	r2, [r3, #4]
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	891b      	ldrh	r3, [r3, #8]
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f99e 	bl	8001904 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	88db      	ldrh	r3, [r3, #6]
 80015cc:	4619      	mov	r1, r3
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 f872 	bl	80016b8 <TIM_SetIC3Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80015d4:	e00e      	b.n	80015f4 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	8859      	ldrh	r1, [r3, #2]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	889a      	ldrh	r2, [r3, #4]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	891b      	ldrh	r3, [r3, #8]
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f000 f9d6 	bl	8001994 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	88db      	ldrh	r3, [r3, #6]
 80015ec:	4619      	mov	r1, r3
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f000 f87e 	bl	80016f0 <TIM_SetIC4Prescaler>
  }
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 2, 3, 4, 5, 9, 10 or 11 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop

08001614 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 2, 3, 4 or 5 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001620:	4618      	mov	r0, r3
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop

0800162c <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 2, 3, 4 or 5 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop

08001644 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8b1b      	ldrh	r3, [r3, #24]
 8001654:	b29b      	uxth	r3, r3
 8001656:	f023 030c 	bic.w	r3, r3, #12
 800165a:	b29a      	uxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	8b1b      	ldrh	r3, [r3, #24]
 8001664:	b29a      	uxth	r2, r3
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	4313      	orrs	r3, r2
 800166a:	b29a      	uxth	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	831a      	strh	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop

0800167c <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	8b1b      	ldrh	r3, [r3, #24]
 800168c:	b29b      	uxth	r3, r3
 800168e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001692:	b29a      	uxth	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	8b1b      	ldrh	r3, [r3, #24]
 800169c:	b29a      	uxth	r2, r3
 800169e:	887b      	ldrh	r3, [r7, #2]
 80016a0:	021b      	lsls	r3, r3, #8
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	831a      	strh	r2, [r3, #24]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop

080016b8 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	8b9b      	ldrh	r3, [r3, #28]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	f023 030c 	bic.w	r3, r3, #12
 80016ce:	b29a      	uxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	8b9b      	ldrh	r3, [r3, #28]
 80016d8:	b29a      	uxth	r2, r3
 80016da:	887b      	ldrh	r3, [r7, #2]
 80016dc:	4313      	orrs	r3, r2
 80016de:	b29a      	uxth	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	839a      	strh	r2, [r3, #28]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop

080016f0 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	8b9b      	ldrh	r3, [r3, #28]
 8001700:	b29b      	uxth	r3, r3
 8001702:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001706:	b29a      	uxth	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	8b9b      	ldrh	r3, [r3, #28]
 8001710:	b29a      	uxth	r2, r3
 8001712:	887b      	ldrh	r3, [r7, #2]
 8001714:	021b      	lsls	r3, r3, #8
 8001716:	b29b      	uxth	r3, r3
 8001718:	4313      	orrs	r3, r2
 800171a:	b29a      	uxth	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	839a      	strh	r2, [r3, #28]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop

0800172c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800173c:	787b      	ldrb	r3, [r7, #1]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d008      	beq.n	8001754 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	899b      	ldrh	r3, [r3, #12]
 8001746:	b29a      	uxth	r2, r3
 8001748:	887b      	ldrh	r3, [r7, #2]
 800174a:	4313      	orrs	r3, r2
 800174c:	b29a      	uxth	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001752:	e009      	b.n	8001768 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	899b      	ldrh	r3, [r3, #12]
 8001758:	b29a      	uxth	r2, r3
 800175a:	887b      	ldrh	r3, [r7, #2]
 800175c:	43db      	mvns	r3, r3
 800175e:	b29b      	uxth	r3, r3
 8001760:	4013      	ands	r3, r2
 8001762:	b29a      	uxth	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	819a      	strh	r2, [r3, #12]
  }
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop

08001774 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001780:	2300      	movs	r3, #0
 8001782:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001784:	2300      	movs	r3, #0
 8001786:	81bb      	strh	r3, [r7, #12]
 8001788:	2300      	movs	r3, #0
 800178a:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	8a1b      	ldrh	r3, [r3, #16]
 8001790:	b29a      	uxth	r2, r3
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	4013      	ands	r3, r2
 8001796:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	899b      	ldrh	r3, [r3, #12]
 800179c:	b29a      	uxth	r2, r3
 800179e:	887b      	ldrh	r3, [r7, #2]
 80017a0:	4013      	ands	r3, r2
 80017a2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80017a4:	89bb      	ldrh	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d005      	beq.n	80017b6 <TIM_GetITStatus+0x42>
 80017aa:	897b      	ldrh	r3, [r7, #10]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80017b0:	2301      	movs	r3, #1
 80017b2:	73fb      	strb	r3, [r7, #15]
 80017b4:	e001      	b.n	80017ba <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80017b6:	2300      	movs	r3, #0
 80017b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop

080017c8 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80017d4:	887b      	ldrh	r3, [r7, #2]
 80017d6:	43db      	mvns	r3, r3
 80017d8:	b29a      	uxth	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	821a      	strh	r2, [r3, #16]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	4608      	mov	r0, r1
 80017f2:	4611      	mov	r1, r2
 80017f4:	461a      	mov	r2, r3
 80017f6:	4603      	mov	r3, r0
 80017f8:	817b      	strh	r3, [r7, #10]
 80017fa:	460b      	mov	r3, r1
 80017fc:	813b      	strh	r3, [r7, #8]
 80017fe:	4613      	mov	r3, r2
 8001800:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	82fb      	strh	r3, [r7, #22]
 8001806:	2300      	movs	r3, #0
 8001808:	82bb      	strh	r3, [r7, #20]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	8c1b      	ldrh	r3, [r3, #32]
 800180e:	b29b      	uxth	r3, r3
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	b29a      	uxth	r2, r3
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	8b1b      	ldrh	r3, [r3, #24]
 800181e:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	8c1b      	ldrh	r3, [r3, #32]
 8001824:	82bb      	strh	r3, [r7, #20]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8001826:	8afb      	ldrh	r3, [r7, #22]
 8001828:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800182c:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	b29a      	uxth	r2, r3
 8001834:	893b      	ldrh	r3, [r7, #8]
 8001836:	4313      	orrs	r3, r2
 8001838:	b29a      	uxth	r2, r3
 800183a:	8afb      	ldrh	r3, [r7, #22]
 800183c:	4313      	orrs	r3, r2
 800183e:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001840:	8abb      	ldrh	r3, [r7, #20]
 8001842:	f023 030a 	bic.w	r3, r3, #10
 8001846:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001848:	897a      	ldrh	r2, [r7, #10]
 800184a:	8abb      	ldrh	r3, [r7, #20]
 800184c:	4313      	orrs	r3, r2
 800184e:	b29b      	uxth	r3, r3
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	8afa      	ldrh	r2, [r7, #22]
 800185a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	8aba      	ldrh	r2, [r7, #20]
 8001860:	841a      	strh	r2, [r3, #32]
}
 8001862:	bf00      	nop
 8001864:	371c      	adds	r7, #28
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	4608      	mov	r0, r1
 8001876:	4611      	mov	r1, r2
 8001878:	461a      	mov	r2, r3
 800187a:	4603      	mov	r3, r0
 800187c:	817b      	strh	r3, [r7, #10]
 800187e:	460b      	mov	r3, r1
 8001880:	813b      	strh	r3, [r7, #8]
 8001882:	4613      	mov	r3, r2
 8001884:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	82fb      	strh	r3, [r7, #22]
 800188a:	2300      	movs	r3, #0
 800188c:	82bb      	strh	r3, [r7, #20]
 800188e:	2300      	movs	r3, #0
 8001890:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8c1b      	ldrh	r3, [r3, #32]
 8001896:	b29b      	uxth	r3, r3
 8001898:	f023 0310 	bic.w	r3, r3, #16
 800189c:	b29a      	uxth	r2, r3
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	8b1b      	ldrh	r3, [r3, #24]
 80018a6:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	8c1b      	ldrh	r3, [r3, #32]
 80018ac:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80018ae:	897b      	ldrh	r3, [r7, #10]
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 80018b4:	8afb      	ldrh	r3, [r7, #22]
 80018b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018ba:	051b      	lsls	r3, r3, #20
 80018bc:	0d1b      	lsrs	r3, r3, #20
 80018be:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80018c0:	88fb      	ldrh	r3, [r7, #6]
 80018c2:	031b      	lsls	r3, r3, #12
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	8afb      	ldrh	r3, [r7, #22]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80018cc:	893b      	ldrh	r3, [r7, #8]
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	8afb      	ldrh	r3, [r7, #22]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80018d8:	8abb      	ldrh	r3, [r7, #20]
 80018da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80018de:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80018e0:	8a7a      	ldrh	r2, [r7, #18]
 80018e2:	8abb      	ldrh	r3, [r7, #20]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	f043 0310 	orr.w	r3, r3, #16
 80018ec:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8afa      	ldrh	r2, [r7, #22]
 80018f2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	8aba      	ldrh	r2, [r7, #20]
 80018f8:	841a      	strh	r2, [r3, #32]
}
 80018fa:	bf00      	nop
 80018fc:	371c      	adds	r7, #28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001904:	b480      	push	{r7}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	4608      	mov	r0, r1
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	4603      	mov	r3, r0
 8001914:	817b      	strh	r3, [r7, #10]
 8001916:	460b      	mov	r3, r1
 8001918:	813b      	strh	r3, [r7, #8]
 800191a:	4613      	mov	r3, r2
 800191c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	82fb      	strh	r3, [r7, #22]
 8001922:	2300      	movs	r3, #0
 8001924:	82bb      	strh	r3, [r7, #20]
 8001926:	2300      	movs	r3, #0
 8001928:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	8c1b      	ldrh	r3, [r3, #32]
 800192e:	b29b      	uxth	r3, r3
 8001930:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001934:	b29a      	uxth	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8b9b      	ldrh	r3, [r3, #28]
 800193e:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	8c1b      	ldrh	r3, [r3, #32]
 8001944:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001946:	897b      	ldrh	r3, [r7, #10]
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 800194c:	8afb      	ldrh	r3, [r7, #22]
 800194e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001952:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	b29a      	uxth	r2, r3
 800195a:	893b      	ldrh	r3, [r7, #8]
 800195c:	4313      	orrs	r3, r2
 800195e:	b29a      	uxth	r2, r3
 8001960:	8afb      	ldrh	r3, [r7, #22]
 8001962:	4313      	orrs	r3, r2
 8001964:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001966:	8abb      	ldrh	r3, [r7, #20]
 8001968:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800196c:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800196e:	8a7a      	ldrh	r2, [r7, #18]
 8001970:	8abb      	ldrh	r3, [r7, #20]
 8001972:	4313      	orrs	r3, r2
 8001974:	b29b      	uxth	r3, r3
 8001976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800197a:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	8afa      	ldrh	r2, [r7, #22]
 8001980:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	8aba      	ldrh	r2, [r7, #20]
 8001986:	841a      	strh	r2, [r3, #32]
}
 8001988:	bf00      	nop
 800198a:	371c      	adds	r7, #28
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	4608      	mov	r0, r1
 800199e:	4611      	mov	r1, r2
 80019a0:	461a      	mov	r2, r3
 80019a2:	4603      	mov	r3, r0
 80019a4:	817b      	strh	r3, [r7, #10]
 80019a6:	460b      	mov	r3, r1
 80019a8:	813b      	strh	r3, [r7, #8]
 80019aa:	4613      	mov	r3, r2
 80019ac:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	82fb      	strh	r3, [r7, #22]
 80019b2:	2300      	movs	r3, #0
 80019b4:	82bb      	strh	r3, [r7, #20]
 80019b6:	2300      	movs	r3, #0
 80019b8:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	8c1b      	ldrh	r3, [r3, #32]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8b9b      	ldrh	r3, [r3, #28]
 80019ce:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8c1b      	ldrh	r3, [r3, #32]
 80019d4:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80019d6:	897b      	ldrh	r3, [r7, #10]
 80019d8:	031b      	lsls	r3, r3, #12
 80019da:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80019dc:	8afb      	ldrh	r3, [r7, #22]
 80019de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019e2:	051b      	lsls	r3, r3, #20
 80019e4:	0d1b      	lsrs	r3, r3, #20
 80019e6:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 80019e8:	893b      	ldrh	r3, [r7, #8]
 80019ea:	021b      	lsls	r3, r3, #8
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	8afb      	ldrh	r3, [r7, #22]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80019f4:	88fb      	ldrh	r3, [r7, #6]
 80019f6:	031b      	lsls	r3, r3, #12
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	8afb      	ldrh	r3, [r7, #22]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001a00:	8abb      	ldrh	r3, [r7, #20]
 8001a02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a06:	045b      	lsls	r3, r3, #17
 8001a08:	0c5b      	lsrs	r3, r3, #17
 8001a0a:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001a0c:	8a7a      	ldrh	r2, [r7, #18]
 8001a0e:	8abb      	ldrh	r3, [r7, #20]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a18:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8afa      	ldrh	r2, [r7, #22]
 8001a1e:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8aba      	ldrh	r2, [r7, #20]
 8001a24:	841a      	strh	r2, [r3, #32]
}
 8001a26:	bf00      	nop
 8001a28:	371c      	adds	r7, #28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr

08001a30 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	8a1b      	ldrh	r3, [r3, #16]
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	88db      	ldrh	r3, [r3, #6]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	4313      	orrs	r3, r2
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	899b      	ldrh	r3, [r3, #12]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a78:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001a7c:	f023 030c 	bic.w	r3, r3, #12
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	889a      	ldrh	r2, [r3, #4]
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	891b      	ldrh	r3, [r3, #8]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	461a      	mov	r2, r3
 8001a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	8a9b      	ldrh	r3, [r3, #20]
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	899b      	ldrh	r3, [r3, #12]
 8001aba:	461a      	mov	r2, r3
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff fabc 	bl	800104c <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a2e      	ldr	r2, [pc, #184]	; (8001b90 <USART_Init+0x160>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d102      	bne.n	8001ae2 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	623b      	str	r3, [r7, #32]
 8001ae0:	e001      	b.n	8001ae6 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	899b      	ldrh	r3, [r3, #12]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	da0c      	bge.n	8001b0c <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001af2:	6a3a      	ldr	r2, [r7, #32]
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	009a      	lsls	r2, r3, #2
 8001afc:	441a      	add	r2, r3
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e00b      	b.n	8001b24 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001b0c:	6a3a      	ldr	r2, [r7, #32]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	009a      	lsls	r2, r3, #2
 8001b16:	441a      	add	r2, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	4a1b      	ldr	r2, [pc, #108]	; (8001b94 <USART_Init+0x164>)
 8001b28:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2c:	095b      	lsrs	r3, r3, #5
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	091b      	lsrs	r3, r3, #4
 8001b36:	2264      	movs	r2, #100	; 0x64
 8001b38:	fb02 f303 	mul.w	r3, r2, r3
 8001b3c:	69fa      	ldr	r2, [r7, #28]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	899b      	ldrh	r3, [r3, #12]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	b21b      	sxth	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	da0c      	bge.n	8001b68 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	3332      	adds	r3, #50	; 0x32
 8001b54:	4a0f      	ldr	r2, [pc, #60]	; (8001b94 <USART_Init+0x164>)
 8001b56:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5a:	095b      	lsrs	r3, r3, #5
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b62:	4313      	orrs	r3, r2
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
 8001b66:	e00b      	b.n	8001b80 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	011b      	lsls	r3, r3, #4
 8001b6c:	3332      	adds	r3, #50	; 0x32
 8001b6e:	4a09      	ldr	r2, [pc, #36]	; (8001b94 <USART_Init+0x164>)
 8001b70:	fba2 2303 	umull	r2, r3, r2, r3
 8001b74:	095b      	lsrs	r3, r3, #5
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	811a      	strh	r2, [r3, #8]
}
 8001b88:	bf00      	nop
 8001b8a:	3728      	adds	r7, #40	; 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40013800 	.word	0x40013800
 8001b94:	51eb851f 	.word	0x51eb851f

08001b98 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ba4:	78fb      	ldrb	r3, [r7, #3]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d008      	beq.n	8001bbc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	899b      	ldrh	r3, [r3, #12]
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001bba:	e007      	b.n	8001bcc <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	899b      	ldrh	r3, [r3, #12]
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	819a      	strh	r2, [r3, #12]
  }
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop

08001bd8 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001be4:	887b      	ldrh	r3, [r7, #2]
 8001be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	809a      	strh	r2, [r3, #4]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop

08001bfc <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	889b      	ldrh	r3, [r3, #4]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c0e:	b29b      	uxth	r3, r3
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bc80      	pop	{r7}
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop

08001c1c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b087      	sub	sp, #28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001c40:	887b      	ldrh	r3, [r7, #2]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	095b      	lsrs	r3, r3, #5
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001c52:	2201      	movs	r2, #1
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d103      	bne.n	8001c6a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	330c      	adds	r3, #12
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	e009      	b.n	8001c7e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d103      	bne.n	8001c78 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	3310      	adds	r3, #16
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	e002      	b.n	8001c7e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	3314      	adds	r3, #20
 8001c7c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001c7e:	787b      	ldrb	r3, [r7, #1]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d006      	beq.n	8001c92 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	6811      	ldr	r1, [r2, #0]
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001c90:	e006      	b.n	8001ca0 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	6811      	ldr	r1, [r2, #0]
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	43d2      	mvns	r2, r2
 8001c9c:	400a      	ands	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	371c      	adds	r7, #28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop

08001cac <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001cc8:	887b      	ldrh	r3, [r7, #2]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	095b      	lsrs	r3, r3, #5
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	f003 031f 	and.w	r3, r3, #31
 8001cd8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001cda:	2201      	movs	r2, #1
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	899b      	ldrh	r3, [r3, #12]
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e011      	b.n	8001d1e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d107      	bne.n	8001d10 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	8a1b      	ldrh	r3, [r3, #16]
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	e006      	b.n	8001d1e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	8a9b      	ldrh	r3, [r3, #20]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	461a      	mov	r2, r3
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001d1e:	887b      	ldrh	r3, [r7, #2]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001d26:	2201      	movs	r2, #1
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <USART_GetITStatus+0xa4>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	74fb      	strb	r3, [r7, #19]
 8001d4e:	e001      	b.n	8001d54 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001d50:	2300      	movs	r3, #0
 8001d52:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001d54:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <USART_ClearITPendingBit>:
  * @note TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	460b      	mov	r3, r1
 8001d6a:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	81fb      	strh	r3, [r7, #14]
 8001d70:	2300      	movs	r3, #0
 8001d72:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001d74:	887b      	ldrh	r3, [r7, #2]
 8001d76:	0a1b      	lsrs	r3, r3, #8
 8001d78:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001d7a:	89fb      	ldrh	r3, [r7, #14]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001d84:	89bb      	ldrh	r3, [r7, #12]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	801a      	strh	r2, [r3, #0]
}
 8001d8e:	bf00      	nop
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr

08001d98 <readDataHMC5883L>:
#include "HMC5883L.h"
#include "i2c.h"


Status readDataHMC5883L(unsigned int*data, unsigned char registerAddress)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	70fb      	strb	r3, [r7, #3]
	unsigned char buffer;
	buffer = 255;
 8001da4:	23ff      	movs	r3, #255	; 0xff
 8001da6:	73bb      	strb	r3, [r7, #14]

	//Status error = I2C_Master_BufferReadWithoutRegisterAddress(buffer, 1, HMC5883L_ADDRESS_R);
	Status error = readByteI2C1(HMC5883L_ADDRESS_R, registerAddress, &buffer);
 8001da8:	f107 020e 	add.w	r2, r7, #14
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	4619      	mov	r1, r3
 8001db0:	203d      	movs	r0, #61	; 0x3d
 8001db2:	f000 fa81 	bl	80022b8 <readByteI2C1>
 8001db6:	4603      	mov	r3, r0
 8001db8:	73fb      	strb	r3, [r7, #15]
	//readByteI2C1()
	*data = buffer;
 8001dba:	7bbb      	ldrb	r3, [r7, #14]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	601a      	str	r2, [r3, #0]

	return error;
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <writeBytesToCompass>:

Status writeBytesToCompass(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0

	Status errStat1 = writeByteI2C1(HMC5883L_ADDRESS_W, 0x00, 0x70); // Configuration Register A
 8001dd2:	2270      	movs	r2, #112	; 0x70
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	203c      	movs	r0, #60	; 0x3c
 8001dd8:	f000 fa58 	bl	800228c <writeByteI2C1>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	71fb      	strb	r3, [r7, #7]
	Status errStat2 = writeByteI2C1(HMC5883L_ADDRESS_W, 0x01, 0x0A); // Configuration Register B
 8001de0:	220a      	movs	r2, #10
 8001de2:	2101      	movs	r1, #1
 8001de4:	203c      	movs	r0, #60	; 0x3c
 8001de6:	f000 fa51 	bl	800228c <writeByteI2C1>
 8001dea:	4603      	mov	r3, r0
 8001dec:	71bb      	strb	r3, [r7, #6]
	Status errStat3 = writeByteI2C1(HMC5883L_ADDRESS_W, 0x02, 0x00);	// Mode Register - Set Continuous-measurement mode
 8001dee:	2200      	movs	r2, #0
 8001df0:	2102      	movs	r1, #2
 8001df2:	203c      	movs	r0, #60	; 0x3c
 8001df4:	f000 fa4a 	bl	800228c <writeByteI2C1>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	717b      	strb	r3, [r7, #5]
	return errStat3;
 8001dfc:	797b      	ldrb	r3, [r7, #5]
//	}
//	else{
//		return 'Config error';
//	}

}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop

08001e08 <initUSART3>:
 */


#include <bluetooth.h>

void initUSART3(){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0

	running = 0;
 8001e0e:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <initUSART3+0xbc>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
	change_goal_request = 0;
 8001e14:	4b2c      	ldr	r3, [pc, #176]	; (8001ec8 <initUSART3+0xc0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
	goal_bearing = 0;
 8001e1a:	4b2c      	ldr	r3, [pc, #176]	; (8001ecc <initUSART3+0xc4>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8001e20:	2101      	movs	r1, #1
 8001e22:	2004      	movs	r0, #4
 8001e24:	f7ff f9ec 	bl	8001200 <RCC_AHBPeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001e28:	2101      	movs	r1, #1
 8001e2a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001e2e:	f7ff fa23 	bl	8001278 <RCC_APB1PeriphClockCmd>


	GPIO_InitTypeDef GPIO_usrt;

	GPIO_usrt.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8001e32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e36:	61bb      	str	r3, [r7, #24]
	GPIO_usrt.GPIO_Mode = GPIO_Mode_AF;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	773b      	strb	r3, [r7, #28]
	GPIO_usrt.GPIO_OType = GPIO_OType_PP;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	77bb      	strb	r3, [r7, #30]
	GPIO_usrt.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	77fb      	strb	r3, [r7, #31]
	GPIO_usrt.GPIO_Speed = GPIO_Speed_40MHz;
 8001e44:	2303      	movs	r3, #3
 8001e46:	777b      	strb	r3, [r7, #29]

	GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_USART3);
 8001e48:	2207      	movs	r2, #7
 8001e4a:	210a      	movs	r1, #10
 8001e4c:	4820      	ldr	r0, [pc, #128]	; (8001ed0 <initUSART3+0xc8>)
 8001e4e:	f7fe ff6f 	bl	8000d30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_USART3);
 8001e52:	2207      	movs	r2, #7
 8001e54:	210b      	movs	r1, #11
 8001e56:	481e      	ldr	r0, [pc, #120]	; (8001ed0 <initUSART3+0xc8>)
 8001e58:	f7fe ff6a 	bl	8000d30 <GPIO_PinAFConfig>

	GPIO_Init(GPIOC, &GPIO_usrt);
 8001e5c:	f107 0318 	add.w	r3, r7, #24
 8001e60:	4619      	mov	r1, r3
 8001e62:	481b      	ldr	r0, [pc, #108]	; (8001ed0 <initUSART3+0xc8>)
 8001e64:	f7fe fe86 	bl	8000b74 <GPIO_Init>

//	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
	//GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);

	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 19200;
 8001e68:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8001e6c:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001e72:	2300      	movs	r3, #0
 8001e74:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001e76:	2300      	movs	r3, #0
 8001e78:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001e7e:	230c      	movs	r3, #12
 8001e80:	827b      	strh	r3, [r7, #18]
	USART_Init(USART3, &USART_InitStructure);
 8001e82:	f107 0308 	add.w	r3, r7, #8
 8001e86:	4619      	mov	r1, r3
 8001e88:	4812      	ldr	r0, [pc, #72]	; (8001ed4 <initUSART3+0xcc>)
 8001e8a:	f7ff fdd1 	bl	8001a30 <USART_Init>
	USART_Cmd(USART3, ENABLE);
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4810      	ldr	r0, [pc, #64]	; (8001ed4 <initUSART3+0xcc>)
 8001e92:	f7ff fe81 	bl	8001b98 <USART_Cmd>

	//interrupt
	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8001e96:	2201      	movs	r2, #1
 8001e98:	f240 5125 	movw	r1, #1317	; 0x525
 8001e9c:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <initUSART3+0xcc>)
 8001e9e:	f7ff febd 	bl	8001c1c <USART_ITConfig>

	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);

	  /* Enable the USARTx Interrupt */
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8001ea2:	2327      	movs	r3, #39	; 0x27
 8001ea4:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fdfd 	bl	8000ab4 <NVIC_Init>

	//USART_Cmd(USART1, ENABLE);
}
 8001eba:	bf00      	nop
 8001ebc:	3720      	adds	r7, #32
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2000004c 	.word	0x2000004c
 8001ec8:	20000050 	.word	0x20000050
 8001ecc:	20000048 	.word	0x20000048
 8001ed0:	40020800 	.word	0x40020800
 8001ed4:	40004800 	.word	0x40004800

08001ed8 <PutcUART3>:

void PutcUART3(char ch){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
	USART_SendData(USART3, (uint8_t) ch);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4803      	ldr	r0, [pc, #12]	; (8001ef8 <PutcUART3+0x20>)
 8001eea:	f7ff fe75 	bl	8001bd8 <USART_SendData>

}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40004800 	.word	0x40004800

08001efc <USART3_IRQHandler>:

void USART3_IRQHandler(void){
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8001f02:	f240 5125 	movw	r1, #1317	; 0x525
 8001f06:	4822      	ldr	r0, [pc, #136]	; (8001f90 <USART3_IRQHandler+0x94>)
 8001f08:	f7ff fed0 	bl	8001cac <USART_GetITStatus>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d039      	beq.n	8001f86 <USART3_IRQHandler+0x8a>
	{
		USART_ClearITPendingBit(USART3, USART_IT_RXNE);
 8001f12:	f240 5125 	movw	r1, #1317	; 0x525
 8001f16:	481e      	ldr	r0, [pc, #120]	; (8001f90 <USART3_IRQHandler+0x94>)
 8001f18:	f7ff ff22 	bl	8001d60 <USART_ClearITPendingBit>
		char znak = USART_ReceiveData(USART3);
 8001f1c:	481c      	ldr	r0, [pc, #112]	; (8001f90 <USART3_IRQHandler+0x94>)
 8001f1e:	f7ff fe6d 	bl	8001bfc <USART_ReceiveData>
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]

		//ak v predoslom byte bola poziadavka na zmenu ziadaneho uhla,
		//tak ciel zmeni ak dalsi byte je v zadanom rozsahu
		if (change_goal_request){
 8001f26:	4b1b      	ldr	r3, [pc, #108]	; (8001f94 <USART3_IRQHandler+0x98>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d012      	beq.n	8001f54 <USART3_IRQHandler+0x58>

			if (znak >= '0' && znak <= '7')
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b2f      	cmp	r3, #47	; 0x2f
 8001f32:	d90c      	bls.n	8001f4e <USART3_IRQHandler+0x52>
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	2b37      	cmp	r3, #55	; 0x37
 8001f38:	d809      	bhi.n	8001f4e <USART3_IRQHandler+0x52>
			goal_bearing = (znak - 48) * 45; //ASCII 0 = 48
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001f40:	4613      	mov	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4413      	add	r3, r2
 8001f46:	011a      	lsls	r2, r3, #4
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <USART3_IRQHandler+0x9c>)
 8001f4c:	6013      	str	r3, [r2, #0]
											//rozsah ziadanych hodnot 0-7, cize 360/8 = 45 stupnov
			change_goal_request = 0;
 8001f4e:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <USART3_IRQHandler+0x98>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
		}

		switch (znak){
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	2b63      	cmp	r3, #99	; 0x63
 8001f58:	d00d      	beq.n	8001f76 <USART3_IRQHandler+0x7a>
 8001f5a:	2b78      	cmp	r3, #120	; 0x78
 8001f5c:	d10f      	bne.n	8001f7e <USART3_IRQHandler+0x82>
		case 'x':   // vypinanie/zapinanie pohybu
			if (running)
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <USART3_IRQHandler+0xa0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <USART3_IRQHandler+0x72>
					running = 0;
 8001f66:	4b0d      	ldr	r3, [pc, #52]	; (8001f9c <USART3_IRQHandler+0xa0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
				else running = 1;
			break;
 8001f6c:	e00b      	b.n	8001f86 <USART3_IRQHandler+0x8a>

		switch (znak){
		case 'x':   // vypinanie/zapinanie pohybu
			if (running)
					running = 0;
				else running = 1;
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <USART3_IRQHandler+0xa0>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	601a      	str	r2, [r3, #0]
			break;
 8001f74:	e007      	b.n	8001f86 <USART3_IRQHandler+0x8a>
		case 'c': //poziadavka na zmenu ciela, v dalsom byte sa precita, aky bude novy ciel
			change_goal_request = 1;
 8001f76:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <USART3_IRQHandler+0x98>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
			break;
 8001f7c:	e003      	b.n	8001f86 <USART3_IRQHandler+0x8a>
		default:
			change_goal_request = 0;
 8001f7e:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <USART3_IRQHandler+0x98>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
		if (retazec[counter] != '\0'){
			PutcUART2(retazec[counter]);
			counter++;
		}*/
    }
}
 8001f84:	e7ff      	b.n	8001f86 <USART3_IRQHandler+0x8a>
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40004800 	.word	0x40004800
 8001f94:	20000050 	.word	0x20000050
 8001f98:	20000048 	.word	0x20000048
 8001f9c:	2000004c 	.word	0x2000004c

08001fa0 <sendValue>:

void sendValue(double prekazka){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	e9c7 0100 	strd	r0, r1, [r7]
	//PutcUART3('m');



	if (running)
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <sendValue+0x48>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d009      	beq.n	8001fc6 <sendValue+0x26>
		PutcUART3((char)prekazka);
 8001fb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fb6:	f7fe fd5d 	bl	8000a74 <__aeabi_d2uiz>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff ff8a 	bl	8001ed8 <PutcUART3>
 8001fc4:	e002      	b.n	8001fcc <sendValue+0x2c>
	else
		PutcUART3(0xFF);
 8001fc6:	20ff      	movs	r0, #255	; 0xff
 8001fc8:	f7ff ff86 	bl	8001ed8 <PutcUART3>

	//sleep
	for (int i = 0; i < 250000; i++);
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e002      	b.n	8001fd8 <sendValue+0x38>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4a04      	ldr	r2, [pc, #16]	; (8001fec <sendValue+0x4c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	ddf8      	ble.n	8001fd2 <sendValue+0x32>
}
 8001fe0:	bf00      	nop
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	2000004c 	.word	0x2000004c
 8001fec:	0003d08f 	.word	0x0003d08f

08001ff0 <init>:

#include <bug_0.h>
#include <sensor.h>


int init(){
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0

	//inicializacia premennych
	obstacle_forward = 0;
 8001ff6:	4a15      	ldr	r2, [pc, #84]	; (800204c <init+0x5c>)
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	f04f 0400 	mov.w	r4, #0
 8002000:	e882 0018 	stmia.w	r2, {r3, r4}
	obstacle_right = 0;
 8002004:	4a12      	ldr	r2, [pc, #72]	; (8002050 <init+0x60>)
 8002006:	f04f 0300 	mov.w	r3, #0
 800200a:	f04f 0400 	mov.w	r4, #0
 800200e:	e882 0018 	stmia.w	r2, {r3, r4}
	obstacle_left = 0;
 8002012:	4a10      	ldr	r2, [pc, #64]	; (8002054 <init+0x64>)
 8002014:	f04f 0300 	mov.w	r3, #0
 8002018:	f04f 0400 	mov.w	r4, #0
 800201c:	e882 0018 	stmia.w	r2, {r3, r4}
	bearing = 0;
 8002020:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <init+0x68>)
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
	bearing_error = 0;
 8002026:	4b0d      	ldr	r3, [pc, #52]	; (800205c <init+0x6c>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]

	  initUSART3();
 800202c:	f7ff feec 	bl	8001e08 <initUSART3>
	  //inicializacia motorov
	  Motor_init();
 8002030:	f000 fd72 	bl	8002b18 <Motor_init>
	  //inicializacia i2c a kompasu
	initI2C1();
 8002034:	f000 f8c6 	bl	80021c4 <initI2C1>
	Status errStat1 =writeBytesToCompass();
 8002038:	f7ff fec8 	bl	8001dcc <writeBytesToCompass>
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
	return 1;
 8002040:	2301      	movs	r3, #1
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}
 800204a:	bf00      	nop
 800204c:	20000058 	.word	0x20000058
 8002050:	20000070 	.word	0x20000070
 8002054:	20000068 	.word	0x20000068
 8002058:	20000078 	.word	0x20000078
 800205c:	20000060 	.word	0x20000060

08002060 <run>:


void run(){
 8002060:	b598      	push	{r3, r4, r7, lr}
 8002062:	af00      	add	r7, sp, #0

	bearing = readDataCompass();
 8002064:	f000 fc4c 	bl	8002900 <readDataCompass>
 8002068:	4602      	mov	r2, r0
 800206a:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <run+0x50>)
 800206c:	601a      	str	r2, [r3, #0]

	sendValue(bearing);
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <run+0x50>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe f9d6 	bl	8000424 <__aeabi_i2d>
 8002078:	4603      	mov	r3, r0
 800207a:	460c      	mov	r4, r1
 800207c:	4618      	mov	r0, r3
 800207e:	4621      	mov	r1, r4
 8002080:	f7ff ff8e 	bl	8001fa0 <sendValue>

	//bluetooth.start();
	if (running){
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <run+0x54>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d006      	beq.n	800209a <run+0x3a>
			//turn();
			go_forward();
		}
		else stop();*/

		turn(160);
 800208c:	20a0      	movs	r0, #160	; 0xa0
 800208e:	f000 f83d 	bl	800210c <turn>
		turn(250);
 8002092:	20fa      	movs	r0, #250	; 0xfa
 8002094:	f000 f83a 	bl	800210c <turn>
			go_forward();
		} else {
			turn(90);
		}
	}*/
}
 8002098:	e007      	b.n	80020aa <run+0x4a>
		turn(160);
		turn(250);

	}
	else{
		stop();
 800209a:	f000 f80d 	bl	80020b8 <stop>
		sendValue(0);
 800209e:	f04f 0000 	mov.w	r0, #0
 80020a2:	f04f 0100 	mov.w	r1, #0
 80020a6:	f7ff ff7b 	bl	8001fa0 <sendValue>
			go_forward();
		} else {
			turn(90);
		}
	}*/
}
 80020aa:	bf00      	nop
 80020ac:	bd98      	pop	{r3, r4, r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000078 	.word	0x20000078
 80020b4:	2000004c 	.word	0x2000004c

080020b8 <stop>:

void stop(){
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0

	left_motor_set_speed(0);
 80020bc:	2000      	movs	r0, #0
 80020be:	f000 fd63 	bl	8002b88 <left_motor_set_speed>
	right_motor_set_speed(0);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f000 fd30 	bl	8002b28 <right_motor_set_speed>
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}

080020cc <turn_left>:
	left_motor_set_speed(10);
	right_motor_set_speed(10);

}

void turn_left(int x){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
	left_motor_set_speed(x);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 fd57 	bl	8002b88 <left_motor_set_speed>
	right_motor_set_speed(-x);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	425b      	negs	r3, r3
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 fd22 	bl	8002b28 <right_motor_set_speed>
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <turn_right>:

void turn_right(int x){
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
	left_motor_set_speed(-x);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	425b      	negs	r3, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fd45 	bl	8002b88 <left_motor_set_speed>
	right_motor_set_speed(x);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 fd12 	bl	8002b28 <right_motor_set_speed>
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <turn>:

void turn(int request_angle){
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

	bearing = readDataCompass();
 8002114:	f000 fbf4 	bl	8002900 <readDataCompass>
 8002118:	4602      	mov	r2, r0
 800211a:	4b29      	ldr	r3, [pc, #164]	; (80021c0 <turn+0xb4>)
 800211c:	601a      	str	r2, [r3, #0]
		request_angle -= 360;
*/

	//int angle_diff = request_angle - bearing; //treba vyriesit problem, ked sa bude otacat cez sever, 360-0.

	int angle_diff = bearing - request_angle;
 800211e:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <turn+0xb4>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	60fb      	str	r3, [r7, #12]
	//int angle_diff_2 =
	int error;

	if (angle_diff > BEARING_ACCURACY || angle_diff < -BEARING_ACCURACY)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b0a      	cmp	r3, #10
 800212c:	dc03      	bgt.n	8002136 <turn+0x2a>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f113 0f0a 	cmn.w	r3, #10
 8002134:	da02      	bge.n	800213c <turn+0x30>
		error = 1;
 8002136:	2301      	movs	r3, #1
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	e001      	b.n	8002140 <turn+0x34>
	else error = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]

	while (error){
 8002140:	e034      	b.n	80021ac <turn+0xa0>

		if (angle_diff > 180)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2bb4      	cmp	r3, #180	; 0xb4
 8002146:	dd03      	ble.n	8002150 <turn+0x44>
			turn_right(4);
 8002148:	2004      	movs	r0, #4
 800214a:	f7ff ffcf 	bl	80020ec <turn_right>
 800214e:	e017      	b.n	8002180 <turn+0x74>
		else if (angle_diff <= 180 && angle_diff > 0)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2bb4      	cmp	r3, #180	; 0xb4
 8002154:	dc06      	bgt.n	8002164 <turn+0x58>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2b00      	cmp	r3, #0
 800215a:	dd03      	ble.n	8002164 <turn+0x58>
			turn_left(4);
 800215c:	2004      	movs	r0, #4
 800215e:	f7ff ffb5 	bl	80020cc <turn_left>
 8002162:	e00d      	b.n	8002180 <turn+0x74>
		else if (angle_diff <= 0 && angle_diff > - 180)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	dc07      	bgt.n	800217a <turn+0x6e>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f113 0fb3 	cmn.w	r3, #179	; 0xb3
 8002170:	db03      	blt.n	800217a <turn+0x6e>
			turn_right(4);
 8002172:	2004      	movs	r0, #4
 8002174:	f7ff ffba 	bl	80020ec <turn_right>
 8002178:	e002      	b.n	8002180 <turn+0x74>
		else turn_left(4);
 800217a:	2004      	movs	r0, #4
 800217c:	f7ff ffa6 	bl	80020cc <turn_left>

		bearing = readDataCompass();
 8002180:	f000 fbbe 	bl	8002900 <readDataCompass>
 8002184:	4602      	mov	r2, r0
 8002186:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <turn+0xb4>)
 8002188:	601a      	str	r2, [r3, #0]
		//sendValue(bearing);
		angle_diff = bearing - request_angle;
 800218a:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <turn+0xb4>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	60fb      	str	r3, [r7, #12]

		if (angle_diff > BEARING_ACCURACY || angle_diff < -BEARING_ACCURACY)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b0a      	cmp	r3, #10
 8002198:	dc03      	bgt.n	80021a2 <turn+0x96>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f113 0f0a 	cmn.w	r3, #10
 80021a0:	da02      	bge.n	80021a8 <turn+0x9c>
			error = 1;
 80021a2:	2301      	movs	r3, #1
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	e001      	b.n	80021ac <turn+0xa0>
		else error = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]

	if (angle_diff > BEARING_ACCURACY || angle_diff < -BEARING_ACCURACY)
		error = 1;
	else error = 0;

	while (error){
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1c7      	bne.n	8002142 <turn+0x36>
			else error = 0;
		}*/

	}

	stop();
 80021b2:	f7ff ff81 	bl	80020b8 <stop>
	/*if (angle_change > 0){
		bearing_error++;
	}
	else bearing_error--;*/

}
 80021b6:	bf00      	nop
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000078 	.word	0x20000078

080021c4 <initI2C1>:

unsigned short gI2C_Timeout;
unsigned char gDataBuffer[16];

void initI2C1(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80021ca:	2101      	movs	r1, #1
 80021cc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80021d0:	f7ff f852 	bl	8001278 <RCC_APB1PeriphClockCmd>
	//RCC_AHBPeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);

	RCC_AHBPeriphClockCmd(I2C1_CONTROL_PINS_PORT_CLK, ENABLE);
 80021d4:	2101      	movs	r1, #1
 80021d6:	2002      	movs	r0, #2
 80021d8:	f7ff f812 	bl	8001200 <RCC_AHBPeriphClockCmd>

	//GPIO port, PIN, AF Function
	GPIO_PinAFConfig(I2C1_CONTROL_PINS_PORT, I2C1_SDA_PINSOURCE, GPIO_AF_I2C1);
 80021dc:	2204      	movs	r2, #4
 80021de:	2109      	movs	r1, #9
 80021e0:	4827      	ldr	r0, [pc, #156]	; (8002280 <initI2C1+0xbc>)
 80021e2:	f7fe fda5 	bl	8000d30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(I2C1_CONTROL_PINS_PORT, I2C1_SCL_PINSOURCE, GPIO_AF_I2C1);
 80021e6:	2204      	movs	r2, #4
 80021e8:	2108      	movs	r1, #8
 80021ea:	4825      	ldr	r0, [pc, #148]	; (8002280 <initI2C1+0xbc>)
 80021ec:	f7fe fda0 	bl	8000d30 <GPIO_PinAFConfig>

	/*!< GPIO configuration */
	/*!< Configure sEE_I2C pins: SCL */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80021f0:	2302      	movs	r3, #2
 80021f2:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80021f4:	2303      	movs	r3, #3
 80021f6:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 80021f8:	2301      	movs	r3, #1
 80021fa:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	75fb      	strb	r3, [r7, #23]


	GPIO_InitStructure.GPIO_Pin = I2C1_SCL_PIN;
 8002200:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002204:	613b      	str	r3, [r7, #16]
	GPIO_Init(I2C1_CONTROL_PINS_PORT, &GPIO_InitStructure);
 8002206:	f107 0310 	add.w	r3, r7, #16
 800220a:	4619      	mov	r1, r3
 800220c:	481c      	ldr	r0, [pc, #112]	; (8002280 <initI2C1+0xbc>)
 800220e:	f7fe fcb1 	bl	8000b74 <GPIO_Init>

	/*!< Configure sEE_I2C pins: SDA */
	GPIO_InitStructure.GPIO_Pin = I2C1_SDA_PIN;
 8002212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002216:	613b      	str	r3, [r7, #16]
	GPIO_Init(I2C1_CONTROL_PINS_PORT, &GPIO_InitStructure);
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	4619      	mov	r1, r3
 800221e:	4818      	ldr	r0, [pc, #96]	; (8002280 <initI2C1+0xbc>)
 8002220:	f7fe fca8 	bl	8000b74 <GPIO_Init>
	I2C_InitTypeDef  I2C_InitStructure;

	/*!< I2C configuration */
	/* sEE_I2C configuration */
	 // Enable I2CG reset state //toto pridat
	    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002224:	2101      	movs	r1, #1
 8002226:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800222a:	f7ff f843 	bl	80012b4 <RCC_APB1PeriphResetCmd>
	       // Release I2CG from reset state
	       RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 800222e:	2100      	movs	r1, #0
 8002230:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002234:	f7ff f83e 	bl	80012b4 <RCC_APB1PeriphResetCmd>
	I2C_DeInit(I2C1);//toto pridat
 8002238:	4812      	ldr	r0, [pc, #72]	; (8002284 <initI2C1+0xc0>)
 800223a:	f7fe fdc1 	bl	8000dc0 <I2C_DeInit>
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 800223e:	2300      	movs	r3, #0
 8002240:	80bb      	strh	r3, [r7, #4]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_16_9;
 8002242:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002246:	80fb      	strh	r3, [r7, #6]
	I2C_InitStructure.I2C_OwnAddress1 = 0x00;
 8002248:	2300      	movs	r3, #0
 800224a:	813b      	strh	r3, [r7, #8]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 800224c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002250:	817b      	strh	r3, [r7, #10]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8002252:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002256:	81bb      	strh	r3, [r7, #12]
	I2C_InitStructure.I2C_ClockSpeed = 400000;
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <initI2C1+0xc4>)
 800225a:	603b      	str	r3, [r7, #0]

	/* Apply sEE_I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 800225c:	463b      	mov	r3, r7
 800225e:	4619      	mov	r1, r3
 8002260:	4808      	ldr	r0, [pc, #32]	; (8002284 <initI2C1+0xc0>)
 8002262:	f7fe fdd1 	bl	8000e08 <I2C_Init>

    I2C_Cmd(I2C1, ENABLE);
 8002266:	2101      	movs	r1, #1
 8002268:	4806      	ldr	r0, [pc, #24]	; (8002284 <initI2C1+0xc0>)
 800226a:	f7fe fe8f 	bl	8000f8c <I2C_Cmd>
    I2C_AcknowledgeConfig(I2C1, ENABLE);//toto pridat
 800226e:	2101      	movs	r1, #1
 8002270:	4804      	ldr	r0, [pc, #16]	; (8002284 <initI2C1+0xc0>)
 8002272:	f7fe fecb 	bl	800100c <I2C_AcknowledgeConfig>
}
 8002276:	bf00      	nop
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40020400 	.word	0x40020400
 8002284:	40005400 	.word	0x40005400
 8002288:	00061a80 	.word	0x00061a80

0800228c <writeByteI2C1>:

Status writeByteI2C1(unsigned char deviceAddress, unsigned char registerAddress, unsigned char data)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
 8002296:	460b      	mov	r3, r1
 8002298:	71bb      	strb	r3, [r7, #6]
 800229a:	4613      	mov	r3, r2
 800229c:	717b      	strb	r3, [r7, #5]
    Status error = I2C_Master_BufferWrite(&data, 1, deviceAddress, registerAddress);
 800229e:	79bb      	ldrb	r3, [r7, #6]
 80022a0:	79fa      	ldrb	r2, [r7, #7]
 80022a2:	1d78      	adds	r0, r7, #5
 80022a4:	2101      	movs	r1, #1
 80022a6:	f000 fa77 	bl	8002798 <I2C_Master_BufferWrite>
 80022aa:	4603      	mov	r3, r0
 80022ac:	73fb      	strb	r3, [r7, #15]

    return error;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <readByteI2C1>:
    Status error = I2C_Master_BufferWrite(data, length, deviceAddress, registerAddress);
    return error;
}

Status readByteI2C1(unsigned char deviceAddress, unsigned char registerAddress, unsigned char *data)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	603a      	str	r2, [r7, #0]
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	460b      	mov	r3, r1
 80022c6:	71bb      	strb	r3, [r7, #6]
    gDataBuffer[0] = registerAddress;
 80022c8:	4a09      	ldr	r2, [pc, #36]	; (80022f0 <readByteI2C1+0x38>)
 80022ca:	79bb      	ldrb	r3, [r7, #6]
 80022cc:	7013      	strb	r3, [r2, #0]

    Status error = I2C_Master_BufferRead(gDataBuffer, 1, deviceAddress, registerAddress);
 80022ce:	79bb      	ldrb	r3, [r7, #6]
 80022d0:	79fa      	ldrb	r2, [r7, #7]
 80022d2:	2101      	movs	r1, #1
 80022d4:	4806      	ldr	r0, [pc, #24]	; (80022f0 <readByteI2C1+0x38>)
 80022d6:	f000 f80d 	bl	80022f4 <I2C_Master_BufferRead>
 80022da:	4603      	mov	r3, r0
 80022dc:	73fb      	strb	r3, [r7, #15]

    *data = gDataBuffer[0];
 80022de:	4b04      	ldr	r3, [pc, #16]	; (80022f0 <readByteI2C1+0x38>)
 80022e0:	781a      	ldrb	r2, [r3, #0]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	701a      	strb	r2, [r3, #0]

    return error;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000080 	.word	0x20000080

080022f4 <I2C_Master_BufferRead>:

  return 0;
}

Status I2C_Master_BufferRead(unsigned char* pBuffer,  unsigned long NumByteToRead, unsigned char SlaveAddress, unsigned char registerAddress)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	4611      	mov	r1, r2
 8002300:	461a      	mov	r2, r3
 8002302:	460b      	mov	r3, r1
 8002304:	71fb      	strb	r3, [r7, #7]
 8002306:	4613      	mov	r3, r2
 8002308:	71bb      	strb	r3, [r7, #6]
    //SwBreak();
    unsigned long temp = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
    unsigned long Timeout = 0;
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]

    /* Enable Acknowledgement to be ready for another reception */
    I2C1->CR1  |= CR1_ACK_Set;
 8002312:	4a96      	ldr	r2, [pc, #600]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002314:	4b95      	ldr	r3, [pc, #596]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	b29b      	uxth	r3, r3
 800231a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800231e:	b29b      	uxth	r3, r3
 8002320:	8013      	strh	r3, [r2, #0]
    /* Clear POS bit */
    I2C1->CR1  &= CR1_POS_Reset;
 8002322:	4a92      	ldr	r2, [pc, #584]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002324:	4b91      	ldr	r3, [pc, #580]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002326:	881b      	ldrh	r3, [r3, #0]
 8002328:	b29b      	uxth	r3, r3
 800232a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800232e:	b29b      	uxth	r3, r3
 8002330:	8013      	strh	r3, [r2, #0]
    /* Enable Error IT (used in all modes: DMA, Polling and Interrupts */
    //I2C1->CR2 |= I2C_IT_ERR;

    Timeout = 0xFFFF;
 8002332:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002336:	617b      	str	r3, [r7, #20]
    /* Send START condition */
    I2C1->CR1 |= CR1_START_Set;
 8002338:	4a8c      	ldr	r2, [pc, #560]	; (800256c <I2C_Master_BufferRead+0x278>)
 800233a:	4b8c      	ldr	r3, [pc, #560]	; (800256c <I2C_Master_BufferRead+0x278>)
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	b29b      	uxth	r3, r3
 8002340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002344:	b29b      	uxth	r3, r3
 8002346:	8013      	strh	r3, [r2, #0]
    /* Wait until SB flag is set: EV5 */
    while ((I2C1->SR1&0x0001) != 0x0001)
 8002348:	e006      	b.n	8002358 <I2C_Master_BufferRead+0x64>
    {
        if (Timeout-- == 0)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	1e5a      	subs	r2, r3, #1
 800234e:	617a      	str	r2, [r7, #20]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <I2C_Master_BufferRead+0x64>
        {
            return StartConditionError;
 8002354:	2301      	movs	r3, #1
 8002356:	e218      	b.n	800278a <I2C_Master_BufferRead+0x496>

    Timeout = 0xFFFF;
    /* Send START condition */
    I2C1->CR1 |= CR1_START_Set;
    /* Wait until SB flag is set: EV5 */
    while ((I2C1->SR1&0x0001) != 0x0001)
 8002358:	4b84      	ldr	r3, [pc, #528]	; (800256c <I2C_Master_BufferRead+0x278>)
 800235a:	8a9b      	ldrh	r3, [r3, #20]
 800235c:	b29b      	uxth	r3, r3
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0f1      	beq.n	800234a <I2C_Master_BufferRead+0x56>
        }
    }

    /* Send slave address */
    /* Reset the address bit0 for write*/
    SlaveAddress &= 0xFFFE;
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	71fb      	strb	r3, [r7, #7]
    /* Send the slave address */
    I2C1->DR = SlaveAddress;
 800236e:	4b7f      	ldr	r3, [pc, #508]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002370:	79fa      	ldrb	r2, [r7, #7]
 8002372:	b292      	uxth	r2, r2
 8002374:	821a      	strh	r2, [r3, #16]
    Timeout = I2C_TIMEOUT;
 8002376:	2364      	movs	r3, #100	; 0x64
 8002378:	617b      	str	r3, [r7, #20]
    /* Wait until ADDR is set: EV6 */
    while ((I2C1->SR1 &0x0002) != 0x0002)
 800237a:	e016      	b.n	80023aa <I2C_Master_BufferRead+0xb6>
    {
        if (Timeout-- == 0)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	1e5a      	subs	r2, r3, #1
 8002380:	617a      	str	r2, [r7, #20]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d111      	bne.n	80023aa <I2C_Master_BufferRead+0xb6>
        {
            I2C1->CR1 |= CR1_STOP_Set;
 8002386:	4a79      	ldr	r2, [pc, #484]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002388:	4b78      	ldr	r3, [pc, #480]	; (800256c <I2C_Master_BufferRead+0x278>)
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002392:	b29b      	uxth	r3, r3
 8002394:	8013      	strh	r3, [r2, #0]
            /* Make sure that the STOP bit is cleared by Hardware */
            while ((I2C1->CR1&0x200) == 0x200);
 8002396:	bf00      	nop
 8002398:	4b74      	ldr	r3, [pc, #464]	; (800256c <I2C_Master_BufferRead+0x278>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	b29b      	uxth	r3, r3
 800239e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f8      	bne.n	8002398 <I2C_Master_BufferRead+0xa4>
            return AddressAckError;
 80023a6:	2302      	movs	r3, #2
 80023a8:	e1ef      	b.n	800278a <I2C_Master_BufferRead+0x496>
    SlaveAddress &= 0xFFFE;
    /* Send the slave address */
    I2C1->DR = SlaveAddress;
    Timeout = I2C_TIMEOUT;
    /* Wait until ADDR is set: EV6 */
    while ((I2C1->SR1 &0x0002) != 0x0002)
 80023aa:	4b70      	ldr	r3, [pc, #448]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023ac:	8a9b      	ldrh	r3, [r3, #20]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d0e1      	beq.n	800237c <I2C_Master_BufferRead+0x88>
            return AddressAckError;
        }

    }
    /* Clear ADDR flag by reading SR2 register */
    temp = I2C1->SR2;
 80023b8:	4b6c      	ldr	r3, [pc, #432]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023ba:	8b1b      	ldrh	r3, [r3, #24]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	613b      	str	r3, [r7, #16]

    I2C1->DR = registerAddress;
 80023c0:	4b6a      	ldr	r3, [pc, #424]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023c2:	79ba      	ldrb	r2, [r7, #6]
 80023c4:	b292      	uxth	r2, r2
 80023c6:	821a      	strh	r2, [r3, #16]
    /* Poll on BTF to receive data because in polling mode we can not guarantee the
      EV8 software sequence is managed before the current byte transfer completes */
    while ((I2C1->SR1 & 0x00004) != 0x000004);
 80023c8:	bf00      	nop
 80023ca:	4b68      	ldr	r3, [pc, #416]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023cc:	8a9b      	ldrh	r3, [r3, #20]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f8      	beq.n	80023ca <I2C_Master_BufferRead+0xd6>

    if (NumByteToRead == 1)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d17e      	bne.n	80024dc <I2C_Master_BufferRead+0x1e8>
    {
        Timeout = I2C_TIMEOUT;
 80023de:	2364      	movs	r3, #100	; 0x64
 80023e0:	617b      	str	r3, [r7, #20]
        /* Send repeated START condition */
        I2C1->CR1 |= CR1_START_Set;
 80023e2:	4a62      	ldr	r2, [pc, #392]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023e4:	4b61      	ldr	r3, [pc, #388]	; (800256c <I2C_Master_BufferRead+0x278>)
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	8013      	strh	r3, [r2, #0]
        /* Wait until SB flag is set: EV5  */
        while ((I2C1->SR1&0x0001) != 0x0001)
 80023f2:	e006      	b.n	8002402 <I2C_Master_BufferRead+0x10e>
        {
            if (Timeout-- == 0)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	1e5a      	subs	r2, r3, #1
 80023f8:	617a      	str	r2, [r7, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <I2C_Master_BufferRead+0x10e>
            {
                return RestartConditionError;
 80023fe:	2304      	movs	r3, #4
 8002400:	e1c3      	b.n	800278a <I2C_Master_BufferRead+0x496>
    {
        Timeout = I2C_TIMEOUT;
        /* Send repeated START condition */
        I2C1->CR1 |= CR1_START_Set;
        /* Wait until SB flag is set: EV5  */
        while ((I2C1->SR1&0x0001) != 0x0001)
 8002402:	4b5a      	ldr	r3, [pc, #360]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002404:	8a9b      	ldrh	r3, [r3, #20]
 8002406:	b29b      	uxth	r3, r3
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f1      	beq.n	80023f4 <I2C_Master_BufferRead+0x100>
                return RestartConditionError;
            }
        }
        /* Send slave address */
        /* Reset the address bit0 for read */
        SlaveAddress |= 0x0001;
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	f043 0301 	orr.w	r3, r3, #1
 8002416:	71fb      	strb	r3, [r7, #7]
        /* Send the slave address */
        I2C1->DR = SlaveAddress;
 8002418:	4b54      	ldr	r3, [pc, #336]	; (800256c <I2C_Master_BufferRead+0x278>)
 800241a:	79fa      	ldrb	r2, [r7, #7]
 800241c:	b292      	uxth	r2, r2
 800241e:	821a      	strh	r2, [r3, #16]
        /* Wait until ADDR is set: EV6_3, then program ACK = 0, clear ADDR
        and program the STOP just after ADDR is cleared. The EV6_3
        software sequence must complete before the current byte end of transfer.*/
        /* Wait until ADDR is set */
        Timeout = I2C_TIMEOUT;
 8002420:	2364      	movs	r3, #100	; 0x64
 8002422:	617b      	str	r3, [r7, #20]
        while ((I2C1->SR1&0x0002) != 0x0002)
 8002424:	e01e      	b.n	8002464 <I2C_Master_BufferRead+0x170>
        {
            if (Timeout-- == 0)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	1e5a      	subs	r2, r3, #1
 800242a:	617a      	str	r2, [r7, #20]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d119      	bne.n	8002464 <I2C_Master_BufferRead+0x170>
            {
                /* EV8_2: Wait until BTF is set before programming the STOP */
                while ((I2C1->SR1 & 0x00004) != 0x000004);
 8002430:	bf00      	nop
 8002432:	4b4e      	ldr	r3, [pc, #312]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002434:	8a9b      	ldrh	r3, [r3, #20]
 8002436:	b29b      	uxth	r3, r3
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f8      	beq.n	8002432 <I2C_Master_BufferRead+0x13e>
                /* Send STOP condition */
                I2C1->CR1 |= CR1_STOP_Set;
 8002440:	4a4a      	ldr	r2, [pc, #296]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002442:	4b4a      	ldr	r3, [pc, #296]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	b29b      	uxth	r3, r3
 8002448:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800244c:	b29b      	uxth	r3, r3
 800244e:	8013      	strh	r3, [r2, #0]
                /* Make sure that the STOP bit is cleared by Hardware */
                while ((I2C1->CR1&0x200) == 0x200);
 8002450:	bf00      	nop
 8002452:	4b46      	ldr	r3, [pc, #280]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002454:	881b      	ldrh	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1f8      	bne.n	8002452 <I2C_Master_BufferRead+0x15e>
                return AddressAckError;
 8002460:	2302      	movs	r3, #2
 8002462:	e192      	b.n	800278a <I2C_Master_BufferRead+0x496>
        /* Wait until ADDR is set: EV6_3, then program ACK = 0, clear ADDR
        and program the STOP just after ADDR is cleared. The EV6_3
        software sequence must complete before the current byte end of transfer.*/
        /* Wait until ADDR is set */
        Timeout = I2C_TIMEOUT;
        while ((I2C1->SR1&0x0002) != 0x0002)
 8002464:	4b41      	ldr	r3, [pc, #260]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002466:	8a9b      	ldrh	r3, [r3, #20]
 8002468:	b29b      	uxth	r3, r3
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d0d9      	beq.n	8002426 <I2C_Master_BufferRead+0x132>
                while ((I2C1->CR1&0x200) == 0x200);
                return AddressAckError;
            }
        }
        /* Clear ACK bit */
        I2C1->CR1 &= CR1_ACK_Reset;
 8002472:	4a3e      	ldr	r2, [pc, #248]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002474:	4b3d      	ldr	r3, [pc, #244]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	b29b      	uxth	r3, r3
 800247a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800247e:	b29b      	uxth	r3, r3
 8002480:	8013      	strh	r3, [r2, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 8002482:	b672      	cpsid	i
        /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
        software sequence must complete before the current byte end of transfer */
        __disable_irq();
        /* Clear ADDR flag */
        temp = I2C1->SR2;
 8002484:	4b39      	ldr	r3, [pc, #228]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002486:	8b1b      	ldrh	r3, [r3, #24]
 8002488:	b29b      	uxth	r3, r3
 800248a:	613b      	str	r3, [r7, #16]
        /* Program the STOP */
        I2C1->CR1 |= CR1_STOP_Set;
 800248c:	4a37      	ldr	r2, [pc, #220]	; (800256c <I2C_Master_BufferRead+0x278>)
 800248e:	4b37      	ldr	r3, [pc, #220]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	b29b      	uxth	r3, r3
 8002494:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002498:	b29b      	uxth	r3, r3
 800249a:	8013      	strh	r3, [r2, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 800249c:	b662      	cpsie	i
        /* Re-enable IRQs */
        __enable_irq();
        /* Wait until a data is received in DR register (RXNE = 1) EV7 */
        while ((I2C1->SR1 & 0x00040) != 0x000040);
 800249e:	bf00      	nop
 80024a0:	4b32      	ldr	r3, [pc, #200]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024a2:	8a9b      	ldrh	r3, [r3, #20]
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f8      	beq.n	80024a0 <I2C_Master_BufferRead+0x1ac>
        /* Read the data */
        *pBuffer = I2C1->DR;
 80024ae:	4b2f      	ldr	r3, [pc, #188]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024b0:	8a1b      	ldrh	r3, [r3, #16]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	701a      	strb	r2, [r3, #0]
        /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
        while ((I2C1->CR1&0x200) == 0x200);
 80024ba:	bf00      	nop
 80024bc:	4b2b      	ldr	r3, [pc, #172]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024be:	881b      	ldrh	r3, [r3, #0]
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f8      	bne.n	80024bc <I2C_Master_BufferRead+0x1c8>
        /* Enable Acknowledgement to be ready for another reception */
        I2C1->CR1 |= CR1_ACK_Set;
 80024ca:	4a28      	ldr	r2, [pc, #160]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024cc:	4b27      	ldr	r3, [pc, #156]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	8013      	strh	r3, [r2, #0]
 80024da:	e144      	b.n	8002766 <I2C_Master_BufferRead+0x472>
    }

    else if (NumByteToRead == 2)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	f040 8091 	bne.w	8002606 <I2C_Master_BufferRead+0x312>
    {
        /* Set POS bit */
        I2C1->CR1 |= CR1_POS_Set;
 80024e4:	4a21      	ldr	r2, [pc, #132]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024e6:	4b21      	ldr	r3, [pc, #132]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	8013      	strh	r3, [r2, #0]
        Timeout = I2C_TIMEOUT;
 80024f4:	2364      	movs	r3, #100	; 0x64
 80024f6:	617b      	str	r3, [r7, #20]
        /* Send START condition */
        I2C1->CR1 |= CR1_START_Set;
 80024f8:	4a1c      	ldr	r2, [pc, #112]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024fa:	4b1c      	ldr	r3, [pc, #112]	; (800256c <I2C_Master_BufferRead+0x278>)
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	b29b      	uxth	r3, r3
 8002500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002504:	b29b      	uxth	r3, r3
 8002506:	8013      	strh	r3, [r2, #0]
        /* Wait until SB flag is set: EV5 */
        while ((I2C1->SR1&0x0001) != 0x0001)
 8002508:	e006      	b.n	8002518 <I2C_Master_BufferRead+0x224>
        {
            if (Timeout-- == 0)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	1e5a      	subs	r2, r3, #1
 800250e:	617a      	str	r2, [r7, #20]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <I2C_Master_BufferRead+0x224>
            {
                return RestartConditionError;
 8002514:	2304      	movs	r3, #4
 8002516:	e138      	b.n	800278a <I2C_Master_BufferRead+0x496>
        I2C1->CR1 |= CR1_POS_Set;
        Timeout = I2C_TIMEOUT;
        /* Send START condition */
        I2C1->CR1 |= CR1_START_Set;
        /* Wait until SB flag is set: EV5 */
        while ((I2C1->SR1&0x0001) != 0x0001)
 8002518:	4b14      	ldr	r3, [pc, #80]	; (800256c <I2C_Master_BufferRead+0x278>)
 800251a:	8a9b      	ldrh	r3, [r3, #20]
 800251c:	b29b      	uxth	r3, r3
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d0f1      	beq.n	800250a <I2C_Master_BufferRead+0x216>
            if (Timeout-- == 0)
            {
                return RestartConditionError;
            }
        }
        Timeout = I2C_TIMEOUT;
 8002526:	2364      	movs	r3, #100	; 0x64
 8002528:	617b      	str	r3, [r7, #20]
        /* Send slave address */
        /* Set the address bit0 for read */
        SlaveAddress |= 0x0001;
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	71fb      	strb	r3, [r7, #7]
        /* Send the slave address */
        I2C1->DR = SlaveAddress;
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002534:	79fa      	ldrb	r2, [r7, #7]
 8002536:	b292      	uxth	r2, r2
 8002538:	821a      	strh	r2, [r3, #16]
        /* Wait until ADDR is set: EV6 */
        while ((I2C1->SR1&0x0002) != 0x0002)
 800253a:	e019      	b.n	8002570 <I2C_Master_BufferRead+0x27c>
        {
            if (Timeout-- == 0)
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	1e5a      	subs	r2, r3, #1
 8002540:	617a      	str	r2, [r7, #20]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d114      	bne.n	8002570 <I2C_Master_BufferRead+0x27c>
            {
                I2C1->CR1 |= CR1_STOP_Set;
 8002546:	4a09      	ldr	r2, [pc, #36]	; (800256c <I2C_Master_BufferRead+0x278>)
 8002548:	4b08      	ldr	r3, [pc, #32]	; (800256c <I2C_Master_BufferRead+0x278>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002552:	b29b      	uxth	r3, r3
 8002554:	8013      	strh	r3, [r2, #0]
                /* Make sure that the STOP bit is cleared by Hardware */
                while ((I2C1->CR1&0x200) == 0x200);
 8002556:	bf00      	nop
 8002558:	4b04      	ldr	r3, [pc, #16]	; (800256c <I2C_Master_BufferRead+0x278>)
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	b29b      	uxth	r3, r3
 800255e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f8      	bne.n	8002558 <I2C_Master_BufferRead+0x264>
                return AddressAckError;
 8002566:	2302      	movs	r3, #2
 8002568:	e10f      	b.n	800278a <I2C_Master_BufferRead+0x496>
 800256a:	bf00      	nop
 800256c:	40005400 	.word	0x40005400
        /* Set the address bit0 for read */
        SlaveAddress |= 0x0001;
        /* Send the slave address */
        I2C1->DR = SlaveAddress;
        /* Wait until ADDR is set: EV6 */
        while ((I2C1->SR1&0x0002) != 0x0002)
 8002570:	4b88      	ldr	r3, [pc, #544]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002572:	8a9b      	ldrh	r3, [r3, #20]
 8002574:	b29b      	uxth	r3, r3
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0de      	beq.n	800253c <I2C_Master_BufferRead+0x248>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 800257e:	b672      	cpsid	i
        /* EV6_1: The acknowledge disable should be done just after EV6,
        that is after ADDR is cleared, so disable all active IRQs around ADDR clearing and
        ACK clearing */
        __disable_irq();
        /* Clear ADDR by reading SR2 register  */
        temp = I2C1->SR2;
 8002580:	4b84      	ldr	r3, [pc, #528]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002582:	8b1b      	ldrh	r3, [r3, #24]
 8002584:	b29b      	uxth	r3, r3
 8002586:	613b      	str	r3, [r7, #16]
        /* Clear ACK */
        I2C1->CR1 &= CR1_ACK_Reset;
 8002588:	4a82      	ldr	r2, [pc, #520]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800258a:	4b82      	ldr	r3, [pc, #520]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	b29b      	uxth	r3, r3
 8002590:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002594:	b29b      	uxth	r3, r3
 8002596:	8013      	strh	r3, [r2, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 8002598:	b662      	cpsie	i
        /*Re-enable IRQs */
        __enable_irq();
        /* Wait until BTF is set */
        while ((I2C1->SR1 & 0x00004) != 0x000004);
 800259a:	bf00      	nop
 800259c:	4b7d      	ldr	r3, [pc, #500]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800259e:	8a9b      	ldrh	r3, [r3, #20]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d0f8      	beq.n	800259c <I2C_Master_BufferRead+0x2a8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 80025aa:	b672      	cpsid	i
        /* Disable IRQs around STOP programming and data reading because of the limitation ?*/
        __disable_irq();
        /* Program the STOP */
        I2C_GenerateSTOP(I2C1, ENABLE);
 80025ac:	2101      	movs	r1, #1
 80025ae:	4879      	ldr	r0, [pc, #484]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025b0:	f7fe fd0c 	bl	8000fcc <I2C_GenerateSTOP>
        /* Read first data */
        *pBuffer = I2C1->DR;
 80025b4:	4b77      	ldr	r3, [pc, #476]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025b6:	8a1b      	ldrh	r3, [r3, #16]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	701a      	strb	r2, [r3, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80025c0:	b662      	cpsie	i
        /* Re-enable IRQs */
        __enable_irq();
        /**/
        pBuffer++;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	3301      	adds	r3, #1
 80025c6:	60fb      	str	r3, [r7, #12]
        /* Read second data */
        *pBuffer = I2C1->DR;
 80025c8:	4b72      	ldr	r3, [pc, #456]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025ca:	8a1b      	ldrh	r3, [r3, #16]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	701a      	strb	r2, [r3, #0]
        /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
        while ((I2C1->CR1&0x200) == 0x200);
 80025d4:	bf00      	nop
 80025d6:	4b6f      	ldr	r3, [pc, #444]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1f8      	bne.n	80025d6 <I2C_Master_BufferRead+0x2e2>
        /* Enable Acknowledgement to be ready for another reception */
        I2C1->CR1  |= CR1_ACK_Set;
 80025e4:	4a6b      	ldr	r2, [pc, #428]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025e6:	4b6b      	ldr	r3, [pc, #428]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	8013      	strh	r3, [r2, #0]
        /* Clear POS bit */
        I2C1->CR1  &= CR1_POS_Reset;
 80025f4:	4a67      	ldr	r2, [pc, #412]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025f6:	4b67      	ldr	r3, [pc, #412]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002600:	b29b      	uxth	r3, r3
 8002602:	8013      	strh	r3, [r2, #0]
 8002604:	e0af      	b.n	8002766 <I2C_Master_BufferRead+0x472>
    }

    else
    {

        Timeout = I2C_TIMEOUT;
 8002606:	2364      	movs	r3, #100	; 0x64
 8002608:	617b      	str	r3, [r7, #20]
        /* Send START condition */
        I2C1->CR1 |= CR1_START_Set;
 800260a:	4a62      	ldr	r2, [pc, #392]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800260c:	4b61      	ldr	r3, [pc, #388]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	b29b      	uxth	r3, r3
 8002612:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002616:	b29b      	uxth	r3, r3
 8002618:	8013      	strh	r3, [r2, #0]
        /* Wait until SB flag is set: EV5 */
        while ((I2C1->SR1&0x0001) != 0x0001)
 800261a:	e006      	b.n	800262a <I2C_Master_BufferRead+0x336>
        {
            if (Timeout-- == 0)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	1e5a      	subs	r2, r3, #1
 8002620:	617a      	str	r2, [r7, #20]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <I2C_Master_BufferRead+0x336>
            {
                return RestartConditionError;
 8002626:	2304      	movs	r3, #4
 8002628:	e0af      	b.n	800278a <I2C_Master_BufferRead+0x496>

        Timeout = I2C_TIMEOUT;
        /* Send START condition */
        I2C1->CR1 |= CR1_START_Set;
        /* Wait until SB flag is set: EV5 */
        while ((I2C1->SR1&0x0001) != 0x0001)
 800262a:	4b5a      	ldr	r3, [pc, #360]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800262c:	8a9b      	ldrh	r3, [r3, #20]
 800262e:	b29b      	uxth	r3, r3
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0f1      	beq.n	800261c <I2C_Master_BufferRead+0x328>
            if (Timeout-- == 0)
            {
                return RestartConditionError;
            }
        }
        Timeout = I2C_TIMEOUT;
 8002638:	2364      	movs	r3, #100	; 0x64
 800263a:	617b      	str	r3, [r7, #20]
        /* Send slave address */
        /* Reset the address bit0 for write */
        SlaveAddress |= OAR1_ADD0_Set;
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	71fb      	strb	r3, [r7, #7]
        /* Send the slave address */
        I2C1->DR = SlaveAddress;
 8002644:	4b53      	ldr	r3, [pc, #332]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002646:	79fa      	ldrb	r2, [r7, #7]
 8002648:	b292      	uxth	r2, r2
 800264a:	821a      	strh	r2, [r3, #16]
        /* Wait until ADDR is set: EV6 */
        while ((I2C1->SR1&0x0002) != 0x0002)
 800264c:	e016      	b.n	800267c <I2C_Master_BufferRead+0x388>
        {
            if (Timeout-- == 0)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	1e5a      	subs	r2, r3, #1
 8002652:	617a      	str	r2, [r7, #20]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d111      	bne.n	800267c <I2C_Master_BufferRead+0x388>
            {
                I2C1->CR1 |= CR1_STOP_Set;
 8002658:	4a4e      	ldr	r2, [pc, #312]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800265a:	4b4e      	ldr	r3, [pc, #312]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	b29b      	uxth	r3, r3
 8002660:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002664:	b29b      	uxth	r3, r3
 8002666:	8013      	strh	r3, [r2, #0]
                /* Make sure that the STOP bit is cleared by Hardware */
                while ((I2C1->CR1&0x200) == 0x200);
 8002668:	bf00      	nop
 800266a:	4b4a      	ldr	r3, [pc, #296]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	b29b      	uxth	r3, r3
 8002670:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f8      	bne.n	800266a <I2C_Master_BufferRead+0x376>
                return AddressAckError;
 8002678:	2302      	movs	r3, #2
 800267a:	e086      	b.n	800278a <I2C_Master_BufferRead+0x496>
        /* Reset the address bit0 for write */
        SlaveAddress |= OAR1_ADD0_Set;
        /* Send the slave address */
        I2C1->DR = SlaveAddress;
        /* Wait until ADDR is set: EV6 */
        while ((I2C1->SR1&0x0002) != 0x0002)
 800267c:	4b45      	ldr	r3, [pc, #276]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800267e:	8a9b      	ldrh	r3, [r3, #20]
 8002680:	b29b      	uxth	r3, r3
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0e1      	beq.n	800264e <I2C_Master_BufferRead+0x35a>
                while ((I2C1->CR1&0x200) == 0x200);
                return AddressAckError;
            }
        }
        /* Clear ADDR by reading SR2 status register */
        temp = I2C1->SR2;
 800268a:	4b42      	ldr	r3, [pc, #264]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800268c:	8b1b      	ldrh	r3, [r3, #24]
 800268e:	b29b      	uxth	r3, r3
 8002690:	613b      	str	r3, [r7, #16]
        /* While there is data to be read */
        while (NumByteToRead)
 8002692:	e055      	b.n	8002740 <I2C_Master_BufferRead+0x44c>
        {
            /* Receive bytes from first byte until byte N-3 */
            if (NumByteToRead != 3)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2b03      	cmp	r3, #3
 8002698:	d013      	beq.n	80026c2 <I2C_Master_BufferRead+0x3ce>
            {
                /* Poll on BTF to receive data because in polling mode we can not guarantee the
                EV7 software sequence is managed before the current byte transfer completes */
                while ((I2C1->SR1 & 0x00004) != 0x000004);
 800269a:	bf00      	nop
 800269c:	4b3d      	ldr	r3, [pc, #244]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800269e:	8a9b      	ldrh	r3, [r3, #20]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f8      	beq.n	800269c <I2C_Master_BufferRead+0x3a8>
                /* Read data */
                *pBuffer = I2C1->DR;
 80026aa:	4b3a      	ldr	r3, [pc, #232]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026ac:	8a1b      	ldrh	r3, [r3, #16]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	701a      	strb	r2, [r3, #0]
                /* */
                pBuffer++;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3301      	adds	r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
                /* Decrement the read bytes counter */
                NumByteToRead--;
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	3b01      	subs	r3, #1
 80026c0:	60bb      	str	r3, [r7, #8]
            }

            /* it remains to read three data: data N-2, data N-1, Data N */
            if (NumByteToRead == 3)
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d13b      	bne.n	8002740 <I2C_Master_BufferRead+0x44c>
            {

                /* Wait until BTF is set: Data N-2 in DR and data N -1 in shift register */
                while ((I2C1->SR1 & 0x00004) != 0x000004);
 80026c8:	bf00      	nop
 80026ca:	4b32      	ldr	r3, [pc, #200]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026cc:	8a9b      	ldrh	r3, [r3, #20]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f8      	beq.n	80026ca <I2C_Master_BufferRead+0x3d6>
                /* Clear ACK */
                I2C1->CR1 &= CR1_ACK_Reset;
 80026d8:	4a2e      	ldr	r2, [pc, #184]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026da:	4b2e      	ldr	r3, [pc, #184]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	b29b      	uxth	r3, r3
 80026e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	8013      	strh	r3, [r2, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 80026e8:	b672      	cpsid	i

                /* Disable IRQs around data reading and STOP programming because of the
                limitation ? */
                __disable_irq();
                /* Read Data N-2 */
                *pBuffer = I2C1->DR;
 80026ea:	4b2a      	ldr	r3, [pc, #168]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026ec:	8a1b      	ldrh	r3, [r3, #16]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	701a      	strb	r2, [r3, #0]
                /* Increment */
                pBuffer++;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	3301      	adds	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
                /* Program the STOP */
                I2C1->CR1 |= CR1_STOP_Set;
 80026fc:	4a25      	ldr	r2, [pc, #148]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 80026fe:	4b25      	ldr	r3, [pc, #148]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	b29b      	uxth	r3, r3
 8002704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002708:	b29b      	uxth	r3, r3
 800270a:	8013      	strh	r3, [r2, #0]
                /* Read DataN-1 */
                *pBuffer = I2C1->DR;
 800270c:	4b21      	ldr	r3, [pc, #132]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800270e:	8a1b      	ldrh	r3, [r3, #16]
 8002710:	b29b      	uxth	r3, r3
 8002712:	b2da      	uxtb	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	701a      	strb	r2, [r3, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 8002718:	b662      	cpsie	i
                /* Re-enable IRQs */
                __enable_irq();
                /* Increment */
                pBuffer++;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3301      	adds	r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
                /* Wait until RXNE is set (DR contains the last data) */
                while ((I2C1->SR1 & 0x00040) != 0x000040);
 8002720:	bf00      	nop
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002724:	8a9b      	ldrh	r3, [r3, #20]
 8002726:	b29b      	uxth	r3, r3
 8002728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f8      	beq.n	8002722 <I2C_Master_BufferRead+0x42e>
                /* Read DataN */
                *pBuffer = I2C1->DR;
 8002730:	4b18      	ldr	r3, [pc, #96]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002732:	8a1b      	ldrh	r3, [r3, #16]
 8002734:	b29b      	uxth	r3, r3
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	701a      	strb	r2, [r3, #0]
                /* Reset the number of bytes to be read by master */
                NumByteToRead = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	60bb      	str	r3, [r7, #8]
            }
        }
        /* Clear ADDR by reading SR2 status register */
        temp = I2C1->SR2;
        /* While there is data to be read */
        while (NumByteToRead)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1a6      	bne.n	8002694 <I2C_Master_BufferRead+0x3a0>
                NumByteToRead = 0;

            }
        }
        /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
        while ((I2C1->CR1&0x200) == 0x200);
 8002746:	bf00      	nop
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	b29b      	uxth	r3, r3
 800274e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f8      	bne.n	8002748 <I2C_Master_BufferRead+0x454>
        /* Enable Acknowledgement to be ready for another reception */
        I2C1->CR1 |= CR1_ACK_Set;
 8002756:	4a0f      	ldr	r2, [pc, #60]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 8002758:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800275a:	881b      	ldrh	r3, [r3, #0]
 800275c:	b29b      	uxth	r3, r3
 800275e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002762:	b29b      	uxth	r3, r3
 8002764:	8013      	strh	r3, [r2, #0]

    }

    Timeout = I2C_TIMEOUT;
 8002766:	2364      	movs	r3, #100	; 0x64
 8002768:	617b      	str	r3, [r7, #20]

    /* While the bus is busy */
    while ((I2C1->SR2 & 0x00002) != 0x000002)
 800276a:	e006      	b.n	800277a <I2C_Master_BufferRead+0x486>
    {
        if (Timeout-- == 0)
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	1e5a      	subs	r2, r3, #1
 8002770:	617a      	str	r2, [r7, #20]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <I2C_Master_BufferRead+0x486>
            return BussyTimeoutError;
 8002776:	2303      	movs	r3, #3
 8002778:	e007      	b.n	800278a <I2C_Master_BufferRead+0x496>
    }

    Timeout = I2C_TIMEOUT;

    /* While the bus is busy */
    while ((I2C1->SR2 & 0x00002) != 0x000002)
 800277a:	4b06      	ldr	r3, [pc, #24]	; (8002794 <I2C_Master_BufferRead+0x4a0>)
 800277c:	8b1b      	ldrh	r3, [r3, #24]
 800277e:	b29b      	uxth	r3, r3
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0f1      	beq.n	800276c <I2C_Master_BufferRead+0x478>
    {
        if (Timeout-- == 0)
            return BussyTimeoutError;
    }

    return Success;
 8002788:	2305      	movs	r3, #5
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40005400 	.word	0x40005400

08002798 <I2C_Master_BufferWrite>:
    return Success;
}


Status I2C_Master_BufferWrite(unsigned char* pBuffer,  unsigned long NumByteToWrite, unsigned char SlaveAddress, unsigned char registerAddress)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	4611      	mov	r1, r2
 80027a4:	461a      	mov	r2, r3
 80027a6:	460b      	mov	r3, r1
 80027a8:	71fb      	strb	r3, [r7, #7]
 80027aa:	4613      	mov	r3, r2
 80027ac:	71bb      	strb	r3, [r7, #6]

    unsigned long temp = 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
    unsigned long Timeout = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]

     //Enable Error IT (used in all modes: DMA, Polling and Interrupts
    //I2C1->CR2 |= I2C_IT_ERR;

    Timeout = I2C_TIMEOUT;
 80027b6:	2364      	movs	r3, #100	; 0x64
 80027b8:	617b      	str	r3, [r7, #20]
     //Send START condition
    I2C1->CR1 |= CR1_START_Set;
 80027ba:	4a50      	ldr	r2, [pc, #320]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80027bc:	4b4f      	ldr	r3, [pc, #316]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	8013      	strh	r3, [r2, #0]
     //Wait until SB flag is set: EV5
    while ((I2C1->SR1&0x0001) != 0x0001)
 80027ca:	e006      	b.n	80027da <I2C_Master_BufferWrite+0x42>
    {
        if (Timeout-- == 0)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	1e5a      	subs	r2, r3, #1
 80027d0:	617a      	str	r2, [r7, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <I2C_Master_BufferWrite+0x42>
        {
            return StartConditionError;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e08b      	b.n	80028f2 <I2C_Master_BufferWrite+0x15a>

    Timeout = I2C_TIMEOUT;
     //Send START condition
    I2C1->CR1 |= CR1_START_Set;
     //Wait until SB flag is set: EV5
    while ((I2C1->SR1&0x0001) != 0x0001)
 80027da:	4b48      	ldr	r3, [pc, #288]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80027dc:	8a9b      	ldrh	r3, [r3, #20]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f1      	beq.n	80027cc <I2C_Master_BufferWrite+0x34>
        }
    }

     //Send slave address
     //Reset the address bit0 for write
    SlaveAddress &= 0xFFFE;
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	f023 0301 	bic.w	r3, r3, #1
 80027ee:	71fb      	strb	r3, [r7, #7]
     //Send the slave address
    I2C1->DR = SlaveAddress;
 80027f0:	4b42      	ldr	r3, [pc, #264]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80027f2:	79fa      	ldrb	r2, [r7, #7]
 80027f4:	b292      	uxth	r2, r2
 80027f6:	821a      	strh	r2, [r3, #16]
    Timeout = I2C_TIMEOUT;
 80027f8:	2364      	movs	r3, #100	; 0x64
 80027fa:	617b      	str	r3, [r7, #20]
     //Wait until ADDR is set: EV6
    while ((I2C1->SR1 &0x0002) != 0x0002)
 80027fc:	e016      	b.n	800282c <I2C_Master_BufferWrite+0x94>
    {
        if (Timeout-- == 0)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	1e5a      	subs	r2, r3, #1
 8002802:	617a      	str	r2, [r7, #20]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d111      	bne.n	800282c <I2C_Master_BufferWrite+0x94>
        {
            I2C1->CR1 |= CR1_STOP_Set;
 8002808:	4a3c      	ldr	r2, [pc, #240]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800280a:	4b3c      	ldr	r3, [pc, #240]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	b29b      	uxth	r3, r3
 8002810:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002814:	b29b      	uxth	r3, r3
 8002816:	8013      	strh	r3, [r2, #0]
             //Make sure that the STOP bit is cleared by Hardware
            while ((I2C1->CR1&0x200) == 0x200);
 8002818:	bf00      	nop
 800281a:	4b38      	ldr	r3, [pc, #224]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1f8      	bne.n	800281a <I2C_Master_BufferWrite+0x82>
            return AddressAckError;
 8002828:	2302      	movs	r3, #2
 800282a:	e062      	b.n	80028f2 <I2C_Master_BufferWrite+0x15a>
    SlaveAddress &= 0xFFFE;
     //Send the slave address
    I2C1->DR = SlaveAddress;
    Timeout = I2C_TIMEOUT;
     //Wait until ADDR is set: EV6
    while ((I2C1->SR1 &0x0002) != 0x0002)
 800282c:	4b33      	ldr	r3, [pc, #204]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800282e:	8a9b      	ldrh	r3, [r3, #20]
 8002830:	b29b      	uxth	r3, r3
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0e1      	beq.n	80027fe <I2C_Master_BufferWrite+0x66>
            return AddressAckError;
        }
    }

     //Clear ADDR flag by reading SR2 register
    temp = I2C1->SR2;
 800283a:	4b30      	ldr	r3, [pc, #192]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800283c:	8b1b      	ldrh	r3, [r3, #24]
 800283e:	b29b      	uxth	r3, r3
 8002840:	613b      	str	r3, [r7, #16]

    I2C1->DR = registerAddress;
 8002842:	4b2e      	ldr	r3, [pc, #184]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 8002844:	79ba      	ldrb	r2, [r7, #6]
 8002846:	b292      	uxth	r2, r2
 8002848:	821a      	strh	r2, [r3, #16]
     //Poll on BTF to receive data because in polling mode we can not guarantee the
      //EV8 software sequence is managed before the current byte transfer completes
    while ((I2C1->SR1 & 0x00004) != 0x000004);
 800284a:	bf00      	nop
 800284c:	4b2b      	ldr	r3, [pc, #172]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800284e:	8a9b      	ldrh	r3, [r3, #20]
 8002850:	b29b      	uxth	r3, r3
 8002852:	f003 0304 	and.w	r3, r3, #4
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0f8      	beq.n	800284c <I2C_Master_BufferWrite+0xb4>
     //Write the first data in DR register (EV8_1)
    I2C1->DR = *pBuffer;
 800285a:	4a28      	ldr	r2, [pc, #160]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	b29b      	uxth	r3, r3
 8002862:	8213      	strh	r3, [r2, #16]
     //Increment
    pBuffer++;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3301      	adds	r3, #1
 8002868:	60fb      	str	r3, [r7, #12]
     //Decrement the number of bytes to be written
    NumByteToWrite--;
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	3b01      	subs	r3, #1
 800286e:	60bb      	str	r3, [r7, #8]
     //While there is data to be written
    while (NumByteToWrite--)
 8002870:	e00f      	b.n	8002892 <I2C_Master_BufferWrite+0xfa>
    {
         //Poll on BTF to receive data because in polling mode we can not guarantee the
          //EV8 software sequence is managed before the current byte transfer completes
        while ((I2C1->SR1 & 0x00004) != 0x000004);
 8002872:	bf00      	nop
 8002874:	4b21      	ldr	r3, [pc, #132]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 8002876:	8a9b      	ldrh	r3, [r3, #20]
 8002878:	b29b      	uxth	r3, r3
 800287a:	f003 0304 	and.w	r3, r3, #4
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f8      	beq.n	8002874 <I2C_Master_BufferWrite+0xdc>
         //Send the current byte
        I2C1->DR = *pBuffer;
 8002882:	4a1e      	ldr	r2, [pc, #120]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b29b      	uxth	r3, r3
 800288a:	8213      	strh	r3, [r2, #16]
         //Point to the next byte to be written
        pBuffer++;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3301      	adds	r3, #1
 8002890:	60fb      	str	r3, [r7, #12]
     //Increment
    pBuffer++;
     //Decrement the number of bytes to be written
    NumByteToWrite--;
     //While there is data to be written
    while (NumByteToWrite--)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	1e5a      	subs	r2, r3, #1
 8002896:	60ba      	str	r2, [r7, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1ea      	bne.n	8002872 <I2C_Master_BufferWrite+0xda>
        I2C1->DR = *pBuffer;
         //Point to the next byte to be written
        pBuffer++;
    }
     //EV8_2: Wait until BTF is set before programming the STOP
    Timeout = I2C_TIMEOUT;
 800289c:	2364      	movs	r3, #100	; 0x64
 800289e:	617b      	str	r3, [r7, #20]
    while ((I2C1->SR1 & 0x00004) != 0x000004)
 80028a0:	e006      	b.n	80028b0 <I2C_Master_BufferWrite+0x118>
    {
		if (Timeout-- == 0)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	1e5a      	subs	r2, r3, #1
 80028a6:	617a      	str	r2, [r7, #20]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <I2C_Master_BufferWrite+0x118>
			return BussyTimeoutError;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e020      	b.n	80028f2 <I2C_Master_BufferWrite+0x15a>
         //Point to the next byte to be written
        pBuffer++;
    }
     //EV8_2: Wait until BTF is set before programming the STOP
    Timeout = I2C_TIMEOUT;
    while ((I2C1->SR1 & 0x00004) != 0x000004)
 80028b0:	4b12      	ldr	r3, [pc, #72]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80028b2:	8a9b      	ldrh	r3, [r3, #20]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f1      	beq.n	80028a2 <I2C_Master_BufferWrite+0x10a>
    {
		if (Timeout-- == 0)
			return BussyTimeoutError;
	}
     //Send STOP condition
    I2C1->CR1 |= CR1_STOP_Set;
 80028be:	4a0f      	ldr	r2, [pc, #60]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80028c0:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	8013      	strh	r3, [r2, #0]
     //Make sure that the STOP bit is cleared by Hardware
    Timeout = I2C_TIMEOUT;
 80028ce:	2364      	movs	r3, #100	; 0x64
 80028d0:	617b      	str	r3, [r7, #20]
    while ((I2C1->CR1&0x200) == 0x200)
 80028d2:	e006      	b.n	80028e2 <I2C_Master_BufferWrite+0x14a>
    {
		if (Timeout-- == 0)
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	1e5a      	subs	r2, r3, #1
 80028d8:	617a      	str	r2, [r7, #20]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <I2C_Master_BufferWrite+0x14a>
			return BussyTimeoutError;
 80028de:	2303      	movs	r3, #3
 80028e0:	e007      	b.n	80028f2 <I2C_Master_BufferWrite+0x15a>
	}
     //Send STOP condition
    I2C1->CR1 |= CR1_STOP_Set;
     //Make sure that the STOP bit is cleared by Hardware
    Timeout = I2C_TIMEOUT;
    while ((I2C1->CR1&0x200) == 0x200)
 80028e2:	4b06      	ldr	r3, [pc, #24]	; (80028fc <I2C_Master_BufferWrite+0x164>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1f1      	bne.n	80028d4 <I2C_Master_BufferWrite+0x13c>
    {
		if (Timeout-- == 0)
			return BussyTimeoutError;
	}

    return Success;
 80028f0:	2305      	movs	r3, #5
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	371c      	adds	r7, #28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr
 80028fc:	40005400 	.word	0x40005400

08002900 <readDataCompass>:
      oval+=360;
   return oval;
}


int readDataCompass(){
 8002900:	b5b0      	push	{r4, r5, r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af00      	add	r7, sp, #0
	unsigned int data;
	unsigned char readData[13];

		unsigned char readAddres = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		int16_t xForce = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	83fb      	strh	r3, [r7, #30]
		int16_t yForce = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	83bb      	strh	r3, [r7, #28]
		int16_t zForce = 0;
 8002914:	2300      	movs	r3, #0
 8002916:	837b      	strh	r3, [r7, #26]
		int heading = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	623b      	str	r3, [r7, #32]
		Status errStat;

				for(readAddres = 0; readAddres <= 12; readAddres++)
 800291c:	2300      	movs	r3, #0
 800291e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002922:	e017      	b.n	8002954 <readDataCompass+0x54>
				{

					errStat = readDataHMC5883L(&data, readAddres);
 8002924:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fa32 	bl	8001d98 <readDataHMC5883L>
 8002934:	4603      	mov	r3, r0
 8002936:	767b      	strb	r3, [r7, #25]
					readData[readAddres] = data;
 8002938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002944:	440b      	add	r3, r1
 8002946:	f803 2c24 	strb.w	r2, [r3, #-36]
		int16_t yForce = 0;
		int16_t zForce = 0;
		int heading = 0;
		Status errStat;

				for(readAddres = 0; readAddres <= 12; readAddres++)
 800294a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800294e:	3301      	adds	r3, #1
 8002950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002954:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002958:	2b0c      	cmp	r3, #12
 800295a:	d9e3      	bls.n	8002924 <readDataCompass+0x24>

					errStat = readDataHMC5883L(&data, readAddres);
					readData[readAddres] = data;

				}
		        xForce = (int16_t)(readData[4] | (readData[3] << 8));
 800295c:	7a3b      	ldrb	r3, [r7, #8]
 800295e:	b21a      	sxth	r2, r3
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	b21b      	sxth	r3, r3
 8002966:	4313      	orrs	r3, r2
 8002968:	83fb      	strh	r3, [r7, #30]
		        yForce = (int16_t)(readData[6] | (readData[5] << 8));
 800296a:	7abb      	ldrb	r3, [r7, #10]
 800296c:	b21a      	sxth	r2, r3
 800296e:	7a7b      	ldrb	r3, [r7, #9]
 8002970:	021b      	lsls	r3, r3, #8
 8002972:	b21b      	sxth	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	83bb      	strh	r3, [r7, #28]
		        zForce = (int16_t)(readData[8] | (readData[7] << 8));
 8002978:	7b3b      	ldrb	r3, [r7, #12]
 800297a:	b21a      	sxth	r2, r3
 800297c:	7afb      	ldrb	r3, [r7, #11]
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	b21b      	sxth	r3, r3
 8002982:	4313      	orrs	r3, r2
 8002984:	837b      	strh	r3, [r7, #26]
		        heading = 180 * atan2((double)xForce,(double)zForce)/M_PI;
 8002986:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800298a:	4618      	mov	r0, r3
 800298c:	f7fd fd4a 	bl	8000424 <__aeabi_i2d>
 8002990:	4604      	mov	r4, r0
 8002992:	460d      	mov	r5, r1
 8002994:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002998:	4618      	mov	r0, r3
 800299a:	f7fd fd43 	bl	8000424 <__aeabi_i2d>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4620      	mov	r0, r4
 80029a4:	4629      	mov	r1, r5
 80029a6:	f000 fdd5 	bl	8003554 <atan2>
 80029aa:	f04f 0200 	mov.w	r2, #0
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <readDataCompass+0xf8>)
 80029b0:	f7fd fd9e 	bl	80004f0 <__aeabi_dmul>
 80029b4:	4603      	mov	r3, r0
 80029b6:	460c      	mov	r4, r1
 80029b8:	4618      	mov	r0, r3
 80029ba:	4621      	mov	r1, r4
 80029bc:	a30c      	add	r3, pc, #48	; (adr r3, 80029f0 <readDataCompass+0xf0>)
 80029be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c2:	f7fd febf 	bl	8000744 <__aeabi_ddiv>
 80029c6:	4603      	mov	r3, r0
 80029c8:	460c      	mov	r4, r1
 80029ca:	4618      	mov	r0, r3
 80029cc:	4621      	mov	r1, r4
 80029ce:	f7fe f829 	bl	8000a24 <__aeabi_d2iz>
 80029d2:	4603      	mov	r3, r0
 80029d4:	623b      	str	r3, [r7, #32]
//				 //if (ctr2<7)
//				 //         ctr2++;
//				 //      else
//				 //         ctr2=0;

		        if (heading < 0)
 80029d6:	6a3b      	ldr	r3, [r7, #32]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	da03      	bge.n	80029e4 <readDataCompass+0xe4>
		        	heading += 360;
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80029e2:	623b      	str	r3, [r7, #32]

				 return heading;
 80029e4:	6a3b      	ldr	r3, [r7, #32]


}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3728      	adds	r7, #40	; 0x28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bdb0      	pop	{r4, r5, r7, pc}
 80029ee:	bf00      	nop
 80029f0:	54442d18 	.word	0x54442d18
 80029f4:	400921fb 	.word	0x400921fb
 80029f8:	40668000 	.word	0x40668000

080029fc <main>:
**
**===========================================================================
*/
int main(void)

{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
	init();
 8002a02:	f7ff faf5 	bl	8001ff0 <init>
	init_indicator_LED();
 8002a06:	f000 f8ed 	bl	8002be4 <init_indicator_LED>
	sensorInit();
 8002a0a:	f000 f975 	bl	8002cf8 <sensorInit>

  /* TODO - Add your application code here */


  /* Infinite loop */
	volatile long i = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
	//left_motor_set_speed(10);
	//right_motor_set_speed(-10);

  while (1)
  {
	  run();
 8002a12:	f7ff fb25 	bl	8002060 <run>
	  i++;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	607b      	str	r3, [r7, #4]
	  if (i > 100000)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a03      	ldr	r2, [pc, #12]	; (8002a2c <main+0x30>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	ddf6      	ble.n	8002a12 <main+0x16>
	  {
		  i = 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	607b      	str	r3, [r7, #4]
		  run();
	  else stop();*/


	//PutcUART2(48);
  }
 8002a28:	e7f3      	b.n	8002a12 <main+0x16>
 8002a2a:	bf00      	nop
 8002a2c:	000186a0 	.word	0x000186a0

08002a30 <InitializeOutput>:
int volatile counter2=0;
//int volatile counter3=0;

TIM_OCInitTypeDef  TIM_OCInitStructure;
void InitializeOutput()
{GPIO_InitTypeDef GPIO_InitStructure;
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
	/* --------------------------- System Clocks Configuration ---------------------*/
		  /* TIM3 clock enable */
		  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002a36:	2101      	movs	r1, #1
 8002a38:	2001      	movs	r0, #1
 8002a3a:	f7fe fc1d 	bl	8001278 <RCC_APB1PeriphClockCmd>
		  /* GPIOA and GPIOB clock enable */
		  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002a3e:	2101      	movs	r1, #1
 8002a40:	2002      	movs	r0, #2
 8002a42:	f7fe fbdd 	bl	8001200 <RCC_AHBPeriphClockCmd>

		  /*--------------------------------- GPIO Configuration -------------------------*/

		  /* GPIOB Configuration: Pin 10 and 11 */
		  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10|GPIO_Pin_11;
 8002a46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a4a:	603b      	str	r3, [r7, #0]
		  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	713b      	strb	r3, [r7, #4]
		  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002a50:	2300      	movs	r3, #0
 8002a52:	71bb      	strb	r3, [r7, #6]
		  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8002a54:	2301      	movs	r3, #1
 8002a56:	71fb      	strb	r3, [r7, #7]
		  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	717b      	strb	r3, [r7, #5]

		  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002a5c:	463b      	mov	r3, r7
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4808      	ldr	r0, [pc, #32]	; (8002a84 <InitializeOutput+0x54>)
 8002a62:	f7fe f887 	bl	8000b74 <GPIO_Init>
		  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_TIM2);
 8002a66:	2201      	movs	r2, #1
 8002a68:	210a      	movs	r1, #10
 8002a6a:	4806      	ldr	r0, [pc, #24]	; (8002a84 <InitializeOutput+0x54>)
 8002a6c:	f7fe f960 	bl	8000d30 <GPIO_PinAFConfig>
		  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8002a70:	2201      	movs	r2, #1
 8002a72:	210b      	movs	r1, #11
 8002a74:	4803      	ldr	r0, [pc, #12]	; (8002a84 <InitializeOutput+0x54>)
 8002a76:	f7fe f95b 	bl	8000d30 <GPIO_PinAFConfig>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40020400 	.word	0x40020400

08002a88 <InitializeTimer>:

void InitializeTimer()
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;

	uint16_t pwmvalue = 150;
 8002a8e:	2396      	movs	r3, #150	; 0x96
 8002a90:	83fb      	strh	r3, [r7, #30]
	uint16_t pwmvalueL = 150;
 8002a92:	2396      	movs	r3, #150	; 0x96
 8002a94:	83bb      	strh	r3, [r7, #28]
	uint16_t myperiod = 1000;
 8002a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a9a:	837b      	strh	r3, [r7, #26]
	uint16_t PrescalerValue = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	833b      	strh	r3, [r7, #24]

	 PrescalerValue = (uint16_t)(16000000/100000) - 1;
 8002aa0:	239f      	movs	r3, #159	; 0x9f
 8002aa2:	833b      	strh	r3, [r7, #24]
		  /* Time base configuration */
		  TIM_TimeBaseStructure.TIM_Period = myperiod - 1;
 8002aa4:	8b7b      	ldrh	r3, [r7, #26]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	613b      	str	r3, [r7, #16]
		  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8002aaa:	8b3b      	ldrh	r3, [r7, #24]
 8002aac:	81bb      	strh	r3, [r7, #12]
		  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	82bb      	strh	r3, [r7, #20]
		  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	81fb      	strh	r3, [r7, #14]

		  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002ab6:	f107 030c 	add.w	r3, r7, #12
 8002aba:	4619      	mov	r1, r3
 8002abc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ac0:	f7fe fc16 	bl	80012f0 <TIM_TimeBaseInit>

		  /* PWM1 Mode configuration: Channel3 */
		  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002ac4:	2360      	movs	r3, #96	; 0x60
 8002ac6:	803b      	strh	r3, [r7, #0]

		  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	807b      	strh	r3, [r7, #2]
		  TIM_OCInitStructure.TIM_Pulse = pwmvalue;
 8002acc:	8bfb      	ldrh	r3, [r7, #30]
 8002ace:	607b      	str	r3, [r7, #4]
		  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	813b      	strh	r3, [r7, #8]


		  TIM_OC3Init(TIM2, &TIM_OCInitStructure);//pravy
 8002ad4:	463b      	mov	r3, r7
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002adc:	f7fe fc7a 	bl	80013d4 <TIM_OC3Init>

		  TIM_OCInitStructure.TIM_Pulse = pwmvalueL;//lavy
 8002ae0:	8bbb      	ldrh	r3, [r7, #28]
 8002ae2:	607b      	str	r3, [r7, #4]
		  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8002ae4:	463b      	mov	r3, r7
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002aec:	f7fe fcb4 	bl	8001458 <TIM_OC4Init>


		  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8002af0:	2108      	movs	r1, #8
 8002af2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002af6:	f7fe fcf3 	bl	80014e0 <TIM_OC3PreloadConfig>
		  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8002afa:	2108      	movs	r1, #8
 8002afc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b00:	f7fe fd0a 	bl	8001518 <TIM_OC4PreloadConfig>



		  /* TIM3 enable counter */
		  TIM_Cmd(TIM2, ENABLE);
 8002b04:	2101      	movs	r1, #1
 8002b06:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b0a:	f7fe fc43 	bl	8001394 <TIM_Cmd>

}
 8002b0e:	bf00      	nop
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop

08002b18 <Motor_init>:
void Motor_init()
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	InitializeOutput();
 8002b1c:	f7ff ff88 	bl	8002a30 <InitializeOutput>
InitializeTimer();
 8002b20:	f7ff ffb2 	bl	8002a88 <InitializeTimer>

}
 8002b24:	bf00      	nop
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <right_motor_set_speed>:

void right_motor_set_speed(int a){
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002b30:	2360      	movs	r3, #96	; 0x60
 8002b32:	81bb      	strh	r3, [r7, #12]

			  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002b34:	2301      	movs	r3, #1
 8002b36:	81fb      	strh	r3, [r7, #14]

			  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	82bb      	strh	r3, [r7, #20]

	if(a>20){a=20;}
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b14      	cmp	r3, #20
 8002b40:	dd01      	ble.n	8002b46 <right_motor_set_speed+0x1e>
 8002b42:	2314      	movs	r3, #20
 8002b44:	607b      	str	r3, [r7, #4]
	if(a<-20){a=-20;}
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f113 0f14 	cmn.w	r3, #20
 8002b4c:	da02      	bge.n	8002b54 <right_motor_set_speed+0x2c>
 8002b4e:	f06f 0313 	mvn.w	r3, #19
 8002b52:	607b      	str	r3, [r7, #4]
if (a!=counter){
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <right_motor_set_speed+0x5c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d00d      	beq.n	8002b7a <right_motor_set_speed+0x52>
	  TIM_OCInitStructure.TIM_Pulse = 150-a;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8002b64:	613b      	str	r3, [r7, #16]
	  TIM_OC3Init(TIM2, &TIM_OCInitStructure);//pravy pwm update
 8002b66:	f107 030c 	add.w	r3, r7, #12
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002b70:	f7fe fc30 	bl	80013d4 <TIM_OC3Init>
	  counter=a;
 8002b74:	4a03      	ldr	r2, [pc, #12]	; (8002b84 <right_motor_set_speed+0x5c>)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6013      	str	r3, [r2, #0]
}

}
 8002b7a:	bf00      	nop
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000003c 	.word	0x2000003c

08002b88 <left_motor_set_speed>:

void left_motor_set_speed(int a){
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002b90:	2360      	movs	r3, #96	; 0x60
 8002b92:	81bb      	strh	r3, [r7, #12]

			  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002b94:	2301      	movs	r3, #1
 8002b96:	81fb      	strh	r3, [r7, #14]

			  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	82bb      	strh	r3, [r7, #20]
	if(a>20){a=20;}
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b14      	cmp	r3, #20
 8002ba0:	dd01      	ble.n	8002ba6 <left_motor_set_speed+0x1e>
 8002ba2:	2314      	movs	r3, #20
 8002ba4:	607b      	str	r3, [r7, #4]
	if(a<-20){a=-20;}
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f113 0f14 	cmn.w	r3, #20
 8002bac:	da02      	bge.n	8002bb4 <left_motor_set_speed+0x2c>
 8002bae:	f06f 0313 	mvn.w	r3, #19
 8002bb2:	607b      	str	r3, [r7, #4]
	if (a!=counter2){
 8002bb4:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <left_motor_set_speed+0x58>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d00c      	beq.n	8002bd8 <left_motor_set_speed+0x50>
	 TIM_OCInitStructure.TIM_Pulse = 150+a;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3396      	adds	r3, #150	; 0x96
 8002bc2:	613b      	str	r3, [r7, #16]
	 TIM_OC4Init(TIM2, &TIM_OCInitStructure);//lavy pwm update
 8002bc4:	f107 030c 	add.w	r3, r7, #12
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002bce:	f7fe fc43 	bl	8001458 <TIM_OC4Init>
	 counter2=a;
 8002bd2:	4a03      	ldr	r2, [pc, #12]	; (8002be0 <left_motor_set_speed+0x58>)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6013      	str	r3, [r2, #0]
	}


}
 8002bd8:	bf00      	nop
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20000040 	.word	0x20000040

08002be4 <init_indicator_LED>:

/* Private functions */

//inicializacia indikacnej LED chodu procesora
void init_indicator_LED()
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	init_indicator_LED_pin();
 8002be8:	f000 f806 	bl	8002bf8 <init_indicator_LED_pin>
	init_indicator_LED_trigtim();
 8002bec:	f000 f81e 	bl	8002c2c <init_indicator_LED_trigtim>
	init_indicator_LED_trigtim_interrupt();
 8002bf0:	f000 f84c 	bl	8002c8c <init_indicator_LED_trigtim_interrupt>
}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <init_indicator_LED_pin>:

//inicializacia portu a pinu LED
void init_indicator_LED_pin()
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002bfe:	2101      	movs	r1, #1
 8002c00:	2001      	movs	r0, #1
 8002c02:	f7fe fafd 	bl	8001200 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef gpioInitStruc;
	gpioInitStruc.GPIO_Mode = GPIO_Mode_OUT;
 8002c06:	2301      	movs	r3, #1
 8002c08:	713b      	strb	r3, [r7, #4]
	gpioInitStruc.GPIO_OType = GPIO_OType_PP;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	71bb      	strb	r3, [r7, #6]
	gpioInitStruc.GPIO_Pin = GPIO_Pin_5;
 8002c0e:	2320      	movs	r3, #32
 8002c10:	603b      	str	r3, [r7, #0]
	gpioInitStruc.GPIO_Speed = GPIO_Speed_400KHz;
 8002c12:	2300      	movs	r3, #0
 8002c14:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &gpioInitStruc);
 8002c16:	463b      	mov	r3, r7
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4803      	ldr	r0, [pc, #12]	; (8002c28 <init_indicator_LED_pin+0x30>)
 8002c1c:	f7fd ffaa 	bl	8000b74 <GPIO_Init>
}
 8002c20:	bf00      	nop
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40020000 	.word	0x40020000

08002c2c <init_indicator_LED_trigtim>:

//inicializacia casovaca pre spustanie led LED
void init_indicator_LED_trigtim()
{
 8002c2c:	b590      	push	{r4, r7, lr}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
	indicatorTimeStamp = 0;
 8002c32:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <init_indicator_LED_trigtim+0x58>)
 8002c34:	f04f 0300 	mov.w	r3, #0
 8002c38:	f04f 0400 	mov.w	r4, #0
 8002c3c:	e882 0018 	stmia.w	r2, {r3, r4}
	unsigned short prescalerValue = (unsigned short) TIM_CLC_PRESCALER;
 8002c40:	f643 637f 	movw	r3, #15999	; 0x3e7f
 8002c44:	81fb      	strh	r3, [r7, #14]

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 8002c46:	2101      	movs	r1, #1
 8002c48:	2010      	movs	r0, #16
 8002c4a:	f7fe fb15 	bl	8001278 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = TIM_PERIOD;
 8002c4e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002c52:	607b      	str	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CLC_DIV;
 8002c54:	2300      	movs	r3, #0
 8002c56:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8002c5c:	89fb      	ldrh	r3, [r7, #14]
 8002c5e:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseInit(TIM6, &TIM_TimeBaseStructure);
 8002c60:	463b      	mov	r3, r7
 8002c62:	4619      	mov	r1, r3
 8002c64:	4808      	ldr	r0, [pc, #32]	; (8002c88 <init_indicator_LED_trigtim+0x5c>)
 8002c66:	f7fe fb43 	bl	80012f0 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM6, TIM_IT_Update, ENABLE);
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4806      	ldr	r0, [pc, #24]	; (8002c88 <init_indicator_LED_trigtim+0x5c>)
 8002c70:	f7fe fd5c 	bl	800172c <TIM_ITConfig>
	TIM_Cmd(TIM6, ENABLE);
 8002c74:	2101      	movs	r1, #1
 8002c76:	4804      	ldr	r0, [pc, #16]	; (8002c88 <init_indicator_LED_trigtim+0x5c>)
 8002c78:	f7fe fb8c 	bl	8001394 <TIM_Cmd>
}
 8002c7c:	bf00      	nop
 8002c7e:	3714      	adds	r7, #20
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd90      	pop	{r4, r7, pc}
 8002c84:	20000090 	.word	0x20000090
 8002c88:	40001000 	.word	0x40001000

08002c8c <init_indicator_LED_trigtim_interrupt>:

//inicializacia prerusenia casovaca
void init_indicator_LED_trigtim_interrupt()
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_InitStructure.NVIC_IRQChannel = TIM6_IRQn;
 8002c92:	232b      	movs	r3, #43	; 0x2b
 8002c94:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = TIM_INTERRUPT_PREEMP;
 8002c96:	2300      	movs	r3, #0
 8002c98:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = TIM_INTERRUPT_SUB;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd ff05 	bl	8000ab4 <NVIC_Init>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop

08002cb4 <TIM6_IRQHandler>:

//spracovanie prerusenia z TIM6, casovaca pre kontrolku
void TIM6_IRQHandler(void)
{
 8002cb4:	b598      	push	{r3, r4, r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM6, TIM_IT_Update) == SET)
 8002cb8:	2101      	movs	r1, #1
 8002cba:	480c      	ldr	r0, [pc, #48]	; (8002cec <TIM6_IRQHandler+0x38>)
 8002cbc:	f7fe fd5a 	bl	8001774 <TIM_GetITStatus>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d10f      	bne.n	8002ce6 <TIM6_IRQHandler+0x32>
	{
		indicatorTimeStamp++;
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <TIM6_IRQHandler+0x3c>)
 8002cc8:	cb18      	ldmia	r3, {r3, r4}
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f144 0400 	adc.w	r4, r4, #0
 8002cd0:	4a07      	ldr	r2, [pc, #28]	; (8002cf0 <TIM6_IRQHandler+0x3c>)
 8002cd2:	e882 0018 	stmia.w	r2, {r3, r4}
		GPIO_ToggleBits(GPIOA, GPIO_Pin_5);//toggle LED PA5
 8002cd6:	2120      	movs	r1, #32
 8002cd8:	4806      	ldr	r0, [pc, #24]	; (8002cf4 <TIM6_IRQHandler+0x40>)
 8002cda:	f7fe f815 	bl	8000d08 <GPIO_ToggleBits>
		TIM_ClearITPendingBit(TIM6, TIM_IT_Update);
 8002cde:	2101      	movs	r1, #1
 8002ce0:	4802      	ldr	r0, [pc, #8]	; (8002cec <TIM6_IRQHandler+0x38>)
 8002ce2:	f7fe fd71 	bl	80017c8 <TIM_ClearITPendingBit>
	}
}
 8002ce6:	bf00      	nop
 8002ce8:	bd98      	pop	{r3, r4, r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40001000 	.word	0x40001000
 8002cf0:	20000090 	.word	0x20000090
 8002cf4:	40020000 	.word	0x40020000

08002cf8 <sensorInit>:
#define SENSOR_CALL_TIM_SUBPRIORITY 3

//Functions
//inicializacia senzorov vzdialenosti
void sensorInit(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
	initSensorCaptureStruc();
 8002cfc:	f000 f80c 	bl	8002d18 <initSensorCaptureStruc>
	sensorInitTriggerTimer();
 8002d00:	f000 f87a 	bl	8002df8 <sensorInitTriggerTimer>
	sensorInitTriggerPin();
 8002d04:	f000 f8b0 	bl	8002e68 <sensorInitTriggerPin>
	sensorInitCapturePins();
 8002d08:	f000 f93c 	bl	8002f84 <sensorInitCapturePins>
	sensorInitCaptureTimer();
 8002d0c:	f000 f8d8 	bl	8002ec0 <sensorInitCaptureTimer>
	sensorInitCallTimer();
 8002d10:	f000 f832 	bl	8002d78 <sensorInitCallTimer>
}
 8002d14:	bf00      	nop
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <initSensorCaptureStruc>:
//inicializacia struktur merania vzdialenosti
void initSensorCaptureStruc(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
	LeftSensorCaptureStruc.captureStep = 0;
 8002d1c:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <initSensorCaptureStruc+0x54>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
	LeftSensorCaptureStruc.risingTimeCapturing = 0;
 8002d22:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <initSensorCaptureStruc+0x54>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	605a      	str	r2, [r3, #4]
	LeftSensorCaptureStruc.risingTime = 0;
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <initSensorCaptureStruc+0x54>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
	LeftSensorCaptureStruc.fallingTime = 0;
 8002d2e:	4b0f      	ldr	r3, [pc, #60]	; (8002d6c <initSensorCaptureStruc+0x54>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	60da      	str	r2, [r3, #12]

	RightSensorCaptureStruc.captureStep = 0;
 8002d34:	4b0e      	ldr	r3, [pc, #56]	; (8002d70 <initSensorCaptureStruc+0x58>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
	RightSensorCaptureStruc.risingTimeCapturing = 0;
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <initSensorCaptureStruc+0x58>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	605a      	str	r2, [r3, #4]
	RightSensorCaptureStruc.risingTime = 0;
 8002d40:	4b0b      	ldr	r3, [pc, #44]	; (8002d70 <initSensorCaptureStruc+0x58>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	609a      	str	r2, [r3, #8]
	RightSensorCaptureStruc.fallingTime = 0;
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <initSensorCaptureStruc+0x58>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	60da      	str	r2, [r3, #12]

	ForwardSensorCaptureStruc.captureStep = 0;
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <initSensorCaptureStruc+0x5c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
	ForwardSensorCaptureStruc.risingTimeCapturing = 0;
 8002d52:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <initSensorCaptureStruc+0x5c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	605a      	str	r2, [r3, #4]
	ForwardSensorCaptureStruc.risingTime = 0;
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <initSensorCaptureStruc+0x5c>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	609a      	str	r2, [r3, #8]
	ForwardSensorCaptureStruc.fallingTime = 0;
 8002d5e:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <initSensorCaptureStruc+0x5c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	60da      	str	r2, [r3, #12]

}
 8002d64:	bf00      	nop
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr
 8002d6c:	200000a8 	.word	0x200000a8
 8002d70:	20000098 	.word	0x20000098
 8002d74:	200000b8 	.word	0x200000b8

08002d78 <sensorInitCallTimer>:
//inicializacia casovaca pravidelne volajuceho meranie vzdialenosti
void sensorInitCallTimer(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
	selectSensor = 0;
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <sensorInitCallTimer+0x50>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
	//Structure for timer settings
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	//  clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002d84:	2101      	movs	r1, #1
 8002d86:	2008      	movs	r0, #8
 8002d88:	f7fe fa58 	bl	800123c <RCC_APB2PeriphClockCmd>

	//CALL_TIM init prerusenie
	sensorInitCallTimerInterrupt();
 8002d8c:	f000 f820 	bl	8002dd0 <sensorInitCallTimerInterrupt>

	TIM_TimeBaseStructure.TIM_Period = SENSOR_CALL_TIM_PERIOD;
 8002d90:	2341      	movs	r3, #65	; 0x41
 8002d92:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = SENSOR_CALL_TIM_CLOCKDIVISION;
 8002d94:	2300      	movs	r3, #0
 8002d96:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseStructure.TIM_Prescaler = SENSOR_CALL_TIM_PRESCALE;
 8002d9c:	f643 637f 	movw	r3, #15999	; 0x3e7f
 8002da0:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInit(SENSOR_CALL_TIM, &TIM_TimeBaseStructure);
 8002da2:	1d3b      	adds	r3, r7, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4809      	ldr	r0, [pc, #36]	; (8002dcc <sensorInitCallTimer+0x54>)
 8002da8:	f7fe faa2 	bl	80012f0 <TIM_TimeBaseInit>
	// TIM Interrupts enable
	TIM_ITConfig(SENSOR_CALL_TIM, TIM_IT_Update, ENABLE);
 8002dac:	2201      	movs	r2, #1
 8002dae:	2101      	movs	r1, #1
 8002db0:	4806      	ldr	r0, [pc, #24]	; (8002dcc <sensorInitCallTimer+0x54>)
 8002db2:	f7fe fcbb 	bl	800172c <TIM_ITConfig>
	// enable counter
	TIM_Cmd(SENSOR_CALL_TIM, ENABLE);
 8002db6:	2101      	movs	r1, #1
 8002db8:	4804      	ldr	r0, [pc, #16]	; (8002dcc <sensorInitCallTimer+0x54>)
 8002dba:	f7fe faeb 	bl	8001394 <TIM_Cmd>
}
 8002dbe:	bf00      	nop
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000044 	.word	0x20000044
 8002dcc:	40010c00 	.word	0x40010c00

08002dd0 <sensorInitCallTimerInterrupt>:
//inicializacia preruseni casovaca volajuceho meranie dialkomermy
void sensorInitCallTimerInterrupt(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_InitStructure.NVIC_IRQChannel = TIM10_IRQn;
 8002dd6:	231a      	movs	r3, #26
 8002dd8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = SENSOR_CALL_TIM_PREEMPTPRIORITY;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SENSOR_CALL_TIM_SUBPRIORITY;
 8002dde:	2303      	movs	r3, #3
 8002de0:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002de2:	2301      	movs	r3, #1
 8002de4:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002de6:	1d3b      	adds	r3, r7, #4
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fd fe63 	bl	8000ab4 <NVIC_Init>
}
 8002dee:	bf00      	nop
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop

08002df8 <sensorInitTriggerTimer>:

//inicializacia casovaca, ktory generuje spustaci impulz
void sensorInitTriggerTimer(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
	//vypocet delicky pre periodu 10us
	unsigned short prescalerValue = (unsigned short) (STM_SYSTEM_CLOCK / TRIG_TIM_FREQ) - 1;
 8002dfe:	239f      	movs	r3, #159	; 0x9f
 8002e00:	81fb      	strh	r3, [r7, #14]

	//struktura pre zakladny casovac TRIG_TIM
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	//spustenie hodinovych impulzov pre TRIG_TIM
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002e02:	2101      	movs	r1, #1
 8002e04:	2020      	movs	r0, #32
 8002e06:	f7fe fa37 	bl	8001278 <RCC_APB1PeriphClockCmd>

	//TRIG_TIM init prerusenie
	sensorInitTriggerTimerInterrup();
 8002e0a:	f000 f819 	bl	8002e40 <sensorInitTriggerTimerInterrup>

	//init struktura TRIG_TIM
	TIM_TimeBaseStructure.TIM_Period = 1;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	607b      	str	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002e16:	2300      	movs	r3, #0
 8002e18:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8002e1a:	89fb      	ldrh	r3, [r7, #14]
 8002e1c:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseInit(TRIG_TIM, &TIM_TimeBaseStructure);//zapisanie struktury
 8002e1e:	463b      	mov	r3, r7
 8002e20:	4619      	mov	r1, r3
 8002e22:	4806      	ldr	r0, [pc, #24]	; (8002e3c <sensorInitTriggerTimer+0x44>)
 8002e24:	f7fe fa64 	bl	80012f0 <TIM_TimeBaseInit>

	//povolenie preruseni TRIG_TIM
	TIM_ITConfig(TRIG_TIM, TIM_IT_Update, ENABLE);
 8002e28:	2201      	movs	r2, #1
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	4803      	ldr	r0, [pc, #12]	; (8002e3c <sensorInitTriggerTimer+0x44>)
 8002e2e:	f7fe fc7d 	bl	800172c <TIM_ITConfig>
}
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40001400 	.word	0x40001400

08002e40 <sensorInitTriggerTimerInterrup>:
//inicializacia preruseni casovaca, ktory generuje spustaci impulz
void sensorInitTriggerTimerInterrup(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
	//TRIG_TIM struct prerusenie
	NVIC_InitTypeDef NVIC_InitStructure;

	//init struktura prerusenie
	NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8002e46:	232c      	movs	r3, #44	; 0x2c
 8002e48:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002e52:	2301      	movs	r3, #1
 8002e54:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);//zapisanie struktury
 8002e56:	1d3b      	adds	r3, r7, #4
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fd fe2b 	bl	8000ab4 <NVIC_Init>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop

08002e68 <sensorInitTriggerPin>:
//inicializacia pinov pre spustanie dialkomerov
void sensorInitTriggerPin(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
	//spusti hodiny pre port A
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002e6e:	2101      	movs	r1, #1
 8002e70:	2001      	movs	r0, #1
 8002e72:	f7fe f9c5 	bl	8001200 <RCC_AHBPeriphClockCmd>

	//vytvorenie struktury GPIO
	GPIO_InitTypeDef gpioInitStruc;
	gpioInitStruc.GPIO_Mode = GPIO_Mode_OUT;
 8002e76:	2301      	movs	r3, #1
 8002e78:	713b      	strb	r3, [r7, #4]
	gpioInitStruc.GPIO_OType = GPIO_OType_PP;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	71bb      	strb	r3, [r7, #6]
	gpioInitStruc.GPIO_Speed = GPIO_Speed_400KHz;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	717b      	strb	r3, [r7, #5]

	//zapisanie inicializacnej struktury - left
	gpioInitStruc.GPIO_Pin = LEFT_TRIG_PIN;
 8002e82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e86:	603b      	str	r3, [r7, #0]
	GPIO_Init(TRIG_PORT, &gpioInitStruc);//errror - remote failure E31
 8002e88:	463b      	mov	r3, r7
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	480b      	ldr	r0, [pc, #44]	; (8002ebc <sensorInitTriggerPin+0x54>)
 8002e8e:	f7fd fe71 	bl	8000b74 <GPIO_Init>

	//zapisanie inicializacnej struktury - right
	gpioInitStruc.GPIO_Pin = RIGHT_TRIG_PIN;
 8002e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e96:	603b      	str	r3, [r7, #0]
	GPIO_Init(TRIG_PORT, &gpioInitStruc);
 8002e98:	463b      	mov	r3, r7
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4807      	ldr	r0, [pc, #28]	; (8002ebc <sensorInitTriggerPin+0x54>)
 8002e9e:	f7fd fe69 	bl	8000b74 <GPIO_Init>

	//zapisanie inicializacnej struktury - forward
	gpioInitStruc.GPIO_Pin = FORWARD_TRIG_PIN;
 8002ea2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ea6:	603b      	str	r3, [r7, #0]
	GPIO_Init(TRIG_PORT, &gpioInitStruc);
 8002ea8:	463b      	mov	r3, r7
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4803      	ldr	r0, [pc, #12]	; (8002ebc <sensorInitTriggerPin+0x54>)
 8002eae:	f7fd fe61 	bl	8000b74 <GPIO_Init>

}
 8002eb2:	bf00      	nop
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40020000 	.word	0x40020000

08002ec0 <sensorInitCaptureTimer>:
//inicializacia casovaca pre meranie dlzky impulzu z dialkomera
void sensorInitCaptureTimer(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	//CAPTURE_TIM struct capture
	TIM_ICInitTypeDef  TIM_ICInitStructure;

	//povolenie hodin pre CAPTURE_TIM
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	2002      	movs	r0, #2
 8002eca:	f7fe f9d5 	bl	8001278 <RCC_APB1PeriphClockCmd>

	//init CAPTURE_TIM struct capture
	TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 8002ece:	230a      	movs	r3, #10
 8002ed0:	807b      	strh	r3, [r7, #2]
	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	80bb      	strh	r3, [r7, #4]
	TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	80fb      	strh	r3, [r7, #6]
	TIM_ICInitStructure.TIM_ICFilter = 0x0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	813b      	strh	r3, [r7, #8]

	//CAPTURE_TIM nastavenie kanalov
	TIM_ICInitStructure.TIM_Channel = LEFT_TIM_CHANNEL;//left
 8002ede:	2308      	movs	r3, #8
 8002ee0:	803b      	strh	r3, [r7, #0]
	TIM_ICInit(CAPTURE_TIM, &TIM_ICInitStructure);
 8002ee2:	463b      	mov	r3, r7
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	481c      	ldr	r0, [pc, #112]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002ee8:	f7fe fb34 	bl	8001554 <TIM_ICInit>
	TIM_ICInitStructure.TIM_Channel = RIGHT_TIM_CHANNEL;//right
 8002eec:	2300      	movs	r3, #0
 8002eee:	803b      	strh	r3, [r7, #0]
	TIM_ICInit(CAPTURE_TIM, &TIM_ICInitStructure);
 8002ef0:	463b      	mov	r3, r7
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4818      	ldr	r0, [pc, #96]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002ef6:	f7fe fb2d 	bl	8001554 <TIM_ICInit>
	TIM_ICInitStructure.TIM_Channel = FORWARD_TIM_CHANNEL;//forward
 8002efa:	230c      	movs	r3, #12
 8002efc:	803b      	strh	r3, [r7, #0]
	TIM_ICInit(CAPTURE_TIM, &TIM_ICInitStructure);
 8002efe:	463b      	mov	r3, r7
 8002f00:	4619      	mov	r1, r3
 8002f02:	4815      	ldr	r0, [pc, #84]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f04:	f7fe fb26 	bl	8001554 <TIM_ICInit>

	//nastavenie pocitadla kvoli delicke hodinovych impuzov
	TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8002f08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f0c:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002f12:	2300      	movs	r3, #0
 8002f14:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = CAPTURE_CLC_PRESCALER;
 8002f16:	239f      	movs	r3, #159	; 0x9f
 8002f18:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(CAPTURE_TIM, &TIM_TimeBaseStructure);
 8002f1a:	f107 030c 	add.w	r3, r7, #12
 8002f1e:	4619      	mov	r1, r3
 8002f20:	480d      	ldr	r0, [pc, #52]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f22:	f7fe f9e5 	bl	80012f0 <TIM_TimeBaseInit>

	//CAPTURE_TIM povolenie pocitadla
	TIM_Cmd(CAPTURE_TIM, ENABLE);
 8002f26:	2101      	movs	r1, #1
 8002f28:	480b      	ldr	r0, [pc, #44]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f2a:	f7fe fa33 	bl	8001394 <TIM_Cmd>

	//povolenie CC poziadavky na prerusenie
	TIM_ITConfig(CAPTURE_TIM, LEFT_TIM_CC, ENABLE);//left
 8002f2e:	2201      	movs	r2, #1
 8002f30:	2108      	movs	r1, #8
 8002f32:	4809      	ldr	r0, [pc, #36]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f34:	f7fe fbfa 	bl	800172c <TIM_ITConfig>
	TIM_ITConfig(CAPTURE_TIM, RIGHT_TIM_CC, ENABLE);//right
 8002f38:	2201      	movs	r2, #1
 8002f3a:	2102      	movs	r1, #2
 8002f3c:	4806      	ldr	r0, [pc, #24]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f3e:	f7fe fbf5 	bl	800172c <TIM_ITConfig>
	TIM_ITConfig(CAPTURE_TIM, FORWARD_TIM_CC, ENABLE);//forward
 8002f42:	2201      	movs	r2, #1
 8002f44:	2110      	movs	r1, #16
 8002f46:	4804      	ldr	r0, [pc, #16]	; (8002f58 <sensorInitCaptureTimer+0x98>)
 8002f48:	f7fe fbf0 	bl	800172c <TIM_ITConfig>

	//CAPTURE_TIM prerusenie init
	sensorInitCaptureTimerInterrup();
 8002f4c:	f000 f806 	bl	8002f5c <sensorInitCaptureTimerInterrup>
}
 8002f50:	bf00      	nop
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40000400 	.word	0x40000400

08002f5c <sensorInitCaptureTimerInterrup>:

//inicializacia preruseni casovaca pre meranie dlzky impulzu z dialkomera
void sensorInitCaptureTimerInterrup(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
	//CAPTURE_TIM struct prerusenie
	NVIC_InitTypeDef NVIC_InitStructure;

	//init TIM struct prerusenie
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8002f62:	231d      	movs	r3, #29
 8002f64:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002f66:	2300      	movs	r3, #0
 8002f68:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002f72:	1d3b      	adds	r3, r7, #4
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fd fd9d 	bl	8000ab4 <NVIC_Init>
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop

08002f84 <sensorInitCapturePins>:
//inicializacia pinu pre meranie dlzky impulzu z dialkomera
void sensorInitCapturePins(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
	//GPIO struct
	GPIO_InitTypeDef GPIO_InitStructure;

	//GPIOB povolenie hodin
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	2002      	movs	r0, #2
 8002f8e:	f7fe f937 	bl	8001200 <RCC_AHBPeriphClockCmd>

	//CAPTURE_TIM struct init
	GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8002f92:	2302      	movs	r3, #2
 8002f94:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8002f96:	2303      	movs	r3, #3
 8002f98:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	71fb      	strb	r3, [r7, #7]

	//inicializacia pinu left
	GPIO_InitStructure.GPIO_Pin   = LEFT_CAP_PIN;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	603b      	str	r3, [r7, #0]
	GPIO_Init(CAPTURE_PORT, &GPIO_InitStructure);//zapisanie struktury
 8002fa6:	463b      	mov	r3, r7
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4812      	ldr	r0, [pc, #72]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fac:	f7fd fde2 	bl	8000b74 <GPIO_Init>
	GPIO_PinAFConfig(CAPTURE_PORT, LEFT_CAP_PINSOURCE, GPIO_AF_TIM3);
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	480f      	ldr	r0, [pc, #60]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fb6:	f7fd febb 	bl	8000d30 <GPIO_PinAFConfig>
	//inicializacia pinu right
	GPIO_InitStructure.GPIO_Pin   = RIGHT_CAP_PIN;
 8002fba:	2310      	movs	r3, #16
 8002fbc:	603b      	str	r3, [r7, #0]
	GPIO_Init(CAPTURE_PORT, &GPIO_InitStructure);//zapisanie struktury
 8002fbe:	463b      	mov	r3, r7
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fc4:	f7fd fdd6 	bl	8000b74 <GPIO_Init>
	GPIO_PinAFConfig(CAPTURE_PORT, RIGHT_CAP_PINSOURCE, GPIO_AF_TIM3);
 8002fc8:	2202      	movs	r2, #2
 8002fca:	2104      	movs	r1, #4
 8002fcc:	4809      	ldr	r0, [pc, #36]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fce:	f7fd feaf 	bl	8000d30 <GPIO_PinAFConfig>
	//inicializacia pinu forward
	GPIO_InitStructure.GPIO_Pin   = FORWARD_CAP_PIN;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	603b      	str	r3, [r7, #0]
	GPIO_Init(CAPTURE_PORT, &GPIO_InitStructure);//zapisanie struktury
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fdc:	f7fd fdca 	bl	8000b74 <GPIO_Init>
	GPIO_PinAFConfig(CAPTURE_PORT, FORWARD_CAP_PINSOURCE, GPIO_AF_TIM3);
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	4803      	ldr	r0, [pc, #12]	; (8002ff4 <sensorInitCapturePins+0x70>)
 8002fe6:	f7fd fea3 	bl	8000d30 <GPIO_PinAFConfig>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40020400 	.word	0x40020400

08002ff8 <leftSensorMeasure>:

//spustenie merania laveho dialkomeru
void leftSensorMeasure(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
	//spustenie casovaca
	TIM_Cmd(TRIG_TIM, ENABLE);
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	4808      	ldr	r0, [pc, #32]	; (8003020 <leftSensorMeasure+0x28>)
 8003000:	f7fe f9c8 	bl	8001394 <TIM_Cmd>
	//spustenie trig impulzu
	GPIO_WriteBit(TRIG_PORT, LEFT_TRIG_PIN, Bit_SET);
 8003004:	2201      	movs	r2, #1
 8003006:	f44f 7100 	mov.w	r1, #512	; 0x200
 800300a:	4806      	ldr	r0, [pc, #24]	; (8003024 <leftSensorMeasure+0x2c>)
 800300c:	f7fd fe64 	bl	8000cd8 <GPIO_WriteBit>
	//nulovanie CaptureStep ak by nahodou meranie zblblo
	LeftSensorCaptureStruc.captureStep = 0;
 8003010:	4b05      	ldr	r3, [pc, #20]	; (8003028 <leftSensorMeasure+0x30>)
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
	//pridelenie funkcie spracovanie prerusenia capture
	sensorCaptureHandler = leftSensorCaptureHandler;
 8003016:	4b05      	ldr	r3, [pc, #20]	; (800302c <leftSensorMeasure+0x34>)
 8003018:	4a05      	ldr	r2, [pc, #20]	; (8003030 <leftSensorMeasure+0x38>)
 800301a:	601a      	str	r2, [r3, #0]
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40001400 	.word	0x40001400
 8003024:	40020000 	.word	0x40020000
 8003028:	200000a8 	.word	0x200000a8
 800302c:	200000c8 	.word	0x200000c8
 8003030:	080031b1 	.word	0x080031b1

08003034 <rightSensorMeasure>:
//spustenie merania praveho dialkomeru
void rightSensorMeasure(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
	//spustenie casovaca
	TIM_Cmd(TRIG_TIM, ENABLE);
 8003038:	2101      	movs	r1, #1
 800303a:	4808      	ldr	r0, [pc, #32]	; (800305c <rightSensorMeasure+0x28>)
 800303c:	f7fe f9aa 	bl	8001394 <TIM_Cmd>
	//spustenie trig impulzu
	GPIO_WriteBit(TRIG_PORT, RIGHT_TRIG_PIN, Bit_SET);
 8003040:	2201      	movs	r2, #1
 8003042:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003046:	4806      	ldr	r0, [pc, #24]	; (8003060 <rightSensorMeasure+0x2c>)
 8003048:	f7fd fe46 	bl	8000cd8 <GPIO_WriteBit>
	//nulovanie CaptureStep ak by nahodou meranie zblblo
	RightSensorCaptureStruc.captureStep = 0;
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <rightSensorMeasure+0x30>)
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
	//pridelenie funkcie spracovanie prerusenia capture
	sensorCaptureHandler = rightSensorCaptureHandler;
 8003052:	4b05      	ldr	r3, [pc, #20]	; (8003068 <rightSensorMeasure+0x34>)
 8003054:	4a05      	ldr	r2, [pc, #20]	; (800306c <rightSensorMeasure+0x38>)
 8003056:	601a      	str	r2, [r3, #0]
}
 8003058:	bf00      	nop
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40001400 	.word	0x40001400
 8003060:	40020000 	.word	0x40020000
 8003064:	20000098 	.word	0x20000098
 8003068:	200000c8 	.word	0x200000c8
 800306c:	08003211 	.word	0x08003211

08003070 <forwardSensorMeasure>:
//spustenie memrania predneho dialkomeru
void forwardSensorMeasure(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	//spustenie casovaca
	TIM_Cmd(TRIG_TIM, ENABLE);
 8003074:	2101      	movs	r1, #1
 8003076:	4808      	ldr	r0, [pc, #32]	; (8003098 <forwardSensorMeasure+0x28>)
 8003078:	f7fe f98c 	bl	8001394 <TIM_Cmd>
	//spustenie trig impulzu
	GPIO_WriteBit(TRIG_PORT, FORWARD_TRIG_PIN, Bit_SET);
 800307c:	2201      	movs	r2, #1
 800307e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003082:	4806      	ldr	r0, [pc, #24]	; (800309c <forwardSensorMeasure+0x2c>)
 8003084:	f7fd fe28 	bl	8000cd8 <GPIO_WriteBit>
	//nulovanie CaptureStep ak by nahodou meranie zblblo
	ForwardSensorCaptureStruc.captureStep = 0;
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <forwardSensorMeasure+0x30>)
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
	//pridelenie funkcie spracovanie prerusenia capture
	sensorCaptureHandler = forwardSensorCaptureHandler;
 800308e:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <forwardSensorMeasure+0x34>)
 8003090:	4a05      	ldr	r2, [pc, #20]	; (80030a8 <forwardSensorMeasure+0x38>)
 8003092:	601a      	str	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40001400 	.word	0x40001400
 800309c:	40020000 	.word	0x40020000
 80030a0:	200000b8 	.word	0x200000b8
 80030a4:	200000c8 	.word	0x200000c8
 80030a8:	08003271 	.word	0x08003271

080030ac <TIM7_IRQHandler>:

//handlery bude treba dat do suboru, ktory bude urcovat veci specificke pre dany hardver
//samotne funkcie ktore ma vykonat ale ostanu tu
//spracovanie prerusenia z TRIG_TIM, casovac pre spustaci impulz dialkomeru
void TIM7_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
	//tez do samostatnej funkcie alebo mozno bude stacit #define fjdkkdf nazov funkcie
	if (TIM_GetITStatus(TRIG_TIM, TIM_IT_Update) == SET)
 80030b0:	2101      	movs	r1, #1
 80030b2:	481e      	ldr	r0, [pc, #120]	; (800312c <TIM7_IRQHandler+0x80>)
 80030b4:	f7fe fb5e 	bl	8001774 <TIM_GetITStatus>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d133      	bne.n	8003126 <TIM7_IRQHandler+0x7a>
	{
		TIM_Cmd(TRIG_TIM, DISABLE);
 80030be:	2100      	movs	r1, #0
 80030c0:	481a      	ldr	r0, [pc, #104]	; (800312c <TIM7_IRQHandler+0x80>)
 80030c2:	f7fe f967 	bl	8001394 <TIM_Cmd>
		//vypnutie impulzu na prislusnom spustacom pine
		if (GPIO_ReadOutputDataBit(TRIG_PORT, LEFT_TRIG_PIN) == 1)
 80030c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030ca:	4819      	ldr	r0, [pc, #100]	; (8003130 <TIM7_IRQHandler+0x84>)
 80030cc:	f7fd fde8 	bl	8000ca0 <GPIO_ReadOutputDataBit>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d106      	bne.n	80030e4 <TIM7_IRQHandler+0x38>
		{
			GPIO_WriteBit(TRIG_PORT, LEFT_TRIG_PIN, Bit_RESET);//ukoncenie trig impulzu left
 80030d6:	2200      	movs	r2, #0
 80030d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030dc:	4814      	ldr	r0, [pc, #80]	; (8003130 <TIM7_IRQHandler+0x84>)
 80030de:	f7fd fdfb 	bl	8000cd8 <GPIO_WriteBit>
 80030e2:	e01c      	b.n	800311e <TIM7_IRQHandler+0x72>
		}
		else if (GPIO_ReadOutputDataBit(TRIG_PORT, RIGHT_TRIG_PIN) == 1)
 80030e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030e8:	4811      	ldr	r0, [pc, #68]	; (8003130 <TIM7_IRQHandler+0x84>)
 80030ea:	f7fd fdd9 	bl	8000ca0 <GPIO_ReadOutputDataBit>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d106      	bne.n	8003102 <TIM7_IRQHandler+0x56>
		{
			GPIO_WriteBit(TRIG_PORT, RIGHT_TRIG_PIN, Bit_RESET);//ukoncenie trig impulzu right
 80030f4:	2200      	movs	r2, #0
 80030f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030fa:	480d      	ldr	r0, [pc, #52]	; (8003130 <TIM7_IRQHandler+0x84>)
 80030fc:	f7fd fdec 	bl	8000cd8 <GPIO_WriteBit>
 8003100:	e00d      	b.n	800311e <TIM7_IRQHandler+0x72>
		}
		else if (GPIO_ReadOutputDataBit(TRIG_PORT, FORWARD_TRIG_PIN) == 1)
 8003102:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003106:	480a      	ldr	r0, [pc, #40]	; (8003130 <TIM7_IRQHandler+0x84>)
 8003108:	f7fd fdca 	bl	8000ca0 <GPIO_ReadOutputDataBit>
 800310c:	4603      	mov	r3, r0
 800310e:	2b01      	cmp	r3, #1
 8003110:	d105      	bne.n	800311e <TIM7_IRQHandler+0x72>
		{
			GPIO_WriteBit(TRIG_PORT, FORWARD_TRIG_PIN, Bit_RESET);//ukoncenie trig impulzu forward
 8003112:	2200      	movs	r2, #0
 8003114:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003118:	4805      	ldr	r0, [pc, #20]	; (8003130 <TIM7_IRQHandler+0x84>)
 800311a:	f7fd fddd 	bl	8000cd8 <GPIO_WriteBit>
		}
		TIM_ClearITPendingBit(TRIG_TIM, TIM_IT_Update);
 800311e:	2101      	movs	r1, #1
 8003120:	4802      	ldr	r0, [pc, #8]	; (800312c <TIM7_IRQHandler+0x80>)
 8003122:	f7fe fb51 	bl	80017c8 <TIM_ClearITPendingBit>
	}
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40001400 	.word	0x40001400
 8003130:	40020000 	.word	0x40020000

08003134 <TIM3_IRQHandler>:
//spracovanie prerusenia z TIM3, casovac pre meranie dlzky impulzu z dialialkomerov
void TIM3_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
	//spustenie spracovania prerusenia CAPTURE_TIM pre prislusny senzor
	if (sensorCaptureHandler != 0)
 8003138:	4b04      	ldr	r3, [pc, #16]	; (800314c <TIM3_IRQHandler+0x18>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d002      	beq.n	8003146 <TIM3_IRQHandler+0x12>
	{
		sensorCaptureHandler();
 8003140:	4b02      	ldr	r3, [pc, #8]	; (800314c <TIM3_IRQHandler+0x18>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4798      	blx	r3
	}
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	200000c8 	.word	0x200000c8

08003150 <TIM10_IRQHandler>:
//spracovanie prerusenia z casovaca pre volanie merania vzdialenosti
void TIM10_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(SENSOR_CALL_TIM, TIM_IT_Update) == SET)
 8003154:	2101      	movs	r1, #1
 8003156:	4814      	ldr	r0, [pc, #80]	; (80031a8 <TIM10_IRQHandler+0x58>)
 8003158:	f7fe fb0c 	bl	8001774 <TIM_GetITStatus>
 800315c:	4603      	mov	r3, r0
 800315e:	2b01      	cmp	r3, #1
 8003160:	d120      	bne.n	80031a4 <TIM10_IRQHandler+0x54>
	{
		//volanie merania senzora, ktory je na rade
		switch (selectSensor)
 8003162:	4b12      	ldr	r3, [pc, #72]	; (80031ac <TIM10_IRQHandler+0x5c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d006      	beq.n	8003178 <TIM10_IRQHandler+0x28>
 800316a:	2b02      	cmp	r3, #2
 800316c:	d007      	beq.n	800317e <TIM10_IRQHandler+0x2e>
 800316e:	2b00      	cmp	r3, #0
 8003170:	d108      	bne.n	8003184 <TIM10_IRQHandler+0x34>
		{
		case 0:
			leftSensorMeasure();
 8003172:	f7ff ff41 	bl	8002ff8 <leftSensorMeasure>
			break;
 8003176:	e005      	b.n	8003184 <TIM10_IRQHandler+0x34>
		case 1:
			forwardSensorMeasure();
 8003178:	f7ff ff7a 	bl	8003070 <forwardSensorMeasure>
			break;
 800317c:	e002      	b.n	8003184 <TIM10_IRQHandler+0x34>
		case 2:
			rightSensorMeasure();
 800317e:	f7ff ff59 	bl	8003034 <rightSensorMeasure>
			break;
 8003182:	bf00      	nop
		}
		//inkrementovanie volaneho senzora
		selectSensor++;
 8003184:	4b09      	ldr	r3, [pc, #36]	; (80031ac <TIM10_IRQHandler+0x5c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3301      	adds	r3, #1
 800318a:	4a08      	ldr	r2, [pc, #32]	; (80031ac <TIM10_IRQHandler+0x5c>)
 800318c:	6013      	str	r3, [r2, #0]
		if (selectSensor > 2)
 800318e:	4b07      	ldr	r3, [pc, #28]	; (80031ac <TIM10_IRQHandler+0x5c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b02      	cmp	r3, #2
 8003194:	dd02      	ble.n	800319c <TIM10_IRQHandler+0x4c>
		{
			selectSensor = 0;
 8003196:	4b05      	ldr	r3, [pc, #20]	; (80031ac <TIM10_IRQHandler+0x5c>)
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
		}
		TIM_ClearITPendingBit(SENSOR_CALL_TIM, TIM_IT_Update);
 800319c:	2101      	movs	r1, #1
 800319e:	4802      	ldr	r0, [pc, #8]	; (80031a8 <TIM10_IRQHandler+0x58>)
 80031a0:	f7fe fb12 	bl	80017c8 <TIM_ClearITPendingBit>
	}
}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40010c00 	.word	0x40010c00
 80031ac:	20000044 	.word	0x20000044

080031b0 <leftSensorCaptureHandler>:

//meranie dlzky impulzu lavy senzor
void leftSensorCaptureHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(CAPTURE_TIM, LEFT_TIM_CC) != RESET)
 80031b4:	2108      	movs	r1, #8
 80031b6:	4814      	ldr	r0, [pc, #80]	; (8003208 <leftSensorCaptureHandler+0x58>)
 80031b8:	f7fe fadc 	bl	8001774 <TIM_GetITStatus>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d01f      	beq.n	8003202 <leftSensorCaptureHandler+0x52>
	{
		//zmaz CAPTURE_TIM priznak prerusenia
		TIM_ClearITPendingBit(CAPTURE_TIM, LEFT_TIM_CC);
 80031c2:	2108      	movs	r1, #8
 80031c4:	4810      	ldr	r0, [pc, #64]	; (8003208 <leftSensorCaptureHandler+0x58>)
 80031c6:	f7fe faff 	bl	80017c8 <TIM_ClearITPendingBit>

		if(LeftSensorCaptureStruc.captureStep == 0)
 80031ca:	4b10      	ldr	r3, [pc, #64]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <leftSensorCaptureHandler+0x36>
		{
			//zachyt cas nabeznej hrany
			LeftSensorCaptureStruc.risingTimeCapturing = LEFT_TIM_GETCAPTURE;
 80031d2:	480d      	ldr	r0, [pc, #52]	; (8003208 <leftSensorCaptureHandler+0x58>)
 80031d4:	f7fe fa1e 	bl	8001614 <TIM_GetCapture3>
 80031d8:	4602      	mov	r2, r0
 80031da:	4b0c      	ldr	r3, [pc, #48]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031dc:	605a      	str	r2, [r3, #4]
			LeftSensorCaptureStruc.captureStep = 1;
 80031de:	4b0b      	ldr	r3, [pc, #44]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031e0:	2201      	movs	r2, #1
 80031e2:	601a      	str	r2, [r3, #0]
			//zachyt cas dobeznej hrany
			LeftSensorCaptureStruc.fallingTime = LEFT_TIM_GETCAPTURE;
			LeftSensorCaptureStruc.risingTime = LeftSensorCaptureStruc.risingTimeCapturing;
		}
	}
}
 80031e4:	e00d      	b.n	8003202 <leftSensorCaptureHandler+0x52>
		{
			//zachyt cas nabeznej hrany
			LeftSensorCaptureStruc.risingTimeCapturing = LEFT_TIM_GETCAPTURE;
			LeftSensorCaptureStruc.captureStep = 1;
		}
		else if(LeftSensorCaptureStruc.captureStep == 1)
 80031e6:	4b09      	ldr	r3, [pc, #36]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d109      	bne.n	8003202 <leftSensorCaptureHandler+0x52>
		{
			//zachyt cas dobeznej hrany
			LeftSensorCaptureStruc.fallingTime = LEFT_TIM_GETCAPTURE;
 80031ee:	4806      	ldr	r0, [pc, #24]	; (8003208 <leftSensorCaptureHandler+0x58>)
 80031f0:	f7fe fa10 	bl	8001614 <TIM_GetCapture3>
 80031f4:	4602      	mov	r2, r0
 80031f6:	4b05      	ldr	r3, [pc, #20]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031f8:	60da      	str	r2, [r3, #12]
			LeftSensorCaptureStruc.risingTime = LeftSensorCaptureStruc.risingTimeCapturing;
 80031fa:	4b04      	ldr	r3, [pc, #16]	; (800320c <leftSensorCaptureHandler+0x5c>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	4a03      	ldr	r2, [pc, #12]	; (800320c <leftSensorCaptureHandler+0x5c>)
 8003200:	6093      	str	r3, [r2, #8]
		}
	}
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40000400 	.word	0x40000400
 800320c:	200000a8 	.word	0x200000a8

08003210 <rightSensorCaptureHandler>:
//meranie dlzky impulzu lavy senzor
void rightSensorCaptureHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(CAPTURE_TIM, RIGHT_TIM_CC) != RESET)
 8003214:	2102      	movs	r1, #2
 8003216:	4814      	ldr	r0, [pc, #80]	; (8003268 <rightSensorCaptureHandler+0x58>)
 8003218:	f7fe faac 	bl	8001774 <TIM_GetITStatus>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d01f      	beq.n	8003262 <rightSensorCaptureHandler+0x52>
	{
		//zmaz CAPTURE_TIM priznak prerusenia
		TIM_ClearITPendingBit(CAPTURE_TIM, RIGHT_TIM_CC);
 8003222:	2102      	movs	r1, #2
 8003224:	4810      	ldr	r0, [pc, #64]	; (8003268 <rightSensorCaptureHandler+0x58>)
 8003226:	f7fe facf 	bl	80017c8 <TIM_ClearITPendingBit>

		if(RightSensorCaptureStruc.captureStep == 0)
 800322a:	4b10      	ldr	r3, [pc, #64]	; (800326c <rightSensorCaptureHandler+0x5c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d109      	bne.n	8003246 <rightSensorCaptureHandler+0x36>
		{
			//zachyt cas nabeznej hrany
			RightSensorCaptureStruc.risingTimeCapturing = RIGHT_TIM_GETCAPTURE;
 8003232:	480d      	ldr	r0, [pc, #52]	; (8003268 <rightSensorCaptureHandler+0x58>)
 8003234:	f7fe f9e2 	bl	80015fc <TIM_GetCapture1>
 8003238:	4602      	mov	r2, r0
 800323a:	4b0c      	ldr	r3, [pc, #48]	; (800326c <rightSensorCaptureHandler+0x5c>)
 800323c:	605a      	str	r2, [r3, #4]
			RightSensorCaptureStruc.captureStep = 1;
 800323e:	4b0b      	ldr	r3, [pc, #44]	; (800326c <rightSensorCaptureHandler+0x5c>)
 8003240:	2201      	movs	r2, #1
 8003242:	601a      	str	r2, [r3, #0]
			//zachyt cas dobeznej hrany
			RightSensorCaptureStruc.fallingTime = RIGHT_TIM_GETCAPTURE;
			RightSensorCaptureStruc.risingTime = RightSensorCaptureStruc.risingTimeCapturing;
		}
	}
}
 8003244:	e00d      	b.n	8003262 <rightSensorCaptureHandler+0x52>
		{
			//zachyt cas nabeznej hrany
			RightSensorCaptureStruc.risingTimeCapturing = RIGHT_TIM_GETCAPTURE;
			RightSensorCaptureStruc.captureStep = 1;
		}
		else if(RightSensorCaptureStruc.captureStep == 1)
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <rightSensorCaptureHandler+0x5c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d109      	bne.n	8003262 <rightSensorCaptureHandler+0x52>
		{
			//zachyt cas dobeznej hrany
			RightSensorCaptureStruc.fallingTime = RIGHT_TIM_GETCAPTURE;
 800324e:	4806      	ldr	r0, [pc, #24]	; (8003268 <rightSensorCaptureHandler+0x58>)
 8003250:	f7fe f9d4 	bl	80015fc <TIM_GetCapture1>
 8003254:	4602      	mov	r2, r0
 8003256:	4b05      	ldr	r3, [pc, #20]	; (800326c <rightSensorCaptureHandler+0x5c>)
 8003258:	60da      	str	r2, [r3, #12]
			RightSensorCaptureStruc.risingTime = RightSensorCaptureStruc.risingTimeCapturing;
 800325a:	4b04      	ldr	r3, [pc, #16]	; (800326c <rightSensorCaptureHandler+0x5c>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a03      	ldr	r2, [pc, #12]	; (800326c <rightSensorCaptureHandler+0x5c>)
 8003260:	6093      	str	r3, [r2, #8]
		}
	}
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	40000400 	.word	0x40000400
 800326c:	20000098 	.word	0x20000098

08003270 <forwardSensorCaptureHandler>:
//meranie dlzky impulzu lavy senzor
void forwardSensorCaptureHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(CAPTURE_TIM, FORWARD_TIM_CC) != RESET)
 8003274:	2110      	movs	r1, #16
 8003276:	4814      	ldr	r0, [pc, #80]	; (80032c8 <forwardSensorCaptureHandler+0x58>)
 8003278:	f7fe fa7c 	bl	8001774 <TIM_GetITStatus>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01f      	beq.n	80032c2 <forwardSensorCaptureHandler+0x52>
	{
		//zmaz CAPTURE_TIM priznak prerusenia
		TIM_ClearITPendingBit(CAPTURE_TIM, FORWARD_TIM_CC);
 8003282:	2110      	movs	r1, #16
 8003284:	4810      	ldr	r0, [pc, #64]	; (80032c8 <forwardSensorCaptureHandler+0x58>)
 8003286:	f7fe fa9f 	bl	80017c8 <TIM_ClearITPendingBit>

		if(ForwardSensorCaptureStruc.captureStep == 0)
 800328a:	4b10      	ldr	r3, [pc, #64]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <forwardSensorCaptureHandler+0x36>
		{
			//zachyt cas nabeznej hrany
			ForwardSensorCaptureStruc.risingTimeCapturing = FORWARD_TIM_GETCAPTURE;
 8003292:	480d      	ldr	r0, [pc, #52]	; (80032c8 <forwardSensorCaptureHandler+0x58>)
 8003294:	f7fe f9ca 	bl	800162c <TIM_GetCapture4>
 8003298:	4602      	mov	r2, r0
 800329a:	4b0c      	ldr	r3, [pc, #48]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 800329c:	605a      	str	r2, [r3, #4]
			ForwardSensorCaptureStruc.captureStep = 1;
 800329e:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	601a      	str	r2, [r3, #0]
			//zachyt cas dobeznej hrany
			ForwardSensorCaptureStruc.fallingTime = FORWARD_TIM_GETCAPTURE;
			ForwardSensorCaptureStruc.risingTime = ForwardSensorCaptureStruc.risingTimeCapturing;
		}
	}
}
 80032a4:	e00d      	b.n	80032c2 <forwardSensorCaptureHandler+0x52>
		{
			//zachyt cas nabeznej hrany
			ForwardSensorCaptureStruc.risingTimeCapturing = FORWARD_TIM_GETCAPTURE;
			ForwardSensorCaptureStruc.captureStep = 1;
		}
		else if(ForwardSensorCaptureStruc.captureStep == 1)
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d109      	bne.n	80032c2 <forwardSensorCaptureHandler+0x52>
		{
			//zachyt cas dobeznej hrany
			ForwardSensorCaptureStruc.fallingTime = FORWARD_TIM_GETCAPTURE;
 80032ae:	4806      	ldr	r0, [pc, #24]	; (80032c8 <forwardSensorCaptureHandler+0x58>)
 80032b0:	f7fe f9bc 	bl	800162c <TIM_GetCapture4>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 80032b8:	60da      	str	r2, [r3, #12]
			ForwardSensorCaptureStruc.risingTime = ForwardSensorCaptureStruc.risingTimeCapturing;
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	4a03      	ldr	r2, [pc, #12]	; (80032cc <forwardSensorCaptureHandler+0x5c>)
 80032c0:	6093      	str	r3, [r2, #8]
		}
	}
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40000400 	.word	0x40000400
 80032cc:	200000b8 	.word	0x200000b8

080032d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80032d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003308 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80032d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80032d6:	e003      	b.n	80032e0 <LoopCopyDataInit>

080032d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80032d8:	4b0c      	ldr	r3, [pc, #48]	; (800330c <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80032da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80032dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80032de:	3104      	adds	r1, #4

080032e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80032e0:	480b      	ldr	r0, [pc, #44]	; (8003310 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80032e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80032e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80032e8:	d3f6      	bcc.n	80032d8 <CopyDataInit>
  ldr r2, =_sbss
 80032ea:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80032ec:	e002      	b.n	80032f4 <LoopFillZerobss>

080032ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80032ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80032f0:	f842 3b04 	str.w	r3, [r2], #4

080032f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80032f4:	4b09      	ldr	r3, [pc, #36]	; (800331c <LoopFillZerobss+0x28>)
  cmp r2, r3
 80032f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80032f8:	d3f9      	bcc.n	80032ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80032fa:	f000 f841 	bl	8003380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032fe:	f000 f903 	bl	8003508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003302:	f7ff fb7b 	bl	80029fc <main>
  bx lr
 8003306:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003308:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 800330c:	08003a80 	.word	0x08003a80
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8003310:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003314:	2000001c 	.word	0x2000001c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8003318:	20000020 	.word	0x20000020
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 800331c:	200000cc 	.word	0x200000cc

08003320 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003320:	e7fe      	b.n	8003320 <ADC1_IRQHandler>
	...

08003324 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
}
 8003328:	bf00      	nop
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003334:	e7fe      	b.n	8003334 <HardFault_Handler+0x4>
 8003336:	bf00      	nop

08003338 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800333c:	e7fe      	b.n	800333c <MemManage_Handler+0x4>
 800333e:	bf00      	nop

08003340 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003344:	e7fe      	b.n	8003344 <BusFault_Handler+0x4>
 8003346:	bf00      	nop

08003348 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800334c:	e7fe      	b.n	800334c <UsageFault_Handler+0x4>
 800334e:	bf00      	nop

08003350 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
}
 8003354:	bf00      	nop
 8003356:	46bd      	mov	sp, r7
 8003358:	bc80      	pop	{r7}
 800335a:	4770      	bx	lr

0800335c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr

08003368 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	bc80      	pop	{r7}
 8003372:	4770      	bx	lr

08003374 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8003384:	4a15      	ldr	r2, [pc, #84]	; (80033dc <SystemInit+0x5c>)
 8003386:	4b15      	ldr	r3, [pc, #84]	; (80033dc <SystemInit+0x5c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8003390:	4912      	ldr	r1, [pc, #72]	; (80033dc <SystemInit+0x5c>)
 8003392:	4b12      	ldr	r3, [pc, #72]	; (80033dc <SystemInit+0x5c>)
 8003394:	689a      	ldr	r2, [r3, #8]
 8003396:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <SystemInit+0x60>)
 8003398:	4013      	ands	r3, r2
 800339a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800339c:	4a0f      	ldr	r2, [pc, #60]	; (80033dc <SystemInit+0x5c>)
 800339e:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <SystemInit+0x5c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80033a6:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80033aa:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80033ac:	4a0b      	ldr	r2, [pc, #44]	; (80033dc <SystemInit+0x5c>)
 80033ae:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <SystemInit+0x5c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033b6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80033b8:	4a08      	ldr	r2, [pc, #32]	; (80033dc <SystemInit+0x5c>)
 80033ba:	4b08      	ldr	r3, [pc, #32]	; (80033dc <SystemInit+0x5c>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80033c2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80033c4:	4b05      	ldr	r3, [pc, #20]	; (80033dc <SystemInit+0x5c>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80033ca:	f000 f80d 	bl	80033e8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80033ce:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <SystemInit+0x64>)
 80033d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033d4:	609a      	str	r2, [r3, #8]
#endif
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800
 80033e0:	88ffc00c 	.word	0x88ffc00c
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	607b      	str	r3, [r7, #4]
 80033f2:	2300      	movs	r3, #0
 80033f4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80033f6:	4a41      	ldr	r2, [pc, #260]	; (80034fc <SetSysClock+0x114>)
 80033f8:	4b40      	ldr	r3, [pc, #256]	; (80034fc <SetSysClock+0x114>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003400:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003402:	4b3e      	ldr	r3, [pc, #248]	; (80034fc <SetSysClock+0x114>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	3301      	adds	r3, #1
 8003410:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d103      	bne.n	8003420 <SetSysClock+0x38>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800341e:	d1f0      	bne.n	8003402 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003420:	4b36      	ldr	r3, [pc, #216]	; (80034fc <SetSysClock+0x114>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800342c:	2301      	movs	r3, #1
 800342e:	603b      	str	r3, [r7, #0]
 8003430:	e001      	b.n	8003436 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003432:	2300      	movs	r3, #0
 8003434:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d15a      	bne.n	80034f2 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 800343c:	4a30      	ldr	r2, [pc, #192]	; (8003500 <SetSysClock+0x118>)
 800343e:	4b30      	ldr	r3, [pc, #192]	; (8003500 <SetSysClock+0x118>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f043 0304 	orr.w	r3, r3, #4
 8003446:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8003448:	4a2d      	ldr	r2, [pc, #180]	; (8003500 <SetSysClock+0x118>)
 800344a:	4b2d      	ldr	r3, [pc, #180]	; (8003500 <SetSysClock+0x118>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f043 0302 	orr.w	r3, r3, #2
 8003452:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8003454:	4a2a      	ldr	r2, [pc, #168]	; (8003500 <SetSysClock+0x118>)
 8003456:	4b2a      	ldr	r3, [pc, #168]	; (8003500 <SetSysClock+0x118>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003460:	4a26      	ldr	r2, [pc, #152]	; (80034fc <SetSysClock+0x114>)
 8003462:	4b26      	ldr	r3, [pc, #152]	; (80034fc <SetSysClock+0x114>)
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346a:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 800346c:	4b25      	ldr	r3, [pc, #148]	; (8003504 <SetSysClock+0x11c>)
 800346e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003472:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8003474:	bf00      	nop
 8003476:	4b23      	ldr	r3, [pc, #140]	; (8003504 <SetSysClock+0x11c>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f9      	bne.n	8003476 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003482:	4a1e      	ldr	r2, [pc, #120]	; (80034fc <SetSysClock+0x114>)
 8003484:	4b1d      	ldr	r3, [pc, #116]	; (80034fc <SetSysClock+0x114>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800348a:	4a1c      	ldr	r2, [pc, #112]	; (80034fc <SetSysClock+0x114>)
 800348c:	4b1b      	ldr	r3, [pc, #108]	; (80034fc <SetSysClock+0x114>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8003492:	4a1a      	ldr	r2, [pc, #104]	; (80034fc <SetSysClock+0x114>)
 8003494:	4b19      	ldr	r3, [pc, #100]	; (80034fc <SetSysClock+0x114>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 800349a:	4a18      	ldr	r2, [pc, #96]	; (80034fc <SetSysClock+0x114>)
 800349c:	4b17      	ldr	r3, [pc, #92]	; (80034fc <SetSysClock+0x114>)
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80034a4:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80034a6:	4a15      	ldr	r2, [pc, #84]	; (80034fc <SetSysClock+0x114>)
 80034a8:	4b14      	ldr	r3, [pc, #80]	; (80034fc <SetSysClock+0x114>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80034b0:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80034b2:	4a12      	ldr	r2, [pc, #72]	; (80034fc <SetSysClock+0x114>)
 80034b4:	4b11      	ldr	r3, [pc, #68]	; (80034fc <SetSysClock+0x114>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034bc:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80034be:	bf00      	nop
 80034c0:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <SetSysClock+0x114>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0f9      	beq.n	80034c0 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80034cc:	4a0b      	ldr	r2, [pc, #44]	; (80034fc <SetSysClock+0x114>)
 80034ce:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <SetSysClock+0x114>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f023 0303 	bic.w	r3, r3, #3
 80034d6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80034d8:	4a08      	ldr	r2, [pc, #32]	; (80034fc <SetSysClock+0x114>)
 80034da:	4b08      	ldr	r3, [pc, #32]	; (80034fc <SetSysClock+0x114>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f043 0303 	orr.w	r3, r3, #3
 80034e2:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80034e4:	bf00      	nop
 80034e6:	4b05      	ldr	r3, [pc, #20]	; (80034fc <SetSysClock+0x114>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 030c 	and.w	r3, r3, #12
 80034ee:	2b0c      	cmp	r3, #12
 80034f0:	d1f9      	bne.n	80034e6 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr
 80034fc:	40023800 	.word	0x40023800
 8003500:	40023c00 	.word	0x40023c00
 8003504:	40007000 	.word	0x40007000

08003508 <__libc_init_array>:
 8003508:	4b0e      	ldr	r3, [pc, #56]	; (8003544 <__libc_init_array+0x3c>)
 800350a:	b570      	push	{r4, r5, r6, lr}
 800350c:	461e      	mov	r6, r3
 800350e:	4c0e      	ldr	r4, [pc, #56]	; (8003548 <__libc_init_array+0x40>)
 8003510:	2500      	movs	r5, #0
 8003512:	1ae4      	subs	r4, r4, r3
 8003514:	10a4      	asrs	r4, r4, #2
 8003516:	42a5      	cmp	r5, r4
 8003518:	d004      	beq.n	8003524 <__libc_init_array+0x1c>
 800351a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800351e:	4798      	blx	r3
 8003520:	3501      	adds	r5, #1
 8003522:	e7f8      	b.n	8003516 <__libc_init_array+0xe>
 8003524:	f000 fa7a 	bl	8003a1c <_init>
 8003528:	4b08      	ldr	r3, [pc, #32]	; (800354c <__libc_init_array+0x44>)
 800352a:	4c09      	ldr	r4, [pc, #36]	; (8003550 <__libc_init_array+0x48>)
 800352c:	461e      	mov	r6, r3
 800352e:	1ae4      	subs	r4, r4, r3
 8003530:	10a4      	asrs	r4, r4, #2
 8003532:	2500      	movs	r5, #0
 8003534:	42a5      	cmp	r5, r4
 8003536:	d004      	beq.n	8003542 <__libc_init_array+0x3a>
 8003538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800353c:	4798      	blx	r3
 800353e:	3501      	adds	r5, #1
 8003540:	e7f8      	b.n	8003534 <__libc_init_array+0x2c>
 8003542:	bd70      	pop	{r4, r5, r6, pc}
 8003544:	08003a78 	.word	0x08003a78
 8003548:	08003a78 	.word	0x08003a78
 800354c:	08003a78 	.word	0x08003a78
 8003550:	08003a7c 	.word	0x08003a7c

08003554 <atan2>:
 8003554:	f000 b800 	b.w	8003558 <__ieee754_atan2>

08003558 <__ieee754_atan2>:
 8003558:	4694      	mov	ip, r2
 800355a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800355e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003562:	469e      	mov	lr, r3
 8003564:	461f      	mov	r7, r3
 8003566:	f1cc 0300 	rsb	r3, ip, #0
 800356a:	ea43 030c 	orr.w	r3, r3, ip
 800356e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80036f0 <__ieee754_atan2+0x198>
 8003572:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8003576:	454b      	cmp	r3, r9
 8003578:	4605      	mov	r5, r0
 800357a:	460c      	mov	r4, r1
 800357c:	4688      	mov	r8, r1
 800357e:	d807      	bhi.n	8003590 <__ieee754_atan2+0x38>
 8003580:	4246      	negs	r6, r0
 8003582:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003586:	4306      	orrs	r6, r0
 8003588:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800358c:	454e      	cmp	r6, r9
 800358e:	d906      	bls.n	800359e <__ieee754_atan2+0x46>
 8003590:	462a      	mov	r2, r5
 8003592:	4623      	mov	r3, r4
 8003594:	4660      	mov	r0, ip
 8003596:	4671      	mov	r1, lr
 8003598:	f7fc fdf8 	bl	800018c <__adddf3>
 800359c:	e083      	b.n	80036a6 <__ieee754_atan2+0x14e>
 800359e:	f10e 4640 	add.w	r6, lr, #3221225472	; 0xc0000000
 80035a2:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 80035a6:	ea56 060c 	orrs.w	r6, r6, ip
 80035aa:	d103      	bne.n	80035b4 <__ieee754_atan2+0x5c>
 80035ac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b0:	f000 b8a2 	b.w	80036f8 <atan>
 80035b4:	17be      	asrs	r6, r7, #30
 80035b6:	f006 0602 	and.w	r6, r6, #2
 80035ba:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80035be:	ea50 0103 	orrs.w	r1, r0, r3
 80035c2:	d105      	bne.n	80035d0 <__ieee754_atan2+0x78>
 80035c4:	2e02      	cmp	r6, #2
 80035c6:	d066      	beq.n	8003696 <__ieee754_atan2+0x13e>
 80035c8:	2e03      	cmp	r6, #3
 80035ca:	d022      	beq.n	8003612 <__ieee754_atan2+0xba>
 80035cc:	4621      	mov	r1, r4
 80035ce:	e06a      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80035d0:	ea5c 0102 	orrs.w	r1, ip, r2
 80035d4:	d022      	beq.n	800361c <__ieee754_atan2+0xc4>
 80035d6:	454a      	cmp	r2, r9
 80035d8:	d11e      	bne.n	8003618 <__ieee754_atan2+0xc0>
 80035da:	4293      	cmp	r3, r2
 80035dc:	d10e      	bne.n	80035fc <__ieee754_atan2+0xa4>
 80035de:	2e02      	cmp	r6, #2
 80035e0:	d006      	beq.n	80035f0 <__ieee754_atan2+0x98>
 80035e2:	2e03      	cmp	r6, #3
 80035e4:	d007      	beq.n	80035f6 <__ieee754_atan2+0x9e>
 80035e6:	2e01      	cmp	r6, #1
 80035e8:	4837      	ldr	r0, [pc, #220]	; (80036c8 <__ieee754_atan2+0x170>)
 80035ea:	d157      	bne.n	800369c <__ieee754_atan2+0x144>
 80035ec:	4937      	ldr	r1, [pc, #220]	; (80036cc <__ieee754_atan2+0x174>)
 80035ee:	e05a      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80035f0:	4837      	ldr	r0, [pc, #220]	; (80036d0 <__ieee754_atan2+0x178>)
 80035f2:	4938      	ldr	r1, [pc, #224]	; (80036d4 <__ieee754_atan2+0x17c>)
 80035f4:	e057      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80035f6:	4836      	ldr	r0, [pc, #216]	; (80036d0 <__ieee754_atan2+0x178>)
 80035f8:	4937      	ldr	r1, [pc, #220]	; (80036d8 <__ieee754_atan2+0x180>)
 80035fa:	e054      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80035fc:	2e02      	cmp	r6, #2
 80035fe:	d04a      	beq.n	8003696 <__ieee754_atan2+0x13e>
 8003600:	2e03      	cmp	r6, #3
 8003602:	d006      	beq.n	8003612 <__ieee754_atan2+0xba>
 8003604:	2e01      	cmp	r6, #1
 8003606:	f04f 0000 	mov.w	r0, #0
 800360a:	d149      	bne.n	80036a0 <__ieee754_atan2+0x148>
 800360c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003610:	e049      	b.n	80036a6 <__ieee754_atan2+0x14e>
 8003612:	482d      	ldr	r0, [pc, #180]	; (80036c8 <__ieee754_atan2+0x170>)
 8003614:	4931      	ldr	r1, [pc, #196]	; (80036dc <__ieee754_atan2+0x184>)
 8003616:	e046      	b.n	80036a6 <__ieee754_atan2+0x14e>
 8003618:	454b      	cmp	r3, r9
 800361a:	d105      	bne.n	8003628 <__ieee754_atan2+0xd0>
 800361c:	f1b8 0f00 	cmp.w	r8, #0
 8003620:	4829      	ldr	r0, [pc, #164]	; (80036c8 <__ieee754_atan2+0x170>)
 8003622:	da3f      	bge.n	80036a4 <__ieee754_atan2+0x14c>
 8003624:	492e      	ldr	r1, [pc, #184]	; (80036e0 <__ieee754_atan2+0x188>)
 8003626:	e03e      	b.n	80036a6 <__ieee754_atan2+0x14e>
 8003628:	1a9b      	subs	r3, r3, r2
 800362a:	151b      	asrs	r3, r3, #20
 800362c:	2b3c      	cmp	r3, #60	; 0x3c
 800362e:	dc0e      	bgt.n	800364e <__ieee754_atan2+0xf6>
 8003630:	2f00      	cmp	r7, #0
 8003632:	da01      	bge.n	8003638 <__ieee754_atan2+0xe0>
 8003634:	333c      	adds	r3, #60	; 0x3c
 8003636:	db0e      	blt.n	8003656 <__ieee754_atan2+0xfe>
 8003638:	4662      	mov	r2, ip
 800363a:	4673      	mov	r3, lr
 800363c:	4628      	mov	r0, r5
 800363e:	4621      	mov	r1, r4
 8003640:	f7fd f880 	bl	8000744 <__aeabi_ddiv>
 8003644:	f000 f9e6 	bl	8003a14 <fabs>
 8003648:	f000 f856 	bl	80036f8 <atan>
 800364c:	e005      	b.n	800365a <__ieee754_atan2+0x102>
 800364e:	a118      	add	r1, pc, #96	; (adr r1, 80036b0 <__ieee754_atan2+0x158>)
 8003650:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003654:	e001      	b.n	800365a <__ieee754_atan2+0x102>
 8003656:	2000      	movs	r0, #0
 8003658:	2100      	movs	r1, #0
 800365a:	2e01      	cmp	r6, #1
 800365c:	d00b      	beq.n	8003676 <__ieee754_atan2+0x11e>
 800365e:	2e02      	cmp	r6, #2
 8003660:	d00c      	beq.n	800367c <__ieee754_atan2+0x124>
 8003662:	b306      	cbz	r6, 80036a6 <__ieee754_atan2+0x14e>
 8003664:	a314      	add	r3, pc, #80	; (adr r3, 80036b8 <__ieee754_atan2+0x160>)
 8003666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366a:	f7fc fd8d 	bl	8000188 <__aeabi_dsub>
 800366e:	a314      	add	r3, pc, #80	; (adr r3, 80036c0 <__ieee754_atan2+0x168>)
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	e00c      	b.n	8003690 <__ieee754_atan2+0x138>
 8003676:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800367a:	e014      	b.n	80036a6 <__ieee754_atan2+0x14e>
 800367c:	a30e      	add	r3, pc, #56	; (adr r3, 80036b8 <__ieee754_atan2+0x160>)
 800367e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003682:	f7fc fd81 	bl	8000188 <__aeabi_dsub>
 8003686:	4602      	mov	r2, r0
 8003688:	460b      	mov	r3, r1
 800368a:	a10d      	add	r1, pc, #52	; (adr r1, 80036c0 <__ieee754_atan2+0x168>)
 800368c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003690:	f7fc fd7a 	bl	8000188 <__aeabi_dsub>
 8003694:	e007      	b.n	80036a6 <__ieee754_atan2+0x14e>
 8003696:	480c      	ldr	r0, [pc, #48]	; (80036c8 <__ieee754_atan2+0x170>)
 8003698:	4912      	ldr	r1, [pc, #72]	; (80036e4 <__ieee754_atan2+0x18c>)
 800369a:	e004      	b.n	80036a6 <__ieee754_atan2+0x14e>
 800369c:	4912      	ldr	r1, [pc, #72]	; (80036e8 <__ieee754_atan2+0x190>)
 800369e:	e002      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80036a0:	4601      	mov	r1, r0
 80036a2:	e000      	b.n	80036a6 <__ieee754_atan2+0x14e>
 80036a4:	4911      	ldr	r1, [pc, #68]	; (80036ec <__ieee754_atan2+0x194>)
 80036a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036aa:	bf00      	nop
 80036ac:	f3af 8000 	nop.w
 80036b0:	54442d18 	.word	0x54442d18
 80036b4:	3ff921fb 	.word	0x3ff921fb
 80036b8:	33145c07 	.word	0x33145c07
 80036bc:	3ca1a626 	.word	0x3ca1a626
 80036c0:	54442d18 	.word	0x54442d18
 80036c4:	400921fb 	.word	0x400921fb
 80036c8:	54442d18 	.word	0x54442d18
 80036cc:	bfe921fb 	.word	0xbfe921fb
 80036d0:	7f3321d2 	.word	0x7f3321d2
 80036d4:	4002d97c 	.word	0x4002d97c
 80036d8:	c002d97c 	.word	0xc002d97c
 80036dc:	c00921fb 	.word	0xc00921fb
 80036e0:	bff921fb 	.word	0xbff921fb
 80036e4:	400921fb 	.word	0x400921fb
 80036e8:	3fe921fb 	.word	0x3fe921fb
 80036ec:	3ff921fb 	.word	0x3ff921fb
 80036f0:	7ff00000 	.word	0x7ff00000
 80036f4:	00000000 	.word	0x00000000

080036f8 <atan>:
 80036f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036fc:	4bb8      	ldr	r3, [pc, #736]	; (80039e0 <atan+0x2e8>)
 80036fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003702:	429e      	cmp	r6, r3
 8003704:	4604      	mov	r4, r0
 8003706:	460d      	mov	r5, r1
 8003708:	468b      	mov	fp, r1
 800370a:	dd13      	ble.n	8003734 <atan+0x3c>
 800370c:	4ab5      	ldr	r2, [pc, #724]	; (80039e4 <atan+0x2ec>)
 800370e:	4296      	cmp	r6, r2
 8003710:	dc01      	bgt.n	8003716 <atan+0x1e>
 8003712:	d107      	bne.n	8003724 <atan+0x2c>
 8003714:	b130      	cbz	r0, 8003724 <atan+0x2c>
 8003716:	4622      	mov	r2, r4
 8003718:	462b      	mov	r3, r5
 800371a:	4620      	mov	r0, r4
 800371c:	4629      	mov	r1, r5
 800371e:	f7fc fd35 	bl	800018c <__adddf3>
 8003722:	e104      	b.n	800392e <atan+0x236>
 8003724:	49b0      	ldr	r1, [pc, #704]	; (80039e8 <atan+0x2f0>)
 8003726:	4bb1      	ldr	r3, [pc, #708]	; (80039ec <atan+0x2f4>)
 8003728:	4cb1      	ldr	r4, [pc, #708]	; (80039f0 <atan+0x2f8>)
 800372a:	f1bb 0f00 	cmp.w	fp, #0
 800372e:	bfc8      	it	gt
 8003730:	4619      	movgt	r1, r3
 8003732:	e122      	b.n	800397a <atan+0x282>
 8003734:	4baf      	ldr	r3, [pc, #700]	; (80039f4 <atan+0x2fc>)
 8003736:	429e      	cmp	r6, r3
 8003738:	dc10      	bgt.n	800375c <atan+0x64>
 800373a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800373e:	429e      	cmp	r6, r3
 8003740:	dc73      	bgt.n	800382a <atan+0x132>
 8003742:	a38f      	add	r3, pc, #572	; (adr r3, 8003980 <atan+0x288>)
 8003744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003748:	f7fc fd20 	bl	800018c <__adddf3>
 800374c:	2200      	movs	r2, #0
 800374e:	4baa      	ldr	r3, [pc, #680]	; (80039f8 <atan+0x300>)
 8003750:	f7fd f95e 	bl	8000a10 <__aeabi_dcmpgt>
 8003754:	2800      	cmp	r0, #0
 8003756:	f040 810f 	bne.w	8003978 <atan+0x280>
 800375a:	e066      	b.n	800382a <atan+0x132>
 800375c:	f000 f95a 	bl	8003a14 <fabs>
 8003760:	4ba6      	ldr	r3, [pc, #664]	; (80039fc <atan+0x304>)
 8003762:	4604      	mov	r4, r0
 8003764:	429e      	cmp	r6, r3
 8003766:	460d      	mov	r5, r1
 8003768:	dc36      	bgt.n	80037d8 <atan+0xe0>
 800376a:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800376e:	429e      	cmp	r6, r3
 8003770:	dc1b      	bgt.n	80037aa <atan+0xb2>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	f7fc fd09 	bl	800018c <__adddf3>
 800377a:	2200      	movs	r2, #0
 800377c:	4b9e      	ldr	r3, [pc, #632]	; (80039f8 <atan+0x300>)
 800377e:	f7fc fd03 	bl	8000188 <__aeabi_dsub>
 8003782:	2200      	movs	r2, #0
 8003784:	4606      	mov	r6, r0
 8003786:	460f      	mov	r7, r1
 8003788:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800378c:	4620      	mov	r0, r4
 800378e:	4629      	mov	r1, r5
 8003790:	f7fc fcfc 	bl	800018c <__adddf3>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4630      	mov	r0, r6
 800379a:	4639      	mov	r1, r7
 800379c:	f7fc ffd2 	bl	8000744 <__aeabi_ddiv>
 80037a0:	f04f 0a00 	mov.w	sl, #0
 80037a4:	4604      	mov	r4, r0
 80037a6:	460d      	mov	r5, r1
 80037a8:	e041      	b.n	800382e <atan+0x136>
 80037aa:	2200      	movs	r2, #0
 80037ac:	4b92      	ldr	r3, [pc, #584]	; (80039f8 <atan+0x300>)
 80037ae:	f7fc fceb 	bl	8000188 <__aeabi_dsub>
 80037b2:	2200      	movs	r2, #0
 80037b4:	4606      	mov	r6, r0
 80037b6:	460f      	mov	r7, r1
 80037b8:	4b8f      	ldr	r3, [pc, #572]	; (80039f8 <atan+0x300>)
 80037ba:	4620      	mov	r0, r4
 80037bc:	4629      	mov	r1, r5
 80037be:	f7fc fce5 	bl	800018c <__adddf3>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4630      	mov	r0, r6
 80037c8:	4639      	mov	r1, r7
 80037ca:	f7fc ffbb 	bl	8000744 <__aeabi_ddiv>
 80037ce:	f04f 0a01 	mov.w	sl, #1
 80037d2:	4604      	mov	r4, r0
 80037d4:	460d      	mov	r5, r1
 80037d6:	e02a      	b.n	800382e <atan+0x136>
 80037d8:	4b89      	ldr	r3, [pc, #548]	; (8003a00 <atan+0x308>)
 80037da:	429e      	cmp	r6, r3
 80037dc:	dc1a      	bgt.n	8003814 <atan+0x11c>
 80037de:	2200      	movs	r2, #0
 80037e0:	4b88      	ldr	r3, [pc, #544]	; (8003a04 <atan+0x30c>)
 80037e2:	f7fc fcd1 	bl	8000188 <__aeabi_dsub>
 80037e6:	2200      	movs	r2, #0
 80037e8:	4606      	mov	r6, r0
 80037ea:	460f      	mov	r7, r1
 80037ec:	4b85      	ldr	r3, [pc, #532]	; (8003a04 <atan+0x30c>)
 80037ee:	4620      	mov	r0, r4
 80037f0:	4629      	mov	r1, r5
 80037f2:	f7fc fe7d 	bl	80004f0 <__aeabi_dmul>
 80037f6:	2200      	movs	r2, #0
 80037f8:	4b7f      	ldr	r3, [pc, #508]	; (80039f8 <atan+0x300>)
 80037fa:	f7fc fcc7 	bl	800018c <__adddf3>
 80037fe:	4602      	mov	r2, r0
 8003800:	460b      	mov	r3, r1
 8003802:	4630      	mov	r0, r6
 8003804:	4639      	mov	r1, r7
 8003806:	f7fc ff9d 	bl	8000744 <__aeabi_ddiv>
 800380a:	f04f 0a02 	mov.w	sl, #2
 800380e:	4604      	mov	r4, r0
 8003810:	460d      	mov	r5, r1
 8003812:	e00c      	b.n	800382e <atan+0x136>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	2000      	movs	r0, #0
 800381a:	497b      	ldr	r1, [pc, #492]	; (8003a08 <atan+0x310>)
 800381c:	f7fc ff92 	bl	8000744 <__aeabi_ddiv>
 8003820:	f04f 0a03 	mov.w	sl, #3
 8003824:	4604      	mov	r4, r0
 8003826:	460d      	mov	r5, r1
 8003828:	e001      	b.n	800382e <atan+0x136>
 800382a:	f04f 3aff 	mov.w	sl, #4294967295
 800382e:	4622      	mov	r2, r4
 8003830:	462b      	mov	r3, r5
 8003832:	4620      	mov	r0, r4
 8003834:	4629      	mov	r1, r5
 8003836:	f7fc fe5b 	bl	80004f0 <__aeabi_dmul>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4680      	mov	r8, r0
 8003840:	4689      	mov	r9, r1
 8003842:	f7fc fe55 	bl	80004f0 <__aeabi_dmul>
 8003846:	a350      	add	r3, pc, #320	; (adr r3, 8003988 <atan+0x290>)
 8003848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384c:	4606      	mov	r6, r0
 800384e:	460f      	mov	r7, r1
 8003850:	f7fc fe4e 	bl	80004f0 <__aeabi_dmul>
 8003854:	a34e      	add	r3, pc, #312	; (adr r3, 8003990 <atan+0x298>)
 8003856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385a:	f7fc fc97 	bl	800018c <__adddf3>
 800385e:	4632      	mov	r2, r6
 8003860:	463b      	mov	r3, r7
 8003862:	f7fc fe45 	bl	80004f0 <__aeabi_dmul>
 8003866:	a34c      	add	r3, pc, #304	; (adr r3, 8003998 <atan+0x2a0>)
 8003868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386c:	f7fc fc8e 	bl	800018c <__adddf3>
 8003870:	4632      	mov	r2, r6
 8003872:	463b      	mov	r3, r7
 8003874:	f7fc fe3c 	bl	80004f0 <__aeabi_dmul>
 8003878:	a349      	add	r3, pc, #292	; (adr r3, 80039a0 <atan+0x2a8>)
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f7fc fc85 	bl	800018c <__adddf3>
 8003882:	4632      	mov	r2, r6
 8003884:	463b      	mov	r3, r7
 8003886:	f7fc fe33 	bl	80004f0 <__aeabi_dmul>
 800388a:	a347      	add	r3, pc, #284	; (adr r3, 80039a8 <atan+0x2b0>)
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	f7fc fc7c 	bl	800018c <__adddf3>
 8003894:	4632      	mov	r2, r6
 8003896:	463b      	mov	r3, r7
 8003898:	f7fc fe2a 	bl	80004f0 <__aeabi_dmul>
 800389c:	a344      	add	r3, pc, #272	; (adr r3, 80039b0 <atan+0x2b8>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	f7fc fc73 	bl	800018c <__adddf3>
 80038a6:	4642      	mov	r2, r8
 80038a8:	464b      	mov	r3, r9
 80038aa:	f7fc fe21 	bl	80004f0 <__aeabi_dmul>
 80038ae:	a342      	add	r3, pc, #264	; (adr r3, 80039b8 <atan+0x2c0>)
 80038b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b4:	4680      	mov	r8, r0
 80038b6:	4689      	mov	r9, r1
 80038b8:	4630      	mov	r0, r6
 80038ba:	4639      	mov	r1, r7
 80038bc:	f7fc fe18 	bl	80004f0 <__aeabi_dmul>
 80038c0:	a33f      	add	r3, pc, #252	; (adr r3, 80039c0 <atan+0x2c8>)
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f7fc fc5f 	bl	8000188 <__aeabi_dsub>
 80038ca:	4632      	mov	r2, r6
 80038cc:	463b      	mov	r3, r7
 80038ce:	f7fc fe0f 	bl	80004f0 <__aeabi_dmul>
 80038d2:	a33d      	add	r3, pc, #244	; (adr r3, 80039c8 <atan+0x2d0>)
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	f7fc fc56 	bl	8000188 <__aeabi_dsub>
 80038dc:	4632      	mov	r2, r6
 80038de:	463b      	mov	r3, r7
 80038e0:	f7fc fe06 	bl	80004f0 <__aeabi_dmul>
 80038e4:	a33a      	add	r3, pc, #232	; (adr r3, 80039d0 <atan+0x2d8>)
 80038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ea:	f7fc fc4d 	bl	8000188 <__aeabi_dsub>
 80038ee:	4632      	mov	r2, r6
 80038f0:	463b      	mov	r3, r7
 80038f2:	f7fc fdfd 	bl	80004f0 <__aeabi_dmul>
 80038f6:	a338      	add	r3, pc, #224	; (adr r3, 80039d8 <atan+0x2e0>)
 80038f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fc:	f7fc fc44 	bl	8000188 <__aeabi_dsub>
 8003900:	4632      	mov	r2, r6
 8003902:	463b      	mov	r3, r7
 8003904:	f7fc fdf4 	bl	80004f0 <__aeabi_dmul>
 8003908:	f1ba 3fff 	cmp.w	sl, #4294967295
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	d10f      	bne.n	8003932 <atan+0x23a>
 8003912:	4640      	mov	r0, r8
 8003914:	4649      	mov	r1, r9
 8003916:	f7fc fc39 	bl	800018c <__adddf3>
 800391a:	4622      	mov	r2, r4
 800391c:	462b      	mov	r3, r5
 800391e:	f7fc fde7 	bl	80004f0 <__aeabi_dmul>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4620      	mov	r0, r4
 8003928:	4629      	mov	r1, r5
 800392a:	f7fc fc2d 	bl	8000188 <__aeabi_dsub>
 800392e:	4604      	mov	r4, r0
 8003930:	e023      	b.n	800397a <atan+0x282>
 8003932:	4640      	mov	r0, r8
 8003934:	4649      	mov	r1, r9
 8003936:	f7fc fc29 	bl	800018c <__adddf3>
 800393a:	4622      	mov	r2, r4
 800393c:	462b      	mov	r3, r5
 800393e:	f7fc fdd7 	bl	80004f0 <__aeabi_dmul>
 8003942:	4e32      	ldr	r6, [pc, #200]	; (8003a0c <atan+0x314>)
 8003944:	4b32      	ldr	r3, [pc, #200]	; (8003a10 <atan+0x318>)
 8003946:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800394a:	4456      	add	r6, sl
 800394c:	449a      	add	sl, r3
 800394e:	e9da 2300 	ldrd	r2, r3, [sl]
 8003952:	f7fc fc19 	bl	8000188 <__aeabi_dsub>
 8003956:	4622      	mov	r2, r4
 8003958:	462b      	mov	r3, r5
 800395a:	f7fc fc15 	bl	8000188 <__aeabi_dsub>
 800395e:	4602      	mov	r2, r0
 8003960:	460b      	mov	r3, r1
 8003962:	e9d6 0100 	ldrd	r0, r1, [r6]
 8003966:	f7fc fc0f 	bl	8000188 <__aeabi_dsub>
 800396a:	f1bb 0f00 	cmp.w	fp, #0
 800396e:	4604      	mov	r4, r0
 8003970:	da03      	bge.n	800397a <atan+0x282>
 8003972:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8003976:	e000      	b.n	800397a <atan+0x282>
 8003978:	4629      	mov	r1, r5
 800397a:	4620      	mov	r0, r4
 800397c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003980:	8800759c 	.word	0x8800759c
 8003984:	7e37e43c 	.word	0x7e37e43c
 8003988:	e322da11 	.word	0xe322da11
 800398c:	3f90ad3a 	.word	0x3f90ad3a
 8003990:	24760deb 	.word	0x24760deb
 8003994:	3fa97b4b 	.word	0x3fa97b4b
 8003998:	a0d03d51 	.word	0xa0d03d51
 800399c:	3fb10d66 	.word	0x3fb10d66
 80039a0:	c54c206e 	.word	0xc54c206e
 80039a4:	3fb745cd 	.word	0x3fb745cd
 80039a8:	920083ff 	.word	0x920083ff
 80039ac:	3fc24924 	.word	0x3fc24924
 80039b0:	5555550d 	.word	0x5555550d
 80039b4:	3fd55555 	.word	0x3fd55555
 80039b8:	2c6a6c2f 	.word	0x2c6a6c2f
 80039bc:	bfa2b444 	.word	0xbfa2b444
 80039c0:	52defd9a 	.word	0x52defd9a
 80039c4:	3fadde2d 	.word	0x3fadde2d
 80039c8:	af749a6d 	.word	0xaf749a6d
 80039cc:	3fb3b0f2 	.word	0x3fb3b0f2
 80039d0:	fe231671 	.word	0xfe231671
 80039d4:	3fbc71c6 	.word	0x3fbc71c6
 80039d8:	9998ebc4 	.word	0x9998ebc4
 80039dc:	3fc99999 	.word	0x3fc99999
 80039e0:	440fffff 	.word	0x440fffff
 80039e4:	7ff00000 	.word	0x7ff00000
 80039e8:	bff921fb 	.word	0xbff921fb
 80039ec:	3ff921fb 	.word	0x3ff921fb
 80039f0:	54442d18 	.word	0x54442d18
 80039f4:	3fdbffff 	.word	0x3fdbffff
 80039f8:	3ff00000 	.word	0x3ff00000
 80039fc:	3ff2ffff 	.word	0x3ff2ffff
 8003a00:	40037fff 	.word	0x40037fff
 8003a04:	3ff80000 	.word	0x3ff80000
 8003a08:	bff00000 	.word	0xbff00000
 8003a0c:	08003a58 	.word	0x08003a58
 8003a10:	08003a38 	.word	0x08003a38

08003a14 <fabs>:
 8003a14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003a18:	4770      	bx	lr
	...

08003a1c <_init>:
 8003a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1e:	bf00      	nop
 8003a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a22:	bc08      	pop	{r3}
 8003a24:	469e      	mov	lr, r3
 8003a26:	4770      	bx	lr

08003a28 <_fini>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	bf00      	nop
 8003a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2e:	bc08      	pop	{r3}
 8003a30:	469e      	mov	lr, r3
 8003a32:	4770      	bx	lr
