$date
	Tue Nov 24 19:10:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FPGA_TB_7 $end
$var wire 1 ! wso $end
$var wire 8 " wout_par [7:0] $end
$var reg 1 # clear $end
$var reg 1 $ clock $end
$var reg 8 % rin_par [7:0] $end
$var reg 1 & rl $end
$var reg 1 ' rshl $end
$var reg 1 ( rshr $end
$var reg 1 ) rsi $end
$scope module fpga_inst $end
$var wire 1 # clear $end
$var wire 1 $ clock $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$var wire 1 ( i10 $end
$var wire 1 & i11 $end
$var wire 1 , i2 $end
$var wire 1 - i3 $end
$var wire 1 . i4 $end
$var wire 1 / i5 $end
$var wire 1 0 i6 $end
$var wire 1 1 i7 $end
$var wire 1 ) i8 $end
$var wire 1 ' i9 $end
$var wire 1 2 x $end
$var wire 1 3 y $end
$var wire 1 4 z $end
$var wire 8 5 w [7:0] $end
$var wire 1 6 s $end
$var wire 8 7 out [7:0] $end
$var wire 1 ! o8 $end
$var wire 1 8 o7 $end
$var wire 1 9 o6 $end
$var wire 1 : o5 $end
$var wire 1 ; o4 $end
$var wire 1 < o3 $end
$var wire 1 = o2 $end
$var wire 1 > o1 $end
$var wire 1 ? o0 $end
$var wire 8 @ e [7:0] $end
$var wire 8 A d [7:0] $end
$var wire 8 B c [7:0] $end
$var wire 8 C b [7:0] $end
$var wire 8 D a [7:0] $end
$scope module lt_0 $end
$var wire 1 $ clock $end
$var wire 1 E in1 $end
$var wire 1 F in1_b $end
$var wire 1 G in2 $end
$var wire 1 H in2_b $end
$var wire 1 I in3 $end
$var wire 1 J in3_b $end
$var wire 1 K in4 $end
$var wire 1 L in4_b $end
$var wire 1 M in5 $end
$var wire 1 N in5_b $end
$var wire 1 O out $end
$var wire 1 P out_b $end
$var wire 1 # reset $end
$var wire 32 Q temp [31:0] $end
$var reg 33 R mem [32:0] $end
$var reg 1 S q $end
$upscope $end
$scope module lt_1 $end
$var wire 1 $ clock $end
$var wire 1 T in1 $end
$var wire 1 U in1_b $end
$var wire 1 V in2 $end
$var wire 1 W in2_b $end
$var wire 1 X in3 $end
$var wire 1 Y in3_b $end
$var wire 1 Z in4 $end
$var wire 1 [ in4_b $end
$var wire 1 \ in5 $end
$var wire 1 ] in5_b $end
$var wire 1 ^ out $end
$var wire 1 _ out_b $end
$var wire 1 # reset $end
$var wire 32 ` temp [31:0] $end
$var reg 33 a mem [32:0] $end
$var reg 1 b q $end
$upscope $end
$scope module lt_2 $end
$var wire 1 $ clock $end
$var wire 1 c in1 $end
$var wire 1 d in1_b $end
$var wire 1 e in2 $end
$var wire 1 f in2_b $end
$var wire 1 g in3 $end
$var wire 1 h in3_b $end
$var wire 1 i in4 $end
$var wire 1 j in4_b $end
$var wire 1 k in5 $end
$var wire 1 l in5_b $end
$var wire 1 m out $end
$var wire 1 n out_b $end
$var wire 1 # reset $end
$var wire 32 o temp [31:0] $end
$var reg 33 p mem [32:0] $end
$var reg 1 q q $end
$upscope $end
$scope module lt_3 $end
$var wire 1 $ clock $end
$var wire 1 r in1 $end
$var wire 1 s in1_b $end
$var wire 1 t in2 $end
$var wire 1 u in2_b $end
$var wire 1 v in3 $end
$var wire 1 w in3_b $end
$var wire 1 x in4 $end
$var wire 1 y in4_b $end
$var wire 1 z in5 $end
$var wire 1 { in5_b $end
$var wire 1 | out $end
$var wire 1 } out_b $end
$var wire 1 # reset $end
$var wire 32 ~ temp [31:0] $end
$var reg 33 !" mem [32:0] $end
$var reg 1 "" q $end
$upscope $end
$scope module lt_4 $end
$var wire 1 $ clock $end
$var wire 1 #" in1 $end
$var wire 1 $" in1_b $end
$var wire 1 %" in2 $end
$var wire 1 &" in2_b $end
$var wire 1 '" in3 $end
$var wire 1 (" in3_b $end
$var wire 1 )" in4 $end
$var wire 1 *" in4_b $end
$var wire 1 +" in5 $end
$var wire 1 ," in5_b $end
$var wire 1 -" out $end
$var wire 1 ." out_b $end
$var wire 1 # reset $end
$var wire 32 /" temp [31:0] $end
$var reg 33 0" mem [32:0] $end
$var reg 1 1" q $end
$upscope $end
$scope module lt_5 $end
$var wire 1 $ clock $end
$var wire 1 2" in1 $end
$var wire 1 3" in1_b $end
$var wire 1 4" in2 $end
$var wire 1 5" in2_b $end
$var wire 1 6" in3 $end
$var wire 1 7" in3_b $end
$var wire 1 8" in4 $end
$var wire 1 9" in4_b $end
$var wire 1 :" in5 $end
$var wire 1 ;" in5_b $end
$var wire 1 <" out $end
$var wire 1 =" out_b $end
$var wire 1 # reset $end
$var wire 32 >" temp [31:0] $end
$var reg 33 ?" mem [32:0] $end
$var reg 1 @" q $end
$upscope $end
$scope module lt_6 $end
$var wire 1 $ clock $end
$var wire 1 A" in1 $end
$var wire 1 B" in1_b $end
$var wire 1 C" in2 $end
$var wire 1 D" in2_b $end
$var wire 1 E" in3 $end
$var wire 1 F" in3_b $end
$var wire 1 G" in4 $end
$var wire 1 H" in4_b $end
$var wire 1 I" in5 $end
$var wire 1 J" in5_b $end
$var wire 1 K" out $end
$var wire 1 L" out_b $end
$var wire 1 # reset $end
$var wire 32 M" temp [31:0] $end
$var reg 33 N" mem [32:0] $end
$var reg 1 O" q $end
$upscope $end
$scope module lt_7 $end
$var wire 1 $ clock $end
$var wire 1 P" in1 $end
$var wire 1 Q" in1_b $end
$var wire 1 R" in2 $end
$var wire 1 S" in2_b $end
$var wire 1 T" in3 $end
$var wire 1 U" in3_b $end
$var wire 1 V" in4 $end
$var wire 1 W" in4_b $end
$var wire 1 X" in5 $end
$var wire 1 Y" in5_b $end
$var wire 1 Z" out $end
$var wire 1 [" out_b $end
$var wire 1 # reset $end
$var wire 32 \" temp [31:0] $end
$var reg 33 ]" mem [32:0] $end
$var reg 1 ^" q $end
$upscope $end
$scope module lta_0 $end
$var wire 1 $ clock $end
$var wire 1 > in1 $end
$var wire 1 _" in1_b $end
$var wire 1 `" in2 $end
$var wire 1 a" in2_b $end
$var wire 1 ( in3 $end
$var wire 1 b" in3_b $end
$var wire 1 ' in4 $end
$var wire 1 c" in4_b $end
$var wire 1 d" in5 $end
$var wire 1 e" in5_b $end
$var wire 1 f" out $end
$var wire 1 g" out_b $end
$var wire 1 # reset $end
$var wire 32 h" temp [31:0] $end
$var reg 33 i" mem [32:0] $end
$var reg 1 j" q $end
$upscope $end
$scope module lta_1 $end
$var wire 1 $ clock $end
$var wire 1 = in1 $end
$var wire 1 k" in1_b $end
$var wire 1 ? in2 $end
$var wire 1 l" in2_b $end
$var wire 1 ( in3 $end
$var wire 1 m" in3_b $end
$var wire 1 ' in4 $end
$var wire 1 n" in4_b $end
$var wire 1 o" in5 $end
$var wire 1 p" in5_b $end
$var wire 1 q" out $end
$var wire 1 r" out_b $end
$var wire 1 # reset $end
$var wire 32 s" temp [31:0] $end
$var reg 33 t" mem [32:0] $end
$var reg 1 u" q $end
$upscope $end
$scope module lta_2 $end
$var wire 1 $ clock $end
$var wire 1 < in1 $end
$var wire 1 v" in1_b $end
$var wire 1 > in2 $end
$var wire 1 w" in2_b $end
$var wire 1 ( in3 $end
$var wire 1 x" in3_b $end
$var wire 1 ' in4 $end
$var wire 1 y" in4_b $end
$var wire 1 z" in5 $end
$var wire 1 {" in5_b $end
$var wire 1 |" out $end
$var wire 1 }" out_b $end
$var wire 1 # reset $end
$var wire 32 ~" temp [31:0] $end
$var reg 33 !# mem [32:0] $end
$var reg 1 "# q $end
$upscope $end
$scope module lta_3 $end
$var wire 1 $ clock $end
$var wire 1 ; in1 $end
$var wire 1 ## in1_b $end
$var wire 1 = in2 $end
$var wire 1 $# in2_b $end
$var wire 1 ( in3 $end
$var wire 1 %# in3_b $end
$var wire 1 ' in4 $end
$var wire 1 &# in4_b $end
$var wire 1 '# in5 $end
$var wire 1 (# in5_b $end
$var wire 1 )# out $end
$var wire 1 *# out_b $end
$var wire 1 # reset $end
$var wire 32 +# temp [31:0] $end
$var reg 33 ,# mem [32:0] $end
$var reg 1 -# q $end
$upscope $end
$scope module lta_4 $end
$var wire 1 $ clock $end
$var wire 1 : in1 $end
$var wire 1 .# in1_b $end
$var wire 1 < in2 $end
$var wire 1 /# in2_b $end
$var wire 1 ( in3 $end
$var wire 1 0# in3_b $end
$var wire 1 ' in4 $end
$var wire 1 1# in4_b $end
$var wire 1 2# in5 $end
$var wire 1 3# in5_b $end
$var wire 1 4# out $end
$var wire 1 5# out_b $end
$var wire 1 # reset $end
$var wire 32 6# temp [31:0] $end
$var reg 33 7# mem [32:0] $end
$var reg 1 8# q $end
$upscope $end
$scope module lta_5 $end
$var wire 1 $ clock $end
$var wire 1 9 in1 $end
$var wire 1 9# in1_b $end
$var wire 1 ; in2 $end
$var wire 1 :# in2_b $end
$var wire 1 ( in3 $end
$var wire 1 ;# in3_b $end
$var wire 1 ' in4 $end
$var wire 1 <# in4_b $end
$var wire 1 =# in5 $end
$var wire 1 ># in5_b $end
$var wire 1 ?# out $end
$var wire 1 @# out_b $end
$var wire 1 # reset $end
$var wire 32 A# temp [31:0] $end
$var reg 33 B# mem [32:0] $end
$var reg 1 C# q $end
$upscope $end
$scope module lta_6 $end
$var wire 1 $ clock $end
$var wire 1 8 in1 $end
$var wire 1 D# in1_b $end
$var wire 1 : in2 $end
$var wire 1 E# in2_b $end
$var wire 1 ( in3 $end
$var wire 1 F# in3_b $end
$var wire 1 ' in4 $end
$var wire 1 G# in4_b $end
$var wire 1 H# in5 $end
$var wire 1 I# in5_b $end
$var wire 1 J# out $end
$var wire 1 K# out_b $end
$var wire 1 # reset $end
$var wire 32 L# temp [31:0] $end
$var reg 33 M# mem [32:0] $end
$var reg 1 N# q $end
$upscope $end
$scope module lta_7 $end
$var wire 1 $ clock $end
$var wire 1 ) in1 $end
$var wire 1 O# in1_b $end
$var wire 1 9 in2 $end
$var wire 1 P# in2_b $end
$var wire 1 ( in3 $end
$var wire 1 Q# in3_b $end
$var wire 1 ' in4 $end
$var wire 1 R# in4_b $end
$var wire 1 S# in5 $end
$var wire 1 T# in5_b $end
$var wire 1 U# out $end
$var wire 1 V# out_b $end
$var wire 1 # reset $end
$var wire 32 W# temp [31:0] $end
$var reg 33 X# mem [32:0] $end
$var reg 1 Y# q $end
$upscope $end
$scope module sb0a $end
$var wire 4 Z# in [3:0] $end
$var wire 4 [# out [3:0] $end
$var reg 16 \# configure [15:0] $end
$upscope $end
$scope module sb0b $end
$var wire 4 ]# in [3:0] $end
$var wire 4 ^# out [3:0] $end
$var reg 16 _# configure [15:0] $end
$upscope $end
$scope module sb0c $end
$var wire 4 `# in [3:0] $end
$var wire 4 a# out [3:0] $end
$var reg 16 b# configure [15:0] $end
$upscope $end
$scope module sb0d $end
$var wire 4 c# in [3:0] $end
$var wire 4 d# out [3:0] $end
$var reg 16 e# configure [15:0] $end
$upscope $end
$scope module sb0e $end
$var wire 4 f# in [3:0] $end
$var wire 4 g# out [3:0] $end
$var reg 16 h# configure [15:0] $end
$upscope $end
$scope module sb1a $end
$var wire 4 i# in [3:0] $end
$var wire 4 j# out [3:0] $end
$var reg 16 k# configure [15:0] $end
$upscope $end
$scope module sb1b $end
$var wire 4 l# in [3:0] $end
$var wire 4 m# out [3:0] $end
$var reg 16 n# configure [15:0] $end
$upscope $end
$scope module sb1c $end
$var wire 4 o# in [3:0] $end
$var wire 4 p# out [3:0] $end
$var reg 16 q# configure [15:0] $end
$upscope $end
$scope module sb1d $end
$var wire 4 r# in [3:0] $end
$var wire 4 s# out [3:0] $end
$var reg 16 t# configure [15:0] $end
$upscope $end
$scope module sb1e $end
$var wire 4 u# in [3:0] $end
$var wire 4 v# out [3:0] $end
$var reg 16 w# configure [15:0] $end
$upscope $end
$scope module sb2a $end
$var wire 4 x# in [3:0] $end
$var wire 4 y# out [3:0] $end
$var reg 16 z# configure [15:0] $end
$upscope $end
$scope module sb2b $end
$var wire 4 {# in [3:0] $end
$var wire 4 |# out [3:0] $end
$var reg 16 }# configure [15:0] $end
$upscope $end
$scope module sb2c $end
$var wire 4 ~# in [3:0] $end
$var wire 4 !$ out [3:0] $end
$var reg 16 "$ configure [15:0] $end
$upscope $end
$scope module sb2d $end
$var wire 4 #$ in [3:0] $end
$var wire 4 $$ out [3:0] $end
$var reg 16 %$ configure [15:0] $end
$upscope $end
$scope module sb2e $end
$var wire 4 &$ in [3:0] $end
$var wire 4 '$ out [3:0] $end
$var reg 16 ($ configure [15:0] $end
$upscope $end
$scope module sb3a $end
$var wire 4 )$ in [3:0] $end
$var wire 4 *$ out [3:0] $end
$var reg 16 +$ configure [15:0] $end
$upscope $end
$scope module sb3b $end
$var wire 4 ,$ in [3:0] $end
$var wire 4 -$ out [3:0] $end
$var reg 16 .$ configure [15:0] $end
$upscope $end
$scope module sb3c $end
$var wire 4 /$ in [3:0] $end
$var wire 4 0$ out [3:0] $end
$var reg 16 1$ configure [15:0] $end
$upscope $end
$scope module sb3d $end
$var wire 4 2$ in [3:0] $end
$var wire 4 3$ out [3:0] $end
$var reg 16 4$ configure [15:0] $end
$upscope $end
$scope module sb3e $end
$var wire 4 5$ in [3:0] $end
$var wire 4 6$ out [3:0] $end
$var reg 16 7$ configure [15:0] $end
$upscope $end
$scope module sb4a $end
$var wire 4 8$ in [3:0] $end
$var wire 4 9$ out [3:0] $end
$var reg 16 :$ configure [15:0] $end
$upscope $end
$scope module sb4b $end
$var wire 4 ;$ in [3:0] $end
$var wire 4 <$ out [3:0] $end
$var reg 16 =$ configure [15:0] $end
$upscope $end
$scope module sb4c $end
$var wire 4 >$ in [3:0] $end
$var wire 4 ?$ out [3:0] $end
$var reg 16 @$ configure [15:0] $end
$upscope $end
$scope module sb4d $end
$var wire 4 A$ in [3:0] $end
$var wire 4 B$ out [3:0] $end
$var reg 16 C$ configure [15:0] $end
$upscope $end
$scope module sb4e $end
$var wire 4 D$ in [3:0] $end
$var wire 4 E$ out [3:0] $end
$var reg 16 F$ configure [15:0] $end
$upscope $end
$scope module sb5a $end
$var wire 4 G$ in [3:0] $end
$var wire 4 H$ out [3:0] $end
$var reg 16 I$ configure [15:0] $end
$upscope $end
$scope module sb5b $end
$var wire 4 J$ in [3:0] $end
$var wire 4 K$ out [3:0] $end
$var reg 16 L$ configure [15:0] $end
$upscope $end
$scope module sb5c $end
$var wire 4 M$ in [3:0] $end
$var wire 4 N$ out [3:0] $end
$var reg 16 O$ configure [15:0] $end
$upscope $end
$scope module sb5d $end
$var wire 4 P$ in [3:0] $end
$var wire 4 Q$ out [3:0] $end
$var reg 16 R$ configure [15:0] $end
$upscope $end
$scope module sb5e $end
$var wire 4 S$ in [3:0] $end
$var wire 4 T$ out [3:0] $end
$var reg 16 U$ configure [15:0] $end
$upscope $end
$scope module sb6a $end
$var wire 4 V$ in [3:0] $end
$var wire 4 W$ out [3:0] $end
$var reg 16 X$ configure [15:0] $end
$upscope $end
$scope module sb6b $end
$var wire 4 Y$ in [3:0] $end
$var wire 4 Z$ out [3:0] $end
$var reg 16 [$ configure [15:0] $end
$upscope $end
$scope module sb6c $end
$var wire 4 \$ in [3:0] $end
$var wire 4 ]$ out [3:0] $end
$var reg 16 ^$ configure [15:0] $end
$upscope $end
$scope module sb6d $end
$var wire 4 _$ in [3:0] $end
$var wire 4 `$ out [3:0] $end
$var reg 16 a$ configure [15:0] $end
$upscope $end
$scope module sb6e $end
$var wire 4 b$ in [3:0] $end
$var wire 4 c$ out [3:0] $end
$var reg 16 d$ configure [15:0] $end
$upscope $end
$scope module sb7a $end
$var wire 4 e$ in [3:0] $end
$var wire 4 f$ out [3:0] $end
$var reg 16 g$ configure [15:0] $end
$upscope $end
$scope module sb7b $end
$var wire 4 h$ in [3:0] $end
$var wire 4 i$ out [3:0] $end
$var reg 16 j$ configure [15:0] $end
$upscope $end
$scope module sb7c $end
$var wire 4 k$ in [3:0] $end
$var wire 4 l$ out [3:0] $end
$var reg 16 m$ configure [15:0] $end
$upscope $end
$scope module sb7d $end
$var wire 4 n$ in [3:0] $end
$var wire 4 o$ out [3:0] $end
$var reg 16 p$ configure [15:0] $end
$upscope $end
$scope module sb7e $end
$var wire 4 q$ in [3:0] $end
$var wire 4 r$ out [3:0] $end
$var reg 16 s$ configure [15:0] $end
$upscope $end
$scope module sb8e $end
$var wire 4 t$ in [3:0] $end
$var wire 4 u$ out [3:0] $end
$var reg 16 v$ configure [15:0] $end
$upscope $end
$scope module select $end
$var wire 1 $ clock $end
$var wire 1 ' in1 $end
$var wire 1 w$ in1_b $end
$var wire 1 ( in2 $end
$var wire 1 x$ in2_b $end
$var wire 1 y$ in3 $end
$var wire 1 z$ in3_b $end
$var wire 1 {$ in4 $end
$var wire 1 |$ in4_b $end
$var wire 1 }$ in5 $end
$var wire 1 ~$ in5_b $end
$var wire 1 6 out $end
$var wire 1 !% out_b $end
$var wire 1 # reset $end
$var wire 32 "% temp [31:0] $end
$var reg 33 #% mem [32:0] $end
$var reg 1 $% q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$%
b1110 #%
b0 "%
0!%
1~$
0}$
1|$
0{$
1z$
0y$
1x$
1w$
b1 v$
b0 u$
b0 t$
b1 s$
b0 r$
b0 q$
b10010 p$
b1 o$
b10 n$
b10 m$
b0 l$
b1 k$
b10 j$
b1 i$
b110 h$
b10 g$
b0 f$
b101 e$
b1 d$
b0 c$
b0 b$
b10010 a$
b1 `$
b10 _$
b10 ^$
b0 ]$
b1 \$
b10 [$
b0 Z$
b100 Y$
b10 X$
b0 W$
b101 V$
b1 U$
b0 T$
b0 S$
b10010 R$
b1 Q$
b10 P$
b10 O$
b0 N$
b1 M$
b10 L$
b1 K$
b10 J$
b10 I$
b0 H$
b101 G$
b1 F$
b0 E$
b0 D$
b10010 C$
b1 B$
b10 A$
b10 @$
b0 ?$
b1 >$
b10 =$
b0 <$
b0 ;$
b10 :$
b0 9$
b101 8$
b1 7$
b0 6$
b0 5$
b10010 4$
b1 3$
b10 2$
b10 1$
b0 0$
b1 /$
b10 .$
b1 -$
b110 ,$
b10 +$
b0 *$
b1 )$
b1 ($
b0 '$
b0 &$
b10010 %$
b1 $$
b10 #$
b10 "$
b0 !$
b1 ~#
b10 }#
b1 |#
b110 {#
b10 z#
b0 y#
b1 x#
b1 w#
b0 v#
b0 u#
b10010 t#
b1 s#
b10 r#
b10 q#
b0 p#
b101 o#
b10 n#
b0 m#
b0 l#
b10 k#
b0 j#
b101 i#
b1 h#
b0 g#
b0 f#
b10010 e#
b1 d#
b10 c#
b10 b#
b0 a#
b101 `#
b10 _#
b1 ^#
b10 ]#
b10 \#
b0 [#
b101 Z#
0Y#
b110010100000 X#
b0 W#
0V#
0U#
1T#
0S#
1R#
1Q#
1P#
0O#
0N#
b110010100000 M#
b0 L#
0K#
0J#
1I#
0H#
1G#
1F#
1E#
1D#
0C#
b110010100000 B#
b0 A#
0@#
0?#
1>#
0=#
1<#
1;#
1:#
19#
08#
b110010100000 7#
b0 6#
05#
04#
13#
02#
11#
10#
1/#
1.#
0-#
b110010100000 ,#
b0 +#
0*#
0)#
1(#
0'#
1&#
1%#
1$#
1##
0"#
b110010100000 !#
b0 ~"
0}"
0|"
1{"
0z"
1y"
1x"
1w"
1v"
0u"
b110010100000 t"
b0 s"
0r"
0q"
1p"
0o"
1n"
1m"
1l"
1k"
0j"
b110010100000 i"
b0 h"
0g"
0f"
1e"
0d"
1c"
1b"
1a"
0`"
1_"
0^"
b100000000101010101100110011110000 ]"
b10000000000 \"
1["
0Z"
1Y"
0X"
0W"
1V"
1U"
0T"
0S"
1R"
1Q"
0P"
0O"
b100000000101010101100110011110000 N"
b0 M"
0L"
0K"
1J"
0I"
0H"
1G"
1F"
0E"
1D"
0C"
1B"
0A"
0@"
b100000000101010101100110011110000 ?"
b10000000000 >"
1="
0<"
1;"
0:"
09"
18"
17"
06"
05"
14"
13"
02"
01"
b100000000101010101100110011110000 0"
b0 /"
0."
0-"
1,"
0+"
0*"
1)"
1("
0'"
1&"
0%"
1$"
0#"
0""
b100000000101010101100110011110000 !"
b10000000000 ~
1}
0|
1{
0z
0y
1x
1w
0v
0u
1t
1s
0r
0q
b100000000101010101100110011110000 p
b10000000000 o
1n
0m
1l
0k
0j
1i
1h
0g
0f
1e
1d
0c
0b
b100000000101010101100110011110000 a
b0 `
0_
0^
1]
0\
0[
1Z
1Y
0X
1W
0V
1U
0T
0S
b100000000101010101100110011110000 R
b10000000000 Q
1P
0O
1N
0M
0L
1K
1J
0I
0H
1G
1F
0E
b0 D
b10101101 C
b0 B
b11111111 A
b0 @
0?
0>
0=
0<
0;
0:
09
08
b0 7
06
b0 5
04
03
02
11
00
1/
0.
1-
1,
0+
1*
1)
0(
0'
1&
b10101101 %
0$
1#
b0 "
0!
$end
#10
b100000000000000 \"
b100000000000000 >"
b100000000000000 ~
b100000000000000 o
b100000000000000 Q
0U"
07"
0w
0h
0J
0D#
1T"
0.#
0E#
16"
0v"
0/#
1v
0k"
0$#
1g
0l"
1I
18
1:
1<
1=
1!
b10101101 "
1?
b10101101 B
b1 r$
b1 l$
b1 T$
b1 N$
b1 6$
b1 0$
b1 '$
b1 !$
b1 u$
b1 g#
b1 a#
b1 q$
b10 D$
b111 k$
b101 \$
b1 S$
b111 M$
b101 >$
b1 5$
b11 /$
b1 &$
b11 ~#
b10 u#
b1 t$
b1 f#
b111 `#
1Z"
1<"
1|
1m
b10101101 7
1O
1^"
1@"
1""
1q
1S
1$
#20
1L"
1."
1_
b100000000000000000 M"
b100000000000000000 /"
b100000000000000000 `
0Y"
0J"
0;"
0,"
0{
0l
0]
0N
1X"
1I"
1:"
1+"
1z
1k
1\
1M
b11111111 @
0s
0U
1r
0$"
0B"
1T
1#"
1A"
b1 *$
b1011010 D
16
b1 j#
b1 9$
b1 W$
1!%
0P
0n
1}
0="
0["
b11 )$
b111 i#
1)#
b111 8$
b111 V$
1q"
14#
b1011010 5
1J#
1*#
1r"
15#
1K#
b0 Q
b0 o
b100000000000000000000000 ~
b0 >"
b0 \"
1L
1[
1j
1y
1*"
19"
1H"
1W"
0K
0Z
0i
0x
0)"
08"
0G"
0V"
b0 A
b10 d#
b10 s#
b10 $$
b10 3$
b10 B$
b10 Q$
b10 `$
b10 o$
b100000000000 s"
b10000000000 +#
b100000000000 6#
b100000000000 L#
b10 "%
0c"
0n"
0y"
0&#
01#
0<#
0G#
0R#
0w$
0$
b1 c#
b1 r#
b1 #$
b1 2$
b1 A$
b1 P$
b1 _$
b1 n$
0&
1'
#30
1n
1="
1["
0_
1."
0L"
0}
b10000000000000000000 o
b0 ~
b10000000000000000000 >"
b10000000000000000000 \"
0d
1s
03"
0Q"
1c
1U
0r
12"
0$"
1P"
1B"
0T
1#"
0A"
b1 y#
b0 *$
b1 H$
b1 f$
b10110100 D
b0 j#
b1 9$
b0 W$
b11 x#
b1 )$
b111 G$
b111 e$
1|"
b101 i#
0)#
1?#
b111 8$
1U#
b101 V$
0q"
14#
b10110100 5
0J#
1}"
0*#
1@#
1V#
0r"
15#
0K#
b0 `
b1000000000000000000000 /"
b0 M"
b100000000000 ~"
b100000000000 A#
b100000000000 W#
1J
0Y
b0 s"
1h
b0 +#
0("
b10000000000 6#
17"
0F"
b0 L#
1U"
1l"
0I
0_"
0w"
1X
1k"
1$#
0g
0##
0:#
1'"
1.#
1E#
06"
09#
0P#
1E"
1D#
0T"
0!
0?
1>
0=
1;
0:
19
b1011010 "
08
b1011010 B
b0 u$
b0 g#
b0 a#
b1 v#
b1 p#
b0 '$
b0 !$
b1 E$
b1 ?$
b0 T$
b0 N$
b1 c$
b1 ]$
b0 r$
b0 l$
b0 t$
b0 f#
b101 `#
b111 /$
b111 o#
b101 ~#
b1 u#
b111 >$
b10 &$
b0 S$
b101 M$
b1 b$
b11 \$
b11 5$
b0 q$
b1 k$
b1 D$
0O
1^
0m
1-"
0<"
1K"
b1011010 7
0Z"
1$%
0S
1u"
1b
0q
1-#
18#
11"
0@"
1N#
1O"
0^"
1$
#40
0$
#50
1L"
1}
0."
0["
1="
0n
b0 /"
1$"
b10000000000000000000 ~
b100000000000000000 M"
1Q"
0#"
0s
0B"
03"
0P"
1d
1r
1A"
12"
0c
b0 9$
b0 f$
b1101000 D
b1 *$
b1 W$
b1 H$
b0 y#
b101 8$
b101 e$
04#
b11 )$
b111 V$
b111 G$
0U#
b1 x#
1)#
1J#
1?#
b1101000 5
0|"
05#
0V#
1*#
1K#
1@#
0}"
b0 \"
b100000000000000000000000 >"
b0 o
b0 W#
b0 6#
b100000000000 +#
b100000000000 L#
0U"
b10000000000 A#
1F"
07"
b0 ~"
1w
0h
1Y
0D#
1T"
19#
1P#
0E"
0.#
0E#
16"
1v"
1/#
0v
0k"
0$#
1g
1_"
1w"
0X
18
09
1:
0<
1=
b10110100 "
0>
b10110100 B
b1 r$
b1 l$
b0 c$
b0 ]$
b1 T$
b1 N$
b0 6$
b0 0$
b1 '$
b1 !$
b0 v#
b0 p#
b1 q$
b11 D$
b0 b$
b111 k$
b101 \$
b1 S$
b11 M$
b11 >$
b0 5$
b11 &$
b1 /$
b11 ~#
b10 u#
b101 o#
1Z"
0K"
1<"
0|
1m
b10110100 7
0^
1^"
1Y#
0O"
0N#
1@"
1C#
0""
0-#
1q
1"#
0b
0u"
1$
#60
1."
1["
1n
0L"
0}
1="
b1000000 \"
b10000 /"
b1000000 o
1Y"
1J"
1;"
1,"
1{
1l
1]
1N
0X"
0I"
0:"
0+"
0z
0k
0\
0M
b0 @
b0 o$
b0 `$
b0 Q$
b0 B$
b0 3$
b0 $$
b0 s#
b0 d#
b1000000 >"
b0 ~
13"
b0 M"
1s
02"
1B"
0r
0A"
b0 H$
b0 D
b0 n$
b0 _$
b0 P$
b0 A$
b0 2$
b0 #$
b0 r#
b0 c#
06
b0 *$
b0 W$
0!%
b101 G$
b1 )$
0?#
b101 V$
0)#
b0 5
0J#
0@#
0*#
0K#
b0 +#
b0 A#
b0 L#
b0 "%
1c"
1n"
1y"
1&#
11#
1<#
1G#
1R#
1w$
0$
0'
#70
0$%
0"#
08#
0C#
0Y#
1$
#80
0="
0n
1L"
1_
1}
b0 >"
b0 o
b100000000000000000 M"
b10000000000000000000 ~
b100000000000000000 `
b1000000000000000000000 /"
b100000000000000000000000 \"
0Y"
0J"
0;"
0,"
0{
0l
0]
0N
0U
0$"
0Q"
1X"
1I"
1:"
1+"
1z
1k
1\
1M
1T
1#"
1P"
b11111111 @
0s
0B"
b10 o$
b10 `$
b10 Q$
b10 B$
b10 3$
b10 $$
b10 s#
b10 d#
b1 j#
1r
b1 9$
1A"
b1 f$
b11011010 D
b1 *$
b1 W$
b1 n$
b1 _$
b1 P$
b1 A$
b1 2$
b1 #$
b1 r#
b1 c#
16
b111 i#
b111 8$
b111 e$
1q"
14#
1U#
1!%
b11 )$
b111 V$
1r"
1)#
15#
b11011010 5
1J#
1V#
1*#
1K#
b100000 s"
b10000000 +#
b100000 6#
b10000000 L#
b100000 W#
b100 "%
0b"
0m"
0x"
0%#
00#
0;#
0F#
0Q#
0x$
0$
1(
#90
1P
1="
0."
1n
0_
1L"
1}
b0 /"
b10000000000000000000 Q
1$"
1U
0F
b10000000000000000000 >"
0#"
0B"
b10000000000000000000 o
0T
0s
1E
03"
1A"
0d
1r
12"
b0 9$
1c
b0 j#
b1 [#
b1 W$
b11101101 D
b1 *$
b1 H$
b1 y#
b101 8$
b101 i#
b111 Z#
04#
b111 V$
0q"
b11 )$
1f"
b111 G$
1J#
b11 x#
1)#
1?#
05#
b11101101 5
1|"
0r"
1g"
1K#
1*#
1@#
1}"
b1000000000000000000000 M"
b100000000000000000000000 ~
b0 `
b10000000 W#
b100000 L#
b100000 +#
b10000000 A#
0F"
b0 6#
17"
b10000000 ~"
0w
b0 s"
1h
b100000 h"
0Y
09#
0P#
1E"
1.#
1E#
06"
0v"
0/#
1v
1k"
1$#
0g
0_"
0w"
1X
19
0:
1<
0=
b11011010 "
1>
b11011010 B
b1 c$
b1 ]$
b0 T$
b0 N$
b1 6$
b1 0$
b0 '$
b0 !$
b1 v#
b1 p#
b1 b$
b11 k$
b11 \$
b0 S$
b101 M$
b111 >$
b11 5$
b10 &$
b111 /$
b101 ~#
b1 u#
b111 o#
1K"
0<"
1|
0m
b11011010 7
1^
1Y#
1O"
1N#
0@"
18#
1""
1-#
0q
1b
1u"
1$%
1$
#100
0["
b0 \"
1Q"
0P"
b1101101 D
b0 f$
b101 e$
b1101101 5
0U#
0V#
b0 W#
1O#
0$
b1 `#
b11 o#
0)
#110
1_
1."
0L"
0P
0}
1n
1="
b0 ~
b0 M"
b100000000000000000 `
1F
1s
1B"
0U
0E
0d
0r
03"
b100000000000000000 /"
0A"
1T
1c
12"
0$"
b0 [#
b0 *$
1#"
b0 W$
b1 j#
b1 y#
b1 H$
b110110 D
b1 9$
b101 Z#
b1 )$
b101 V$
b111 i#
0f"
b11 x#
0)#
b111 G$
0J#
1q"
1|"
1?#
b111 8$
0g"
0*#
b110110 5
14#
0K#
1r"
1}"
1@#
15#
b0 Q
b100000000000000000000000 o
b100000000000000000000000 >"
b100000 ~"
b100000 A#
0J
b0 h"
1Y
b10000000 s"
0h
b0 +#
1("
b10000000 6#
07"
b0 L#
1U"
0l"
1I
1_"
1w"
0X
0k"
0$#
1g
1##
1:#
0'"
0.#
0E#
16"
1D#
0T"
1!
1?
0>
1=
0;
1:
b1101101 "
08
b1101101 B
b1 u$
b1 g#
b1 a#
b0 v#
b0 p#
b1 '$
b1 !$
b0 E$
b0 ?$
b1 T$
b1 N$
b0 r$
b0 l$
b1 t$
b1 f#
b11 `#
b11 /$
b1 o#
b11 ~#
b10 u#
b101 >$
b1 &$
b111 \$
b1 S$
b111 M$
b0 q$
b101 k$
b0 D$
1O
0^
1m
0-"
1<"
b1101101 7
0Z"
1j"
1S
0u"
0b
1"#
1q
08#
01"
1C#
1@"
0Y#
0^"
1$
#120
0$
#130
1P
1}
1."
1_
0="
0n
b0 >"
b0 o
b10000000000000000000 Q
13"
1d
0F
02"
b10000000000000000000 ~
0c
0$"
1E
0U
0s
1#"
1T
b0 H$
1r
b0 y#
b1 [#
b11011 D
b1 9$
b1 j#
b1 *$
b101 G$
b1 x#
b111 Z#
0?#
0|"
b111 8$
1f"
b111 i#
b11 )$
14#
1q"
0@#
b11011 5
1)#
0}"
1g"
15#
1r"
1*#
b1000000000000000000000 /"
b1000000000000000000000 `
b100000 6#
b100000 s"
b0 A#
1F"
b10000000 +#
0("
b0 ~"
1w
b100000 h"
0Y
1J
19#
1P#
0E"
0##
0:#
1'"
1v"
1/#
0v
0_"
0w"
1X
1l"
0I
09
1;
0<
1>
0!
b110110 "
0?
b110110 B
b0 c$
b0 ]$
b1 E$
b1 ?$
b0 6$
b0 0$
b1 v#
b1 p#
b0 u$
b0 g#
b0 a#
b0 b$
b101 \$
b1 D$
b11 &$
b11 M$
b11 >$
b0 5$
b101 /$
b111 ~#
b11 u#
b11 o#
b0 t$
b0 f#
b1 `#
0K"
1-"
0|
1^
b110110 7
0O
0O"
0N#
11"
18#
0""
0-#
1b
1u"
0S
0j"
1$
#140
1["
1L"
1="
1n
b10000000000 \"
b10000000000 M"
b100000000000000 >"
b100000000000000 o
1Y"
1J"
1;"
1,"
1{
1l
1]
1N
1F
1U
1$"
0X"
0I"
0:"
0+"
0z
0k
0\
0M
0E
0T
0#"
b0 @
1s
b0 [#
b0 j#
0r
b0 9$
b0 D
b0 *$
06
b101 Z#
b101 i#
b101 8$
0f"
0q"
04#
0!%
0g"
0r"
b0 5
0)#
05#
0*#
1P
1}
1_
1."
b10000000000 Q
b10000000000 ~
b100000000000000 `
b100000000000000 /"
0W
0&"
0D"
0L
0[
0j
0y
0*"
09"
0H"
0W"
1V
1%"
1C"
1K
1Z
1i
1x
1)"
18"
1G"
1V"
b11111111 C
b11111111 A
b1 m#
b1 <$
b1 Z$
b1 d#
b1 s#
b1 $$
b1 3$
b1 B$
b1 Q$
b1 `$
b1 o$
b0 h"
b0 s"
b0 +#
b0 6#
b0 "%
1b"
1m"
1x"
1%#
10#
1;#
1F#
1Q#
1x$
b101 x#
b111 {#
b101 )$
b111 ,$
b111 h$
1+
b111 ]#
b111 l#
1.
b111 ;$
b111 J$
b111 Y$
10
0$
b10 c#
b10 r#
b10 #$
b10 2$
b10 A$
b10 P$
b10 _$
b10 n$
1&
0(
b11111111 %
#150
b100000000000000 Q
b100000000000000 ~
b100000000000000 M"
b100000000000000 \"
0J
0w
0F"
0U"
0l"
1I
0v"
0/#
1v
09#
0P#
1E"
0D#
1T"
1!
1?
1<
19
b11111111 "
18
b11111111 B
b1 u$
b1 g#
b1 a#
b1 6$
b1 0$
b1 c$
b1 ]$
b1 r$
b1 l$
b1 t$
b1 f#
b11 `#
b111 M$
b111 >$
b111 /$
b1 b$
b111 \$
b11 5$
b1 q$
b111 k$
b11 D$
1O
1|
1K"
b11111111 7
1Z"
0$%
1S
0u"
0"#
1""
08#
0C#
1O"
1^"
1$
#160
1["
1L"
1="
1."
1}
1n
1_
1P
b10000000000 \"
b10000000000 M"
b10000000000 >"
b10000000000 /"
b10000000000 ~
b10000000000 o
b10000000000 `
b10000000000 Q
1U"
1F"
17"
1("
1w
1h
1Y
1J
1D#
0T"
19#
1P#
0E"
1.#
1E#
06"
1##
1:#
0'"
1v"
1/#
0v
1k"
1$#
0g
1_"
1w"
0X
1l"
0I
08
09
0:
0;
0<
0=
0>
0!
b0 "
0?
b0 B
b0 r$
b0 l$
b0 c$
b0 ]$
b0 T$
b0 N$
b0 E$
b0 ?$
b0 6$
b0 0$
b0 '$
b0 !$
b0 v#
b0 p#
b0 u$
b0 g#
b0 a#
b0 q$
b0 b$
b1 k$
b1 \$
b0 S$
b0 D$
b1 M$
b1 >$
b0 5$
b0 &$
b1 /$
b1 ~#
b0 u#
b1 o#
b0 t$
b0 f#
b1 `#
0Z"
0K"
0<"
0-"
0|
0m
0^
b0 7
0O
0^"
0O"
0@"
01"
0""
0q
0b
0S
0$
0#
#170
1$
#180
0$
#190
1$
#200
0$
