Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 12:43:22 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_top_control_sets_placed.rpt
| Design       : lab5_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   191 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              32 |           21 |
| No           | Yes                   | No                     |              64 |           23 |
| Yes          | No                    | No                     |             116 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------+-------------------------------+------------------+----------------+--------------+
|           Clock Signal           |      Enable Signal     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------+-------------------------------+------------------+----------------+--------------+
|  CDIV/cout                       |                        | LFSR1/q_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[3]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR1/q_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[1]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[0]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[2]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[3]_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CDIV/cout                       |                        | LFSR2/q_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  LFSR1/q_reg[1]_LDC_i_1_n_0      |                        | LFSR1/q_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  LFSR1/q_reg[2]_LDC_i_1_n_0      |                        | LFSR1/q_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  LFSR1/q_reg[0]_LDC_i_1_n_0      |                        | LFSR1/q_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  LFSR1/q_reg[3]_LDC_i_1_n_0      |                        | LFSR1/q_reg[3]_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  LFSR2/q_reg[1]_LDC_i_1__0_n_0   |                        | LFSR2/q_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  LFSR2/q_reg[0]_LDC_i_1__0_n_0   |                        | LFSR2/q_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  LFSR2/q_reg[2]_LDC_i_1__0_n_0   |                        | LFSR2/q_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  LFSR2/q_reg[3]_LDC_i_1__0_n_0   |                        | LFSR2/q_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  SEG7/LED_BCD__0                 |                        |                               |                2 |              5 |         2.50 |
|  SEG7/LED_out_inferred__0/i__n_0 |                        |                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   |                        |                               |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                   | second[4]_i_1_n_0      |                               |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG                   | sum[4]_i_1_n_0         |                               |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG                   |                        | rst_IBUF                      |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                   |                        | Roll_IBUF                     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                   |                        | CDIV/count0[31]_i_1_n_0       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                   | CDIV/count1[0]_i_1_n_0 |                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                   | CDIV/count2[0]_i_1_n_0 |                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                   | CDIV/count30           |                               |                8 |             32 |         4.00 |
+----------------------------------+------------------------+-------------------------------+------------------+----------------+--------------+


