{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1557314702754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1557314702754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 19:25:02 2019 " "Processing started: Wed May 08 19:25:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1557314702754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1557314702754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1557314702754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1557314703153 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "lab7.v(7) " "Verilog HDL Event Control warning at lab7.v(7): event expression is a constant" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 7 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1 1557314703198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557314703199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557314703199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1557314703219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(33) " "Verilog HDL assignment warning at lab7.v(33): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1557314703220 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(34) " "Verilog HDL assignment warning at lab7.v(34): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1557314703220 "|lab7"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "7 0 6 out_d lab7.v(42) " "Verilog HDL error at lab7.v(42): index 7 cannot fall outside the declared range \[0:6\] for vector \"out_d\"" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 42 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "" 0 -1 1557314703221 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "13 0 6 out_d lab7.v(42) " "Verilog HDL error at lab7.v(42): index 13 cannot fall outside the declared range \[0:6\] for vector \"out_d\"" {  } { { "lab7.v" "" { Text "C:/Users/user/Desktop/lab7/lab7.v" 42 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "" 0 -1 1557314703221 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1557314703221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/lab7/output_files/lab7.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/lab7/output_files/lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1557314703246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1557314703343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 19:25:03 2019 " "Processing ended: Wed May 08 19:25:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1557314703343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1557314703343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1557314703343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1557314703343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1557314703914 ""}
