#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar  7 18:10:45 2017
# Process ID: 14484
# Current directory: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper.vdi
# Journal file: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_two_by_two_matrices_multiplier_0_0/design_1_two_by_two_matrices_multiplier_0_0.dcp' for cell 'design_1_i/two_by_two_matrices_multiplier_0'
INFO: [Project 1-454] Reading design checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.578 ; gain = 299.492 ; free physical = 2041 ; free virtual = 4424
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1362.594 ; gain = 58.895 ; free physical = 2016 ; free virtual = 4400
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 187eb055b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c59f7525

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4046

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 2157cb83b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 318 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 207ab7cab

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 22e7234df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045
Ending Logic Optimization Task | Checksum: 22e7234df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22e7234df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1764.086 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4045
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1764.086 ; gain = 460.387 ; free physical = 1662 ; free virtual = 4045
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1788.094 ; gain = 0.000 ; free physical = 1660 ; free virtual = 4045
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.102 ; gain = 0.000 ; free physical = 1659 ; free virtual = 4044
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.102 ; gain = 0.000 ; free physical = 1659 ; free virtual = 4044

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9dac213c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1811.102 ; gain = 15.000 ; free physical = 1659 ; free virtual = 4043

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12b7a1ca6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1821.742 ; gain = 25.641 ; free physical = 1651 ; free virtual = 4035

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12b7a1ca6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1821.742 ; gain = 25.641 ; free physical = 1651 ; free virtual = 4035
Phase 1 Placer Initialization | Checksum: 12b7a1ca6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1821.742 ; gain = 25.641 ; free physical = 1651 ; free virtual = 4035

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dffc6319

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1650 ; free virtual = 4034

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dffc6319

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1650 ; free virtual = 4034

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bc27899e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6630720

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e6630720

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 4f877a9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c58e0b3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c7169924

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c7169924

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
Phase 3 Detail Placement | Checksum: c7169924

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.344. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cb30da56

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
Phase 4.1 Post Commit Optimization | Checksum: 1cb30da56

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cb30da56

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cb30da56

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b4cabefb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4cabefb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
Ending Placer Task | Checksum: 142ae714f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.754 ; gain = 49.652 ; free physical = 1648 ; free virtual = 4032
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1845.754 ; gain = 0.000 ; free physical = 1645 ; free virtual = 4033
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1845.754 ; gain = 0.000 ; free physical = 1640 ; free virtual = 4025
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1845.754 ; gain = 0.000 ; free physical = 1641 ; free virtual = 4026
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1845.754 ; gain = 0.000 ; free physical = 1641 ; free virtual = 4026
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a50da89f ConstDB: 0 ShapeSum: 9da0c8b0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8579717a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.746 ; gain = 19.992 ; free physical = 1569 ; free virtual = 3955

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8579717a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1865.750 ; gain = 19.996 ; free physical = 1569 ; free virtual = 3955

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8579717a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1865.750 ; gain = 19.996 ; free physical = 1557 ; free virtual = 3942

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8579717a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1865.750 ; gain = 19.996 ; free physical = 1557 ; free virtual = 3942
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d572011e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.310 | TNS=0.000  | WHS=-0.190 | THS=-14.754|

Phase 2 Router Initialization | Checksum: 138c4fdd7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108567304

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10f00bb4b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.926 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21a275d20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12d6d9f39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.926 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 118e409f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
Phase 4 Rip-up And Reroute | Checksum: 118e409f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 118e409f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 118e409f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
Phase 5 Delay and Skew Optimization | Checksum: 118e409f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 153dcb9b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.076 | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14cd07db2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
Phase 6 Post Hold Fix | Checksum: 14cd07db2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.309544 %
  Global Horizontal Routing Utilization  = 0.50046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e489ad96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e489ad96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1460ca813

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.076 | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1460ca813

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1875.746 ; gain = 29.992 ; free physical = 1547 ; free virtual = 3932
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1875.746 ; gain = 0.000 ; free physical = 1543 ; free virtual = 3931
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar  7 18:11:58 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2207.762 ; gain = 266.965 ; free physical = 1230 ; free virtual = 3619
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 18:11:58 2017...
