Analysis & Synthesis report for pwm_module_top
Sat Mar 01 15:11:54 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pwm_module_top|serial_uart:i_serial_uart_a|tx_state
 11. State Machine - |pwm_module_top|serial_uart:i_serial_uart_a|rx_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: Top-level Entity: |pwm_module_top
 18. Parameter Settings for User Entity Instance: startup_reset:\create_pll:i_start_reset_a
 19. Parameter Settings for User Entity Instance: pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: reset_ctrl:\create_pll:i_reset_ctrl_a
 21. Parameter Settings for User Entity Instance: serial_uart:i_serial_uart_a
 22. Parameter Settings for Inferred Entity Instance: dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0
 23. Port Connectivity Checks: "serial_uart:i_serial_uart_a"
 24. Port Connectivity Checks: "reset_ctrl:\create_pll:i_reset_ctrl_a"
 25. Port Connectivity Checks: "pll_altera:\create_pll:i_pll_a"
 26. Port Connectivity Checks: "startup_reset:\create_pll:i_start_reset_a"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 01 15:11:54 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; pwm_module_top                              ;
; Top-level Entity Name           ; pwm_module_top                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 276                                         ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pwm_module_top     ; pwm_module_top     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library    ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+
; startup_reset.vhd                ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/startup_reset.vhd            ;            ;
; serial_uart_rtl.vhd              ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_uart_rtl.vhd          ;            ;
; serial_ctrl.vhd                  ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd              ;            ;
; reset_ctrl_rtl.vhd               ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/reset_ctrl_rtl.vhd           ;            ;
; pwm_ctrl.vhd                     ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd                 ;            ;
; key_ctrl.vhd                     ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd                 ;            ;
; dc_disp_ctrl.vhd                 ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd             ;            ;
; pwm_module_top.vhd               ; yes             ; User VHDL File               ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd           ;            ;
; pll_altera.vhd                   ; yes             ; User Wizard-Generated File   ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera.vhd               ; pll_altera ;
; pll_altera/pll_altera_0002.v     ; yes             ; User Verilog HDL File        ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera/pll_altera_0002.v ; pll_altera ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                    ;            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;            ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;            ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;            ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                  ;            ;
; db/lpm_divide_4am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/lpm_divide_4am.tdf        ;            ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/sign_div_unsign_akh.tdf   ;            ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/alt_u_div_qse.tdf         ;            ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 189                                                                                                   ;
;                                             ;                                                                                                       ;
; Combinational ALUT usage for logic          ; 350                                                                                                   ;
;     -- 7 input functions                    ; 0                                                                                                     ;
;     -- 6 input functions                    ; 22                                                                                                    ;
;     -- 5 input functions                    ; 45                                                                                                    ;
;     -- 4 input functions                    ; 66                                                                                                    ;
;     -- <=3 input functions                  ; 217                                                                                                   ;
;                                             ;                                                                                                       ;
; Dedicated logic registers                   ; 276                                                                                                   ;
;                                             ;                                                                                                       ;
; I/O pins                                    ; 30                                                                                                    ;
;                                             ;                                                                                                       ;
; Total DSP Blocks                            ; 1                                                                                                     ;
;                                             ;                                                                                                       ;
; Total PLLs                                  ; 2                                                                                                     ;
;     -- PLLs                                 ; 2                                                                                                     ;
;                                             ;                                                                                                       ;
; Maximum fan-out node                        ; pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 265                                                                                                   ;
; Total fan-out                               ; 2076                                                                                                  ;
; Average fan-out                             ; 3.01                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |pwm_module_top                                ; 350 (0)             ; 276 (0)                   ; 0                 ; 1          ; 30   ; 0            ; |pwm_module_top                                                                                                                          ; pwm_module_top      ; work         ;
;    |dc_disp_ctrl:i_dc_disp_a|                  ; 71 (36)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a                                                                                                 ; dc_disp_ctrl        ; work         ;
;       |lpm_divide:Div0|                        ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|       ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                   ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider|      ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|         ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider ; alt_u_div_qse       ; work         ;
;    |key_ctrl:i_key_ctrl_a|                     ; 102 (102)           ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|key_ctrl:i_key_ctrl_a                                                                                                    ; key_ctrl            ; work         ;
;    |pll_altera:\create_pll:i_pll_a|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|pll_altera:\create_pll:i_pll_a                                                                                           ; pll_altera          ; pll_altera   ;
;       |pll_altera_0002:pll_altera_inst|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst                                                           ; pll_altera_0002     ; pll_altera   ;
;          |altera_pll:altera_pll_i|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i                                   ; altera_pll          ; work         ;
;    |pwm_ctrl:i_pwm_ctrl_a|                     ; 82 (82)             ; 52 (52)                   ; 0                 ; 1          ; 0    ; 0            ; |pwm_module_top|pwm_ctrl:i_pwm_ctrl_a                                                                                                    ; pwm_ctrl            ; work         ;
;    |reset_ctrl:\create_pll:i_reset_ctrl_a|     ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|reset_ctrl:\create_pll:i_reset_ctrl_a                                                                                    ; reset_ctrl          ; work         ;
;    |serial_ctrl:i_serial_ctrl_a|               ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|serial_ctrl:i_serial_ctrl_a                                                                                              ; serial_ctrl         ; work         ;
;    |serial_uart:i_serial_uart_a|               ; 65 (65)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|serial_uart:i_serial_uart_a                                                                                              ; serial_uart         ; work         ;
;    |startup_reset:\create_pll:i_start_reset_a| ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |pwm_module_top|startup_reset:\create_pll:i_start_reset_a                                                                                ; startup_reset       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |pwm_module_top|pll_altera:\create_pll:i_pll_a ; pll_altera.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pwm_module_top|serial_uart:i_serial_uart_a|tx_state                                                         ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+
; Name                 ; tx_state.s_stop_bit ; tx_state.s_parity ; tx_state.s_tx_data ; tx_state.s_start_bit ; tx_state.s_idle ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+
; tx_state.s_idle      ; 0                   ; 0                 ; 0                  ; 0                    ; 0               ;
; tx_state.s_start_bit ; 0                   ; 0                 ; 0                  ; 1                    ; 1               ;
; tx_state.s_tx_data   ; 0                   ; 0                 ; 1                  ; 0                    ; 1               ;
; tx_state.s_parity    ; 0                   ; 1                 ; 0                  ; 0                    ; 1               ;
; tx_state.s_stop_bit  ; 1                   ; 0                 ; 0                  ; 0                    ; 1               ;
+----------------------+---------------------+-------------------+--------------------+----------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |pwm_module_top|serial_uart:i_serial_uart_a|rx_state                                 ;
+---------------------+---------------------+-------------------+--------------------+-----------------+
; Name                ; rx_state.s_stop_bit ; rx_state.s_parity ; rx_state.s_rx_data ; rx_state.s_idle ;
+---------------------+---------------------+-------------------+--------------------+-----------------+
; rx_state.s_idle     ; 0                   ; 0                 ; 0                  ; 0               ;
; rx_state.s_rx_data  ; 0                   ; 0                 ; 1                  ; 1               ;
; rx_state.s_parity   ; 0                   ; 1                 ; 0                  ; 1               ;
; rx_state.s_stop_bit ; 1                   ; 0                 ; 0                  ; 1               ;
+---------------------+---------------------+-------------------+--------------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-----------------------------------------------+------------------------------------------------------+
; Register name                                 ; Reason for Removal                                   ;
+-----------------------------------------------+------------------------------------------------------+
; dc_disp_ctrl:i_dc_disp_a|s_bcd_result[10]     ; Stuck at GND due to stuck port data_in               ;
; dc_disp_ctrl:i_dc_disp_a|tx_data[7]           ; Stuck at GND due to stuck port data_in               ;
; dc_disp_ctrl:i_dc_disp_a|s_bcd_result[11]     ; Merged with dc_disp_ctrl:i_dc_disp_a|s_bcd_result[9] ;
; serial_uart:i_serial_uart_a|tx_byte_saved[7]  ; Stuck at GND due to stuck port data_in               ;
; dc_disp_ctrl:i_dc_disp_a|s_dc[0]              ; Merged with dc_disp_ctrl:i_dc_disp_a|s_bcd_result[0] ;
; serial_uart:i_serial_uart_a|rx_state.s_parity ; Stuck at GND due to stuck port data_in               ;
; serial_uart:i_serial_uart_a|tx_state.s_parity ; Stuck at GND due to stuck port data_in               ;
; serial_uart:i_serial_uart_a|tx_parity_bit     ; Lost fanout                                          ;
; Total Number of Removed Registers = 8         ;                                                      ;
+-----------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------------------+---------------------------+----------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register       ;
+-------------------------------------+---------------------------+----------------------------------------------+
; dc_disp_ctrl:i_dc_disp_a|tx_data[7] ; Stuck at GND              ; serial_uart:i_serial_uart_a|tx_byte_saved[7] ;
;                                     ; due to stuck port data_in ;                                              ;
+-------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 276   ;
; Number of registers using Synchronous Clear  ; 122   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 140   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 126   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[14]               ; 1       ;
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[7]                ; 1       ;
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[5]                ; 1       ;
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[3]                ; 1       ;
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[8]                ; 2       ;
; pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[13]               ; 2       ;
; reset_ctrl:\create_pll:i_reset_ctrl_a|reset_out ; 140     ;
; pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc[1]               ; 8       ;
; pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc[3]               ; 9       ;
; pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[6]          ; 2       ;
; pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[2]          ; 1       ;
; pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[5]          ; 1       ;
; key_ctrl:i_key_ctrl_a|key_n_2r[2]               ; 4       ;
; key_ctrl:i_key_ctrl_a|key_n_2r[3]               ; 4       ;
; key_ctrl:i_key_ctrl_a|key_n_2r[1]               ; 2       ;
; key_ctrl:i_key_ctrl_a|key_n_2r[0]               ; 2       ;
; key_ctrl:i_key_ctrl_a|key_n_1r[2]               ; 1       ;
; key_ctrl:i_key_ctrl_a|key_n_1r[3]               ; 1       ;
; key_ctrl:i_key_ctrl_a|key_n_1r[1]               ; 1       ;
; key_ctrl:i_key_ctrl_a|key_n_1r[0]               ; 1       ;
; Total number of inverted registers = 20         ;         ;
+-------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pwm_module_top|pwm_ctrl:i_pwm_ctrl_a|s_maxupdate_cn[3]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |pwm_module_top|serial_uart:i_serial_uart_a|tx_bit_cnt[8]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |pwm_module_top|serial_uart:i_serial_uart_a|rx_bit_cnt[1]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|s_bcd_result[7]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|s_bcd_result[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pwm_module_top|serial_ctrl:i_serial_ctrl_a|serial_down        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |pwm_module_top|key_ctrl:i_key_ctrl_a|s_clk_cn[0][2]           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |pwm_module_top|key_ctrl:i_key_ctrl_a|s_clk_cn[1][14]          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |pwm_module_top|key_ctrl:i_key_ctrl_a|s_clk_cn[2][15]          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |pwm_module_top|key_ctrl:i_key_ctrl_a|s_clk_cn[3][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pwm_module_top|serial_uart:i_serial_uart_a|received_data[5]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pwm_module_top|dc_disp_ctrl:i_dc_disp_a|s_clk_valid_out_cn[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pwm_module_top|pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc[6]              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |pwm_module_top|serial_uart:i_serial_uart_a|tx_byte_saved[6]   ;
; 258:1              ; 2 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; Yes        ; |pwm_module_top|serial_ctrl:i_serial_ctrl_a|serial_off         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pwm_module_top|pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc[1]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pwm_module_top ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; g_simulation   ; false ; Enumerated                                            ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startup_reset:\create_pll:i_start_reset_a ;
+------------------+-------+-------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                        ;
+------------------+-------+-------------------------------------------------------------+
; g_reset_hold_clk ; 1023  ; Signed Integer                                              ;
+------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                              ;
; pll_type                             ; General                ; String                                                              ;
; pll_subtype                          ; General                ; String                                                              ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                      ;
; operation_mode                       ; direct                 ; String                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                      ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                      ;
; clock_name_0                         ;                        ; String                                                              ;
; clock_name_1                         ;                        ; String                                                              ;
; clock_name_2                         ;                        ; String                                                              ;
; clock_name_3                         ;                        ; String                                                              ;
; clock_name_4                         ;                        ; String                                                              ;
; clock_name_5                         ;                        ; String                                                              ;
; clock_name_6                         ;                        ; String                                                              ;
; clock_name_7                         ;                        ; String                                                              ;
; clock_name_8                         ;                        ; String                                                              ;
; clock_name_global_0                  ; false                  ; String                                                              ;
; clock_name_global_1                  ; false                  ; String                                                              ;
; clock_name_global_2                  ; false                  ; String                                                              ;
; clock_name_global_3                  ; false                  ; String                                                              ;
; clock_name_global_4                  ; false                  ; String                                                              ;
; clock_name_global_5                  ; false                  ; String                                                              ;
; clock_name_global_6                  ; false                  ; String                                                              ;
; clock_name_global_7                  ; false                  ; String                                                              ;
; clock_name_global_8                  ; false                  ; String                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                      ;
; pll_slf_rst                          ; false                  ; String                                                              ;
; pll_bw_sel                           ; low                    ; String                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                              ;
+--------------------------------------+------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_ctrl:\create_pll:i_reset_ctrl_a ;
+------------------+-------+---------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                    ;
+------------------+-------+---------------------------------------------------------+
; g_reset_hold_clk ; 200   ; Signed Integer                                          ;
+------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_uart:i_serial_uart_a ;
+----------------------+--------+------------------------------------------+
; Parameter Name       ; Value  ; Type                                     ;
+----------------------+--------+------------------------------------------+
; g_reset_active_state ; '1'    ; Enumerated                               ;
; g_serial_speed_bps   ; 115200 ; Signed Integer                           ;
; g_clk_period_ns      ; 20     ; Signed Integer                           ;
; g_parity             ; 0      ; Signed Integer                           ;
+----------------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_uart:i_serial_uart_a"                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; received_parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reset_ctrl:\create_pll:i_reset_ctrl_a"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_out_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_altera:\create_pll:i_pll_a"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "startup_reset:\create_pll:i_start_reset_a"                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; startup_reset_out_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 276                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 73                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 68                          ;
;     ENA CLR           ; 35                          ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 26                          ;
;     SLD               ; 1                           ;
;     plain             ; 33                          ;
; arriav_lcell_comb     ; 350                         ;
;     arith             ; 155                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 120                         ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 6                           ;
;     normal            ; 195                         ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 39                          ;
;         6 data inputs ; 22                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 30                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 01 15:11:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab72 -c pwm_module_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file startup_reset.vhd
    Info (12022): Found design unit 1: startup_reset-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/startup_reset.vhd Line: 23
    Info (12023): Found entity 1: startup_reset File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/startup_reset.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file serial_uart_rtl.vhd
    Info (12022): Found design unit 1: serial_uart-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_uart_rtl.vhd Line: 46
    Info (12023): Found entity 1: serial_uart File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_uart_rtl.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file serial_ctrl.vhd
    Info (12022): Found design unit 1: serial_ctrl-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd Line: 22
    Info (12023): Found entity 1: serial_ctrl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/serial_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reset_ctrl_rtl.vhd
    Info (12022): Found design unit 1: reset_ctrl-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/reset_ctrl_rtl.vhd Line: 29
    Info (12023): Found entity 1: reset_ctrl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/reset_ctrl_rtl.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file pwm_ctrl.vhd
    Info (12022): Found design unit 1: pwm_ctrl-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 31
    Info (12023): Found entity 1: pwm_ctrl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file key_ctrl.vhd
    Info (12022): Found design unit 1: key_ctrl-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd Line: 21
    Info (12023): Found entity 1: key_ctrl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/key_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dc_disp_ctrl.vhd
    Info (12022): Found design unit 1: dc_disp_ctrl-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd Line: 25
    Info (12023): Found entity 1: dc_disp_ctrl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pwm_module_top.vhd
    Info (12022): Found design unit 1: pwm_module_top-str File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 32
    Info (12023): Found entity 1: pwm_module_top File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pll_altera.vhd
    Info (12022): Found design unit 1: pll_altera-rtl File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera.vhd Line: 22
    Info (12023): Found entity 1: pll_altera File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_altera/pll_altera_0002.v
    Info (12023): Found entity 1: pll_altera_0002 File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera/pll_altera_0002.v Line: 2
Info (12127): Elaborating entity "pwm_module_top" for the top level hierarchy
Info (12128): Elaborating entity "startup_reset" for hierarchy "startup_reset:\create_pll:i_start_reset_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 91
Info (12128): Elaborating entity "pll_altera" for hierarchy "pll_altera:\create_pll:i_pll_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 99
Info (12128): Elaborating entity "pll_altera_0002" for hierarchy "pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera.vhd Line: 36
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera/pll_altera_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera/pll_altera_0002.v Line: 91
Info (12133): Instantiated megafunction "pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pll_altera/pll_altera_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "reset_ctrl" for hierarchy "reset_ctrl:\create_pll:i_reset_ctrl_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 109
Info (12128): Elaborating entity "key_ctrl" for hierarchy "key_ctrl:i_key_ctrl_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 141
Info (12128): Elaborating entity "serial_uart" for hierarchy "serial_uart:i_serial_uart_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 155
Info (12128): Elaborating entity "serial_ctrl" for hierarchy "serial_ctrl:i_serial_ctrl_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 178
Info (12128): Elaborating entity "dc_disp_ctrl" for hierarchy "dc_disp_ctrl:i_dc_disp_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 195
Info (12128): Elaborating entity "pwm_ctrl" for hierarchy "pwm_ctrl:i_pwm_ctrl_a" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_module_top.vhd Line: 217
Warning (10036): Verilog HDL or VHDL warning at pwm_ctrl.vhd(38): object "tick" assigned a value but never read File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 38
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dc_disp_ctrl:i_dc_disp_a|Div0" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0" File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd Line: 63
Info (12133): Instantiated megafunction "dc_disp_ctrl:i_dc_disp_a|lpm_divide:Div0" with the following parameter: File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/dc_disp_ctrl.vhd Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/lpm_divide_4am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/db/alt_u_div_qse.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[14] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[13] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[8] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[7] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[5] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_dc_cn[3] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[2] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[5] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
    Critical Warning (18010): Register pwm_ctrl:i_pwm_ctrl_a|s_pwm_dc_last[6] will power up to High File: C:/Users/elias/Documents/_MAIN_/SchoolProjects/digitalTEKNIK/lab72s/lab72/pwm_ctrl.vhd Line: 54
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance pll_altera:\create_pll:i_pll_a|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 430 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 397 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Sat Mar 01 15:11:54 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:10


