sequential: 31995601us [182us] (95.64%; 95.64%)
	RemoveUnusedFunctions: 224us [224us] (0.00%; 0.00%)
	ToBasicBlockNormalForm: 4192us [4192us] (0.01%; 0.01%)
	sequential: 72105us [29us] (0.22%; 0.23%)
		InferType: 16106us [16106us] (0.05%; 22.34%)
		Legalize: 19506us [3276us] (0.06%; 27.05%)
			InferType: 16229us [16229us] (0.05%; 83.20%)
		InferType: 17455us [17455us] (0.05%; 24.21%)
		Legalize: 19010us [2994us] (0.06%; 26.36%)
			InferType: 16015us [16015us] (0.05%; 84.25%)
	InferType: 15839us [15839us] (0.05%; 0.05%)
	Legalize: 23967us [8216us] (0.07%; 0.07%)
		InferType: 15750us [15750us] (0.05%; 65.72%)
	InferType: 16587us [16587us] (0.05%; 0.05%)
	SimplifyInference: 38132us [8218us] (0.11%; 0.12%)
		InferType: 29914us [29914us] (0.09%; 78.45%)
	InferType: 32787us [32787us] (0.10%; 0.10%)
	EliminateCommonSubexpr: 59812us [30259us] (0.18%; 0.19%)
		InferType: 29553us [29553us] (0.09%; 49.41%)
	FoldConstant: 15795265us [15773482us] (47.22%; 49.37%)
		InferType: 21783us [21783us] (0.07%; 0.14%)
	FoldScaleAxis: 5923927us [54us] (17.71%; 18.51%)
		InferType: 19317us [19317us] (0.06%; 0.33%)
		BackwardFoldScaleAxis: 36995us [12701us] (0.11%; 0.62%)
			InferType: 24294us [24294us] (0.07%; 65.67%)
		InferType: 22125us [22125us] (0.07%; 0.37%)
		ForwardFoldScaleAxis: 28500us [8685us] (0.09%; 0.48%)
			InferType: 19815us [19815us] (0.06%; 69.53%)
		FoldConstant: 5816936us [5804444us] (17.39%; 98.19%)
			InferType: 12492us [12492us] (0.04%; 0.21%)
	InferType: 12553us [12553us] (0.04%; 0.04%)
	SimplifyExpr: 548020us [68894us] (1.64%; 1.71%)
		InferType: 29336us [29336us] (0.09%; 5.35%)
		InferType: 24450us [24450us] (0.07%; 4.46%)
		InferType: 26067us [26067us] (0.08%; 4.76%)
		InferType: 30507us [30507us] (0.09%; 5.57%)
		InferType: 33299us [33299us] (0.10%; 6.08%)
		InferType: 26500us [26500us] (0.08%; 4.84%)
		InferType: 26564us [26564us] (0.08%; 4.85%)
		InferType: 25509us [25509us] (0.08%; 4.65%)
		InferType: 28407us [28407us] (0.08%; 5.18%)
		InferType: 26907us [26907us] (0.08%; 4.91%)
		InferType: 26389us [26389us] (0.08%; 4.82%)
		InferType: 28131us [28131us] (0.08%; 5.13%)
		InferType: 26383us [26383us] (0.08%; 4.81%)
		InferType: 26531us [26531us] (0.08%; 4.84%)
		InferType: 25724us [25724us] (0.08%; 4.69%)
		InferType: 25444us [25444us] (0.08%; 4.64%)
		InferType: 28261us [28261us] (0.08%; 5.16%)
		InferType: 14715us [14715us] (0.04%; 2.69%)
	InferType: 12842us [12842us] (0.04%; 0.04%)
	CanonicalizeCast: 14149us [1958us] (0.04%; 0.04%)
		InferType: 12191us [12191us] (0.04%; 86.16%)
	InferType: 12958us [12958us] (0.04%; 0.04%)
	CanonicalizeOps: 14886us [2386us] (0.04%; 0.05%)
		InferType: 12500us [12500us] (0.04%; 83.97%)
	InferType: 12663us [12663us] (0.04%; 0.04%)
	FlattenAtrousConv: 14707us [2348us] (0.04%; 0.05%)
		InferType: 12359us [12359us] (0.04%; 84.04%)
	InferType: 12639us [12639us] (0.04%; 0.04%)
	InferType: 12572us [12572us] (0.04%; 0.04%)
	AlterOpLayout: 260724us [230535us] (0.78%; 0.81%)
		InferType: 30189us [30189us] (0.09%; 11.58%)
	FoldConstant: 8931740us [8912297us] (26.70%; 27.92%)
		InferType: 19442us [19442us] (0.06%; 0.22%)
	InferType: 20438us [20438us] (0.06%; 0.06%)
	SplitArgs: 25296us [3833us] (0.08%; 0.08%)
		InferType: 21464us [21464us] (0.06%; 84.85%)
	PlanDevices: 48902us [15us] (0.15%; 0.15%)
		PlanDevicesRewrite: 27336us [2891us] (0.08%; 55.90%)
			InferType: 24445us [24445us] (0.07%; 89.43%)
		PlanDevicesCore: 21552us [21552us] (0.06%; 44.07%)
	InferType: 20650us [20650us] (0.06%; 0.06%)
	FuseOps: 36843us [7628us] (0.11%; 0.12%)
		InferType: 29214us [29214us] (0.09%; 79.30%)
InferType: 30284us [30284us] (0.09%; 0.09%)
InlineGlobals: 496us [496us] (0.00%; 0.00%)
InferType: 31982us [31982us] (0.10%; 0.10%)
LabelOps: 59340us [30189us] (0.18%; 0.18%)
	InferType: 29151us [29151us] (0.09%; 49.12%)
AnnotateMemoryScope: 43103us [6803us] (0.13%; 0.13%)
	InferType: 36299us [36299us] (0.11%; 84.22%)
sequential: 1180109us [25us] (3.53%; 3.53%)
	RelayToTIRTargetHook: 557us [557us] (0.00%; 0.05%)
	InferType: 30830us [30830us] (0.09%; 2.61%)
	LowerTE: 1140542us [2160us] (3.41%; 96.65%)
		LowerTensorExpr: 1138382us [587155us] (3.40%; 99.81%)
			sequential: 1700us [24us] (0.01%; 0.15%)
				tir.InjectPrefetch: 16us [16us] (0.00%; 0.93%)
				tir.TextureFlatten: 133us [133us] (0.00%; 7.80%)
				tir.StorageFlatten: 534us [27us] (0.00%; 31.42%)
					tir.StorageFlatten_impl: 508us [9us] (0.00%; 95.02%)
						tir.BufferShapeLegalize: 92us [92us] (0.00%; 18.20%)
						tir.BufferStrideLegalize: 70us [70us] (0.00%; 13.73%)
						tir.ThreadScopePropagate: 10us [10us] (0.00%; 2.00%)
						tir.BufferBindUnwrapper: 89us [89us] (0.00%; 17.47%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.80%)
						tir.StorageFlattener: 172us [172us] (0.00%; 33.85%)
						tir.AssertSimplifier: 62us [62us] (0.00%; 12.15%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.34%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.34%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.30%)
				tir.ConvertBlocksToOpaque: 5us [5us] (0.00%; 0.30%)
				tir.UnifyThreadBinding: 5us [5us] (0.00%; 0.27%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.39%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.27%)
				tir.LowerMatchBuffer: 16us [16us] (0.00%; 0.94%)
				tir.InjectSoftwarePipeline: 20us [20us] (0.00%; 1.19%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.27%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.28%)
				tir.BF16Legalize: 35us [5us] (0.00%; 2.05%)
					tir.BF16Promote: 11us [11us] (0.00%; 32.52%)
					tir.BF16CastElimination: 7us [7us] (0.00%; 21.33%)
					tir.BF16TypeLowering: 11us [11us] (0.00%; 32.48%)
				tir.NarrowDataType: 77us [77us] (0.00%; 4.55%)
				tir.Simplify: 146us [146us] (0.00%; 8.58%)
				tir.LoopPartition: 17us [17us] (0.00%; 0.98%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 1.06%)
				tir.InjectVirtualThread: 13us [13us] (0.00%; 0.74%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.36%)
				tir.StorageRewrite: 31us [31us] (0.00%; 1.81%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.31%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.45%)
				tir.RenormalizeSplitPattern: 81us [81us] (0.00%; 4.76%)
				tir.Simplify: 76us [76us] (0.00%; 4.45%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.80%)
				tir.RewriteUnsafeSelect: 5us [5us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 99us [5us] (0.00%; 5.82%)
					tir.InsertHoistIfThenElse: 21us [21us] (0.00%; 20.74%)
					tir.Simplify: 62us [62us] (0.00%; 63.14%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 10.91%)
				tir.CommonSubexprElimTIR: 282us [282us] (0.00%; 16.56%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 15654us [28us] (0.05%; 1.38%)
				tir.InjectPrefetch: 25us [25us] (0.00%; 0.16%)
				tir.TextureFlatten: 271us [271us] (0.00%; 1.73%)
				tir.StorageFlatten: 1957us [25us] (0.01%; 12.50%)
					tir.StorageFlatten_impl: 1933us [8us] (0.01%; 98.74%)
						tir.BufferShapeLegalize: 275us [275us] (0.00%; 14.24%)
						tir.BufferStrideLegalize: 244us [244us] (0.00%; 12.64%)
						tir.ThreadScopePropagate: 44us [44us] (0.00%; 2.29%)
						tir.BufferBindUnwrapper: 240us [240us] (0.00%; 12.40%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.22%)
						tir.StorageFlattener: 906us [906us] (0.00%; 46.86%)
						tir.AssertSimplifier: 211us [211us] (0.00%; 10.91%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.31%)
				tir.InjectSoftwarePipeline: 61us [61us] (0.00%; 0.39%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 77us [4us] (0.00%; 0.49%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.33%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 25.68%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 34.70%)
				tir.NarrowDataType: 264us [264us] (0.00%; 1.69%)
				tir.Simplify: 1219us [1219us] (0.00%; 7.79%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.32%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.32%)
				tir.InjectVirtualThread: 209us [209us] (0.00%; 1.34%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.06%)
				tir.StorageRewrite: 157us [157us] (0.00%; 1.00%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.11%)
				tir.UnrollLoop: 158us [158us] (0.00%; 1.01%)
				tir.RenormalizeSplitPattern: 513us [513us] (0.00%; 3.28%)
				tir.Simplify: 1374us [1374us] (0.00%; 8.78%)
				tir.RemoveNoOp: 47us [47us] (0.00%; 0.30%)
				tir.RewriteUnsafeSelect: 38us [38us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 1418us [5us] (0.00%; 9.06%)
					tir.InsertHoistIfThenElse: 287us [287us] (0.00%; 20.28%)
					tir.Simplify: 1084us [1084us] (0.00%; 76.47%)
					tir.RemoveNoOp: 41us [41us] (0.00%; 2.91%)
				tir.CommonSubexprElimTIR: 7617us [7617us] (0.02%; 48.66%)
			tir.BindParams: 17us [17us] (0.00%; 0.00%)
			sequential: 7225us [28us] (0.02%; 0.63%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.20%)
				tir.TextureFlatten: 207us [207us] (0.00%; 2.86%)
				tir.StorageFlatten: 1279us [52us] (0.00%; 17.70%)
					tir.StorageFlatten_impl: 1227us [8us] (0.00%; 95.94%)
						tir.BufferShapeLegalize: 274us [274us] (0.00%; 22.33%)
						tir.BufferStrideLegalize: 182us [182us] (0.00%; 14.86%)
						tir.ThreadScopePropagate: 17us [17us] (0.00%; 1.36%)
						tir.BufferBindUnwrapper: 176us [176us] (0.00%; 14.37%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.32%)
						tir.StorageFlattener: 394us [394us] (0.00%; 32.14%)
						tir.AssertSimplifier: 171us [171us] (0.00%; 13.92%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 32us [32us] (0.00%; 0.44%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.30%)
				tir.InjectSoftwarePipeline: 29us [29us] (0.00%; 0.40%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.06%)
				tir.BF16Legalize: 43us [4us] (0.00%; 0.60%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.38%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 24.73%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 33.71%)
				tir.NarrowDataType: 116us [116us] (0.00%; 1.61%)
				tir.Simplify: 688us [688us] (0.00%; 9.53%)
				tir.LoopPartition: 24us [24us] (0.00%; 0.34%)
				tir.VectorizeLoop: 28us [28us] (0.00%; 0.39%)
				tir.InjectVirtualThread: 151us [151us] (0.00%; 2.09%)
				tir.InjectDoubleBuffer: 18us [18us] (0.00%; 0.25%)
				tir.StorageRewrite: 73us [73us] (0.00%; 1.01%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.12%)
				tir.UnrollLoop: 13us [13us] (0.00%; 0.18%)
				tir.RenormalizeSplitPattern: 243us [243us] (0.00%; 3.36%)
				tir.Simplify: 589us [589us] (0.00%; 8.15%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.25%)
				tir.RewriteUnsafeSelect: 9us [9us] (0.00%; 0.12%)
				tir.HoistIfThenElse: 798us [4us] (0.00%; 11.04%)
					tir.InsertHoistIfThenElse: 160us [160us] (0.00%; 20.10%)
					tir.Simplify: 616us [616us] (0.00%; 77.28%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 2.07%)
				tir.CommonSubexprElimTIR: 2758us [2758us] (0.01%; 38.17%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 2738us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.47%)
				tir.TextureFlatten: 143us [143us] (0.00%; 5.24%)
				tir.StorageFlatten: 963us [21us] (0.00%; 35.18%)
					tir.StorageFlatten_impl: 943us [9us] (0.00%; 97.87%)
						tir.BufferShapeLegalize: 124us [124us] (0.00%; 13.16%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.47%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.40%)
						tir.BufferBindUnwrapper: 143us [143us] (0.00%; 15.17%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 423us [423us] (0.00%; 44.82%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 11.65%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [5us] (0.00%; 1.50%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.98%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.84%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.17%)
				tir.NarrowDataType: 105us [105us] (0.00%; 3.85%)
				tir.Simplify: 205us [205us] (0.00%; 7.49%)
				tir.LoopPartition: 17us [17us] (0.00%; 0.64%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.55%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 65us [65us] (0.00%; 2.36%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 83us [83us] (0.00%; 3.05%)
				tir.Simplify: 81us [81us] (0.00%; 2.96%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.46%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 116us [4us] (0.00%; 4.25%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 19.11%)
					tir.Simplify: 79us [79us] (0.00%; 67.95%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.47%)
				tir.CommonSubexprElimTIR: 733us [733us] (0.00%; 26.77%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 29494us [34us] (0.09%; 2.59%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.07%)
				tir.TextureFlatten: 59us [59us] (0.00%; 0.20%)
				tir.StorageFlatten: 900us [21us] (0.00%; 3.05%)
					tir.StorageFlatten_impl: 879us [8us] (0.00%; 97.67%)
						tir.BufferShapeLegalize: 81us [81us] (0.00%; 9.22%)
						tir.BufferStrideLegalize: 60us [60us] (0.00%; 6.80%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 3.93%)
						tir.BufferBindUnwrapper: 57us [57us] (0.00%; 6.48%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 603us [603us] (0.00%; 68.63%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.64%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 40us [40us] (0.00%; 0.13%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.16%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.20%)
					tir.BF16Promote: 17us [17us] (0.00%; 29.26%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.36%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.32%)
				tir.NarrowDataType: 195us [195us] (0.00%; 0.66%)
				tir.Simplify: 469us [469us] (0.00%; 1.59%)
				tir.LoopPartition: 40us [40us] (0.00%; 0.14%)
				tir.VectorizeLoop: 38us [38us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.15%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.03%)
				tir.StorageRewrite: 120us [120us] (0.00%; 0.41%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.05%)
				tir.UnrollLoop: 238us [238us] (0.00%; 0.81%)
				tir.RenormalizeSplitPattern: 305us [305us] (0.00%; 1.04%)
				tir.Simplify: 1103us [1103us] (0.00%; 3.74%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.15%)
				tir.RewriteUnsafeSelect: 55us [55us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 962us [5us] (0.00%; 3.26%)
					tir.InsertHoistIfThenElse: 157us [157us] (0.00%; 16.32%)
					tir.Simplify: 768us [768us] (0.00%; 79.81%)
					tir.RemoveNoOp: 32us [32us] (0.00%; 3.38%)
				tir.CommonSubexprElimTIR: 24659us [24659us] (0.07%; 83.61%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 2344us [20us] (0.01%; 0.21%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.59%)
				tir.TextureFlatten: 129us [129us] (0.00%; 5.50%)
				tir.StorageFlatten: 708us [21us] (0.00%; 30.21%)
					tir.StorageFlatten_impl: 687us [7us] (0.00%; 96.97%)
						tir.BufferShapeLegalize: 105us [105us] (0.00%; 15.28%)
						tir.BufferStrideLegalize: 114us [114us] (0.00%; 16.55%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.90%)
						tir.BufferBindUnwrapper: 94us [94us] (0.00%; 13.72%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.59%)
						tir.StorageFlattener: 260us [260us] (0.00%; 37.85%)
						tir.AssertSimplifier: 89us [89us] (0.00%; 13.02%)
				tir.LowerCrossThreadReduction: 38us [38us] (0.00%; 1.62%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.22%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.19%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.18%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.26%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.17%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.82%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.06%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.18%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.68%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.42%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.91%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.29%)
				tir.NarrowDataType: 140us [140us] (0.00%; 5.96%)
				tir.Simplify: 224us [224us] (0.00%; 9.53%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.79%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.68%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.68%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.27%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.42%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.27%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.35%)
				tir.RenormalizeSplitPattern: 80us [80us] (0.00%; 3.42%)
				tir.Simplify: 93us [93us] (0.00%; 3.97%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.70%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 138us [4us] (0.00%; 5.90%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 18.91%)
					tir.Simplify: 94us [94us] (0.00%; 67.71%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 10.32%)
				tir.CommonSubexprElimTIR: 514us [514us] (0.00%; 21.94%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 23063us [25us] (0.07%; 2.03%)
				tir.InjectPrefetch: 25us [25us] (0.00%; 0.11%)
				tir.TextureFlatten: 321us [321us] (0.00%; 1.39%)
				tir.StorageFlatten: 2033us [25us] (0.01%; 8.82%)
					tir.StorageFlatten_impl: 2009us [9us] (0.01%; 98.79%)
						tir.BufferShapeLegalize: 272us [272us] (0.00%; 13.55%)
						tir.BufferStrideLegalize: 241us [241us] (0.00%; 11.98%)
						tir.ThreadScopePropagate: 44us [44us] (0.00%; 2.20%)
						tir.BufferBindUnwrapper: 240us [240us] (0.00%; 11.93%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 983us [983us] (0.00%; 48.96%)
						tir.AssertSimplifier: 216us [216us] (0.00%; 10.75%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 50us [50us] (0.00%; 0.22%)
				tir.InjectSoftwarePipeline: 62us [62us] (0.00%; 0.27%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 77us [4us] (0.00%; 0.33%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.33%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 25.30%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 34.93%)
				tir.NarrowDataType: 265us [265us] (0.00%; 1.15%)
				tir.Simplify: 1182us [1182us] (0.00%; 5.12%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.22%)
				tir.VectorizeLoop: 51us [51us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 208us [208us] (0.00%; 0.90%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 158us [158us] (0.00%; 0.69%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.08%)
				tir.UnrollLoop: 339us [339us] (0.00%; 1.47%)
				tir.RenormalizeSplitPattern: 555us [555us] (0.00%; 2.41%)
				tir.Simplify: 2012us [2012us] (0.01%; 8.72%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.20%)
				tir.RewriteUnsafeSelect: 70us [70us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 2060us [5us] (0.01%; 8.93%)
					tir.InsertHoistIfThenElse: 356us [356us] (0.00%; 17.29%)
					tir.Simplify: 1657us [1657us] (0.00%; 80.43%)
					tir.RemoveNoOp: 42us [42us] (0.00%; 2.04%)
				tir.CommonSubexprElimTIR: 13404us [13404us] (0.04%; 58.12%)
			tir.BindParams: 45us [45us] (0.00%; 0.00%)
			sequential: 2716us [20us] (0.01%; 0.24%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.52%)
				tir.TextureFlatten: 145us [145us] (0.00%; 5.34%)
				tir.StorageFlatten: 929us [21us] (0.00%; 34.21%)
					tir.StorageFlatten_impl: 908us [8us] (0.00%; 97.75%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 13.73%)
						tir.BufferStrideLegalize: 115us [115us] (0.00%; 12.71%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.42%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 12.54%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 420us [420us] (0.00%; 46.23%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 12.09%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.21%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.24%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.17%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.67%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.93%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.50%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.42%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.03%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.17%)
				tir.NarrowDataType: 110us [110us] (0.00%; 4.04%)
				tir.Simplify: 204us [204us] (0.00%; 7.52%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.67%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.53%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.21%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.32%)
				tir.Simplify: 81us [81us] (0.00%; 2.97%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 37us [37us] (0.00%; 1.37%)
				tir.HoistIfThenElse: 118us [4us] (0.00%; 4.33%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.74%)
					tir.Simplify: 80us [80us] (0.00%; 68.14%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.59%)
				tir.CommonSubexprElimTIR: 755us [755us] (0.00%; 27.78%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 14688us [53us] (0.04%; 1.29%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.15%)
				tir.TextureFlatten: 57us [57us] (0.00%; 0.39%)
				tir.StorageFlatten: 995us [19us] (0.00%; 6.78%)
					tir.StorageFlatten_impl: 977us [7us] (0.00%; 98.09%)
						tir.BufferShapeLegalize: 82us [82us] (0.00%; 8.40%)
						tir.BufferStrideLegalize: 59us [59us] (0.00%; 6.03%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 3.53%)
						tir.BufferBindUnwrapper: 54us [54us] (0.00%; 5.58%)
						tir.ApplyLayoutTransforms: 3us [3us] (0.00%; 0.36%)
						tir.StorageFlattener: 705us [705us] (0.00%; 72.24%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.12%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 37us [37us] (0.00%; 0.25%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.32%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 57us [4us] (0.00%; 0.39%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.34%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.94%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.62%)
				tir.NarrowDataType: 225us [225us] (0.00%; 1.53%)
				tir.Simplify: 520us [520us] (0.00%; 3.54%)
				tir.LoopPartition: 41us [41us] (0.00%; 0.28%)
				tir.VectorizeLoop: 37us [37us] (0.00%; 0.25%)
				tir.InjectVirtualThread: 45us [45us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.05%)
				tir.StorageRewrite: 117us [117us] (0.00%; 0.80%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.09%)
				tir.UnrollLoop: 138us [138us] (0.00%; 0.94%)
				tir.RenormalizeSplitPattern: 289us [289us] (0.00%; 1.97%)
				tir.Simplify: 703us [703us] (0.00%; 4.78%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 544us [5us] (0.00%; 3.70%)
					tir.InsertHoistIfThenElse: 98us [98us] (0.00%; 17.96%)
					tir.Simplify: 415us [415us] (0.00%; 76.18%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 5.01%)
				tir.CommonSubexprElimTIR: 10625us [10625us] (0.03%; 72.34%)
			tir.BindParams: 19us [19us] (0.00%; 0.00%)
			sequential: 15083us [53us] (0.05%; 1.32%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.14%)
				tir.TextureFlatten: 87us [87us] (0.00%; 0.58%)
				tir.StorageFlatten: 983us [21us] (0.00%; 6.52%)
					tir.StorageFlatten_impl: 962us [8us] (0.00%; 97.83%)
						tir.BufferShapeLegalize: 93us [93us] (0.00%; 9.69%)
						tir.BufferStrideLegalize: 67us [67us] (0.00%; 6.99%)
						tir.ThreadScopePropagate: 38us [38us] (0.00%; 3.92%)
						tir.BufferBindUnwrapper: 62us [62us] (0.00%; 6.43%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 656us [656us] (0.00%; 68.20%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 3.54%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.27%)
				tir.InjectSoftwarePipeline: 51us [51us] (0.00%; 0.34%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 64us [4us] (0.00%; 0.42%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.20%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.48%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 39.45%)
				tir.NarrowDataType: 214us [214us] (0.00%; 1.42%)
				tir.Simplify: 522us [522us] (0.00%; 3.46%)
				tir.LoopPartition: 44us [44us] (0.00%; 0.29%)
				tir.VectorizeLoop: 72us [72us] (0.00%; 0.48%)
				tir.InjectVirtualThread: 72us [72us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.06%)
				tir.StorageRewrite: 167us [167us] (0.00%; 1.11%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.11%)
				tir.UnrollLoop: 165us [165us] (0.00%; 1.09%)
				tir.RenormalizeSplitPattern: 246us [246us] (0.00%; 1.63%)
				tir.Simplify: 704us [704us] (0.00%; 4.67%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 574us [5us] (0.00%; 3.81%)
					tir.InsertHoistIfThenElse: 99us [99us] (0.00%; 17.25%)
					tir.Simplify: 443us [443us] (0.00%; 77.20%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 4.76%)
				tir.CommonSubexprElimTIR: 10858us [10858us] (0.03%; 71.99%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 2737us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.47%)
				tir.TextureFlatten: 134us [134us] (0.00%; 4.91%)
				tir.StorageFlatten: 847us [22us] (0.00%; 30.95%)
					tir.StorageFlatten_impl: 825us [8us] (0.00%; 97.41%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 13.90%)
						tir.BufferStrideLegalize: 109us [109us] (0.00%; 13.15%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.52%)
						tir.BufferBindUnwrapper: 105us [105us] (0.00%; 12.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.52%)
						tir.StorageFlattener: 369us [369us] (0.00%; 44.74%)
						tir.AssertSimplifier: 103us [103us] (0.00%; 12.46%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.25%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.71%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.49%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.63%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.49%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.33%)
				tir.NarrowDataType: 110us [110us] (0.00%; 4.00%)
				tir.Simplify: 255us [255us] (0.00%; 9.30%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.72%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.60%)
				tir.InjectDoubleBuffer: 31us [31us] (0.00%; 1.13%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.28%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 85us [85us] (0.00%; 3.11%)
				tir.Simplify: 104us [104us] (0.00%; 3.79%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.63%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 5.46%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 17.97%)
					tir.Simplify: 103us [103us] (0.00%; 69.01%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.04%)
				tir.CommonSubexprElimTIR: 739us [739us] (0.00%; 26.98%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 14248us [23us] (0.04%; 1.25%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.15%)
				tir.TextureFlatten: 57us [57us] (0.00%; 0.40%)
				tir.StorageFlatten: 817us [20us] (0.00%; 5.73%)
					tir.StorageFlatten_impl: 797us [8us] (0.00%; 97.52%)
						tir.BufferShapeLegalize: 79us [79us] (0.00%; 9.90%)
						tir.BufferStrideLegalize: 58us [58us] (0.00%; 7.25%)
						tir.ThreadScopePropagate: 33us [33us] (0.00%; 4.13%)
						tir.BufferBindUnwrapper: 54us [54us] (0.00%; 6.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 530us [530us] (0.00%; 66.55%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 4.00%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.27%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.32%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.39%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.68%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 26.02%)
					tir.BF16TypeLowering: 21us [21us] (0.00%; 38.05%)
				tir.NarrowDataType: 194us [194us] (0.00%; 1.36%)
				tir.Simplify: 444us [444us] (0.00%; 3.12%)
				tir.LoopPartition: 41us [41us] (0.00%; 0.29%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.28%)
				tir.InjectVirtualThread: 44us [44us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.06%)
				tir.StorageRewrite: 125us [125us] (0.00%; 0.88%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.10%)
				tir.UnrollLoop: 133us [133us] (0.00%; 0.93%)
				tir.RenormalizeSplitPattern: 231us [231us] (0.00%; 1.62%)
				tir.Simplify: 637us [637us] (0.00%; 4.47%)
				tir.RemoveNoOp: 41us [41us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 30us [30us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 604us [7us] (0.00%; 4.24%)
					tir.InsertHoistIfThenElse: 92us [92us] (0.00%; 15.25%)
					tir.Simplify: 475us [475us] (0.00%; 78.64%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 5.02%)
				tir.CommonSubexprElimTIR: 10559us [10559us] (0.03%; 74.11%)
			tir.BindParams: 20us [20us] (0.00%; 0.00%)
			sequential: 2794us [19us] (0.01%; 0.25%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.41%)
				tir.TextureFlatten: 132us [132us] (0.00%; 4.73%)
				tir.StorageFlatten: 915us [20us] (0.00%; 32.75%)
					tir.StorageFlatten_impl: 895us [8us] (0.00%; 97.77%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 12.83%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 11.83%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.41%)
						tir.BufferBindUnwrapper: 103us [103us] (0.00%; 11.49%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 422us [422us] (0.00%; 47.19%)
						tir.AssertSimplifier: 125us [125us] (0.00%; 13.94%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.66%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.44%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.83%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.66%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.27%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.79%)
				tir.Simplify: 217us [217us] (0.00%; 7.76%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.71%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.24%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.25%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 3.02%)
				tir.Simplify: 102us [102us] (0.00%; 3.65%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.60%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 5.33%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.58%)
					tir.Simplify: 102us [102us] (0.00%; 68.74%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.77%)
				tir.CommonSubexprElimTIR: 799us [799us] (0.00%; 28.59%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 2763us [20us] (0.01%; 0.24%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.50%)
				tir.TextureFlatten: 146us [146us] (0.00%; 5.30%)
				tir.StorageFlatten: 964us [21us] (0.00%; 34.87%)
					tir.StorageFlatten_impl: 942us [8us] (0.00%; 97.78%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 13.26%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.39%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.43%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.19%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 447us [447us] (0.00%; 47.48%)
						tir.AssertSimplifier: 113us [113us] (0.00%; 11.98%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.17%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.47%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.75%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.92%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.65%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.84%)
				tir.Simplify: 210us [210us] (0.00%; 7.62%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.67%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.56%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.53%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.21%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.33%)
				tir.Simplify: 81us [81us] (0.00%; 2.93%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 118us [4us] (0.00%; 4.26%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.90%)
					tir.Simplify: 79us [79us] (0.00%; 67.36%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.18%)
				tir.CommonSubexprElimTIR: 791us [791us] (0.00%; 28.64%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 79268us [23us] (0.24%; 6.96%)
				tir.InjectPrefetch: 54us [54us] (0.00%; 0.07%)
				tir.TextureFlatten: 76us [76us] (0.00%; 0.10%)
				tir.StorageFlatten: 1107us [53us] (0.00%; 1.40%)
					tir.StorageFlatten_impl: 1054us [8us] (0.00%; 95.20%)
						tir.BufferShapeLegalize: 105us [105us] (0.00%; 9.96%)
						tir.BufferStrideLegalize: 61us [61us] (0.00%; 5.76%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.28%)
						tir.BufferBindUnwrapper: 56us [56us] (0.00%; 5.35%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.35%)
						tir.StorageFlattener: 752us [752us] (0.00%; 71.32%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 3.25%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.01%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 64us [64us] (0.00%; 0.08%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.06%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.00%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.07%)
					tir.BF16Promote: 17us [17us] (0.00%; 28.96%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.49%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.41%)
				tir.NarrowDataType: 205us [205us] (0.00%; 0.26%)
				tir.Simplify: 527us [527us] (0.00%; 0.66%)
				tir.LoopPartition: 43us [43us] (0.00%; 0.05%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.06%)
				tir.InjectVirtualThread: 47us [47us] (0.00%; 0.06%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.01%)
				tir.StorageRewrite: 124us [124us] (0.00%; 0.16%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.02%)
				tir.UnrollLoop: 462us [462us] (0.00%; 0.58%)
				tir.RenormalizeSplitPattern: 439us [439us] (0.00%; 0.55%)
				tir.Simplify: 2017us [2017us] (0.01%; 2.54%)
				tir.RemoveNoOp: 52us [52us] (0.00%; 0.07%)
				tir.RewriteUnsafeSelect: 104us [104us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 1548us [5us] (0.00%; 1.95%)
					tir.InsertHoistIfThenElse: 271us [271us] (0.00%; 17.48%)
					tir.Simplify: 1235us [1235us] (0.00%; 79.82%)
					tir.RemoveNoOp: 37us [37us] (0.00%; 2.37%)
				tir.CommonSubexprElimTIR: 72154us [72154us] (0.22%; 91.02%)
			tir.BindParams: 31us [31us] (0.00%; 0.00%)
			sequential: 30810us [21us] (0.09%; 2.71%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.08%)
				tir.TextureFlatten: 181us [181us] (0.00%; 0.59%)
				tir.StorageFlatten: 1575us [22us] (0.00%; 5.11%)
					tir.StorageFlatten_impl: 1553us [9us] (0.00%; 98.59%)
						tir.BufferShapeLegalize: 190us [190us] (0.00%; 12.24%)
						tir.BufferStrideLegalize: 164us [164us] (0.00%; 10.59%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.71%)
						tir.BufferBindUnwrapper: 182us [182us] (0.00%; 11.72%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.26%)
						tir.StorageFlattener: 827us [827us] (0.00%; 53.27%)
						tir.AssertSimplifier: 134us [134us] (0.00%; 8.65%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 38us [38us] (0.00%; 0.12%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 46us [46us] (0.00%; 0.15%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.19%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 81us [4us] (0.00%; 0.26%)
					tir.BF16Promote: 25us [25us] (0.00%; 30.41%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 22.55%)
					tir.BF16TypeLowering: 34us [34us] (0.00%; 42.00%)
				tir.NarrowDataType: 249us [249us] (0.00%; 0.81%)
				tir.Simplify: 834us [834us] (0.00%; 2.71%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.16%)
				tir.VectorizeLoop: 51us [51us] (0.00%; 0.16%)
				tir.InjectVirtualThread: 140us [140us] (0.00%; 0.45%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.03%)
				tir.StorageRewrite: 145us [145us] (0.00%; 0.47%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.05%)
				tir.UnrollLoop: 462us [462us] (0.00%; 1.50%)
				tir.RenormalizeSplitPattern: 469us [469us] (0.00%; 1.52%)
				tir.Simplify: 2180us [2180us] (0.01%; 7.07%)
				tir.RemoveNoOp: 57us [57us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 108us [108us] (0.00%; 0.35%)
				tir.HoistIfThenElse: 1967us [5us] (0.01%; 6.38%)
					tir.InsertHoistIfThenElse: 368us [368us] (0.00%; 18.70%)
					tir.Simplify: 1549us [1549us] (0.00%; 78.78%)
					tir.RemoveNoOp: 45us [45us] (0.00%; 2.30%)
				tir.CommonSubexprElimTIR: 22019us [22019us] (0.07%; 71.47%)
			tir.BindParams: 27us [27us] (0.00%; 0.00%)
			sequential: 8808us [144us] (0.03%; 0.77%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.25%)
				tir.TextureFlatten: 67us [67us] (0.00%; 0.76%)
				tir.StorageFlatten: 856us [29us] (0.00%; 9.72%)
					tir.StorageFlatten_impl: 827us [8us] (0.00%; 96.64%)
						tir.BufferShapeLegalize: 83us [83us] (0.00%; 9.98%)
						tir.BufferStrideLegalize: 59us [59us] (0.00%; 7.10%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 4.17%)
						tir.BufferBindUnwrapper: 81us [81us] (0.00%; 9.84%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 529us [529us] (0.00%; 63.88%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.63%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 37us [37us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.51%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 108us [4us] (0.00%; 1.23%)
					tir.BF16Promote: 43us [43us] (0.00%; 39.22%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 13.60%)
					tir.BF16TypeLowering: 47us [47us] (0.00%; 43.59%)
				tir.NarrowDataType: 194us [194us] (0.00%; 2.20%)
				tir.Simplify: 425us [425us] (0.00%; 4.83%)
				tir.LoopPartition: 38us [38us] (0.00%; 0.44%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 43us [43us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 148us [148us] (0.00%; 1.69%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.16%)
				tir.UnrollLoop: 97us [97us] (0.00%; 1.10%)
				tir.RenormalizeSplitPattern: 231us [231us] (0.00%; 2.63%)
				tir.Simplify: 433us [433us] (0.00%; 4.91%)
				tir.RemoveNoOp: 37us [37us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 360us [4us] (0.00%; 4.08%)
					tir.InsertHoistIfThenElse: 64us [64us] (0.00%; 17.91%)
					tir.Simplify: 267us [267us] (0.00%; 74.12%)
					tir.RemoveNoOp: 24us [24us] (0.00%; 6.80%)
				tir.CommonSubexprElimTIR: 5399us [5399us] (0.02%; 61.30%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 4024us [19us] (0.01%; 0.35%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.31%)
				tir.TextureFlatten: 187us [187us] (0.00%; 4.65%)
				tir.StorageFlatten: 1228us [21us] (0.00%; 30.51%)
					tir.StorageFlatten_impl: 1207us [8us] (0.00%; 98.32%)
						tir.BufferShapeLegalize: 184us [184us] (0.00%; 15.25%)
						tir.BufferStrideLegalize: 155us [155us] (0.00%; 12.80%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.21%)
						tir.BufferBindUnwrapper: 153us [153us] (0.00%; 12.70%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.33%)
						tir.StorageFlattener: 541us [541us] (0.00%; 44.77%)
						tir.AssertSimplifier: 148us [148us] (0.00%; 12.29%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.13%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.13%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.10%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.10%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.10%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.16%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.10%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.50%)
				tir.InjectSoftwarePipeline: 29us [29us] (0.00%; 0.73%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.10%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.10%)
				tir.BF16Legalize: 45us [4us] (0.00%; 1.13%)
					tir.BF16Promote: 15us [15us] (0.00%; 33.75%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 24.62%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 32.44%)
				tir.NarrowDataType: 127us [127us] (0.00%; 3.16%)
				tir.Simplify: 266us [266us] (0.00%; 6.62%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.50%)
				tir.VectorizeLoop: 19us [19us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.46%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.17%)
				tir.StorageRewrite: 36us [36us] (0.00%; 0.89%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.17%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.23%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.15%)
				tir.Simplify: 129us [129us] (0.00%; 3.19%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.43%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.16%)
				tir.HoistIfThenElse: 156us [4us] (0.00%; 3.87%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 17.95%)
					tir.Simplify: 109us [109us] (0.00%; 69.70%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.63%)
				tir.CommonSubexprElimTIR: 1538us [1538us] (0.00%; 38.23%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 14729us [21us] (0.04%; 1.29%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.14%)
				tir.TextureFlatten: 60us [60us] (0.00%; 0.41%)
				tir.StorageFlatten: 1040us [21us] (0.00%; 7.06%)
					tir.StorageFlatten_impl: 1019us [8us] (0.00%; 98.00%)
						tir.BufferShapeLegalize: 87us [87us] (0.00%; 8.50%)
						tir.BufferStrideLegalize: 64us [64us] (0.00%; 6.28%)
						tir.ThreadScopePropagate: 38us [38us] (0.00%; 3.72%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 5.83%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 725us [725us] (0.00%; 71.12%)
						tir.AssertSimplifier: 35us [35us] (0.00%; 3.39%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.28%)
				tir.InjectSoftwarePipeline: 51us [51us] (0.00%; 0.34%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 64us [4us] (0.00%; 0.43%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.60%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.32%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 39.24%)
				tir.NarrowDataType: 242us [242us] (0.00%; 1.64%)
				tir.Simplify: 487us [487us] (0.00%; 3.30%)
				tir.LoopPartition: 43us [43us] (0.00%; 0.29%)
				tir.VectorizeLoop: 44us [44us] (0.00%; 0.30%)
				tir.InjectVirtualThread: 48us [48us] (0.00%; 0.33%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.06%)
				tir.StorageRewrite: 131us [131us] (0.00%; 0.89%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.10%)
				tir.UnrollLoop: 141us [141us] (0.00%; 0.96%)
				tir.RenormalizeSplitPattern: 243us [243us] (0.00%; 1.65%)
				tir.Simplify: 694us [694us] (0.00%; 4.71%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 587us [4us] (0.00%; 3.99%)
					tir.InsertHoistIfThenElse: 100us [100us] (0.00%; 16.96%)
					tir.Simplify: 455us [455us] (0.00%; 77.38%)
					tir.RemoveNoOp: 29us [29us] (0.00%; 4.94%)
				tir.CommonSubexprElimTIR: 10630us [10630us] (0.03%; 72.17%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 3254us [29us] (0.01%; 0.29%)
				tir.InjectPrefetch: 18us [18us] (0.00%; 0.54%)
				tir.TextureFlatten: 179us [179us] (0.00%; 5.51%)
				tir.StorageFlatten: 961us [47us] (0.00%; 29.52%)
					tir.StorageFlatten_impl: 913us [9us] (0.00%; 95.07%)
						tir.BufferShapeLegalize: 120us [120us] (0.00%; 13.19%)
						tir.BufferStrideLegalize: 107us [107us] (0.00%; 11.74%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.37%)
						tir.BufferBindUnwrapper: 103us [103us] (0.00%; 11.30%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 417us [417us] (0.00%; 45.62%)
						tir.AssertSimplifier: 141us [141us] (0.00%; 15.39%)
				tir.LowerCrossThreadReduction: 7us [7us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 54us [54us] (0.00%; 1.65%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.82%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 44us [5us] (0.00%; 1.36%)
					tir.BF16Promote: 15us [15us] (0.00%; 34.56%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 23.85%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 30.87%)
				tir.NarrowDataType: 127us [127us] (0.00%; 3.91%)
				tir.Simplify: 297us [297us] (0.00%; 9.12%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.65%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.53%)
				tir.InjectVirtualThread: 19us [19us] (0.00%; 0.57%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 71us [71us] (0.00%; 2.18%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.20%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 95us [95us] (0.00%; 2.92%)
				tir.Simplify: 174us [174us] (0.00%; 5.35%)
				tir.RemoveNoOp: 25us [25us] (0.00%; 0.77%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 189us [5us] (0.00%; 5.81%)
					tir.InsertHoistIfThenElse: 56us [56us] (0.00%; 29.47%)
					tir.Simplify: 112us [112us] (0.00%; 59.33%)
					tir.RemoveNoOp: 17us [17us] (0.00%; 8.74%)
				tir.CommonSubexprElimTIR: 836us [836us] (0.00%; 25.68%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 8701us [21us] (0.03%; 0.76%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.23%)
				tir.TextureFlatten: 56us [56us] (0.00%; 0.64%)
				tir.StorageFlatten: 903us [21us] (0.00%; 10.38%)
					tir.StorageFlatten_impl: 882us [7us] (0.00%; 97.70%)
						tir.BufferShapeLegalize: 79us [79us] (0.00%; 8.96%)
						tir.BufferStrideLegalize: 102us [102us] (0.00%; 11.57%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 3.90%)
						tir.BufferBindUnwrapper: 85us [85us] (0.00%; 9.63%)
						tir.ApplyLayoutTransforms: 22us [22us] (0.00%; 2.54%)
						tir.StorageFlattener: 522us [522us] (0.00%; 59.20%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.37%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.44%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.51%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.65%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.78%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.94%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.16%)
				tir.NarrowDataType: 198us [198us] (0.00%; 2.27%)
				tir.Simplify: 425us [425us] (0.00%; 4.88%)
				tir.LoopPartition: 39us [39us] (0.00%; 0.45%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 43us [43us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.10%)
				tir.StorageRewrite: 121us [121us] (0.00%; 1.39%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.16%)
				tir.UnrollLoop: 139us [139us] (0.00%; 1.60%)
				tir.RenormalizeSplitPattern: 212us [212us] (0.00%; 2.43%)
				tir.Simplify: 500us [500us] (0.00%; 5.75%)
				tir.RemoveNoOp: 40us [40us] (0.00%; 0.46%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 366us [4us] (0.00%; 4.20%)
					tir.InsertHoistIfThenElse: 67us [67us] (0.00%; 18.33%)
					tir.Simplify: 271us [271us] (0.00%; 74.06%)
					tir.RemoveNoOp: 23us [23us] (0.00%; 6.38%)
				tir.CommonSubexprElimTIR: 5354us [5354us] (0.02%; 61.53%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 2927us [20us] (0.01%; 0.26%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.42%)
				tir.TextureFlatten: 136us [136us] (0.00%; 4.65%)
				tir.StorageFlatten: 899us [21us] (0.00%; 30.72%)
					tir.StorageFlatten_impl: 878us [8us] (0.00%; 97.63%)
						tir.BufferShapeLegalize: 131us [131us] (0.00%; 14.96%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 12.10%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.48%)
						tir.BufferBindUnwrapper: 131us [131us] (0.00%; 14.87%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 369us [369us] (0.00%; 42.04%)
						tir.AssertSimplifier: 116us [116us] (0.00%; 13.19%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.68%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.89%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.36%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.35%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.58%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.61%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.69%)
				tir.Simplify: 258us [258us] (0.00%; 8.81%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.70%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 1.59%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 61us [61us] (0.00%; 2.08%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 100us [100us] (0.00%; 3.42%)
				tir.Simplify: 105us [105us] (0.00%; 3.59%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.62%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 5.10%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.65%)
					tir.Simplify: 102us [102us] (0.00%; 68.48%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.07%)
				tir.CommonSubexprElimTIR: 822us [822us] (0.00%; 28.10%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 24209us [30us] (0.07%; 2.13%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.10%)
				tir.TextureFlatten: 323us [323us] (0.00%; 1.33%)
				tir.StorageFlatten: 2108us [48us] (0.01%; 8.71%)
					tir.StorageFlatten_impl: 2060us [9us] (0.01%; 97.72%)
						tir.BufferShapeLegalize: 302us [302us] (0.00%; 14.65%)
						tir.BufferStrideLegalize: 294us [294us] (0.00%; 14.28%)
						tir.ThreadScopePropagate: 47us [47us] (0.00%; 2.29%)
						tir.BufferBindUnwrapper: 257us [257us] (0.00%; 12.47%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.20%)
						tir.StorageFlattener: 939us [939us] (0.00%; 45.59%)
						tir.AssertSimplifier: 207us [207us] (0.00%; 10.07%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 50us [50us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 76us [76us] (0.00%; 0.31%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 35us [35us] (0.00%; 0.14%)
				tir.BF16Legalize: 98us [4us] (0.00%; 0.40%)
					tir.BF16Promote: 26us [26us] (0.00%; 26.84%)
					tir.BF16CastElimination: 23us [23us] (0.00%; 23.16%)
					tir.BF16TypeLowering: 45us [45us] (0.00%; 45.81%)
				tir.NarrowDataType: 290us [290us] (0.00%; 1.20%)
				tir.Simplify: 1228us [1228us] (0.00%; 5.07%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.20%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 206us [206us] (0.00%; 0.85%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 156us [156us] (0.00%; 0.64%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.07%)
				tir.UnrollLoop: 334us [334us] (0.00%; 1.38%)
				tir.RenormalizeSplitPattern: 544us [544us] (0.00%; 2.25%)
				tir.Simplify: 2432us [2432us] (0.01%; 10.04%)
				tir.RemoveNoOp: 64us [64us] (0.00%; 0.26%)
				tir.RewriteUnsafeSelect: 78us [78us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 2255us [6us] (0.01%; 9.31%)
					tir.InsertHoistIfThenElse: 456us [456us] (0.00%; 20.24%)
					tir.Simplify: 1747us [1747us] (0.01%; 77.49%)
					tir.RemoveNoOp: 45us [45us] (0.00%; 2.00%)
				tir.CommonSubexprElimTIR: 13711us [13711us] (0.04%; 56.63%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 2944us [21us] (0.01%; 0.26%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.46%)
				tir.TextureFlatten: 148us [148us] (0.00%; 5.02%)
				tir.StorageFlatten: 1108us [22us] (0.00%; 37.64%)
					tir.StorageFlatten_impl: 1087us [9us] (0.00%; 98.06%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 11.69%)
						tir.BufferStrideLegalize: 204us [204us] (0.00%; 18.73%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.36%)
						tir.BufferBindUnwrapper: 118us [118us] (0.00%; 10.84%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.36%)
						tir.StorageFlattener: 488us [488us] (0.00%; 44.93%)
						tir.AssertSimplifier: 123us [123us] (0.00%; 11.29%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.68%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.43%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.90%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.68%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.51%)
				tir.NarrowDataType: 113us [113us] (0.00%; 3.83%)
				tir.Simplify: 212us [212us] (0.00%; 7.22%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.66%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.61%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.21%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.20%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.19%)
				tir.Simplify: 80us [80us] (0.00%; 2.73%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 122us [5us] (0.00%; 4.13%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.44%)
					tir.Simplify: 82us [82us] (0.00%; 67.31%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.54%)
				tir.CommonSubexprElimTIR: 800us [800us] (0.00%; 27.16%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 2790us [18us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.46%)
				tir.TextureFlatten: 141us [141us] (0.00%; 5.05%)
				tir.StorageFlatten: 933us [21us] (0.00%; 33.43%)
					tir.StorageFlatten_impl: 911us [8us] (0.00%; 97.73%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 13.66%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.83%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.46%)
						tir.BufferBindUnwrapper: 113us [113us] (0.00%; 12.44%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 420us [420us] (0.00%; 46.10%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.24%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.21%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 17us [17us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.45%)
					tir.BF16Promote: 13us [13us] (0.00%; 32.83%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.42%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.94%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.86%)
				tir.Simplify: 202us [202us] (0.00%; 7.24%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.63%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.17%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.25%)
				tir.Simplify: 80us [80us] (0.00%; 2.88%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 119us [4us] (0.00%; 4.27%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.57%)
					tir.Simplify: 81us [81us] (0.00%; 67.89%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.94%)
				tir.CommonSubexprElimTIR: 869us [869us] (0.00%; 31.15%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 20487us [20us] (0.06%; 1.80%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.10%)
				tir.TextureFlatten: 52us [52us] (0.00%; 0.25%)
				tir.StorageFlatten: 790us [21us] (0.00%; 3.86%)
					tir.StorageFlatten_impl: 770us [7us] (0.00%; 97.39%)
						tir.BufferShapeLegalize: 76us [76us] (0.00%; 9.85%)
						tir.BufferStrideLegalize: 55us [55us] (0.00%; 7.09%)
						tir.ThreadScopePropagate: 32us [32us] (0.00%; 4.17%)
						tir.BufferBindUnwrapper: 51us [51us] (0.00%; 6.62%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.49%)
						tir.StorageFlattener: 518us [518us] (0.00%; 67.28%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.54%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 33us [33us] (0.00%; 0.16%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.19%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 51us [4us] (0.00%; 0.25%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.52%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.54%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.29%)
				tir.NarrowDataType: 164us [164us] (0.00%; 0.80%)
				tir.Simplify: 373us [373us] (0.00%; 1.82%)
				tir.LoopPartition: 58us [58us] (0.00%; 0.28%)
				tir.VectorizeLoop: 38us [38us] (0.00%; 0.19%)
				tir.InjectVirtualThread: 55us [55us] (0.00%; 0.27%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.04%)
				tir.StorageRewrite: 113us [113us] (0.00%; 0.55%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.06%)
				tir.UnrollLoop: 375us [375us] (0.00%; 1.83%)
				tir.RenormalizeSplitPattern: 252us [252us] (0.00%; 1.23%)
				tir.Simplify: 1299us [1299us] (0.00%; 6.34%)
				tir.RemoveNoOp: 44us [44us] (0.00%; 0.21%)
				tir.RewriteUnsafeSelect: 80us [80us] (0.00%; 0.39%)
				tir.HoistIfThenElse: 1035us [4us] (0.00%; 5.05%)
					tir.InsertHoistIfThenElse: 211us [211us] (0.00%; 20.36%)
					tir.Simplify: 788us [788us] (0.00%; 76.14%)
					tir.RemoveNoOp: 32us [32us] (0.00%; 3.08%)
				tir.CommonSubexprElimTIR: 15531us [15531us] (0.05%; 75.81%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 20007us [25us] (0.06%; 1.76%)
				tir.InjectPrefetch: 26us [26us] (0.00%; 0.13%)
				tir.TextureFlatten: 288us [288us] (0.00%; 1.44%)
				tir.StorageFlatten: 1706us [24us] (0.01%; 8.53%)
					tir.StorageFlatten_impl: 1683us [10us] (0.01%; 98.62%)
						tir.BufferShapeLegalize: 279us [279us] (0.00%; 16.60%)
						tir.BufferStrideLegalize: 175us [175us] (0.00%; 10.40%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.58%)
						tir.BufferBindUnwrapper: 199us [199us] (0.00%; 11.83%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.25%)
						tir.StorageFlattener: 834us [834us] (0.00%; 49.57%)
						tir.AssertSimplifier: 138us [138us] (0.00%; 8.19%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.24%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.29%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.37%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.30%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 25.17%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.90%)
				tir.NarrowDataType: 284us [284us] (0.00%; 1.42%)
				tir.Simplify: 867us [867us] (0.00%; 4.33%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.24%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.25%)
				tir.InjectVirtualThread: 131us [131us] (0.00%; 0.65%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 147us [147us] (0.00%; 0.73%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.08%)
				tir.UnrollLoop: 260us [260us] (0.00%; 1.30%)
				tir.RenormalizeSplitPattern: 415us [415us] (0.00%; 2.07%)
				tir.Simplify: 1475us [1475us] (0.00%; 7.37%)
				tir.RemoveNoOp: 55us [55us] (0.00%; 0.27%)
				tir.RewriteUnsafeSelect: 92us [92us] (0.00%; 0.46%)
				tir.HoistIfThenElse: 1735us [7us] (0.01%; 8.67%)
					tir.InsertHoistIfThenElse: 331us [331us] (0.00%; 19.10%)
					tir.Simplify: 1317us [1317us] (0.00%; 75.91%)
					tir.RemoveNoOp: 79us [79us] (0.00%; 4.56%)
				tir.CommonSubexprElimTIR: 12157us [12157us] (0.04%; 60.76%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 2898us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.46%)
				tir.TextureFlatten: 134us [134us] (0.00%; 4.64%)
				tir.StorageFlatten: 769us [22us] (0.00%; 26.55%)
					tir.StorageFlatten_impl: 748us [8us] (0.00%; 97.20%)
						tir.BufferShapeLegalize: 111us [111us] (0.00%; 14.82%)
						tir.BufferStrideLegalize: 102us [102us] (0.00%; 13.64%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.80%)
						tir.BufferBindUnwrapper: 100us [100us] (0.00%; 13.31%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.56%)
						tir.StorageFlattener: 314us [314us] (0.00%; 42.03%)
						tir.AssertSimplifier: 96us [96us] (0.00%; 12.77%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.88%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.39%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.89%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.87%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.44%)
				tir.NarrowDataType: 104us [104us] (0.00%; 3.58%)
				tir.Simplify: 202us [202us] (0.00%; 6.97%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.70%)
				tir.VectorizeLoop: 19us [19us] (0.00%; 0.65%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.23%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.27%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.96%)
				tir.Simplify: 110us [110us] (0.00%; 3.81%)
				tir.RemoveNoOp: 20us [20us] (0.00%; 0.70%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 157us [4us] (0.00%; 5.43%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.49%)
					tir.Simplify: 109us [109us] (0.00%; 68.98%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 9.87%)
				tir.CommonSubexprElimTIR: 1031us [1031us] (0.00%; 35.58%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 9669us [20us] (0.03%; 0.85%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.21%)
				tir.TextureFlatten: 64us [64us] (0.00%; 0.66%)
				tir.StorageFlatten: 973us [20us] (0.00%; 10.06%)
					tir.StorageFlatten_impl: 953us [7us] (0.00%; 97.95%)
						tir.BufferShapeLegalize: 90us [90us] (0.00%; 9.46%)
						tir.BufferStrideLegalize: 67us [67us] (0.00%; 7.05%)
						tir.ThreadScopePropagate: 37us [37us] (0.00%; 3.86%)
						tir.BufferBindUnwrapper: 65us [65us] (0.00%; 6.79%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 644us [644us] (0.00%; 67.58%)
						tir.AssertSimplifier: 39us [39us] (0.00%; 4.13%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.49%)
				tir.InjectSoftwarePipeline: 54us [54us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 62us [4us] (0.00%; 0.65%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.72%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 26.80%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 37.73%)
				tir.NarrowDataType: 240us [240us] (0.00%; 2.48%)
				tir.Simplify: 533us [533us] (0.00%; 5.51%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.47%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.43%)
				tir.InjectVirtualThread: 54us [54us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 158us [158us] (0.00%; 1.64%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.16%)
				tir.UnrollLoop: 143us [143us] (0.00%; 1.48%)
				tir.RenormalizeSplitPattern: 245us [245us] (0.00%; 2.53%)
				tir.Simplify: 528us [528us] (0.00%; 5.46%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.44%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 397us [4us] (0.00%; 4.11%)
					tir.InsertHoistIfThenElse: 69us [69us] (0.00%; 17.29%)
					tir.Simplify: 298us [298us] (0.00%; 75.06%)
					tir.RemoveNoOp: 26us [26us] (0.00%; 6.65%)
				tir.CommonSubexprElimTIR: 5913us [5913us] (0.02%; 61.15%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 10355us [20us] (0.03%; 0.91%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.21%)
				tir.TextureFlatten: 127us [127us] (0.00%; 1.22%)
				tir.StorageFlatten: 1255us [53us] (0.00%; 12.12%)
					tir.StorageFlatten_impl: 1201us [8us] (0.00%; 95.76%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 10.42%)
						tir.BufferStrideLegalize: 102us [102us] (0.00%; 8.52%)
						tir.ThreadScopePropagate: 40us [40us] (0.00%; 3.37%)
						tir.BufferBindUnwrapper: 123us [123us] (0.00%; 10.24%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.32%)
						tir.StorageFlattener: 759us [759us] (0.00%; 63.19%)
						tir.AssertSimplifier: 39us [39us] (0.00%; 3.26%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.46%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 70us [4us] (0.00%; 0.67%)
					tir.BF16Promote: 20us [20us] (0.00%; 28.71%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.06%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 39.17%)
				tir.NarrowDataType: 260us [260us] (0.00%; 2.51%)
				tir.Simplify: 547us [547us] (0.00%; 5.28%)
				tir.LoopPartition: 49us [49us] (0.00%; 0.47%)
				tir.VectorizeLoop: 46us [46us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 58us [58us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.09%)
				tir.StorageRewrite: 143us [143us] (0.00%; 1.38%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.17%)
				tir.UnrollLoop: 131us [131us] (0.00%; 1.26%)
				tir.RenormalizeSplitPattern: 296us [296us] (0.00%; 2.86%)
				tir.Simplify: 546us [546us] (0.00%; 5.27%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.40%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 414us [4us] (0.00%; 4.00%)
					tir.InsertHoistIfThenElse: 72us [72us] (0.00%; 17.31%)
					tir.Simplify: 312us [312us] (0.00%; 75.26%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 6.44%)
				tir.CommonSubexprElimTIR: 6135us [6135us] (0.02%; 59.24%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 3109us [19us] (0.01%; 0.27%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.40%)
				tir.TextureFlatten: 148us [148us] (0.00%; 4.75%)
				tir.StorageFlatten: 938us [21us] (0.00%; 30.16%)
					tir.StorageFlatten_impl: 916us [8us] (0.00%; 97.73%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 13.87%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.79%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.46%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.56%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 421us [421us] (0.00%; 45.99%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 12.06%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.17%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.84%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.33%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.24%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.92%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.48%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.58%)
				tir.Simplify: 222us [222us] (0.00%; 7.15%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.62%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.52%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.13%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.24%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 2.72%)
				tir.Simplify: 107us [107us] (0.00%; 3.45%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.55%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 153us [4us] (0.00%; 4.93%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 17.63%)
					tir.Simplify: 107us [107us] (0.00%; 69.77%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.76%)
				tir.CommonSubexprElimTIR: 1052us [1052us] (0.00%; 33.84%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 10789us [21us] (0.03%; 0.95%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.19%)
				tir.TextureFlatten: 67us [67us] (0.00%; 0.62%)
				tir.StorageFlatten: 1170us [21us] (0.00%; 10.84%)
					tir.StorageFlatten_impl: 1149us [39us] (0.00%; 98.23%)
						tir.BufferShapeLegalize: 99us [99us] (0.00%; 8.62%)
						tir.BufferStrideLegalize: 100us [100us] (0.00%; 8.68%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 3.64%)
						tir.BufferBindUnwrapper: 95us [95us] (0.00%; 8.30%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.33%)
						tir.StorageFlattener: 732us [732us] (0.00%; 63.65%)
						tir.AssertSimplifier: 39us [39us] (0.00%; 3.38%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.45%)
				tir.InjectSoftwarePipeline: 100us [100us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 66us [4us] (0.00%; 0.61%)
					tir.BF16Promote: 19us [19us] (0.00%; 29.48%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 26.50%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 37.48%)
				tir.NarrowDataType: 258us [258us] (0.00%; 2.39%)
				tir.Simplify: 582us [582us] (0.00%; 5.39%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.45%)
				tir.VectorizeLoop: 43us [43us] (0.00%; 0.40%)
				tir.InjectVirtualThread: 57us [57us] (0.00%; 0.53%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.08%)
				tir.StorageRewrite: 130us [130us] (0.00%; 1.21%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.15%)
				tir.UnrollLoop: 133us [133us] (0.00%; 1.23%)
				tir.RenormalizeSplitPattern: 268us [268us] (0.00%; 2.48%)
				tir.Simplify: 617us [617us] (0.00%; 5.72%)
				tir.RemoveNoOp: 97us [97us] (0.00%; 0.90%)
				tir.RewriteUnsafeSelect: 45us [45us] (0.00%; 0.42%)
				tir.HoistIfThenElse: 454us [4us] (0.00%; 4.21%)
					tir.InsertHoistIfThenElse: 76us [76us] (0.00%; 16.75%)
					tir.Simplify: 343us [343us] (0.00%; 75.65%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 6.66%)
				tir.CommonSubexprElimTIR: 6494us [6494us] (0.02%; 60.19%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 3405us [158us] (0.01%; 0.30%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.38%)
				tir.TextureFlatten: 149us [149us] (0.00%; 4.36%)
				tir.StorageFlatten: 1054us [22us] (0.00%; 30.95%)
					tir.StorageFlatten_impl: 1032us [11us] (0.00%; 97.89%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 12.18%)
						tir.BufferStrideLegalize: 195us [195us] (0.00%; 18.92%)
						tir.ThreadScopePropagate: 45us [45us] (0.00%; 4.40%)
						tir.BufferBindUnwrapper: 144us [144us] (0.00%; 13.96%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.44%)
						tir.StorageFlattener: 392us [392us] (0.00%; 38.04%)
						tir.AssertSimplifier: 113us [113us] (0.00%; 10.96%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.16%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.15%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.11%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.11%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.17%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.54%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.79%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.12%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.11%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.24%)
					tir.BF16Promote: 15us [15us] (0.00%; 34.85%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.46%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.02%)
				tir.NarrowDataType: 114us [114us] (0.00%; 3.36%)
				tir.Simplify: 231us [231us] (0.00%; 6.78%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.58%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.18%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.06%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.26%)
				tir.RenormalizeSplitPattern: 85us [85us] (0.00%; 2.51%)
				tir.Simplify: 109us [109us] (0.00%; 3.19%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 153us [4us] (0.00%; 4.51%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 17.82%)
					tir.Simplify: 108us [108us] (0.00%; 70.53%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 8.86%)
				tir.CommonSubexprElimTIR: 1078us [1078us] (0.00%; 31.66%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 39237us [22us] (0.12%; 3.45%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.06%)
				tir.TextureFlatten: 372us [372us] (0.00%; 0.95%)
				tir.StorageFlatten: 1942us [23us] (0.01%; 4.95%)
					tir.StorageFlatten_impl: 1919us [8us] (0.01%; 98.84%)
						tir.BufferShapeLegalize: 302us [302us] (0.00%; 15.75%)
						tir.BufferStrideLegalize: 233us [233us] (0.00%; 12.13%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.23%)
						tir.BufferBindUnwrapper: 228us [228us] (0.00%; 11.90%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 892us [892us] (0.00%; 46.45%)
						tir.AssertSimplifier: 209us [209us] (0.00%; 10.92%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.02%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.12%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.15%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.19%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.03%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.50%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 34.96%)
				tir.NarrowDataType: 248us [248us] (0.00%; 0.63%)
				tir.Simplify: 1183us [1183us] (0.00%; 3.02%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.12%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 221us [221us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.02%)
				tir.StorageRewrite: 147us [147us] (0.00%; 0.38%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.04%)
				tir.UnrollLoop: 783us [783us] (0.00%; 2.00%)
				tir.RenormalizeSplitPattern: 662us [662us] (0.00%; 1.69%)
				tir.Simplify: 3027us [3027us] (0.01%; 7.71%)
				tir.RemoveNoOp: 51us [51us] (0.00%; 0.13%)
				tir.RewriteUnsafeSelect: 137us [137us] (0.00%; 0.35%)
				tir.HoistIfThenElse: 2721us [5us] (0.01%; 6.94%)
					tir.InsertHoistIfThenElse: 541us [541us] (0.00%; 19.89%)
					tir.Simplify: 2133us [2133us] (0.01%; 78.37%)
					tir.RemoveNoOp: 42us [42us] (0.00%; 1.56%)
				tir.CommonSubexprElimTIR: 27351us [27351us] (0.08%; 69.71%)
			tir.BindParams: 32us [32us] (0.00%; 0.00%)
			sequential: 2269us [19us] (0.01%; 0.20%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.58%)
				tir.TextureFlatten: 123us [123us] (0.00%; 5.44%)
				tir.StorageFlatten: 700us [21us] (0.00%; 30.85%)
					tir.StorageFlatten_impl: 679us [8us] (0.00%; 97.05%)
						tir.BufferShapeLegalize: 105us [105us] (0.00%; 15.48%)
						tir.BufferStrideLegalize: 98us [98us] (0.00%; 14.39%)
						tir.ThreadScopePropagate: 12us [12us] (0.00%; 1.80%)
						tir.BufferBindUnwrapper: 94us [94us] (0.00%; 13.82%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.61%)
						tir.StorageFlattener: 269us [269us] (0.00%; 39.61%)
						tir.AssertSimplifier: 89us [89us] (0.00%; 13.16%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.22%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.23%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.21%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.18%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.18%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.27%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.18%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.81%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.09%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.18%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.70%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.66%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.37%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 32.36%)
				tir.NarrowDataType: 102us [102us] (0.00%; 4.49%)
				tir.Simplify: 196us [196us] (0.00%; 8.62%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.81%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.70%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.69%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.28%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.45%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.27%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.36%)
				tir.RenormalizeSplitPattern: 79us [79us] (0.00%; 3.49%)
				tir.Simplify: 93us [93us] (0.00%; 4.11%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.72%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 140us [4us] (0.00%; 6.17%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 18.63%)
					tir.Simplify: 95us [95us] (0.00%; 68.14%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 10.25%)
				tir.CommonSubexprElimTIR: 555us [555us] (0.00%; 24.46%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 2845us [19us] (0.01%; 0.25%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.41%)
				tir.TextureFlatten: 144us [144us] (0.00%; 5.06%)
				tir.StorageFlatten: 1050us [55us] (0.00%; 36.90%)
					tir.StorageFlatten_impl: 994us [10us] (0.00%; 94.72%)
						tir.BufferShapeLegalize: 160us [160us] (0.00%; 16.09%)
						tir.BufferStrideLegalize: 121us [121us] (0.00%; 12.20%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.34%)
						tir.BufferBindUnwrapper: 142us [142us] (0.00%; 14.25%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 433us [433us] (0.00%; 43.50%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 11.23%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.21%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 17us [17us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.93%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.48%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.66%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.86%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.09%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.85%)
				tir.Simplify: 204us [204us] (0.00%; 7.18%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.66%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.21%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.24%)
				tir.Simplify: 81us [81us] (0.00%; 2.84%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.50%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.22%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.65%)
					tir.Simplify: 81us [81us] (0.00%; 67.27%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.35%)
				tir.CommonSubexprElimTIR: 787us [787us] (0.00%; 27.67%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 21398us [20us] (0.06%; 1.88%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.09%)
				tir.TextureFlatten: 59us [59us] (0.00%; 0.27%)
				tir.StorageFlatten: 1088us [21us] (0.00%; 5.09%)
					tir.StorageFlatten_impl: 1068us [8us] (0.00%; 98.09%)
						tir.BufferShapeLegalize: 83us [83us] (0.00%; 7.81%)
						tir.BufferStrideLegalize: 62us [62us] (0.00%; 5.83%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.33%)
						tir.BufferBindUnwrapper: 60us [60us] (0.00%; 5.63%)
						tir.ApplyLayoutTransforms: 18us [18us] (0.00%; 1.67%)
						tir.StorageFlattener: 766us [766us] (0.00%; 71.70%)
						tir.AssertSimplifier: 35us [35us] (0.00%; 3.31%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 40us [40us] (0.00%; 0.19%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 0.22%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.27%)
					tir.BF16Promote: 17us [17us] (0.00%; 29.21%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 26.74%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.17%)
				tir.NarrowDataType: 207us [207us] (0.00%; 0.97%)
				tir.Simplify: 492us [492us] (0.00%; 2.30%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.20%)
				tir.VectorizeLoop: 41us [41us] (0.00%; 0.19%)
				tir.InjectVirtualThread: 48us [48us] (0.00%; 0.22%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.04%)
				tir.StorageRewrite: 123us [123us] (0.00%; 0.57%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.07%)
				tir.UnrollLoop: 550us [550us] (0.00%; 2.57%)
				tir.RenormalizeSplitPattern: 318us [318us] (0.00%; 1.49%)
				tir.Simplify: 1399us [1399us] (0.00%; 6.54%)
				tir.RemoveNoOp: 49us [49us] (0.00%; 0.23%)
				tir.RewriteUnsafeSelect: 80us [80us] (0.00%; 0.37%)
				tir.HoistIfThenElse: 1069us [4us] (0.00%; 5.00%)
					tir.InsertHoistIfThenElse: 214us [214us] (0.00%; 19.99%)
					tir.Simplify: 818us [818us] (0.00%; 76.47%)
					tir.RemoveNoOp: 34us [34us] (0.00%; 3.13%)
				tir.CommonSubexprElimTIR: 15582us [15582us] (0.05%; 72.82%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 14044us [22us] (0.04%; 1.23%)
				tir.InjectPrefetch: 36us [36us] (0.00%; 0.26%)
				tir.TextureFlatten: 230us [230us] (0.00%; 1.64%)
				tir.StorageFlatten: 1547us [22us] (0.00%; 11.01%)
					tir.StorageFlatten_impl: 1525us [8us] (0.00%; 98.60%)
						tir.BufferShapeLegalize: 190us [190us] (0.00%; 12.48%)
						tir.BufferStrideLegalize: 163us [163us] (0.00%; 10.66%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.74%)
						tir.BufferBindUnwrapper: 157us [157us] (0.00%; 10.31%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.27%)
						tir.StorageFlattener: 829us [829us] (0.00%; 54.36%)
						tir.AssertSimplifier: 132us [132us] (0.00%; 8.65%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.33%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.41%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 104us [4us] (0.00%; 0.74%)
					tir.BF16Promote: 55us [55us] (0.00%; 53.53%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 17.92%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 24.72%)
				tir.NarrowDataType: 268us [268us] (0.00%; 1.91%)
				tir.Simplify: 836us [836us] (0.00%; 5.95%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.33%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.35%)
				tir.InjectVirtualThread: 132us [132us] (0.00%; 0.94%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.07%)
				tir.StorageRewrite: 146us [146us] (0.00%; 1.04%)
				tir.LowerVtcmAlloc: 51us [51us] (0.00%; 0.36%)
				tir.UnrollLoop: 195us [195us] (0.00%; 1.39%)
				tir.RenormalizeSplitPattern: 508us [508us] (0.00%; 3.62%)
				tir.Simplify: 974us [974us] (0.00%; 6.93%)
				tir.RemoveNoOp: 49us [49us] (0.00%; 0.35%)
				tir.RewriteUnsafeSelect: 35us [35us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 995us [5us] (0.00%; 7.08%)
					tir.InsertHoistIfThenElse: 201us [201us] (0.00%; 20.18%)
					tir.Simplify: 753us [753us] (0.00%; 75.71%)
					tir.RemoveNoOp: 36us [36us] (0.00%; 3.60%)
				tir.CommonSubexprElimTIR: 7667us [7667us] (0.02%; 54.60%)
			tir.BindParams: 18us [18us] (0.00%; 0.00%)
			sequential: 2975us [20us] (0.01%; 0.26%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.45%)
				tir.TextureFlatten: 139us [139us] (0.00%; 4.68%)
				tir.StorageFlatten: 1056us [23us] (0.00%; 35.50%)
					tir.StorageFlatten_impl: 1033us [9us] (0.00%; 97.81%)
						tir.BufferShapeLegalize: 173us [173us] (0.00%; 16.72%)
						tir.BufferStrideLegalize: 138us [138us] (0.00%; 13.34%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.45%)
						tir.BufferBindUnwrapper: 206us [206us] (0.00%; 19.97%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 387us [387us] (0.00%; 37.44%)
						tir.AssertSimplifier: 101us [101us] (0.00%; 9.77%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.63%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.89%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.36%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.99%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.90%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.61%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.70%)
				tir.Simplify: 222us [222us] (0.00%; 7.45%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.67%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.57%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.22%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.21%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.88%)
				tir.Simplify: 103us [103us] (0.00%; 3.48%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.59%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 152us [5us] (0.00%; 5.10%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.41%)
					tir.Simplify: 103us [103us] (0.00%; 68.15%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 10.30%)
				tir.CommonSubexprElimTIR: 809us [809us] (0.00%; 27.20%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 6830us [21us] (0.02%; 0.60%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.31%)
				tir.TextureFlatten: 51us [51us] (0.00%; 0.75%)
				tir.StorageFlatten: 724us [22us] (0.00%; 10.61%)
					tir.StorageFlatten_impl: 703us [8us] (0.00%; 97.02%)
						tir.BufferShapeLegalize: 77us [77us] (0.00%; 10.98%)
						tir.BufferStrideLegalize: 52us [52us] (0.00%; 7.43%)
						tir.ThreadScopePropagate: 31us [31us] (0.00%; 4.47%)
						tir.BufferBindUnwrapper: 49us [49us] (0.00%; 6.95%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.60%)
						tir.StorageFlattener: 454us [454us] (0.00%; 64.59%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.89%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.08%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.06%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.06%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.12%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 0.47%)
				tir.InjectSoftwarePipeline: 39us [39us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.06%)
				tir.BF16Legalize: 50us [4us] (0.00%; 0.74%)
					tir.BF16Promote: 14us [14us] (0.00%; 28.03%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 24.97%)
					tir.BF16TypeLowering: 19us [19us] (0.00%; 38.71%)
				tir.NarrowDataType: 161us [161us] (0.00%; 2.35%)
				tir.Simplify: 353us [353us] (0.00%; 5.17%)
				tir.LoopPartition: 34us [34us] (0.00%; 0.50%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 34us [34us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.11%)
				tir.StorageRewrite: 111us [111us] (0.00%; 1.63%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.17%)
				tir.UnrollLoop: 113us [113us] (0.00%; 1.66%)
				tir.RenormalizeSplitPattern: 147us [147us] (0.00%; 2.16%)
				tir.Simplify: 360us [360us] (0.00%; 5.28%)
				tir.RemoveNoOp: 30us [30us] (0.00%; 0.44%)
				tir.RewriteUnsafeSelect: 21us [21us] (0.00%; 0.31%)
				tir.HoistIfThenElse: 321us [4us] (0.00%; 4.71%)
					tir.InsertHoistIfThenElse: 67us [67us] (0.00%; 20.71%)
					tir.Simplify: 232us [232us] (0.00%; 72.15%)
					tir.RemoveNoOp: 18us [18us] (0.00%; 5.75%)
				tir.CommonSubexprElimTIR: 4103us [4103us] (0.01%; 60.07%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 9054us [22us] (0.03%; 0.80%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.23%)
				tir.TextureFlatten: 55us [55us] (0.00%; 0.60%)
				tir.StorageFlatten: 904us [21us] (0.00%; 9.98%)
					tir.StorageFlatten_impl: 883us [8us] (0.00%; 97.67%)
						tir.BufferShapeLegalize: 103us [103us] (0.00%; 11.71%)
						tir.BufferStrideLegalize: 58us [58us] (0.00%; 6.54%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.93%)
						tir.BufferBindUnwrapper: 52us [52us] (0.00%; 5.93%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 588us [588us] (0.00%; 66.58%)
						tir.AssertSimplifier: 35us [35us] (0.00%; 3.98%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 7us [7us] (0.00%; 0.08%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 34us [34us] (0.00%; 0.38%)
				tir.InjectSoftwarePipeline: 69us [69us] (0.00%; 0.77%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.62%)
					tir.BF16Promote: 15us [15us] (0.00%; 27.69%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 24.37%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 40.67%)
				tir.NarrowDataType: 173us [173us] (0.00%; 1.91%)
				tir.Simplify: 422us [422us] (0.00%; 4.66%)
				tir.LoopPartition: 37us [37us] (0.00%; 0.41%)
				tir.VectorizeLoop: 41us [41us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 38us [38us] (0.00%; 0.42%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 121us [121us] (0.00%; 1.34%)
				tir.LowerVtcmAlloc: 33us [33us] (0.00%; 0.37%)
				tir.UnrollLoop: 120us [120us] (0.00%; 1.32%)
				tir.RenormalizeSplitPattern: 344us [344us] (0.00%; 3.80%)
				tir.Simplify: 518us [518us] (0.00%; 5.72%)
				tir.RemoveNoOp: 56us [56us] (0.00%; 0.62%)
				tir.RewriteUnsafeSelect: 26us [26us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 471us [27us] (0.00%; 5.20%)
					tir.InsertHoistIfThenElse: 83us [83us] (0.00%; 17.59%)
					tir.Simplify: 337us [337us] (0.00%; 71.55%)
					tir.RemoveNoOp: 24us [24us] (0.00%; 5.18%)
				tir.CommonSubexprElimTIR: 5438us [5438us] (0.02%; 60.06%)
			tir.BindParams: 76us [76us] (0.00%; 0.01%)
			sequential: 2880us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.45%)
				tir.TextureFlatten: 147us [147us] (0.00%; 5.11%)
				tir.StorageFlatten: 955us [23us] (0.00%; 33.17%)
					tir.StorageFlatten_impl: 932us [8us] (0.00%; 97.56%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 13.43%)
						tir.BufferStrideLegalize: 122us [122us] (0.00%; 13.13%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.49%)
						tir.BufferBindUnwrapper: 117us [117us] (0.00%; 12.53%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 429us [429us] (0.00%; 46.05%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.06%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.20%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.89%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.43%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.53%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.17%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.98%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.82%)
				tir.Simplify: 237us [237us] (0.00%; 8.24%)
				tir.LoopPartition: 26us [26us] (0.00%; 0.89%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.56%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 25us [25us] (0.00%; 0.87%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.14%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.21%)
				tir.Simplify: 82us [82us] (0.00%; 2.86%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.18%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.37%)
					tir.Simplify: 81us [81us] (0.00%; 67.13%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.79%)
				tir.CommonSubexprElimTIR: 855us [855us] (0.00%; 29.69%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 7527us [19us] (0.02%; 0.66%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.26%)
				tir.TextureFlatten: 52us [52us] (0.00%; 0.69%)
				tir.StorageFlatten: 798us [21us] (0.00%; 10.60%)
					tir.StorageFlatten_impl: 777us [7us] (0.00%; 97.35%)
						tir.BufferShapeLegalize: 79us [79us] (0.00%; 10.12%)
						tir.BufferStrideLegalize: 54us [54us] (0.00%; 7.00%)
						tir.ThreadScopePropagate: 32us [32us] (0.00%; 4.14%)
						tir.BufferBindUnwrapper: 51us [51us] (0.00%; 6.60%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 522us [522us] (0.00%; 67.20%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.51%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.11%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 33us [33us] (0.00%; 0.43%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.53%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 52us [4us] (0.00%; 0.69%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.16%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.14%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.66%)
				tir.NarrowDataType: 165us [165us] (0.00%; 2.20%)
				tir.Simplify: 374us [374us] (0.00%; 4.97%)
				tir.LoopPartition: 35us [35us] (0.00%; 0.47%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.52%)
				tir.InjectVirtualThread: 36us [36us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.11%)
				tir.StorageRewrite: 114us [114us] (0.00%; 1.51%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.16%)
				tir.UnrollLoop: 119us [119us] (0.00%; 1.58%)
				tir.RenormalizeSplitPattern: 163us [163us] (0.00%; 2.16%)
				tir.Simplify: 425us [425us] (0.00%; 5.64%)
				tir.RemoveNoOp: 32us [32us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 24us [24us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 387us [4us] (0.00%; 5.14%)
					tir.InsertHoistIfThenElse: 76us [76us] (0.00%; 19.55%)
					tir.Simplify: 286us [286us] (0.00%; 73.78%)
					tir.RemoveNoOp: 22us [22us] (0.00%; 5.63%)
				tir.CommonSubexprElimTIR: 4538us [4538us] (0.01%; 60.29%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 2738us [20us] (0.01%; 0.24%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.42%)
				tir.TextureFlatten: 130us [130us] (0.00%; 4.74%)
				tir.StorageFlatten: 839us [21us] (0.00%; 30.65%)
					tir.StorageFlatten_impl: 818us [10us] (0.00%; 97.51%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 14.09%)
						tir.BufferStrideLegalize: 108us [108us] (0.00%; 13.22%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.56%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 12.69%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.49%)
						tir.StorageFlattener: 365us [365us] (0.00%; 44.61%)
						tir.AssertSimplifier: 99us [99us] (0.00%; 12.10%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.66%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.90%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.42%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.65%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.77%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 31.85%)
				tir.NarrowDataType: 105us [105us] (0.00%; 3.85%)
				tir.Simplify: 216us [216us] (0.00%; 7.87%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.72%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.20%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.24%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 83us [83us] (0.00%; 3.04%)
				tir.Simplify: 117us [117us] (0.00%; 4.26%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.63%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 175us [4us] (0.00%; 6.38%)
					tir.InsertHoistIfThenElse: 53us [53us] (0.00%; 30.22%)
					tir.Simplify: 102us [102us] (0.00%; 58.60%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 8.75%)
				tir.CommonSubexprElimTIR: 791us [791us] (0.00%; 28.89%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 21074us [23us] (0.06%; 1.85%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.11%)
				tir.TextureFlatten: 284us [284us] (0.00%; 1.35%)
				tir.StorageFlatten: 2259us [54us] (0.01%; 10.72%)
					tir.StorageFlatten_impl: 2205us [9us] (0.01%; 97.61%)
						tir.BufferShapeLegalize: 295us [295us] (0.00%; 13.39%)
						tir.BufferStrideLegalize: 232us [232us] (0.00%; 10.53%)
						tir.ThreadScopePropagate: 40us [40us] (0.00%; 1.81%)
						tir.BufferBindUnwrapper: 225us [225us] (0.00%; 10.19%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.20%)
						tir.StorageFlattener: 1081us [1081us] (0.00%; 49.04%)
						tir.AssertSimplifier: 318us [318us] (0.00%; 14.43%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 33us [33us] (0.00%; 0.16%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.23%)
				tir.InjectSoftwarePipeline: 59us [59us] (0.00%; 0.28%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.35%)
					tir.BF16Promote: 25us [25us] (0.00%; 33.95%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 25.31%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 34.79%)
				tir.NarrowDataType: 266us [266us] (0.00%; 1.26%)
				tir.Simplify: 1113us [1113us] (0.00%; 5.28%)
				tir.LoopPartition: 53us [53us] (0.00%; 0.25%)
				tir.VectorizeLoop: 47us [47us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 199us [199us] (0.00%; 0.95%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 146us [146us] (0.00%; 0.69%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.08%)
				tir.UnrollLoop: 316us [316us] (0.00%; 1.50%)
				tir.RenormalizeSplitPattern: 472us [472us] (0.00%; 2.24%)
				tir.Simplify: 1838us [1838us] (0.01%; 8.72%)
				tir.RemoveNoOp: 41us [41us] (0.00%; 0.20%)
				tir.RewriteUnsafeSelect: 62us [62us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 1835us [4us] (0.01%; 8.71%)
					tir.InsertHoistIfThenElse: 332us [332us] (0.00%; 18.09%)
					tir.Simplify: 1468us [1468us] (0.00%; 80.00%)
					tir.RemoveNoOp: 31us [31us] (0.00%; 1.66%)
				tir.CommonSubexprElimTIR: 11817us [11817us] (0.04%; 56.07%)
			tir.BindParams: 19us [19us] (0.00%; 0.00%)
			sequential: 2794us [19us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.47%)
				tir.TextureFlatten: 143us [143us] (0.00%; 5.11%)
				tir.StorageFlatten: 1013us [21us] (0.00%; 36.24%)
					tir.StorageFlatten_impl: 992us [8us] (0.00%; 97.97%)
						tir.BufferShapeLegalize: 124us [124us] (0.00%; 12.52%)
						tir.BufferStrideLegalize: 115us [115us] (0.00%; 11.64%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.34%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 11.53%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 502us [502us] (0.00%; 50.61%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 11.19%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.46%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.06%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.69%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.43%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.90%)
				tir.Simplify: 206us [206us] (0.00%; 7.38%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.64%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.18%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.28%)
				tir.Simplify: 81us [81us] (0.00%; 2.89%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 117us [4us] (0.00%; 4.19%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.60%)
					tir.Simplify: 80us [80us] (0.00%; 68.01%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.73%)
				tir.CommonSubexprElimTIR: 782us [782us] (0.00%; 27.99%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 3191us [22us] (0.01%; 0.28%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.39%)
				tir.TextureFlatten: 34us [34us] (0.00%; 1.06%)
				tir.StorageFlatten: 356us [21us] (0.00%; 11.15%)
					tir.StorageFlatten_impl: 335us [7us] (0.00%; 94.09%)
						tir.BufferShapeLegalize: 46us [46us] (0.00%; 13.64%)
						tir.BufferStrideLegalize: 32us [32us] (0.00%; 9.53%)
						tir.ThreadScopePropagate: 21us [21us] (0.00%; 6.40%)
						tir.BufferBindUnwrapper: 30us [30us] (0.00%; 9.07%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.14%)
						tir.StorageFlattener: 176us [176us] (0.00%; 52.70%)
						tir.AssertSimplifier: 18us [18us] (0.00%; 5.36%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.14%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 23us [23us] (0.00%; 0.72%)
				tir.InjectSoftwarePipeline: 28us [28us] (0.00%; 0.86%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.12%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.28%)
					tir.BF16Promote: 12us [12us] (0.00%; 29.54%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 25.58%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 34.85%)
				tir.NarrowDataType: 114us [114us] (0.00%; 3.57%)
				tir.Simplify: 298us [298us] (0.00%; 9.35%)
				tir.LoopPartition: 59us [59us] (0.00%; 1.85%)
				tir.VectorizeLoop: 6us [6us] (0.00%; 0.20%)
				tir.InjectVirtualThread: 66us [66us] (0.00%; 2.06%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.28%)
				tir.StorageRewrite: 171us [171us] (0.00%; 5.37%)
				tir.LowerVtcmAlloc: 11us [11us] (0.00%; 0.35%)
				tir.UnrollLoop: 53us [53us] (0.00%; 1.68%)
				tir.RenormalizeSplitPattern: 238us [238us] (0.00%; 7.46%)
				tir.Simplify: 218us [218us] (0.00%; 6.84%)
				tir.RemoveNoOp: 31us [31us] (0.00%; 0.98%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 255us [5us] (0.00%; 7.99%)
					tir.InsertHoistIfThenElse: 44us [44us] (0.00%; 17.12%)
					tir.Simplify: 180us [180us] (0.00%; 70.54%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 10.51%)
				tir.CommonSubexprElimTIR: 1097us [1097us] (0.00%; 34.39%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 1667us [20us] (0.00%; 0.15%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.83%)
				tir.TextureFlatten: 126us [126us] (0.00%; 7.54%)
				tir.StorageFlatten: 790us [29us] (0.00%; 47.40%)
					tir.StorageFlatten_impl: 762us [8us] (0.00%; 96.39%)
						tir.BufferShapeLegalize: 98us [98us] (0.00%; 12.88%)
						tir.BufferStrideLegalize: 89us [89us] (0.00%; 11.64%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.70%)
						tir.BufferBindUnwrapper: 85us [85us] (0.00%; 11.12%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.56%)
						tir.StorageFlattener: 382us [382us] (0.00%; 50.21%)
						tir.AssertSimplifier: 82us [82us] (0.00%; 10.83%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.34%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.34%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.28%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.25%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.26%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.36%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.26%)
				tir.LowerMatchBuffer: 14us [14us] (0.00%; 0.85%)
				tir.InjectSoftwarePipeline: 20us [20us] (0.00%; 1.23%)
				tir.LowerOpaqueBlock: 29us [29us] (0.00%; 1.72%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.24%)
				tir.BF16Legalize: 36us [4us] (0.00%; 2.13%)
					tir.BF16Promote: 12us [12us] (0.00%; 33.12%)
					tir.BF16CastElimination: 8us [8us] (0.00%; 22.22%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 32.66%)
				tir.NarrowDataType: 81us [81us] (0.00%; 4.86%)
				tir.Simplify: 124us [124us] (0.00%; 7.43%)
				tir.LoopPartition: 16us [16us] (0.00%; 0.94%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.89%)
				tir.InjectVirtualThread: 10us [10us] (0.00%; 0.60%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.39%)
				tir.StorageRewrite: 28us [28us] (0.00%; 1.67%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.30%)
				tir.UnrollLoop: 7us [7us] (0.00%; 0.44%)
				tir.RenormalizeSplitPattern: 33us [33us] (0.00%; 1.98%)
				tir.Simplify: 33us [33us] (0.00%; 1.97%)
				tir.RemoveNoOp: 10us [10us] (0.00%; 0.63%)
				tir.RewriteUnsafeSelect: 4us [4us] (0.00%; 0.26%)
				tir.HoistIfThenElse: 63us [5us] (0.00%; 3.75%)
					tir.InsertHoistIfThenElse: 16us [16us] (0.00%; 25.18%)
					tir.Simplify: 33us [33us] (0.00%; 53.32%)
					tir.RemoveNoOp: 9us [9us] (0.00%; 13.59%)
				tir.CommonSubexprElimTIR: 145us [145us] (0.00%; 8.67%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 1853us [19us] (0.01%; 0.16%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 1.03%)
				tir.TextureFlatten: 35us [35us] (0.00%; 1.89%)
				tir.StorageFlatten: 397us [21us] (0.00%; 21.44%)
					tir.StorageFlatten_impl: 376us [7us] (0.00%; 94.72%)
						tir.BufferShapeLegalize: 52us [52us] (0.00%; 13.77%)
						tir.BufferStrideLegalize: 35us [35us] (0.00%; 9.36%)
						tir.ThreadScopePropagate: 22us [22us] (0.00%; 5.72%)
						tir.BufferBindUnwrapper: 33us [33us] (0.00%; 8.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.06%)
						tir.StorageFlattener: 205us [205us] (0.00%; 54.40%)
						tir.AssertSimplifier: 19us [19us] (0.00%; 4.97%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.28%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.28%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.21%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.22%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.22%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.41%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.22%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 1.17%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 1.48%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.22%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.21%)
				tir.BF16Legalize: 38us [4us] (0.00%; 2.06%)
					tir.BF16Promote: 10us [10us] (0.00%; 26.30%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.35%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 39.64%)
				tir.NarrowDataType: 88us [88us] (0.00%; 4.75%)
				tir.Simplify: 204us [204us] (0.00%; 10.98%)
				tir.LoopPartition: 56us [56us] (0.00%; 3.01%)
				tir.VectorizeLoop: 29us [29us] (0.00%; 1.55%)
				tir.InjectVirtualThread: 36us [36us] (0.00%; 1.93%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.39%)
				tir.StorageRewrite: 98us [98us] (0.00%; 5.31%)
				tir.LowerVtcmAlloc: 8us [8us] (0.00%; 0.44%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.64%)
				tir.RenormalizeSplitPattern: 60us [60us] (0.00%; 3.25%)
				tir.Simplify: 72us [72us] (0.00%; 3.89%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.87%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.36%)
				tir.HoistIfThenElse: 111us [4us] (0.00%; 5.98%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 23.44%)
					tir.Simplify: 68us [68us] (0.00%; 61.75%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 11.16%)
				tir.CommonSubexprElimTIR: 450us [450us] (0.00%; 24.30%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			InferType: 7703us [7703us] (0.02%; 0.68%)
	InferType: 7631us [7631us] (0.02%; 0.65%)
	tir.ExtractPrimFuncConstants: 524us [524us] (0.00%; 0.04%)
sequential: 40319us [21us] (0.12%; 0.12%)
	tir.BindTarget: 76us [76us] (0.00%; 0.19%)
	tir.VerifyMemory: 87us [87us] (0.00%; 0.22%)
	tir.ThreadSync: 1597us [1597us] (0.00%; 3.96%)
	tir.ThreadSync: 613us [613us] (0.00%; 1.52%)
	tir.MergeDynamicSharedMemoryAllocations: 323us [323us] (0.00%; 0.80%)
	tir.ThreadSync: 935us [935us] (0.00%; 2.32%)
	tir.InferFragment: 633us [633us] (0.00%; 1.57%)
	tir.LowerThreadAllreduce: 2677us [2677us] (0.01%; 6.64%)
	tir.MakePackedAPI: 32373us [32373us] (0.10%; 80.29%)
	tir.SplitHostDevice: 984us [984us] (0.00%; 2.44%)
sequential: 72167us [18us] (0.22%; 0.22%)
	tir.Filter: 73us [73us] (0.00%; 0.10%)
	tir.BindTarget: 83us [83us] (0.00%; 0.11%)
	tir.LowerTVMBuiltin: 8346us [8346us] (0.02%; 11.57%)
	tir.LowerCustomDatatypes: 4283us [4283us] (0.01%; 5.93%)
	tir.LowerIntrin: 52446us [52446us] (0.16%; 72.67%)
	tir.LowerDeviceStorageAccessInfo: 3533us [3533us] (0.01%; 4.90%)
	tir.CombineContextCall: 3385us [3385us] (0.01%; 4.69%)
sequential: 99us [10us] (0.00%; 0.00%)
	tir.Filter: 71us [71us] (0.00%; 71.67%)
	tir.BindTarget: 4us [4us] (0.00%; 3.69%)
	tir.LowerWarpMemory: 3us [3us] (0.00%; 3.21%)
	tir.Simplify: 3us [3us] (0.00%; 2.97%)
	tir.LowerCustomDatatypes: 3us [3us] (0.00%; 3.19%)
	tir.LowerDeviceStorageAccessInfo: 3us [3us] (0.00%; 2.75%)
	tir.LowerIntrin: 3us [3us] (0.00%; 2.66%)
