:: no-origin mode LDM
ms clearandshift
mc <U272> no210 mx 2366 2998
mc <U273> iv110 mx 2206 2998
mc <U274> no210 mx -34 2010
mc <U275> no210 mx 166 2010
mc <U276> iv110 1566 6916
mc <U277> mu111 mx 3886 2998
mc <U278> na210 1566 5928
mc <col_reg_0_inst> dfr11 3846 8892
mc <U279> iv110 1246 6916
mc <U280> na210 1246 5928
mc <U281> na210 926 6916
mc <U282> na210 246 3952
mc <U283> na310 -34 3952
mc <U284> na210 206 2964
mc <U285> na210 -34 2964
mc <ram_addr_tri2_7_inst> tinv10 1006 0
mc <U286> mu111 mx 406 2010
mc <U287> no210 mx 806 2010
mc <U288> na210 mx 926 2998
mc <U289> na210 mx 1326 2998
mc <U290> iv110 mx 1166 2998
mc <U300> na210 1966 3952
mc <U291> mu111 -34 0
mc <U301> iv110 286 5928
mc <ram_addr_tri2_4_inst> tinv10 2806 8892
mc <U292> iv110 926 5928
mc <U302> na210 -34 6916
mc <row_reg_2_inst> dfr11 mx -34 2998
mc <U293> na210 606 6916
mc <U303> no310 3566 3952
mc <U294> na210 1726 3952
mc <U304> na210 3286 3952
mc <U295> na210 1486 3952
mc <U305> na210 1246 3952
mc <U296> iv110 606 5928
mc <U306> na310 726 3952
mc <ram_addr_tri2_1_inst> tinv10 mx 166 8926
mc <U297> mu111 mx 5006 2010
mc <U307> na210 1006 3952
mc <U298> no210 286 6916
mc <U308> na210 486 3952
mc <ram_addr_tri_5_inst> tinv10 3566 8892
mc <U299> na310 2206 3952
mc <U309> mu111 mx 5406 7938
mc <U310> no210 5846 5928
mc <U311> na210 mx 5846 7938
mc <U312> na210 5566 5928
mc <U313> iv110 -34 5928
mc <U314> mu111 3726 9880
mc <ram_addr_tri_2_inst> tinv10 606 9880
mc <U315> iv110 mx -34 5962
mc <U316> na210 mx -34 4974
mc <U317> na310 mx 246 5962
mc <U318> na310 mx 286 4974
mc <U319> iv110 mx 646 5962
mc <U320> na210 mx 5926 2998
mc <U321> na210 5646 0
mc <U322> na210 5046 988
mc <ram_out_tri> tinv10 -34 9880
mc <U323> na210 4606 0
mc <U324> na210 3566 0
mc <U325> na210 4006 988
mc <U326> na210 2966 988
mc <U327> na210 2526 0
mc <U328> na210 1926 988
mc <U329> na210 1486 0
mc <U330> no210 3006 6916
mc <U331> iv110 2726 6916
mc <shift_col_reg_1_inst> dfr11 mx 1006 2010
mc <ram_addr_tri_enable_reg_6_inst> dfn10 2686 0
mc <U332> no310 mx 646 4974
mc <U333> na310 5246 5928
mc <U334> no310 4926 5928
mc <ram_write_tri> tinv10 4526 2964
mc <U335> no210 4646 5928
mc <U336> no210 mx 926 5962
mc <ram_addr_tri_enable_reg_3_inst> dfn10 3726 0
mc <U337> no210 mx 4646 7938
mc <U338> no210 mx 5126 7938
mc <U339> no210 mx 4886 7938
mc <U340> iv110 mx 1046 4974
mc <state_reg_3_inst> dfr11 886 988
mc <U341> iv110 mx 3206 7938
mc <U342> na210 mx 3406 7938
mc <ram_addr_tri_enable_reg_0_inst> dfn10 5806 0
mc <U343> na210 mx 3646 7938
mc <U344> iv110 mx 5406 2010
mc <shift_row_reg_3_inst> dfr11 mx 1686 7938
mc <U345> iv110 5926 988
mc <state_reg_0_inst> dfr11 4246 6916
mc <U346> iv110 5486 0
mc <U347> iv110 4886 988
mc <U348> iv110 3846 988
mc <U349> iv110 4446 0
mc <U350> iv110 3406 0
mc <shift_row_reg_0_inst> dfr11 1206 8892
mc <U351> iv110 2806 988
mc <U352> iv110 2366 0
mc <U353> iv110 1766 988
mc <U354> no210 mx 1966 8926
mc <U355> no210 mx 2366 8926
mc <U356> iv110 mx 1286 5962
mc <U357> no210 mx 2166 8926
mc <U358> iv110 mx 1366 4974
mc <U359> no210 mx 446 8926
mc <U360> no210 mx 846 8926
mc <U361> iv110 mx 1566 2998
mc <U362> no210 mx 646 8926
mc <U363> iv110 mx 1606 5962
mc <U364> no210 446 9880
mc <U365> no210 246 9880
mc <U366> iv110 mx 2606 2998
mc <U367> no210 446 8892
mc <U368> iv110 246 8892
mc <U370> mu111 1286 9880
mc <U369> no210 1806 9880
mc <U371> no210 1646 9880
mc <U372> iv110 mx 1726 4974
mc <U373> no310 2686 9880
mc <U374> iv110 2486 8892
mc <U375> na210 2326 8892
mc <U376> no210 2526 9880
mc <U377> ex210 2206 9880
mc <U378> no210 2646 8892
mc <U380> no310 3366 8892
mc <U379> iv110 mx 1926 5962
mc <U381> no210 3126 9880
mc <col_reg_2_inst> dfr11 1486 2964
mc <U382> no210 3206 8892
mc <U383> iv110 mx 2046 4974
mc <U384> iv110 3286 9880
mc <U385> na210 3046 8892
mc <U386> ex210 mx 2206 5962
mc <U387> no310 4726 8892
mc <U388> no210 4246 9880
mc <U400> iv110 mx 3406 5962
mc <U390> no310 mx 2686 5962
mc <U389> iv110 mx 2366 4974
mc <U401> na310 5326 8892
mc <U391> iv110 4406 9880
mc <U402> no310 5286 9880
mc <U392> na210 4086 9880
mc <U403> iv110 mx 3366 4974
mc <U393> na210 5166 8892
mc <ram_addr_tri2_6_inst> tinv10 4726 9880
mc <U404> na310 mx 3686 5962
mc <U394> na210 5126 9880
mc <U405> no210 mx 3646 4974
mc <U395> na210 4966 9880
mc <U406> iv110 mx 4006 4974
mc <U396> na310 mx 2646 4974
mc <U407> na310 mx 4046 5962
mc <U397> no210 mx 3046 5962
mc <U408> iv110 mx 4326 4974
mc <U398> iv110 mx 3046 4974
mc <ram_addr_tri2_3_inst> tinv10 1966 9880
mc <U410> no210 mx 4606 4974
mc <U409> no310 mx 4406 5962
mc <U399> no210 4566 9880
mc <row_reg_1_inst> dfr11 -34 988
mc <U411> iv110 mx 4806 5962
mc <ram_addr_tri_7_inst> tinv10 1246 0
mc <U412> no210 mx 4926 4974
mc <U413> no310 mx 5086 5962
mc <U414> iv110 mx 5246 4974
mc <ram_addr_tri2_0_inst> tinv10 mx 1686 8926
mc <U415> na310 mx 5406 5962
mc <U416> na310 5526 8892
mc <ram_addr_tri_4_inst> tinv10 2886 9880
mc <U417> mu111 5526 9880
mc <U418> iv110 mx 5526 4974
mc <U420> no210 mx 5766 4974
mc <U419> iv110 mx 5766 5962
mc <U421> iv110 5726 3952
mc <U422> no210 5726 2964
mc <ram_addr_tri_1_inst> tinv10 mx -34 7938
mc <U423> no310 5406 3952
mc <U424> iv110 5446 2964
mc <U425> iv110 5126 3952
mc <U426> iv110 5166 2964
mc <U427> na310 4806 3952
mc <U428> no210 4886 2964
mc <U430> na210 mx -34 8926
mc <U429> iv110 4526 3952
mc <ram_out_tri2> tinv10 -34 8892
mc <shift_col_reg_0_inst> dfr11 mx 2926 2010
mc <ram_addr_tri_enable_reg_5_inst> dfn10 3126 988
mc <ram_addr_tri_enable_reg_2_inst> dfn10 4766 0
mc <state_reg_2_inst> dfr11 3206 2964
mc <shift_row_reg_2_inst> dfr11 mx 246 7938
mc <ram_out_tri_enable_reg> dfn10 1646 0
mc <ready_reg> dfn10 mx 3886 2010
mc <col_reg_1_inst> dfr11 mx 4806 8926
mc <ram_write_tri_enable_reg> dfn10 mx 5206 2998
mc <ram_addr_tri2_5_inst> tinv10 3446 9880
mc <row_reg_3_inst> dfr11 486 2964
mc <ram_addr_tri2_2_inst> tinv10 606 8892
mc <row_reg_0_inst> dfr11 mx 4286 2998
mc <ram_addr_tri_6_inst> tinv10 4926 8892
mc <ram_addr_tri_3_inst> tinv10 2086 8892
mc <ram_addr_tri_0_inst> tinv10 mx 1406 7938
mc <score_reg> dfr11 2766 5928
mc <U224> na210 mx 4646 2010
mc <shift_col_reg_2_inst> dfr11 mx 1966 2010
mc <ram_addr_tri_enable_reg_7_inst> dfn10 2086 988
mc <U225> iv110 mx 4846 2010
mc <U226> iv110 2446 6916
mc <U227> na310 806 0
mc <U228> no210 646 0
mc <U229> no210 326 0
mc <U230> no210 486 0
mc <ram_addr_tri_enable_reg_4_inst> dfn10 4166 988
mc <U231> na310 2966 3952
mc <U232> no210 2726 3952
mc <U233> iv110 2486 3952
mc <U234> na210 2446 2964
mc <U235> na310 4206 2964
mc <ram_addr_tri_enable_reg_1_inst> dfn10 5206 988
mc <U236> no210 3886 3952
mc <U237> no210 2686 2964
mc <ram_write_tri2> tinv10 4166 3952
mc <U238> na210 2926 2964
mc <state_reg_1_inst> dfr11 5286 6916
mc <U239> na310 4326 5928
mc <U240> no310 3886 6916
mc <U241> iv110 4046 5928
mc <U242> na210 3766 5928
mc <U243> na210 3286 6916
mc <shift_row_reg_1_inst> dfr11 mx 3086 8926
mc <U244> na310 3566 6916
mc <U245> no310 2406 5928
mc <U246> na310 mx 2566 8926
mc <U247> na210 mx 2926 7938
mc <U248> na210 mx 2846 8926
mc <U249> na210 mx 2686 7938
mc <U250> na310 mx 1046 8926
mc <U251> na210 mx 1486 8926
mc <U252> na210 mx 1206 7938
mc <U253> na210 mx 1286 8926
mc <U254> na310 mx 3886 7938
mc <U255> na210 mx 4326 8926
mc <U256> na210 mx 4166 7938
mc <U257> na210 mx 4406 7938
mc <U258> na210 mx 4566 8926
mc <U259> na210 mx 4086 8926
mc <U260> iv110 2166 6916
mc <U261> na210 1006 8892
mc <U262> na210 846 8892
mc <U263> mu111 886 9880
mc <U264> iv110 2126 5928
mc <U265> na310 1846 6916
mc <U266> na210 1846 5928
mc <U267> mu111 mx 2806 2998
mc <U268> no310 mx 3406 2998
mc <U269> na210 mx 3206 2998
mc <U270> na210 mx 3646 2998
mc <U271> mu111 mx 1766 2998
me
