
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 359.336 ; gain = 102.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Top_Student.v:23]
INFO: [Synth 8-6157] synthesizing module 'pix_convert' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/pix_convert.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pix_convert' (1#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/pix_convert.v:23]
INFO: [Synth 8-6157] synthesizing module 'improved_clock' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/improved_clock.v:22]
INFO: [Synth 8-6155] done synthesizing module 'improved_clock' (2#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/improved_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (3#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'LEDS' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/LEDS.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_switcher' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/led_switcher.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_switcher' (4#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/led_switcher.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_blinker' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/led_blinker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_blinker' (5#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/led_blinker.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_counter_16' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/state_counter_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_counter_16' (6#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/state_counter_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LEDS' (7#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/LEDS.v:23]
INFO: [Synth 8-6157] synthesizing module 'Lock_Screen_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Lock_Screen_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_v1' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer_v1.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (8#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_v1' (9#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer_v1.v:23]
INFO: [Synth 8-6157] synthesizing module 'screen_locked' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_locked.v:23]
INFO: [Synth 8-3876] $readmem data file 'new_welcome.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_locked.v:30]
INFO: [Synth 8-6155] done synthesizing module 'screen_locked' (10#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_locked.v:23]
INFO: [Synth 8-6157] synthesizing module 'screen_correct_psw' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_correct_psw.v:23]
INFO: [Synth 8-3876] $readmem data file 'correct_password.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_correct_psw.v:30]
INFO: [Synth 8-6155] done synthesizing module 'screen_correct_psw' (11#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_correct_psw.v:23]
INFO: [Synth 8-6157] synthesizing module 'screen_wrong_psw' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_wrong_psw.v:23]
INFO: [Synth 8-3876] $readmem data file 'wrong_password.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_wrong_psw.v:30]
INFO: [Synth 8-6155] done synthesizing module 'screen_wrong_psw' (12#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/screen_wrong_psw.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lock_Screen_App' (13#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Lock_Screen_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'Home_Screen_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Home_Screen_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_clk200ms' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer_clk200ms.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_clk200ms' (14#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer_clk200ms.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (15#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_select' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select.v:23]
	Parameter RED bound to: 16'b1111100000000000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter ORANGE bound to: 16'b1111110001100000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'app_select_1' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_1.v:23]
INFO: [Synth 8-3876] $readmem data file 'speaker_screen_new.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_1.v:31]
INFO: [Synth 8-6155] done synthesizing module 'app_select_1' (16#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_select_2' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_2.v:23]
INFO: [Synth 8-3876] $readmem data file 'tic_new.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_2.v:31]
INFO: [Synth 8-6155] done synthesizing module 'app_select_2' (17#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_select_3' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_3.v:23]
INFO: [Synth 8-3876] $readmem data file 'ball_new.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_3.v:30]
INFO: [Synth 8-6155] done synthesizing module 'app_select_3' (18#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_select_4' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_4.v:23]
INFO: [Synth 8-3876] $readmem data file 'audio_new.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_4.v:31]
INFO: [Synth 8-6155] done synthesizing module 'app_select_4' (19#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_select_5' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_5.v:23]
INFO: [Synth 8-3876] $readmem data file 'car_final.mem' is read successfully [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_5.v:29]
INFO: [Synth 8-6155] done synthesizing module 'app_select_5' (20#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'app_select' (21#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select.v:23]
INFO: [Synth 8-6157] synthesizing module 'home_button_fsm' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/home_button_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'home_button_fsm' (22#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/home_button_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_app_fsm' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/button_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'detect_press' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/detect_press.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_press' (23#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/detect_press.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select_app_fsm' (24#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/button_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Home_Screen_App' (25#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Home_Screen_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'Music_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Music_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'speaker' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/speaker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'speaker' (26#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/speaker.v:23]
INFO: [Synth 8-6157] synthesizing module 'note' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/note.v:23]
INFO: [Synth 8-6155] done synthesizing module 'note' (27#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/note.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_imperial_march' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_imperial_march.v:23]
	Parameter basys_freq bound to: 100000000 - type: integer 
	Parameter delay_500ms bound to: 50000000 - type: integer 
	Parameter delay_350ms bound to: 35000000 - type: integer 
	Parameter delay_150ms bound to: 15000000 - type: integer 
	Parameter delay_650ms bound to: 65000000 - type: integer 
	Parameter delay_break bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a_440hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/a_440hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'a_440hz' (28#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/a_440hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'cH_523hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/cH_523hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cH_523hz' (29#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/cH_523hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'eH_659hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/eH_659hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eH_659hz' (30#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/eH_659hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'fH_698hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/fH_698hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fH_698hz' (31#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/fH_698hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'f_349hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/f_349hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'f_349hz' (32#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/f_349hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'gS_415hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/gS_415hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gS_415hz' (33#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/gS_415hz.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_imperial_march.v:101]
INFO: [Synth 8-6155] done synthesizing module 'song_imperial_march' (34#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_imperial_march.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_control_music' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/segment_control_music.v:22]
INFO: [Synth 8-6155] done synthesizing module 'segment_control_music' (35#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/segment_control_music.v:22]
INFO: [Synth 8-6157] synthesizing module 'song_never_gonna_give_you_up' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_never_gonna_give_you_up.v:23]
	Parameter basys_freq bound to: 100000000 - type: integer 
	Parameter delay_500ms bound to: 50000000 - type: integer 
	Parameter delay_350ms bound to: 35000000 - type: integer 
	Parameter delay_150ms bound to: 15000000 - type: integer 
	Parameter delay_650ms bound to: 65000000 - type: integer 
	Parameter delay_break bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'g_392hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/g_392hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'g_392hz' (36#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/g_392hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'gH_784hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/gH_784hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gH_784hz' (37#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/gH_784hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'dH_587hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dH_587hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dH_587hz' (38#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dH_587hz.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_never_gonna_give_you_up.v:103]
INFO: [Synth 8-6155] done synthesizing module 'song_never_gonna_give_you_up' (39#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_never_gonna_give_you_up.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_fur_elise' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_fur_elise.v:23]
	Parameter basys_freq bound to: 100000000 - type: integer 
	Parameter delay_500ms bound to: 50000000 - type: integer 
	Parameter delay_350ms bound to: 35000000 - type: integer 
	Parameter delay_150ms bound to: 15000000 - type: integer 
	Parameter delay_650ms bound to: 65000000 - type: integer 
	Parameter delay_break bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'c_256hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/c_256hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'c_256hz' (40#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/c_256hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'e_329hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/e_329hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'e_329hz' (41#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/e_329hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'b_494hz' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/b_494hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'b_494hz' (42#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/b_494hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'dsharp' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dsharp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dsharp' (43#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/dsharp.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_fur_elise.v:109]
WARNING: [Synth 8-6014] Unused sequential element past_150ms_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_fur_elise.v:90]
INFO: [Synth 8-6155] done synthesizing module 'song_fur_elise' (44#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_fur_elise.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_ode_to_joy' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_ode_to_joy.v:1]
	Parameter basys_freq bound to: 100000000 - type: integer 
	Parameter delay_500ms bound to: 50000000 - type: integer 
	Parameter delay_350ms bound to: 35000000 - type: integer 
	Parameter delay_150ms bound to: 15000000 - type: integer 
	Parameter delay_650ms bound to: 65000000 - type: integer 
	Parameter delay_break bound to: 10000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_ode_to_joy.v:79]
WARNING: [Synth 8-6014] Unused sequential element past_150ms_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_ode_to_joy.v:60]
WARNING: [Synth 8-6014] Unused sequential element past_650ms_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_ode_to_joy.v:61]
INFO: [Synth 8-6155] done synthesizing module 'song_ode_to_joy' (45#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_ode_to_joy.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oled_C' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Oled_C.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Oled_C' (46#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Oled_C.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_state_update' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_state_update.v:23]
INFO: [Synth 8-6155] done synthesizing module 'song_state_update' (47#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/song_state_update.v:23]
WARNING: [Synth 8-3848] Net GAIN in module/entity Music_App does not have driver. [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Music_App.v:28]
WARNING: [Synth 8-3848] Net Shutdown in module/entity Music_App does not have driver. [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Music_App.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Music_App' (48#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Music_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'TTT_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Initialisation.v:23]
	Parameter blue bound to: 16'b0000000000011111 
	Parameter green bound to: 16'b0000011111100000 
	Parameter red bound to: 16'b1111100000000000 
	Parameter white bound to: 16'b1111111111111111 
	Parameter black bound to: 16'b0000000000000000 
	Parameter pink bound to: 16'b1111111000011111 
INFO: [Synth 8-6157] synthesizing module 'Clk6p25' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Clk6p25.v:23]
INFO: [Synth 8-6157] synthesizing module 'flexi_clk' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/flexi_clk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'flexi_clk' (49#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/flexi_clk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Clk6p25' (50#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Clk6p25.v:23]
INFO: [Synth 8-6157] synthesizing module 'TTT' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/TTT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TTT' (51#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/TTT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TTT_App' (52#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/TTTEditedFinal.xpr/ProjectTicTacToe/ProjectTicTacToe.srcs/sources_1/new/Initialisation.v:23]
INFO: [Synth 8-6157] synthesizing module 'Catch_Ball_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Catch_Ball_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_chosen' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/clock_chosen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_chosen' (53#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/clock_chosen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ball_game' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/ball_game.v:23]
INFO: [Synth 8-6157] synthesizing module 'coordniate' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/coordniate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coordniate' (54#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/coordniate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ball_game' (55#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/ball_game.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ball_speed' does not match port width (3) of module 'ball_game' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Catch_Ball_App.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Catch_Ball_App' (56#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Catch_Ball_App.v:23]
INFO: [Synth 8-6157] synthesizing module 'password_check' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/password_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'sw_change' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/sw_change.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sw_change' (57#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/sw_change.v:23]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/password_check.v:46]
INFO: [Synth 8-6155] done synthesizing module 'password_check' (58#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/password_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'app_fsm' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'app_fsm' (59#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (60#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'SEG_CTRL_FINAL' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/SEG_CTRL_FINAL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SEG_CTRL_FINAL' (61#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/SEG_CTRL_FINAL.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Visualizer_App' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Audio_Visualize_App.v:23]
	Parameter WIDTH bound to: 4'b1000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter MAGENTA bound to: 16'b1111100000011111 
	Parameter CYAN bound to: 16'b0000011111111111 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter ORANGE bound to: 16'b1111110011000000 
	Parameter GREY bound to: 16'b0110001100001100 
	Parameter INDIGO bound to: 16'b0100100000010000 
	Parameter VIOLET bound to: 16'b0111100000011111 
INFO: [Synth 8-6157] synthesizing module 'mic_abs' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/Week_9_A0284708U.xpr/improvement_project/improvement_project.srcs/sources_1/new/mic_abs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mic_abs' (62#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/Week_9_A0284708U.xpr/improvement_project/improvement_project.srcs/sources_1/new/mic_abs.v:23]
INFO: [Synth 8-6157] synthesizing module 'bar_height' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/Week_9_A0284708U.xpr/improvement_project/improvement_project.srcs/sources_1/new/bar_height.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bar_height' (63#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/imports/EE2026vivado/Week_9_A0284708U.xpr/improvement_project/improvement_project.srcs/sources_1/new/bar_height.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Visualizer_App' (64#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Audio_Visualize_App.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (65#1) [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/Top_Student.v:23]
WARNING: [Synth 8-3331] design ball_game has unconnected port ball_speed[2]
WARNING: [Synth 8-3331] design ball_game has unconnected port ball_speed[1]
WARNING: [Synth 8-3331] design ball_game has unconnected port ball_speed[0]
WARNING: [Synth 8-3331] design Music_App has unconnected port GAIN
WARNING: [Synth 8-3331] design Music_App has unconnected port Shutdown
WARNING: [Synth 8-3331] design Lock_Screen_App has unconnected port app_state[2]
WARNING: [Synth 8-3331] design Lock_Screen_App has unconnected port app_state[1]
WARNING: [Synth 8-3331] design Lock_Screen_App has unconnected port app_state[0]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port SW13
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 498.020 ; gain = 240.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 498.020 ; gain = 240.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 498.020 ; gain = 240.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 842.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 842.480 ; gain = 585.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 842.480 ; gain = 585.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 842.480 ; gain = 585.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speaker" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_440hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_523hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_659hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_698hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_349hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_415hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'song_imperial_march'
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_150ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_150ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_392hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_523hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_587hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'song_never_gonna_give_you_up'
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_150ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_150ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_659hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_329hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_659hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_622hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'song_fur_elise'
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "note6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'song_ode_to_joy'
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "song_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "slower_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/ball_game.v:66]
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_bar" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_bar" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_correct" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_color" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_color" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'oled_color_reg' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/app_select.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'pressed_reg' [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/detect_press.v:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE17 | 000000000000000000000000000000000001 | 00000000011010010110111001101001
                 iSTATE2 | 000000000000000000000000000000000010 | 00000000000000000111010000110001
                iSTATE25 | 000000000000000000000000000000000100 | 00000000000000000110001000110001
                  iSTATE | 000000000000000000000000000000001000 | 00000000000000000111010000110010
                iSTATE21 | 000000000000000000000000000000010000 | 00000000000000000110001000110010
                iSTATE34 | 000000000000000000000000000000100000 | 00000000000000000111010000110011
                iSTATE19 | 000000000000000000000000000001000000 | 00000000000000000110001000110011
                iSTATE30 | 000000000000000000000000000010000000 | 00000000000000000111010000110100
                iSTATE14 | 000000000000000000000000000100000000 | 00000000000000000110001000110100
                iSTATE28 | 000000000000000000000000001000000000 | 00000000000000000111010000110101
                iSTATE12 | 000000000000000000000000010000000000 | 00000000000000000110001000110101
                iSTATE23 | 000000000000000000000000100000000000 | 00000000000000000111010000110110
                iSTATE10 | 000000000000000000000001000000000000 | 00000000000000000110001000110110
                iSTATE22 | 000000000000000000000010000000000000 | 00000000000000000111010000110111
                 iSTATE8 | 000000000000000000000100000000000000 | 00000000000000000110001000110111
                iSTATE29 | 000000000000000000001000000000000000 | 00000000000000000111010000111000
                iSTATE13 | 000000000000000000010000000000000000 | 00000000000000000110001000111000
                iSTATE27 | 000000000000000000100000000000000000 | 00000000000000000111010000111001
                iSTATE11 | 000000000000000001000000000000000000 | 00000000000000000110001000111001
                 iSTATE4 | 000000000000000010000000000000000000 | 00000000011101000011000100110000
                iSTATE20 | 000000000000000100000000000000000000 | 00000000011000100011000100110000
                 iSTATE3 | 000000000000001000000000000000000000 | 00000000011101000011000100110001
                iSTATE18 | 000000000000010000000000000000000000 | 00000000011000100011000100110001
                 iSTATE1 | 000000000000100000000000000000000000 | 00000000011101000011000100110010
                iSTATE16 | 000000000001000000000000000000000000 | 00000000011000100011000100110010
                 iSTATE0 | 000000000010000000000000000000000000 | 00000000011101000011000100110011
                iSTATE15 | 000000000100000000000000000000000000 | 00000000011000100011000100110011
                iSTATE33 | 000000001000000000000000000000000000 | 00000000011101000011000100110100
                 iSTATE9 | 000000010000000000000000000000000000 | 00000000011000100011000100110100
                iSTATE32 | 000000100000000000000000000000000000 | 00000000011101000011000100110101
                 iSTATE7 | 000001000000000000000000000000000000 | 00000000011000100011000100110101
                iSTATE26 | 000010000000000000000000000000000000 | 00000000011101000011000100110110
                 iSTATE6 | 000100000000000000000000000000000000 | 00000000011000100011000100110110
                iSTATE24 | 001000000000000000000000000000000000 | 00000000011101000011000100110111
                 iSTATE5 | 010000000000000000000000000000000000 | 00000000011000100011000100110111
                iSTATE31 | 100000000000000000000000000000000000 | 00000000011101000011000100111000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'song_imperial_march'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE16 |                            00000 | 00000000011010010110111001101001
                iSTATE24 |                            00001 | 00000000000000000111010000110001
                iSTATE22 |                            00010 | 00000000000000000110001000110001
                iSTATE21 |                            00011 | 00000000000000000111010000110010
                iSTATE18 |                            00100 | 00000000000000000110001000110010
                iSTATE20 |                            00101 | 00000000000000000111010000110011
                iSTATE17 |                            00110 | 00000000000000000110001000110011
                iSTATE12 |                            00111 | 00000000000000000111010000110100
                 iSTATE5 |                            01000 | 00000000000000000110001000110100
                iSTATE10 |                            01001 | 00000000000000000111010000110101
                 iSTATE3 |                            01010 | 00000000000000000110001000110101
                 iSTATE2 |                            01011 | 00000000000000000111010000110110
                iSTATE25 |                            01100 | 00000000000000000110001000110110
                 iSTATE0 |                            01101 | 00000000000000000111010000110111
                iSTATE23 |                            01110 | 00000000000000000110001000110111
                 iSTATE6 |                            01111 | 00000000000000000111010000111000
                  iSTATE |                            10000 | 00000000000000000110001000111000
                 iSTATE4 |                            10001 | 00000000000000000111010000111001
                iSTATE26 |                            10010 | 00000000000000000110001000111001
                iSTATE14 |                            10011 | 00000000011101000011000100110000
                 iSTATE9 |                            10100 | 00000000011000100011000100110000
                iSTATE13 |                            10101 | 00000000011101000011000100110001
                 iSTATE8 |                            10110 | 00000000011000100011000100110001
                iSTATE11 |                            10111 | 00000000011101000011000100110010
                 iSTATE1 |                            11000 | 00000000011000100011000100110010
                 iSTATE7 |                            11001 | 00000000011101000011000100110011
                iSTATE27 |                            11010 | 00000000011000100011000100110011
                iSTATE19 |                            11011 | 00000000011101000011000100110100
                iSTATE15 |                            11100 | 00000000011000100011000100110100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'song_never_gonna_give_you_up'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE17 | 00000000000000000000000000000000001 | 00000000011010010110111001101001
                 iSTATE2 | 00000000000000000000000000000000010 | 00000000000000000111010000110001
                iSTATE25 | 00000000000000000000000000000000100 | 00000000000000000110001000110001
                  iSTATE | 00000000000000000000000000000001000 | 00000000000000000111010000110010
                iSTATE21 | 00000000000000000000000000000010000 | 00000000000000000110001000110010
                iSTATE33 | 00000000000000000000000000000100000 | 00000000000000000111010000110011
                iSTATE19 | 00000000000000000000000000001000000 | 00000000000000000110001000110011
                iSTATE30 | 00000000000000000000000000010000000 | 00000000000000000111010000110100
                iSTATE14 | 00000000000000000000000000100000000 | 00000000000000000110001000110100
                iSTATE28 | 00000000000000000000000001000000000 | 00000000000000000111010000110101
                iSTATE12 | 00000000000000000000000010000000000 | 00000000000000000110001000110101
                iSTATE23 | 00000000000000000000000100000000000 | 00000000000000000111010000110110
                iSTATE10 | 00000000000000000000001000000000000 | 00000000000000000110001000110110
                iSTATE22 | 00000000000000000000010000000000000 | 00000000000000000111010000110111
                 iSTATE8 | 00000000000000000000100000000000000 | 00000000000000000110001000110111
                iSTATE29 | 00000000000000000001000000000000000 | 00000000000000000111010000111000
                iSTATE13 | 00000000000000000010000000000000000 | 00000000000000000110001000111000
                iSTATE27 | 00000000000000000100000000000000000 | 00000000000000000111010000111001
                iSTATE11 | 00000000000000001000000000000000000 | 00000000000000000110001000111001
                 iSTATE4 | 00000000000000010000000000000000000 | 00000000011101000011000100110000
                iSTATE20 | 00000000000000100000000000000000000 | 00000000011000100011000100110000
                 iSTATE3 | 00000000000001000000000000000000000 | 00000000011101000011000100110001
                iSTATE18 | 00000000000010000000000000000000000 | 00000000011000100011000100110001
                 iSTATE1 | 00000000000100000000000000000000000 | 00000000011101000011000100110010
                iSTATE16 | 00000000001000000000000000000000000 | 00000000011000100011000100110010
                 iSTATE0 | 00000000010000000000000000000000000 | 00000000011101000011000100110011
                iSTATE15 | 00000000100000000000000000000000000 | 00000000011000100011000100110011
                iSTATE32 | 00000001000000000000000000000000000 | 00000000011101000011000100110100
                 iSTATE9 | 00000010000000000000000000000000000 | 00000000011000100011000100110100
                iSTATE31 | 00000100000000000000000000000000000 | 00000000011101000011000100110101
                 iSTATE7 | 00001000000000000000000000000000000 | 00000000011000100011000100110101
                iSTATE26 | 00010000000000000000000000000000000 | 00000000011101000011000100110110
                 iSTATE6 | 00100000000000000000000000000000000 | 00000000011000100011000100110110
                iSTATE24 | 01000000000000000000000000000000000 | 00000000011101000011000100110111
                 iSTATE5 | 10000000000000000000000000000000000 | 00000000011000100011000100110111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'song_fur_elise'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE17 |                            00000 | 00000000011010010110111001101001
                iSTATE26 |                            00001 | 00000000000000000111010000110001
                iSTATE24 |                            00010 | 00000000000000000110001000110001
                iSTATE23 |                            00011 | 00000000000000000111010000110010
                iSTATE19 |                            00100 | 00000000000000000110001000110010
                iSTATE22 |                            00101 | 00000000000000000111010000110011
                iSTATE18 |                            00110 | 00000000000000000110001000110011
                iSTATE12 |                            00111 | 00000000000000000111010000110100
                 iSTATE5 |                            01000 | 00000000000000000110001000110100
                iSTATE10 |                            01001 | 00000000000000000111010000110101
                 iSTATE3 |                            01010 | 00000000000000000110001000110101
                 iSTATE2 |                            01011 | 00000000000000000111010000110110
                iSTATE27 |                            01100 | 00000000000000000110001000110110
                 iSTATE0 |                            01101 | 00000000000000000111010000110111
                iSTATE25 |                            01110 | 00000000000000000110001000110111
                 iSTATE6 |                            01111 | 00000000000000000111010000111000
                  iSTATE |                            10000 | 00000000000000000110001000111000
                 iSTATE4 |                            10001 | 00000000000000000111010000111001
                iSTATE28 |                            10010 | 00000000000000000110001000111001
                iSTATE14 |                            10011 | 00000000011101000011000100110000
                 iSTATE9 |                            10100 | 00000000011000100011000100110000
                iSTATE13 |                            10101 | 00000000011101000011000100110001
                 iSTATE8 |                            10110 | 00000000011000100011000100110001
                iSTATE11 |                            10111 | 00000000011101000011000100110010
                 iSTATE1 |                            11000 | 00000000011000100011000100110010
                 iSTATE7 |                            11001 | 00000000011101000011000100110011
                iSTATE29 |                            11010 | 00000000011000100011000100110011
                iSTATE21 |                            11011 | 00000000011101000011000100110100
                iSTATE16 |                            11100 | 00000000011000100011000100110100
                iSTATE20 |                            11101 | 00000000011101000011000100110101
                iSTATE15 |                            11110 | 00000000011000100011000100110101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'song_ode_to_joy'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 842.480 ; gain = 585.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|     50514|
|2     |Top_Student__GB1 |           1|     27746|
|3     |Top_Student__GB2 |           1|     16286|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 99    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 28    
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  20 Input     16 Bit        Muxes := 1     
	 261 Input     16 Bit        Muxes := 1     
	 258 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 9     
	   5 Input     15 Bit        Muxes := 2     
	   6 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	  14 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 211   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 3     
	  29 Input      1 Bit        Muxes := 3     
	  35 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module flexi_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TTT 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
Module TTT_App 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  20 Input     16 Bit        Muxes := 1     
	 261 Input     16 Bit        Muxes := 1     
	 258 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module speaker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module note 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module a_440hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cH_523hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eH_659hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fH_698hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module f_349hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gS_415hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module song_imperial_march 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 3     
Module segment_control_music 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
Module cH_523hz__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fH_698hz__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module g_392hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gH_784hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eH_659hz__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dH_587hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module song_never_gonna_give_you_up 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 3     
Module cH_523hz__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a_440hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module c_256hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eH_659hz__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dH_587hz__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e_329hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module b_494hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dsharp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module song_fur_elise 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	  35 Input      1 Bit        Muxes := 3     
Module cH_523hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dH_587hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eH_659hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fH_698hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gH_784hz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module song_ode_to_joy 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     15 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  31 Input      1 Bit        Muxes := 3     
Module Oled_C 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  39 Input      1 Bit        Muxes := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module song_state_update 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Music_App 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module improved_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_switcher 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module improved_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module state_counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LEDS 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
Module improved_clock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_chosen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ball_game 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module improved_clock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debouncer_clk200ms__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer_clk200ms 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module improved_clock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module app_select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module home_button_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module select_app_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SEG_CTRL_FINAL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module dff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Lock_Screen_App 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sw_change 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module password_check 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module app_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module improved_clock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mic_abs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module improved_clock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Visualizer_App 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module improved_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "fa_0/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa_1/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa_2/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa_3/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element clock_1/clk_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/improved_clock.v:30]
INFO: [Synth 8-5545] ROM "clock_0/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oled_color" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clock_20khz/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_100/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_20khz/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_6p25mhz/clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "copy0/slower_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone0/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone0/clk_440hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone1/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone1/clk_523hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone2/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone2/clk_659hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone3/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone3/clk_698hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone4/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone4/clk_349hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone5/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone5/clk_415hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_500ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_break" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_350ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_150ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "past_650ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tone1/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tone1/clk_523hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fa_0/clk_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/improved_clock.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/ball_game.v:51]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/ball_game.v:51]
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: Generating DSP fa_3/pixel_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
DSP Report: operator fa_3/pixel_data2 is absorbed into DSP fa_3/pixel_data2.
WARNING: [Synth 8-6014] Unused sequential element app/dut/clk_reg was removed.  [D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.srcs/sources_1/new/improved_clock.v:30]
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port GAIN
WARNING: [Synth 8-3331] design Top_Student has unconnected port Shutdown
WARNING: [Synth 8-3331] design Top_Student has unconnected port SW13
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song2/note_reg[14]' (FD) to 'i_0/nolabel_line102/song2/note_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song1/note_reg[14]' (FD) to 'i_0/nolabel_line102/song1/note_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song0/note_reg[14]' (FD) to 'i_0/nolabel_line102/song0/note_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song3/note_reg[14]' (FD) to 'i_0/nolabel_line102/song3/note_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song2/note_reg[13]' (FD) to 'i_0/nolabel_line102/song2/note_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song3/note_reg[13]' (FD) to 'i_0/nolabel_line102/song3/note_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song1/note_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song0/note_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song3/note_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song1/note_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song0/note_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song3/note_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song2/note_reg[6]' (FD) to 'i_0/nolabel_line102/song2/note_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song3/note_reg[2]' (FD) to 'i_0/nolabel_line102/song3/note_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song3/note_reg[5]' (FD) to 'i_0/nolabel_line102/song3/note_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song1/note_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song0/note_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song3/note_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song3/note_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/song3/note_reg[0]' (FD) to 'i_0/nolabel_line102/song3/note_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\song2/note_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/nolabel_line102/\control0/an_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/nolabel_line102/\control0/an_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/seg_reg[0]' (FDRE) to 'i_0/nolabel_line105/seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/seg_reg[1]' (FDRE) to 'i_0/nolabel_line105/seg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/nolabel_line105/\seg_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/an_reg[1]' (FDSE) to 'i_0/nolabel_line105/an_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/an_reg[2]' (FDSE) to 'i_0/nolabel_line105/an_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[0]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[0]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[1]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[1]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[2]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[2]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[3]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[3]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[4]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[5]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[5]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[6]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[6]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[7]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[7]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[8]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[9]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[9]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[10]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[11]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[11]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[12]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[12]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[13]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[13]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line105/oled_colour_reg[14]' (FDRE) to 'i_0/nolabel_line105/oled_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/colour0/oled_colour_reg[14]' (FDS) to 'i_0/nolabel_line102/colour0/oled_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line102/note_start/note_out_reg[14]' (FD) to 'i_0/nolabel_line102/note_start/note_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/nolabel_line102/\note_start/note_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (clk6pp25/copy0/slower_clk_reg) is unused and will be removed from module TTT_App.
WARNING: [Synth 8-3332] Sequential element (toggleplayer/last_switch_state_reg[0]) is unused and will be removed from module TTT_App.
WARNING: [Synth 8-3332] Sequential element (seg_reg[2]) is unused and will be removed from module TTT_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[31]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[30]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[29]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[28]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[27]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[26]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[25]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[24]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[23]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[22]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[21]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[20]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[19]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[18]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[17]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[16]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[15]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[12]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[11]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (note_start/note_out_reg[7]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song0/note_reg[12]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song0/note_reg[11]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song0/note_reg[7]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (control0/an_reg[1]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (control0/an_reg[0]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song3/note_reg[12]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song3/note_reg[11]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song3/note_reg[7]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song3/note_reg[4]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song1/note_reg[12]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song1/note_reg[11]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song1/note_reg[7]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[12]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[11]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[7]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[5]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[4]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[2]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[1]) is unused and will be removed from module Music_App.
WARNING: [Synth 8-3332] Sequential element (song2/note_reg[0]) is unused and will be removed from module Music_App.
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[0]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[1]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[2]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[3]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[4]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[5]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[6]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[7]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[8]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[9]' (FDSE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[10]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[11]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[12]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line108/fa_3/pixel_data_reg[13]' (FDRE) to 'i_1/nolabel_line108/fa_3/pixel_data_reg[15]'
WARNING: [Synth 8-3332] Sequential element (select/fa0/pressed_reg) is unused and will be removed from module Home_Screen_App.
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[0]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[1]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[2]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[5]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[6]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[7]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[8]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[11]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_2/nolabel_line119/oled_color_reg[12]' (FDE) to 'i_2/nolabel_line119/oled_color_reg[13]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 977.645 ; gain = 720.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|screen_locked      | p_0_out    | 8192x16       | LUT            | 
|screen_correct_psw | p_0_out    | 8192x16       | LUT            | 
|screen_wrong_psw   | p_0_out    | 8192x16       | LUT            | 
|app_select_1       | p_0_out    | 8192x16       | LUT            | 
|app_select_2       | p_0_out    | 8192x16       | LUT            | 
|app_select_3       | p_0_out    | 8192x16       | LUT            | 
|app_select_4       | p_0_out    | 8192x16       | LUT            | 
|app_select_5       | p_0_out    | 8192x16       | LUT            | 
|Top_Student        | p_0_out    | 32x16         | LUT            | 
|app_select_1       | p_0_out    | 8192x16       | LUT            | 
|app_select_2       | p_0_out    | 8192x16       | LUT            | 
|app_select_3       | p_0_out    | 8192x16       | LUT            | 
|app_select_4       | p_0_out    | 8192x16       | LUT            | 
|app_select_5       | p_0_out    | 8192x16       | LUT            | 
|screen_locked      | p_0_out    | 8192x16       | LUT            | 
|screen_correct_psw | p_0_out    | 8192x16       | LUT            | 
|screen_wrong_psw   | p_0_out    | 8192x16       | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Catch_Ball_App | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Catch_Ball_App | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|      7631|
|2     |Top_Student__GB1 |           1|      7803|
|3     |Top_Student__GB2 |           1|      2565|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 977.645 ; gain = 720.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:07 . Memory (MB): peak = 977.645 ; gain = 720.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|      7737|
|2     |Top_Student__GB1 |           1|      7803|
|3     |Top_Student__GB2 |           1|      2565|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line94/counter/COUNT_reg[5]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   485|
|3     |DSP48E1 |     6|
|4     |LUT1    |    98|
|5     |LUT2    |   609|
|6     |LUT3    |   270|
|7     |LUT4    |   513|
|8     |LUT5    |   885|
|9     |LUT6    |  2823|
|10    |MUXF7   |   343|
|11    |MUXF8   |    92|
|12    |FDE_1   |    32|
|13    |FDRE    |  1897|
|14    |FDSE    |     6|
|15    |LD      |    16|
|16    |IBUF    |    19|
|17    |OBUF    |    37|
|18    |OBUFT   |     3|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  8136|
|2     |  clock_20khz        |improved_clock               |    52|
|3     |  clock_6p25mhz      |improved_clock_0             |    51|
|4     |  copy2              |pix_convert                  |   130|
|5     |  display_control    |Oled_Display                 |   900|
|6     |  nolabel_line102    |Music_App                    |  2308|
|7     |    colour0          |Oled_C                       |   228|
|8     |      convert0       |pix_convert_35               |   227|
|9     |    control0         |segment_control_music        |    38|
|10    |    note_start       |note                         |    36|
|11    |    song0            |song_imperial_march          |   566|
|12    |      tone0          |a_440hz_31                   |    53|
|13    |      tone1          |cH_523hz_32                  |    54|
|14    |      tone2          |eH_659hz_33                  |    52|
|15    |      tone3          |fH_698hz_34                  |    54|
|16    |      tone4          |f_349hz                      |    52|
|17    |      tone5          |gS_415hz                     |    53|
|18    |    song1            |song_fur_elise               |   585|
|19    |      ton8           |b_494hz                      |    52|
|20    |      tone1          |cH_523hz_28                  |    52|
|21    |      tone3          |a_440hz                      |    53|
|22    |      tone4          |c_256hz                      |    55|
|23    |      tone5          |eH_659hz_29                  |    52|
|24    |      tone6          |dH_587hz_30                  |    54|
|25    |      tone7          |e_329hz                      |    53|
|26    |      tone9          |dsharp                       |    52|
|27    |    song2            |song_ode_to_joy              |   361|
|28    |      tone0          |dH_587hz_23                  |    52|
|29    |      tone1          |cH_523hz_24                  |    52|
|30    |      tone2          |eH_659hz_25                  |    52|
|31    |      tone3          |fH_698hz_26                  |    54|
|32    |      tone4          |gH_784hz_27                  |    54|
|33    |    song3            |song_never_gonna_give_you_up |   444|
|34    |      tone1          |cH_523hz                     |    52|
|35    |      tone2          |fH_698hz                     |    53|
|36    |      tone3          |g_392hz                      |    56|
|37    |      tone4          |gH_784hz                     |    54|
|38    |      tone5          |eH_659hz                     |    52|
|39    |      tone6          |dH_587hz                     |    52|
|40    |    speaker_start    |speaker                      |     1|
|41    |    update0          |song_state_update            |    45|
|42    |      d1             |debouncer_v1_17              |     7|
|43    |        dff0         |dff_21                       |     3|
|44    |        dff1         |dff_22                       |     4|
|45    |      d2             |debouncer_v1_18              |     5|
|46    |        dff0         |dff_19                       |     3|
|47    |        dff1         |dff_20                       |     2|
|48    |  nolabel_line105    |TTT_App                      |   713|
|49    |    toggleplayer     |TTT                          |   248|
|50    |    xy               |pix_convert_16               |   451|
|51    |  nolabel_line108    |Catch_Ball_App               |   594|
|52    |    fa_1             |clock_chosen                 |   222|
|53    |      fa_0           |improved_clock_12            |    55|
|54    |      fa_1           |improved_clock_13            |    55|
|55    |      fa_2           |improved_clock_14            |    55|
|56    |      fa_3           |improved_clock_15            |    55|
|57    |    fa_3             |ball_game                    |   370|
|58    |      fa_0           |coordniate                   |    68|
|59    |  nolabel_line110    |password_check               |    20|
|60    |  nolabel_line112    |app_fsm                      |    69|
|61    |  nolabel_line114    |Audio_Capture                |    92|
|62    |  nolabel_line119    |Audio_Visualizer_App         |   255|
|63    |    abs              |mic_abs                      |    89|
|64    |    clock_100        |improved_clock_10            |    54|
|65    |    clock_20khz      |improved_clock_11            |    50|
|66    |    h                |bar_height                   |    54|
|67    |  nolabel_line94     |LEDS                         |   169|
|68    |    blink_led        |led_blinker                  |    67|
|69    |      nolabel_line28 |improved_clock_9             |    67|
|70    |    counter          |state_counter_16             |    27|
|71    |    nolabel_line35   |improved_clock_8             |    55|
|72    |    switch_leds      |led_switcher                 |    20|
|73    |  nolabel_line96     |Lock_Screen_App              |   361|
|74    |    nolabel_line40   |debouncer_v1_5               |     3|
|75    |      dff0           |dff_6                        |     2|
|76    |      dff1           |dff_7                        |     1|
|77    |    nolabel_line42   |screen_locked                |    95|
|78    |    nolabel_line43   |screen_correct_psw           |    94|
|79    |    nolabel_line44   |screen_wrong_psw             |   169|
|80    |  nolabel_line99     |Home_Screen_App              |  2360|
|81    |    app              |app_select                   |  2029|
|82    |      five           |app_select_5                 |  1188|
|83    |      four           |app_select_4                 |   466|
|84    |      one            |app_select_1                 |   202|
|85    |      three          |app_select_3                 |    83|
|86    |      two            |app_select_2                 |    74|
|87    |    clock_0          |improved_clock_1             |    55|
|88    |    fa1              |debouncer                    |   108|
|89    |      dut            |debouncer_clk200ms_4         |    66|
|90    |    fa2              |debouncer_2                  |   108|
|91    |      dut            |debouncer_clk200ms           |    66|
|92    |    fa3              |debouncer_v1                 |     2|
|93    |      dff0           |dff                          |     1|
|94    |      dff1           |dff_3                        |     1|
|95    |    select           |select_app_fsm               |    16|
|96    |    slow             |home_button_fsm              |    42|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 1027.195 ; gain = 770.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1027.195 ; gain = 425.684
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:02:14 . Memory (MB): peak = 1027.195 ; gain = 770.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
413 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:17 . Memory (MB): peak = 1027.195 ; gain = 783.184
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EE2026vivado/project_final_workingon.xpr/project_ver2/project_ver2.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1027.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 11:39:32 2024...
