Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8c751e1be6947609d598cac2957053d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_HDL_Example_4_35_behav xil_defaultlib.TB_HDL_Example_4_35 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.35 PARAMETERIZED Nto2N DECODER/HDL Example 4.35 PARAM Nto2N DECODER.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.decoder_sv(N=3)
Compiling module xil_defaultlib.decoder_v(N=3)
Compiling architecture synth of entity xil_defaultlib.decoder_vhd [decoder_vhd_default]
Compiling architecture synth of entity xil_defaultlib.decoder_top [decoder_top_default]
Compiling module xil_defaultlib.TB_HDL_Example_4_35
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_HDL_Example_4_35_behav
