// Seed: 3121838242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  wire id_8;
  always @(posedge 1) release id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = id_2 ? 1 : 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
