{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730102487408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730102487410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 13:01:27 2024 " "Processing started: Mon Oct 28 13:01:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730102487410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102487410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102487410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730102487834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730102487837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730102499130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(15) " "Verilog HDL Case Statement warning at control_unit.v(15): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultsrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"Resultsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Immsrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"Immsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.v(15) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.v(15) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_unit.v(15) " "Inferred latch for \"Branch\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.v(15) " "Inferred latch for \"MemWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.v(15) " "Inferred latch for \"RegWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immsrc\[0\] control_unit.v(15) " "Inferred latch for \"Immsrc\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immsrc\[1\] control_unit.v(15) " "Inferred latch for \"Immsrc\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultsrc control_unit.v(15) " "Inferred latch for \"Resultsrc\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc control_unit.v(15) " "Inferred latch for \"ALUsrc\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102499161 "|control_unit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALUOp\[0\]\$latch Branch\$latch " "Duplicate LATCH primitive \"ALUOp\[0\]\$latch\" merged with LATCH primitive \"Branch\$latch\"" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730102499630 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MemWrite\$latch Immsrc\[0\]\$latch " "Duplicate LATCH primitive \"MemWrite\$latch\" merged with LATCH primitive \"Immsrc\[0\]\$latch\"" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730102499630 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1730102499630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Branch\$latch " "Latch Branch\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499630 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immsrc\[0\]\$latch " "Latch Immsrc\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499630 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immsrc\[1\]\$latch " "Latch Immsrc\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499630 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Resultsrc\$latch " "Latch Resultsrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499630 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOp\[1\]\$latch " "Latch ALUOp\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499635 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUsrc\$latch " "Latch ALUsrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499635 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegWrite\$latch " "Latch RegWrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730102499635 ""}  } { { "control_unit.v" "" { Text "C:/Users/PMLS/Desktop/DLD/control_unit/control_unit.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730102499635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730102499725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730102500221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730102500221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730102500282 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730102500282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730102500282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730102500282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730102500292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 13:01:40 2024 " "Processing ended: Mon Oct 28 13:01:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730102500292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730102500292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730102500292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730102500292 ""}
