<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file blank_trb3_periph_blank_map.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Thu Jun 04 11:45:49 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  113.045MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.
Report:  337.724MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.
Report:  411.692MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_4' Target='right'>FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz (0 errors)</A></LI>            80 items scored, 0 timing errors detected.
Report:  516.529MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_5' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            8 items scored, 0 timing errors detected.
Report:  987.167MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_8' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.785ns  (27.4% logic, 72.6% route), 14 logic levels.

 Constraint Details:

      8.785ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4908 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.154ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4908 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_4908.CLK to *SLICE_4908.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4908 (from clk_100_i)
ROUTE        36   e 0.561 *SLICE_4908.Q0 to *SLICE_5929.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[30]
CTOOFX_DEL  ---     0.281 *SLICE_5929.C1 to *ICE_5929.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop10.un856_t_13/SLICE_5929
ROUTE         1   e 0.561 *ICE_5929.OFX0 to *SLICE_5736.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_956
CTOOFX_DEL  ---     0.281 *SLICE_5736.C1 to *ICE_5736.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop10.un856_t_15/SLICE_5736
ROUTE         1   e 0.001 *ICE_5736.OFX0 to *LICE_5737.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_958
FXTOOFX_DE  ---     0.129 *LICE_5737.FXA to *ICE_5737.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop10.un856_t_30/SLICE_5737
ROUTE         1   e 0.561 *ICE_5737.OFX1 to *SLICE_6441.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un856_t
CTOF_DEL    ---     0.147 *SLICE_6441.C1 to *SLICE_6441.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6441
ROUTE         1   e 0.208 *SLICE_6441.F1 to *SLICE_6441.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un851_t
CTOF_DEL    ---     0.147 *SLICE_6441.B0 to *SLICE_6441.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6441
ROUTE         1   e 0.561 *SLICE_6441.F0 to *SLICE_6434.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_7
CTOF_DEL    ---     0.147 *SLICE_6434.B0 to *SLICE_6434.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1   e 0.561 *SLICE_6434.F0 to *SLICE_6433.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147 *SLICE_6433.C0 to *SLICE_6433.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4   e 0.561 *SLICE_6433.F0 to *SLICE_6432.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147 *SLICE_6432.C0 to *SLICE_6432.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6432
ROUTE         1   e 0.561 *SLICE_6432.F0 to *SLICE_6479.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[0]
CTOF_DEL    ---     0.147 *SLICE_6479.B0 to *SLICE_6479.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6479
ROUTE         1   e 0.561 *SLICE_6479.F0 to *SLICE_6428.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[0]
CTOF_DEL    ---     0.147 *SLICE_6428.C0 to *SLICE_6428.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6428
ROUTE         1   e 0.561 *SLICE_6428.F0 to *SLICE_4948.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[0]
CTOF_DEL    ---     0.147 *SLICE_4948.D0 to *SLICE_4948.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4   e 0.561 *SLICE_4948.F0 to *SLICE_4450.A0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147 *SLICE_4450.A0 to *SLICE_4450.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2   e 0.561 *SLICE_4450.F0 to *SLICE_4411.B0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147 *SLICE_4411.B0 to *SLICE_4411.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1   e 0.001 *SLICE_4411.F0 to *LICE_4411.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.785   (27.4% logic, 72.6% route), 14 logic levels.

Report:  113.045MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.575ns  (26.6% logic, 73.4% route), 4 logic levels.

 Constraint Details:

      2.575ns physical path delay THE_MEDIA_UPLINK/SLICE_3541 to THE_MEDIA_UPLINK/SLICE_3581 meets
     10.000ns delay constraint less
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.039ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3541 to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_3541.CLK to *SLICE_3541.Q0 THE_MEDIA_UPLINK/SLICE_3541 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3   e 0.561 *SLICE_3541.Q0 to *SLICE_6529.D1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147 *SLICE_6529.D1 to *SLICE_6529.F1 THE_MEDIA_UPLINK/SLICE_6529
ROUTE         1   e 0.208 *SLICE_6529.F1 to *SLICE_6529.C0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147 *SLICE_6529.C0 to *SLICE_6529.F0 THE_MEDIA_UPLINK/SLICE_6529
ROUTE         1   e 0.561 *SLICE_6529.F0 to *SLICE_6531.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147 *SLICE_6531.D0 to *SLICE_6531.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3   e 0.561 *SLICE_6531.F0 to *LICE_3581.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.575   (26.6% logic, 73.4% route), 4 logic levels.

Report:  337.724MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[14]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.368ns  (28.9% logic, 71.1% route), 4 logic levels.

 Constraint Details:

      2.368ns physical path delay THE_RESET_HANDLER/SLICE_1718 to THE_RESET_HANDLER/SLICE_3653 meets
      5.000ns delay constraint less
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.571ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1718 to THE_RESET_HANDLER/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_1718.CLK to *SLICE_1718.Q1 THE_RESET_HANDLER/SLICE_1718 (from clk_200_i_0)
ROUTE         2   e 0.561 *SLICE_1718.Q1 to *SLICE_7587.C0 THE_RESET_HANDLER/reset_cnt[14]
CTOF_DEL    ---     0.147 *SLICE_7587.C0 to *SLICE_7587.F0 THE_RESET_HANDLER/SLICE_7587
ROUTE         1   e 0.561 *SLICE_7587.F0 to *SLICE_6532.C0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147 *SLICE_6532.C0 to *SLICE_6532.F0 THE_RESET_HANDLER/SLICE_6532
ROUTE         2   e 0.561 *SLICE_6532.F0 to *SLICE_3653.A0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147 *SLICE_3653.A0 to *SLICE_3653.F0 THE_RESET_HANDLER/SLICE_3653
ROUTE         1   e 0.001 *SLICE_3653.F0 to *LICE_3653.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.368   (28.9% logic, 71.1% route), 4 logic levels.

Report:  411.692MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            80 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.532ns (weighted slack = 3.064ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[0].rst1[0]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.952ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.952ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1837 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805 meets
      2.500ns delay constraint less
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.532ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1837 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_1837.CLK to *SLICE_1837.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1837 (from CLK_PCLK_RIGHT_c)
ROUTE         2   e 0.561 *SLICE_1837.Q0 to *SLICE_1805.A0 BM_VetoTriggeringing/Str1_40ns/res[0]
CTOF_DEL    ---     0.147 *SLICE_1805.A0 to *SLICE_1805.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1805
ROUTE         1   e 0.001 *SLICE_1805.F0 to *LICE_1805.DI0 BM_VetoTriggeringing/Str1_40ns/res_i[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.952   (41.0% logic, 59.0% route), 2 logic levels.

Report:  516.529MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_5"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[6].C[6]  (from BM_VetoTriggeringing/BM_enabled1[6] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[6].retr[6]  (to BM_VetoTriggeringing/BM_enabled1[6] +)

   Delay:               0.952ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.952ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899 meets
      5.000ns delay constraint less
      0.061ns DIN_SET requirement (totaling 4.939ns) by 3.987ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_1803.CLK to *SLICE_1803.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 (from BM_VetoTriggeringing/BM_enabled1[6])
ROUTE         6   e 0.561 *SLICE_1803.Q0 to *SLICE_1899.A0 BM_VetoTriggeringing/B_out_str_40ns[6]
CTOF_DEL    ---     0.147 *SLICE_1899.A0 to *SLICE_1899.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1899
ROUTE         1   e 0.001 *SLICE_1899.F0 to *LICE_1899.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[6] (to BM_VetoTriggeringing/BM_enabled1[6])
                  --------
                    0.952   (41.0% logic, 59.0% route), 2 logic levels.

Report:  987.167MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 29.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               0.804ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      0.804ns physical path delay THE_RESET_HANDLER/SLICE_3652 to SLICE_5127 meets
     30.000ns delay constraint less
      0.134ns M_SET requirement (totaling 29.866ns) by 29.062ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to SLICE_5127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_3652.CLK to *SLICE_3652.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2   e 0.561 *SLICE_3652.Q0 to  SLICE_5127.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.804   (30.2% logic, 69.8% route), 1 logic levels.

Report:    0.938ns is the minimum delay for this preference.


================================================================================
<A name="map_twr_pref_0_8"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 19.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.804ns  (30.2% logic, 69.8% route), 1 logic levels.

 Constraint Details:

      0.804ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655 meets
     20.000ns delay constraint less
      0.134ns M_SET requirement (totaling 19.866ns) by 19.062ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243 *LICE_3646.CLK to *SLICE_3646.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 (from clk_100_i)
ROUTE         2   e 0.561 *SLICE_3646.Q0 to *SLICE_3655.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.804   (30.2% logic, 69.8% route), 1 logic levels.

Report:    0.938ns is the minimum delay for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  113.045 MHz|  14  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  337.724 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  411.692 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  516.529 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  987.167 MHz|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     0.938 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     0.938 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[12]   Source: INP[12].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: INP_c[15]   Source: INP[15].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: INP_c[13]   Source: INP[13].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[10]   Source: INP[10].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 16

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 24

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4484
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 185035 paths, 45 nets, and 50535 connections (90.99% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Thu Jun 04 11:45:50 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o blank_trb3_periph_blank.tw1 -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank_map.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank_map.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_4' Target='right'>FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz (0 errors)</A></LI>            80 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_5' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            8 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_8' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[3]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.364ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      0.364ns physical path delay THE_MEDIA_UPLINK/SLICE_3608 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint requirement (totaling 0.298ns) by 0.066ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3608 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_3608.CLK to *SLICE_3608.Q1 THE_MEDIA_UPLINK/SLICE_3608 (from clk_100_i)
ROUTE         1   e 0.268 *SLICE_3608.Q1 to *A.FF_TX_D_1_3 THE_MEDIA_UPLINK/tx_data[3] (to clk_100_i)
                  --------
                    0.364   (26.4% logic, 73.6% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3586 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3586 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3586 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_3586.CLK to *SLICE_3586.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3586 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1   e 0.078 *SLICE_3586.Q1 to *SLICE_3586.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_3648 to THE_RESET_HANDLER/SLICE_3648 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3648 to THE_RESET_HANDLER/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_3648.CLK to *SLICE_3648.Q0 THE_RESET_HANDLER/SLICE_3648 (from clk_200_i_0)
ROUTE         1   e 0.078 *SLICE_3648.Q0 to *SLICE_3648.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_4"></A>Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            80 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_1813.CLK to *SLICE_1813.Q0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 (from CLK_PCLK_RIGHT_c)
ROUTE         1   e 0.078 *SLICE_1813.Q0 to *SLICE_1813.A1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]
CTOF_DEL    ---     0.058 *SLICE_1813.A1 to *SLICE_1813.F1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813
ROUTE         1   e 0.001 *SLICE_1813.F1 to *LICE_1813.DI1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_19[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_5"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[6].C[6]  (from BM_VetoTriggeringing/BM_enabled1[6] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[6].retr[6]  (to BM_VetoTriggeringing/BM_enabled1[6] +)

   Delay:               0.423ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      0.423ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.011ns) by 0.434ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_1803.CLK to *SLICE_1803.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 (from BM_VetoTriggeringing/BM_enabled1[6])
ROUTE         6   e 0.268 *SLICE_1803.Q0 to *SLICE_1899.A0 BM_VetoTriggeringing/B_out_str_40ns[6]
CTOF_DEL    ---     0.058 *SLICE_1899.A0 to *SLICE_1899.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1899
ROUTE         1   e 0.001 *SLICE_1899.F0 to *LICE_1899.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[6] (to BM_VetoTriggeringing/BM_enabled1[6])
                  --------
                    0.423   (36.4% logic, 63.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_3652.CLK to *SLICE_3652.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2   e 0.078 *SLICE_3652.Q0 to *SLICE_3652.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_8"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.174ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.174ns physical path delay THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655 meets
     -0.049ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.049ns) by 0.223ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096 *LICE_3655.CLK to *SLICE_3655.Q0 THE_RESET_HANDLER/SLICE_3655 (from clk_200_i_0)
ROUTE         1   e 0.078 *SLICE_3655.Q0 to *SLICE_3655.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.174   (55.2% logic, 44.8% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.066 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.223 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.223 ns|   1  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[12]   Source: INP[12].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[15]   Source: INP[15].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: INP_c[13]   Source: INP[13].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[10]   Source: INP[10].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 16

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 24

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4484
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 185035 paths, 45 nets, and 52314 connections (94.19% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
