<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006024A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006024</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17784425</doc-number><date>20210615</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202010542855.2</doc-number><date>20200615</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>32</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>51</main-group><subgroup>56</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3276</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>51</main-group><subgroup>56</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3258</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2227</main-group><subgroup>323</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY SUBSTRATE, MANUFACTURING METHOD AND DISPLAY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Chengdu BOE Optoelectronics Technology Co., Ltd.</orgname><address><city>Chengdu, Sichuan</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>BOE Technology Group Co., Ltd.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>TANG</last-name><first-name>Xia</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>WEI</last-name><first-name>Yue</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CAO</last-name><first-name>Huimin</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>PENG</last-name><first-name>Xijie</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/CN2021/100059</doc-number><date>20210615</date></document-id><us-371c12-date><date>20220610</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present disclosure provides a display substrate, a manufacturing method thereof, and a display device, and relates to the field of display technology. The display substrate includes a display region and a wiring region surrounding the display region. The wiring region includes: a gate line layer including a plurality of signal lines parallel to each other; an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between adjacent signal lines; a planarization layer at a side of the insulation layer away from the gate line layer; and an active pattern layer at a side of the planarization layer away from the gate line layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="48.68mm" wi="122.68mm" file="US20230006024A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="214.12mm" wi="124.63mm" file="US20230006024A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="59.27mm" wi="126.75mm" file="US20230006024A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims a priority of the Chinese patent application No. 202010542855.2 filed on Jun. 15, 2020, which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The present disclosure relates to the field of display technology, in particular to a display substrate, a manufacturing method thereof, and a display device.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">Organic Light-Emitting Diode (OLED) display device has become a promising next-generation display technology due to such advantages as being thin and light, a wide viewing angle, self-luminescence, continuously adjustable color, low manufacture cost, rapid response, low power consumption, a low driving voltage, a wide operating temperature, a simple manufacture process, high luminous efficiency, and being flexible.</p><p id="p-0005" num="0004">For an OLED display product, in order to provide a maximum display region, a narrow bezel needs to be provided. However, in the conventional OLED display product, signal lines are densely arranged at a wiring region with a small distance between the adjacent signal lines, and a gate electrode layer pattern is superimposed on an inorganic film layer, so a groove is formed in a gap between the signal lines when an insulation layer covering the signal lines is formed. Next, when another layer of signal lines is formed on the insulation layer through a conductive material, a residual conductive material is kept in the groove. At this time, a short circuit occurs between the adjacent signal lines, and thereby the yield of a display substrate is adversely affected. In order to ensure the yield of the display substrate, it is necessary to provide a large distance between the signal lines, but at this time, it is adverse to the narrow bezel of the display product.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0006" num="0005">The present disclosure provides the following technical solutions.</p><p id="p-0007" num="0006">In one aspect, the present disclosure provides in some embodiments a display substrate, including a display region and a wiring region surrounding the display region. The wiring region includes: a gate line layer including a plurality of signal lines parallel to each other; an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between adjacent signal lines; a planarization layer at a side of the insulation layer away from the gate line layer; and an active pattern layer at a side of the planarization layer away from the gate line layer.</p><p id="p-0008" num="0007">In a possible embodiment of the present disclosure, the gate line layer includes: a first gate insulation layer on a base substrate; first signal lines made of a first gate metal layer at a side of the first gate insulation layer away from the base substrate; a second gate insulation layer at a side of the first signal line away from the base substrate; and second signal lines made of a second gate metal layer at a side of the second gate insulation layer away from the base substrate. The first signal lines and the second signal lines are parallel to each other and arranged alternately.</p><p id="p-0009" num="0008">In a possible embodiment of the present disclosure, the insulation layer includes the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</p><p id="p-0010" num="0009">In a possible embodiment of the present disclosure, a distance between each first signal line and an adjacent second signal line is less than 10 &#x3bc;m.</p><p id="p-0011" num="0010">In a possible embodiment of the present disclosure, the planarization layer is made of an organic material.</p><p id="p-0012" num="0011">In a possible embodiment of the present disclosure, the active pattern layer includes a source electrode pattern and a drain electrode pattern.</p><p id="p-0013" num="0012">In another aspect, the present disclosure provides in some embodiments a display panel including the above-mentioned display substrate.</p><p id="p-0014" num="0013">In yet another aspect, the present disclosure provides in some embodiments a display device including the above-mentioned display panel.</p><p id="p-0015" num="0014">In still yet another aspect, the present disclosure provides in some embodiments a method for manufacturing a display substrate. The display substrate includes a display region and a wiring region surrounding the display region. The method includes: forming a gate line layer at the wiring region, the gate line layer including a plurality of signal lines parallel to each other; forming an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between the adjacent signal lines; forming a planarization layer at a side of the insulation layer away from the gate line layer; and forming an active pattern layer at a side of the planarization layer away from the gate line layer.</p><p id="p-0016" num="0015">In a possible embodiment of the present disclosure, the forming the gate line layer includes: forming a first gate insulation layer on a base substrate; forming first signal lines through a first gate metal layer at a side of the first gate insulation layer away from the base substrate; forming a second gate insulation layer at a side of the first signal line away from the base substrate; and forming second signal lines through a second gate metal layer at a side of the second gate insulation layer away from the base substrate. The first signal lines and the second signal lines are parallel to each other and arranged alternately.</p><p id="p-0017" num="0016">In a possible embodiment of the present disclosure, the forming the planarization layer includes coating an organic material on a surface of the insulation layer away from the gate line layer, and curing the organic material to form the planarization layer. The insulation layer includes the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</p><p id="p-0018" num="0017">In a possible embodiment of the present disclosure, a distance between each first signal line and an adjacent second signal line is less than 10 &#x3bc;m.</p><p id="p-0019" num="0018">In a possible embodiment of the present disclosure, the planarization layer is made of an organic material.</p><p id="p-0020" num="0019">In a possible embodiment of the present disclosure, the active pattern layer includes a source electrode pattern and a drain electrode pattern.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a planar view of a wiring region of a display substrate;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic view showing a residual conductive material in a groove in the related art;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a sectional view of a wiring region and a display region according to one embodiment of the present disclosure; and</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is another sectional view of the wiring region and the display region according to one embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">REFERENCE SIGN LIST</heading><p id="p-0025" num="0000"><ul id="ul0001" list-style="none">    <li id="ul0001-0001" num="0024"><b>1</b> base substrate</li>    <li id="ul0001-0002" num="0025"><b>2</b> first gate insulation layer</li>    <li id="ul0001-0003" num="0026"><b>3</b> first signal line</li>    <li id="ul0001-0004" num="0027"><b>4</b> second gate insulation layer</li>    <li id="ul0001-0005" num="0028"><b>5</b> second signal line</li>    <li id="ul0001-0006" num="0029"><b>6</b> interlayer insulation layer</li>    <li id="ul0001-0007" num="0030"><b>7</b> source/drain metal layer</li>    <li id="ul0001-0008" num="0031"><b>8</b> planarization layer</li>    <li id="ul0001-0009" num="0032"><b>71</b> residual conductive material</li></ul></p><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0026" num="0033">In order to make the objects, the technical solutions and the advantages of the present disclosure more apparent, the present disclosure will be described hereinafter in a clear and complete manner in conjunction with the drawings and embodiments.</p><p id="p-0027" num="0034">For an OLED display product, in order to provide a maximum display region, a narrow bezel needs to be provided. <figref idref="DRAWINGS">FIG. <b>1</b></figref> is a planar view of a wiring region of a display substrate, and <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a sectional view of the display substrate along line AA&#x2032; in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the wiring region of the display substrate includes a base substrate <b>1</b>, a first gate insulation layer <b>2</b> on the base substrate <b>1</b>, a first signal line <b>3</b> made of a first gate metal layer on the first gate insulation layer <b>2</b>, a second gate insulation layer <b>4</b>, a second signal line <b>5</b> made of a second gate metal layer on the second gate insulation layer <b>4</b>, an interlayer insulation layer <b>6</b>, and an active pattern layer made of a source/drain metal layer <b>7</b> on the interlayer insulation layer <b>6</b>.</p><p id="p-0028" num="0035">At the wiring region, the first signal lines <b>3</b> and the second signal lines <b>5</b> are parallel to each other and arranged alternately. The lines are arranged densely at the wiring region, so a distance between the first signal line <b>3</b> and the second signal line <b>5</b> is small. After the formation of the second gate insulation layer <b>4</b> and the interlayer insulation layer <b>6</b>, a plurality of grooves is formed in a surface of the interlayer insulation layer <b>6</b> away from the base substrate <b>1</b>. After the formation of the active pattern layer the source/drain metal layer <b>7</b>, a residual conductive material <b>71</b> is kept in the groove. At this time, a short circuit occurs between the adjacent signal lines, and thereby the yield of a display substrate is adversely affected. In order to ensure the yield of the display substrate, it is necessary to provide a large distance between the signal lines, but at this time, it is adverse to the narrow bezel of the display product. In addition, when a short circuit occurs between the adjacent lines at the active pattern layer, such defects as a burn of a display panel, a defective white bar for a conductive pin and poor reliability may easily occur in an aging test.</p><p id="p-0029" num="0036">An object of the present disclosure is to provide a display substrate, a manufacturing method thereof and a display device, so as to achieve a narrow bezel of the display substrate.</p><p id="p-0030" num="0037">The present disclosure provides in some embodiments a display substrate, which includes a display region and a wiring region surrounding the display region. The wiring region includes: a gate line layer including a plurality of signal lines parallel to each other; an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between adjacent signal lines; a planarization layer at a side of the insulation layer away from the gate line layer; and an active pattern layer at a side of the planarization layer away from the gate line layer.</p><p id="p-0031" num="0038">According to the embodiments of the present disclosure, the planarization layer is arranged at a side of the insulation layer away from the gate line layer, and the active pattern layer is formed on the planarization layer. Due to the formation of the active pattern layer on a flat surface, even if a distance between lines of the active pattern layer is small, there is no residual conductive material between the adjacent lines of the active pattern layer after the formation of the active pattern layer through the conductive material, so it is able to prevent the occurrence of a short circuit between the adjacent lines of the active pattern layer. In this regard, it is able to provide a small distance between the adjacent lines of the active pattern layer, thereby to achieve a narrow bezel of a display device. In addition, it is also able to prevent the occurrence of such defects as a burn of a display panel, a white bar defect of a conductive pin and poor reliability during an aging test.</p><p id="p-0032" num="0039">In the embodiments of the present disclosure, the gate line layer and the active pattern layer are any two adjacent layers of signal lines at the wiring region.</p><p id="p-0033" num="0040">In the embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> and <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the gate line layer includes: a first gate insulation layer <b>2</b> on a base substrate <b>1</b>; a first signal line <b>3</b> made of a first gate metal layer at a side of the first gate insulation layer <b>2</b> away from the base substrate <b>1</b>; a second gate insulation layer <b>4</b> at a side of the first signal line <b>3</b> away from the base substrate <b>1</b>; and a second signal line <b>5</b> made of a second gate metal layer at a side of the second gate insulation layer <b>4</b> away from the base substrate <b>1</b>. The first signal line <b>3</b> and the second signal line <b>5</b> are parallel to each other and arranged alternately.</p><p id="p-0034" num="0041">The insulation layer covering the gate line layer may be an interlayer insulation layer <b>6</b>. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> and <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a surface of the interlayer insulation layer <b>6</b> at a side away from the base substrate <b>1</b> includes grooves and a protrusion between the adjacent grooves, and the planarization layer <b>8</b> fills in the grooves to provide a flat surface for the active pattern layer. After the formation of the active pattern layer through the source/drain metal layer <b>8</b>, there is no residual source/drain metal layer <b>7</b> between the adjacent lines of the active pattern layer, so it is able to prevent the occurrence of the short circuit between the adjacent lines of the active pattern layer. In this way, it is able to provide a small distance between the adjacent lines of the active pattern layer, thereby to achieve the narrow bezel of the display device. In some embodiments of the present disclosure, a distance between the first signal line and the adjacent second signal line is less than 10 &#x3bc;m.</p><p id="p-0035" num="0042">In the embodiments of the present disclosure, the gate line layer is made of, but not limited to, the gate metal layer, and the active pattern layer is made of, but not limited to, the source/drain metal layer, i.e., the gate line layer and active pattern layer may also be made of any other metal layers.</p><p id="p-0036" num="0043">The planarization layer <b>8</b> may be made of an organic insulation material and may be formed through a coating process. A surface height of a surface of the planarization layer <b>8</b> away from the base substrate <b>1</b> is not less than a surface height of a surface of the protrusion away from the base substrate <b>1</b>. In other words, a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove, i.e., the planarization layer <b>8</b> at least completely fills in the groove. In some embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the planarization layer <b>8</b> may just fill in the groove, and in other embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the surface height of the planarization layer <b>8</b> is greater than the surface height of the surface of the protrusion away from the base substrate <b>1</b>.</p><p id="p-0037" num="0044">According to the embodiments of the present disclosure, the planarization layer is arranged at a side of the insulation layer away from the gate line layer, and the active pattern layer is formed on the planarization layer. Due to the formation of the active pattern layer on a flat surface, even if the distance between the lines of the active pattern layer is small, there is no residual conductive material between the adjacent lines of the active pattern layer after the formation of the active pattern layer through the conductive material, so it is able to prevent the occurrence of the short circuit between the adjacent lines of the active pattern layer. In this regard, it is able to provide a small distance between the adjacent lines of the active pattern layer, thereby to achieve a narrow bezel of a display device.</p><p id="p-0038" num="0045">The present disclosure further provides in some embodiments a display panel which includes the above-mentioned display substrate.</p><p id="p-0039" num="0046">The present disclosure further provides in some embodiments a display device which includes the above-mentioned display panel.</p><p id="p-0040" num="0047">The display device includes, but not limited to, a radio frequency unit, a network module, an audio output unit, an input unit, a sensor, a display unit, a user input unit, an interface unit, a memory, a processor, and a power source. It should be appreciated that, the display device may not be limited thereto, i.e., it may include more or fewer members, or some members may be combined, or the members may be arranged in different modes. In the embodiments of the present disclosure, the display device may include, but not limited to, display, mobile phone, flat-panel computer, television, wearable electronic device or navigator.</p><p id="p-0041" num="0048">The display device may be any product or member having a display function, such as a television, a display, a digital photo frame, a mobile phone or a tablet computer. The display device further includes a flexible circuit board, a printed circuit board and a back plate.</p><p id="p-0042" num="0049">The present disclosure further provides in some embodiments a method for manufacturing a display substrate. The display substrate includes a display region and a wiring region surrounding the display region. The method includes: forming a gate line layer at the wiring region, the gate line layer including a plurality of signal lines parallel to each other; forming an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between the adjacent signal lines; forming a planarization layer at a side of the insulation layer away from the gate line layer; and forming an active pattern layer at a side of the planarization layer away from the gate line layer.</p><p id="p-0043" num="0050">According to the embodiments of the present disclosure, the planarization layer is arranged at a side of the insulation layer away from the gate line layer, and the active pattern layer is formed on the planarization layer. Due to the formation of the active pattern layer on a flat surface, even if a distance between lines of the active pattern layer is small, there is no residual conductive material between the adjacent lines of the active pattern layer after the formation of the active pattern layer through the conductive material, so it is able to prevent the occurrence of a short circuit between the adjacent lines of the active pattern layer. In this regard, it is able to provide a small distance between the adjacent lines of the active pattern layer, thereby to achieve a narrow bezel of a display device. In addition, it is also able to prevent the occurrence of such defects as a burn of a display panel, a white bar defect of a conductive pin and poor reliability during an aging test.</p><p id="p-0044" num="0051">In the embodiments of the present disclosure, the gate line layer and the active pattern layer are any two adjacent layers of signal lines at the wiring region.</p><p id="p-0045" num="0052">In some embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> and <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the forming the gate line layer includes the following steps.</p><p id="p-0046" num="0053">At first, the first gate insulation layer <b>2</b> is formed on the base substrate <b>1</b>. The base substrate <b>1</b> is a glass substrate or a quartz substrate. To be specific, the first gate insulation layer <b>2</b> with a thickness of 500 &#x212b; to 5000 &#x212b; is deposited on the base substrate <b>1</b> through a Plasma Enhanced Chemical Vapor Deposition (PECVD) method, and the first gate insulation layer <b>2</b> is made of an oxide, a nitride, or an oxynitride.</p><p id="p-0047" num="0054">Next, the first signal lines <b>3</b> are formed through a first gate metal layer at a side of the first gate insulation layer away from the base substrate. To be specific, the first gate metal layer with a thickness of about 500 &#x212b; to 4000 &#x212b; is deposited through sputtering or thermal evaporation, and the first gate material layer may be made of Cuprum (Cu), Aluminium (Al), Argentum (Ag), Molybdenum (Mo), Chromium (Cr), Neodymium (Nd), Nickel (Ni), Manganese (Mn), Titanium (Ti), Tantalum (Ta), Tungsten (W), or an alloy thereof The first gate metal layer may have a single-layer structure or a multi-layer structure, such as Cu\Mo, Ti\Cu\Ti, or Mo\Al\Mo. A photoresist is coated on the first gate metal layer, and exposed through a mask to form a photoresist reserved region corresponding to a region where a pattern of the first signal lines <b>3</b> is located, and a photoresist unreserved region corresponding to a region other than the pattern. Next, a developing process is performed so as to completely remove the photoresist at the photoresist unreserved region and maintain a thickness of the photoresist thickness at the photoresist reserved region. Then, the first gate metal layer at the photoresist unreserved region is fully etched through an etching process, and the remaining photoresist is removed, so as to form the pattern of the first signal line <b>3</b>.</p><p id="p-0048" num="0055">Next, the second gate insulation layer is formed at a side of the first signal line <b>3</b> away from the base substrate <b>1</b>. To be specific, the second gate insulation layer <b>4</b> with a thickness of 500 &#x212b; to 5000 &#x212b; is deposited on the base substrate <b>1</b> through a PECVD method, and the second gate insulation layer <b>4</b> may be made of an oxide, a nitride, or an oxynitride.</p><p id="p-0049" num="0056">Finally, the second signal line <b>5</b> is formed through a second gate metal layer at a side of the second gate insulation layer away from the base substrate <b>1</b>. The first signal line <b>3</b> and the second signal line <b>5</b> are parallel to each other and arranged alternately. To be specific, the second gate metal layer with a thickness of about 500 &#x212b; to 4000 &#x212b; is deposited through sputtering or thermal evaporation, and the second gate material layer may be made of Cu, Al, Ag, Mo, Cr, Nd, Ni, Mn, Ti, Ta, W or an alloy thereof. The second gate metal layer may have a single-layer structure or a multi-layer structure, such as Cu\Mo, Ti\Cu\Ti, or Mo\Al\Mo. Next, a photoresist is coated on the second gate metal layer, and exposed through a mask to form a photoresist reserved region corresponding to a region where a pattern of the second signal lines <b>5</b> is arranged, and a photoresist unreserved region corresponding to a region other than the pattern. Next, a developing process is performed, so as to completely remove the photoresist at the photoresist unreserved region, and maintain a thickness of the photoresist thickness at the photoresist reserved region. Then, the second gate metal layer at the photoresist unreserved region is fully etched through an etching process, and the remaining photoresist is removed, so as to form the pattern of the second signal lines <b>5</b>.</p><p id="p-0050" num="0057">In the embodiments of the present disclosure, the gate line layer is made of, but not limited to, the gate metal layer, and the active pattern layer is made of, but not limited to, the source/drain metal layer, i.e., the gate line layer and active pattern layer may also be made of any other metal layers.</p><p id="p-0051" num="0058">In some embodiments of the present disclosure, the forming the planarization layer include coating an organic material on a surface of the insulation layer away from the gate line layer, and curing the organic material to form the planarization layer. The insulation layer includes the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</p><p id="p-0052" num="0059">The insulation layer covering the gate line layer may be the interlayer insulation layer <b>6</b>. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> and <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a surface of the interlayer insulation layer <b>6</b> at a side away from the base substrate <b>1</b> includes grooves and a protrusion between the adjacent grooves, and the planarization layer <b>8</b> fills in the grooves to provide a flat surface for the active pattern layer. After the formation of the active pattern layer through the source/drain metal layer <b>8</b>, there is no residual source/drain metal layer <b>7</b> between the adjacent lines of the active pattern layer, so it is able to prevent the occurrence of the short circuit between the adjacent lines of the active pattern layer. In this way, it is able to provide a small distance between the adjacent lines of the active pattern layer, thereby to achieve the narrow bezel of the display device. In some embodiments of the present disclosure, a distance between the first signal line and the adjacent second signal line is less than 10 &#x3bc;m.</p><p id="p-0053" num="0060">In some embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the planarization layer <b>8</b> may just fill in the groove, and in other embodiments of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the surface height of the planarization layer <b>8</b> is greater than the surface height of the surface of the protrusion away from the base substrate <b>1</b>. In other words, a maximum thickness of the planarization layer <b>8</b> in a direction perpendicular to the base substrate <b>1</b> is not less than a depth of the groove, i.e., the planarization layer <b>8</b> at least completely fills in the groove.</p><p id="p-0054" num="0061">In the embodiments of the present disclosure, the order of the steps is not limited to the serial numbers thereof. For a person skilled in the art, any change in the order of the steps shall also fall within the scope of the present disclosure if without any creative effort.</p><p id="p-0055" num="0062">It should be further appreciated that, the above embodiments have been described in a progressive manner, and the same or similar contents in the embodiments have not been repeated, i.e., each embodiment has merely focused on the difference from the others. Especially, the method embodiments are substantially similar to the product embodiments, and thus have been described in a simple manner.</p><p id="p-0056" num="0063">Unless otherwise defined, any technical or scientific term used herein shall have the common meaning understood by a person of ordinary skills. Such words as &#x201c;first&#x201d; and &#x201c;second&#x201d; used in the specification and claims are merely used to differentiate different components rather than to represent any order, number or importance. Similarly, such words as &#x201c;one&#x201d; or &#x201c;one of&#x201d; are merely used to represent the existence of at least one member, rather than to limit the number thereof. Such words as &#x201c;include&#x201d; or &#x201c;including&#x201d; intends to indicate that an element or object before the word contains an element or object or equivalents thereof listed after the word, without excluding any other element or object. Such words as &#x201c;connect/connected to&#x201d; or &#x201c;couple/coupled to&#x201d; may include electrical connection, direct or indirect, rather than to be limited to physical or mechanical connection. Such words as &#x201c;on&#x201d;, &#x201c;under&#x201d;, &#x201c;left&#x201d; and &#x201c;right&#x201d; are merely used to represent relative position relationship, and when an absolute position of the object is changed, the relative position relationship will be changed too.</p><p id="p-0057" num="0064">It should be appreciated that, in the case that such an element as layer, film, region or substrate is arranged &#x201c;on&#x201d; or &#x201c;under&#x201d; another element, it may be directly arranged &#x201c;on&#x201d; or &#x201c;under&#x201d; the other element, or an intermediate element may be arranged therebetween.</p><p id="p-0058" num="0065">In the above description, the features, structures, materials or characteristics may be combined in any embodiment or embodiments in an appropriate manner.</p><p id="p-0059" num="0066">The above embodiments are for illustrative purposes only, but the present disclosure is not limited thereto. Obviously, a person skilled in the art may make further modifications and improvements without departing from the spirit of the present disclosure, and these modifications and improvements shall also fall within the scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display substrate, comprising a display region and a wiring region surrounding the display region, wherein the wiring region comprises:<claim-text>a gate line layer comprising a plurality of signal lines parallel to each other;</claim-text><claim-text>an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between adjacent signal lines;</claim-text><claim-text>a planarization layer at a side of the insulation layer away from the gate line layer; and</claim-text><claim-text>an active pattern layer at a side of the planarization layer away from the gate line layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the gate line layer comprises: a first gate insulation layer on a base substrate; first signal lines made of a first gate metal layer at a side of the first gate insulation layer away from the base substrate; a second gate insulation layer at a side of the first signal line away from the base substrate; and second signal lines made of a second gate metal layer at a side of the second gate insulation layer away from the base substrate, wherein the first signal lines and the second signal lines are parallel to each other and arranged alternately.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The display substrate according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the insulation layer comprises the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The display substrate according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein a distance between each first signal line and an adjacent second signal line is less than 10 &#x3bc;m.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The display substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the planarization layer is made of an organic material.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The display substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the active pattern layer comprises a source electrode pattern and a drain electrode pattern.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A display panel, comprising the display substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A display device, comprising the display panel according to <claim-ref idref="CLM-00007">claim 7</claim-ref>.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A method for manufacturing a display substrate, wherein the display substrate comprises a display region and a wiring region surrounding the display region, and the method comprises:<claim-text>forming a gate line layer at the wiring region, the gate line layer comprising a plurality of signal lines parallel to each other;</claim-text><claim-text>forming an insulation layer covering the gate line layer, a groove being formed in the insulation layer at a position corresponding to a gap between the adjacent signal lines;</claim-text><claim-text>forming a planarization layer at a side of the insulation layer away from the gate line layer; and</claim-text><claim-text>forming an active pattern layer at a side of the planarization layer away from the gate line layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the forming the gate line layer comprises: forming a first gate insulation layer on a base substrate; forming first signal lines through a first gate metal layer at a side of the first gate insulation layer away from the base substrate; forming a second gate insulation layer at a side of the first signal line away from the base substrate; and forming second signal lines through a second gate metal layer at a side of the second gate insulation layer away from the base substrate, wherein the first signal lines and the second signal lines are parallel to each other and arranged alternately.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the forming the planarization layer comprises coating an organic material on a surface of the insulation layer away from the gate line layer, and curing the organic material to form the planarization layer, wherein the insulation layer comprises the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein a distance between each first signal line and an adjacent second signal line is less than 10 &#x3bc;m.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the planarization layer is made of an organic material.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the active pattern layer comprises a source electrode pattern and a drain electrode pattern.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The display panel according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the gate line layer comprises: a first gate insulation layer on a base substrate; first signal lines made of a first gate metal layer at a side of the first gate insulation layer away from the base substrate; a second gate insulation layer at a side of the first signal line away from the base substrate; and second signal lines made of a second gate metal layer at a side of the second gate insulation layer away from the base substrate, wherein the first signal lines and the second signal lines are parallel to each other and arranged alternately.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The display panel according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the insulation layer comprises the grooves and a protrusion between the adjacent grooves, and a maximum thickness of the planarization layer in a direction perpendicular to the base substrate is not less than a depth of the groove.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The display panel according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein a distance between each first signal line and an adjacent second signal line is less than 10 &#x3bc;m.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The display panel according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the planarization layer is made of an organic material.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The display substrate according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the active pattern layer comprises a source electrode pattern and a drain electrode pattern.</claim-text></claim></claims></us-patent-application>