$date
	Thu Nov 20 11:58:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_axi $end
$var wire 1 ! WREADY $end
$var wire 1 " RVALID $end
$var wire 2 # RRESP [1:0] $end
$var wire 32 $ RDATA [31:0] $end
$var wire 1 % BVALID $end
$var wire 2 & BRESP [1:0] $end
$var wire 1 ' AWREADY $end
$var wire 1 ( ARREADY $end
$var reg 1 ) ACLK $end
$var reg 32 * ARADDR [31:0] $end
$var reg 1 + ARESETn $end
$var reg 1 , ARVALID $end
$var reg 32 - AWADDR [31:0] $end
$var reg 1 . AWVALID $end
$var reg 1 / BREADY $end
$var reg 1 0 RREADY $end
$var reg 32 1 WDATA [31:0] $end
$var reg 1 2 WVALID $end
$scope module dut $end
$var wire 1 ) ACLK $end
$var wire 32 3 ARADDR [31:0] $end
$var wire 1 + ARESETn $end
$var wire 1 , ARVALID $end
$var wire 32 4 AWADDR [31:0] $end
$var wire 1 . AWVALID $end
$var wire 1 / BREADY $end
$var wire 1 0 RREADY $end
$var wire 32 5 WDATA [31:0] $end
$var wire 1 2 WVALID $end
$var reg 1 ( ARREADY $end
$var reg 1 ' AWREADY $end
$var reg 2 6 BRESP [1:0] $end
$var reg 1 % BVALID $end
$var reg 32 7 RDATA [31:0] $end
$var reg 2 8 RRESP [1:0] $end
$var reg 1 " RVALID $end
$var reg 1 ! WREADY $end
$var reg 32 9 mem_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
02
bx 1
00
0/
0.
bx -
0,
0+
bx *
0)
x(
x'
bx &
x%
bx $
bx #
x"
x!
$end
#5000
b0 9
0"
0(
0%
0!
0'
1)
#10000
0)
#15000
1)
#20000
0)
1+
#25000
1)
#30000
0)
12
b10101010101110111100110011011101 1
b10101010101110111100110011011101 5
1.
b0 -
b0 4
#35000
b10101010101110111100110011011101 9
1!
1'
1)
#40000
0)
1/
02
0.
#45000
b0 &
b0 6
1%
0'
1)
#50000
0)
0/
#55000
1)
#60000
0)
#65000
1)
#70000
0)
10
1,
b0 *
b0 3
#75000
1"
b0 #
b0 8
b10101010101110111100110011011101 $
b10101010101110111100110011011101 7
1(
1)
#80000
0)
00
0,
#85000
0(
1)
#90000
0)
#95000
1)
#100000
0)
#105000
1)
#110000
0)
