<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Aug 10 17:59:53 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            97 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_4855_4902__i0  (from clk +)
   Destination:    FD1S3AX    D              counter_4855_4902__i11  (to clk +)

   Delay:                   4.656ns  (57.0% logic, 43.0% route), 8 logic levels.

 Constraint Details:

      4.656ns data_path counter_4855_4902__i0 to counter_4855_4902__i11 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.184ns

 Path Details: counter_4855_4902__i0 to counter_4855_4902__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_4855_4902__i0 (from clk)
Route         1   e 0.941                                  n13_adj_95
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_4855_4902_add_4_1
Route         1   e 0.020                                  n13994
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_3
Route         1   e 0.020                                  n13995
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_5
Route         1   e 0.020                                  n13996
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_7
Route         1   e 0.020                                  n13997
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_9
Route         1   e 0.020                                  n13998
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_11
Route         1   e 0.020                                  n13999
FCI_TO_F    ---     0.598            CIN to S[2]           counter_4855_4902_add_4_13
Route         1   e 0.941                                  n59
                  --------
                    4.656  (57.0% logic, 43.0% route), 8 logic levels.


Passed:  The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_4855_4902__i0  (from clk +)
   Destination:    FD1S3AX    D              counter_4855_4902__i12  (to clk +)

   Delay:                   4.656ns  (57.0% logic, 43.0% route), 8 logic levels.

 Constraint Details:

      4.656ns data_path counter_4855_4902__i0 to counter_4855_4902__i12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.184ns

 Path Details: counter_4855_4902__i0 to counter_4855_4902__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_4855_4902__i0 (from clk)
Route         1   e 0.941                                  n13_adj_95
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_4855_4902_add_4_1
Route         1   e 0.020                                  n13994
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_3
Route         1   e 0.020                                  n13995
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_5
Route         1   e 0.020                                  n13996
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_7
Route         1   e 0.020                                  n13997
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_9
Route         1   e 0.020                                  n13998
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_11
Route         1   e 0.020                                  n13999
FCI_TO_F    ---     0.598            CIN to S[2]           counter_4855_4902_add_4_13
Route         1   e 0.941                                  n58_adj_4
                  --------
                    4.656  (57.0% logic, 43.0% route), 8 logic levels.


Passed:  The following path meets requirements by 0.361ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_4855_4902__i1  (from clk +)
   Destination:    FD1S3AX    D              counter_4855_4902__i11  (to clk +)

   Delay:                   4.479ns  (55.7% logic, 44.3% route), 7 logic levels.

 Constraint Details:

      4.479ns data_path counter_4855_4902__i1 to counter_4855_4902__i11 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.361ns

 Path Details: counter_4855_4902__i1 to counter_4855_4902__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_4855_4902__i1 (from clk)
Route         1   e 0.941                                  n12_adj_94
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_4855_4902_add_4_3
Route         1   e 0.020                                  n13995
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_5
Route         1   e 0.020                                  n13996
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_7
Route         1   e 0.020                                  n13997
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_9
Route         1   e 0.020                                  n13998
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_4855_4902_add_4_11
Route         1   e 0.020                                  n13999
FCI_TO_F    ---     0.598            CIN to S[2]           counter_4855_4902_add_4_13
Route         1   e 0.941                                  n59
                  --------
                    4.479  (55.7% logic, 44.3% route), 7 logic levels.

Report: 4.816 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets MEMADDR_c_12]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 18.182ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             IREG_i0_i0  (from MEMADDR_c_12 +)
   Destination:    FD1S3AX    D              IC_758  (to MEMADDR_c_12 -)

   Delay:                  20.522ns  (28.6% logic, 71.4% route), 12 logic levels.

 Constraint Details:

     20.522ns data_path IREG_i0_i0 to IC_758 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 18.182ns

 Path Details: IREG_i0_i0 to IC_758

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              IREG_i0_i0 (from MEMADDR_c_12)
Route        77   e 2.517                                  IREG[0]
LUT4        ---     0.493              B to Z              i3_2_lut_rep_232
Route        15   e 1.811                                  n15819
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut_adj_57
Route         1   e 0.941                                  n14969
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut
Route         1   e 0.941                                  n6_adj_159
LUT4        ---     0.493              B to Z              i3_4_lut_adj_176
Route         2   e 1.141                                  n14832
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         1   e 0.941                                  n5_adj_145
LUT4        ---     0.493              A to Z              i3_4_lut_adj_170
Route         3   e 1.258                                  n11585
LUT4        ---     0.493              C to Z              i1_2_lut_rep_136_3_lut_4_lut
Route         2   e 1.141                                  n15723
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_52
Route         2   e 1.141                                  n14920
LUT4        ---     0.493              C to Z              MEMADDR_c_bdd_2_lut_11595_3_lut_4_lut
Route         1   e 0.941                                  n15688
LUT4        ---     0.493              D to Z              i3_4_lut_adj_13
Route         1   e 0.941                                  n8_adj_21
LUT4        ---     0.493              B to Z              i4_4_lut_adj_12
Route         1   e 0.941                                  IC_N_535
                  --------
                   20.522  (28.6% logic, 71.4% route), 12 logic levels.


Error:  The following path violates requirements by 17.920ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             IREG_i0_i2  (from MEMADDR_c_12 +)
   Destination:    FD1S3AX    D              IC_758  (to MEMADDR_c_12 -)

   Delay:                  20.260ns  (29.0% logic, 71.0% route), 12 logic levels.

 Constraint Details:

     20.260ns data_path IREG_i0_i2 to IC_758 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 17.920ns

 Path Details: IREG_i0_i2 to IC_758

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              IREG_i0_i2 (from MEMADDR_c_12)
Route        94   e 2.526                                  IREG[2]
LUT4        ---     0.493              A to Z              IREG_7__I_0_807_i10_2_lut_rep_230
Route         8   e 1.540                                  n15817
LUT4        ---     0.493              B to Z              i1_3_lut_4_lut_adj_57
Route         1   e 0.941                                  n14969
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut
Route         1   e 0.941                                  n6_adj_159
LUT4        ---     0.493              B to Z              i3_4_lut_adj_176
Route         2   e 1.141                                  n14832
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         1   e 0.941                                  n5_adj_145
LUT4        ---     0.493              A to Z              i3_4_lut_adj_170
Route         3   e 1.258                                  n11585
LUT4        ---     0.493              C to Z              i1_2_lut_rep_136_3_lut_4_lut
Route         2   e 1.141                                  n15723
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_52
Route         2   e 1.141                                  n14920
LUT4        ---     0.493              C to Z              MEMADDR_c_bdd_2_lut_11595_3_lut_4_lut
Route         1   e 0.941                                  n15688
LUT4        ---     0.493              D to Z              i3_4_lut_adj_13
Route         1   e 0.941                                  n8_adj_21
LUT4        ---     0.493              B to Z              i4_4_lut_adj_12
Route         1   e 0.941                                  IC_N_535
                  --------
                   20.260  (29.0% logic, 71.0% route), 12 logic levels.


Error:  The following path violates requirements by 17.638ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             IREG_i0_i2  (from MEMADDR_c_12 +)
   Destination:    FD1S3AX    D              IC_758  (to MEMADDR_c_12 -)

   Delay:                  19.978ns  (29.4% logic, 70.6% route), 12 logic levels.

 Constraint Details:

     19.978ns data_path IREG_i0_i2 to IC_758 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 17.638ns

 Path Details: IREG_i0_i2 to IC_758

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              IREG_i0_i2 (from MEMADDR_c_12)
Route        94   e 2.526                                  IREG[2]
LUT4        ---     0.493              D to Z              IREG_7__I_0_798_i11_2_lut_rep_200_3_lut_4_lut
Route         3   e 1.258                                  n15787
LUT4        ---     0.493              C to Z              i1_3_lut_4_lut_adj_57
Route         1   e 0.941                                  n14969
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut
Route         1   e 0.941                                  n6_adj_159
LUT4        ---     0.493              B to Z              i3_4_lut_adj_176
Route         2   e 1.141                                  n14832
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut_4_lut_adj_8
Route         1   e 0.941                                  n5_adj_145
LUT4        ---     0.493              A to Z              i3_4_lut_adj_170
Route         3   e 1.258                                  n11585
LUT4        ---     0.493              C to Z              i1_2_lut_rep_136_3_lut_4_lut
Route         2   e 1.141                                  n15723
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_52
Route         2   e 1.141                                  n14920
LUT4        ---     0.493              C to Z              MEMADDR_c_bdd_2_lut_11595_3_lut_4_lut
Route         1   e 0.941                                  n15688
LUT4        ---     0.493              D to Z              i3_4_lut_adj_13
Route         1   e 0.941                                  n8_adj_21
LUT4        ---     0.493              B to Z              i4_4_lut_adj_12
Route         1   e 0.941                                  IC_N_535
                  --------
                   19.978  (29.4% logic, 70.6% route), 12 logic levels.

Warning: 20.682 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |     5.000 ns|     4.816 ns|     8  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets MEMADDR_c_12]            |     5.000 ns|    41.364 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n15796                                  |      16|    2100|     51.27%
                                        |        |        |
n21                                     |       1|    1658|     40.48%
                                        |        |        |
n3323                                   |       9|    1658|     40.48%
                                        |        |        |
n26                                     |       2|    1324|     32.32%
                                        |        |        |
n14055                                  |       1|    1324|     32.32%
                                        |        |        |
n3050                                   |       1|    1131|     27.61%
                                        |        |        |
n3100                                   |       1|    1131|     27.61%
                                        |        |        |
n3345                                   |       1|    1131|     27.61%
                                        |        |        |
n3049                                   |       1|    1102|     26.90%
                                        |        |        |
n3099                                   |       1|    1102|     26.90%
                                        |        |        |
co_t_mult_9u_8u_0_2_2_adj_233           |       1|    1095|     26.73%
                                        |        |        |
co_mult_9u_8u_0_0_2_adj_174             |       1|     961|     23.46%
                                        |        |        |
n13984                                  |       1|     916|     22.36%
                                        |        |        |
n13975                                  |       1|     838|     20.46%
                                        |        |        |
co_t_mult_9u_8u_0_2_1_adj_241           |       1|     753|     18.38%
                                        |        |        |
n13974                                  |       1|     738|     18.02%
                                        |        |        |
n13983                                  |       1|     676|     16.50%
                                        |        |        |
n3186                                   |       1|     650|     15.87%
                                        |        |        |
n1398                                   |       1|     643|     15.70%
                                        |        |        |
mult_9u_8u_0_pp_0_4_adj_191             |       1|     635|     15.50%
                                        |        |        |
n15794                                  |      24|     627|     15.31%
                                        |        |        |
n15795                                  |       3|     625|     15.26%
                                        |        |        |
n3051                                   |       1|     623|     15.21%
                                        |        |        |
n3101                                   |       1|     623|     15.21%
                                        |        |        |
n3346                                   |       1|     623|     15.21%
                                        |        |        |
n15798                                  |      14|     618|     15.09%
                                        |        |        |
n8453                                   |       2|     569|     13.89%
                                        |        |        |
n8454                                   |       2|     567|     13.84%
                                        |        |        |
mult_9u_8u_0_pp_1_7_adj_230             |       1|     560|     13.67%
                                        |        |        |
n13985                                  |       1|     548|     13.38%
                                        |        |        |
SCNT[0]                                 |      57|     528|     12.89%
                                        |        |        |
n3170                                   |       1|     527|     12.87%
                                        |        |        |
n3171                                   |       1|     527|     12.87%
                                        |        |        |
n13976                                  |       1|     518|     12.65%
                                        |        |        |
n3187                                   |       1|     488|     11.91%
                                        |        |        |
n3188                                   |       1|     488|     11.91%
                                        |        |        |
SCNT[1]                                 |      36|     473|     11.55%
                                        |        |        |
SCNT[2]                                 |      33|     473|     11.55%
                                        |        |        |
n1397                                   |       1|     452|     11.04%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 115885732

Constraints cover  127518 paths, 1070 nets, and 3474 connections (99.0% coverage)


Peak memory: 87273472 bytes, TRCE: 8835072 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
