Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 11 Dec 2018 08:38:04 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga004.jf.intel.com (orsmga004.jf.intel.com [10.7.209.38])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 004EA580380
	for <like.xu@linux.intel.com>; Mon, 10 Dec 2018 06:22:49 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga004-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 10 Dec 2018 06:22:48 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AlTVFwRWijbKx34w5CYeLtPz4/nHV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZRSGuKdThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGoyz?=
 =?us-ascii?q?b4UNAOQBM+hWrJfzqEcToxumBwSiBuzixiJGi3Pqw6I6yP8sER3a0AE6A94CrG?=
 =?us-ascii?q?jYodfzOawPUe611q7IzTDbYv1Mxzj99JbHcgo8qv+LR71xcdfexlcrFwPBk16d?=
 =?us-ascii?q?rpTlMC2J1usTqWiX9e9gWvivimE6tQ5xpjyvy9woionIgIIa0ErE9SJjzIYyP9?=
 =?us-ascii?q?24R1d2bNi5G5VTryGXL5V6Tt8hTm1ypSo2174LtYSlcCUEyJkr3QPTZv6ff4SW?=
 =?us-ascii?q?4x/vSOScLDJ2hH9mY72zmxO//Eejx+D9WcS51UhGojZAn9TJuH0A2BLe586aQf?=
 =?us-ascii?q?Vn5EihwyyA1wXL5+FEP080ka3bJoYlwr4xjZoTrV/DEjX5mEXwka+abEIk+vKn?=
 =?us-ascii?q?6+j/Y7XmoIGTN5Nshw3gLqgjmdazDfklPgUNRWSX5+qx2b358UHkQrhGlvg2nb?=
 =?us-ascii?q?PYsJDeK8QbvKm5AwpN34Y69Rm/Ciqm3M0FknYZMlJKZhaHg5HyNFHJPfD4C+uw?=
 =?us-ascii?q?jEq3kDtsw/DGP77hDYvXInnMjbfsZbJ9609ayAouwtFT/ZNUCrcdIP3tXk/9rs?=
 =?us-ascii?q?DXDhg8MwGvxebnD9N91owYWWKSGKOZN7nSsVCQ6uI1P+aMfJMVuCr6K/U94/7u?=
 =?us-ascii?q?jHw5lkEHcaimwJsac3S4HvVgI0WEbnvgmNYBEWEWvgUgSOzmkkGNUTlWZyX6Yq?=
 =?us-ascii?q?Qn+ztuCJ66FZyRAcepgaedx2G9GZtZYH0ADUqDVnLhdoGBUvFLbzqOI8hniXsd?=
 =?us-ascii?q?WL28DoMsyxyq5zL80Kdte+/d+ykEssD62d1oouHeixw2sCZ5FtmQyH2lSWZykW?=
 =?us-ascii?q?UVATgs0/dkvEZ/x1yfhLV+mOFSDtdJ5vlEATs9YKTdxOxzEdy6eg/HctqTU1Gg?=
 =?us-ascii?q?CoG8ADoxR8g9hd8DZUpwAc6liDjH3iyjGbhTkKaEUs8a6KXZikD8O8tng1PPxa?=
 =?us-ascii?q?Usi11uFtNCKWC8wKt25gTeA4rhl0SfnrytM6MG03iepy+40WOSsRQAA0ZLWqLf?=
 =?us-ascii?q?UCVaPxOOoA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0A8AABndQ5cmBHrdtBjHgEGBwaBUwcLA?=
 =?us-ascii?q?YEwgTmBFhODeoh4izCBawUdfJZVFIFdFhgDEYdtIjYHDQEDAQEBAQEBAgETAQE?=
 =?us-ascii?q?BAQEICwsGGw4jDII2BQIDGgEGglwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CA?=
 =?us-ascii?q?hERBAICAwEeEgEFARwGEwUDgxkBggEBBJl3PIodcHwzgnYBAQWHGggSeYsWgVc?=
 =?us-ascii?q?/gRGCXTWEPIEEgkWCV6B3BwKCIQSEY4M7hwwYgVyIQIchLJh1DyGBLAGCBjMaM?=
 =?us-ascii?q?HQGgjUJghKJAYU/QTGBB4pSgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0A8AABndQ5cmBHrdtBjHgEGBwaBUwcLAYEwgTmBFhODeoh?=
 =?us-ascii?q?4izCBawUdfJZVFIFdFhgDEYdtIjYHDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jD?=
 =?us-ascii?q?II2BQIDGgEGglwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAhERBAICAwEeEgE?=
 =?us-ascii?q?FARwGEwUDgxkBggEBBJl3PIodcHwzgnYBAQWHGggSeYsWgVc/gRGCXTWEPIEEg?=
 =?us-ascii?q?kWCV6B3BwKCIQSEY4M7hwwYgVyIQIchLJh1DyGBLAGCBjMaMHQGgjUJghKJAYU?=
 =?us-ascii?q?/QTGBB4pSgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,338,1539673200"; 
   d="scan'208";a="55694466"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 10 Dec 2018 06:22:47 -0800
Received: from localhost ([::1]:33051 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWMSM-0007e9-M7
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 09:22:46 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52112)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWMSC-0007e3-GY
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:22:37 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWMSB-0006nD-7X
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:22:36 -0500
Received: from mail-ot1-x343.google.com ([2607:f8b0:4864:20::343]:38850)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWMSA-0006mI-Ee
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:22:35 -0500
Received: by mail-ot1-x343.google.com with SMTP id e12so10518728otl.5
	for <qemu-devel@nongnu.org>; Mon, 10 Dec 2018 06:22:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=7zy0D9tqjWb94TKre4g/TQ0Fj+5Bdusp+MI0zeK1nHY=;
	b=cbE/mlV1CSYKLHlnQiWOOIe0YKqWObynJjvmzc7CllgZF3gFiIB9r5EH0QShK9uj+N
	K7IsAUvrg/fwrDKL0t/yoVPSD9zZhhvkPURWmn6XBAignWwmVB0kq60Si0y/j6k1CV8j
	4bVl4BsgjQAC+Aw9REELEIFfynhBBnGMkOM9E=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=7zy0D9tqjWb94TKre4g/TQ0Fj+5Bdusp+MI0zeK1nHY=;
	b=uY3JhxGJEAWv4Iz/LUnLXH2RlRyrvpYp/PkNOE3aMS0Gy9N2P2fnnFyT8DllqeBYC7
	PllJna13DoTIw5V0Y5DaMYcFdZqtCW1iZ2pE8qfpJWh+5DjH2RW5hYCZQgVeZ5ECbZ56
	pCB6x4jtUsQrXSA9CvClIeKkLF4n9xUU6KwigkOdYGVgaOfWRYLivKABiaFw+iK4SQia
	Wi4g46eTi9Vn0x5zZqxegMTG9swmZT5nfo89vH5H84rNcEkMiHBldGtw9ZMUGwUWbkl6
	Gdgn8sXbqkoIfxaj7fA+m0YvUA8TvaYPA5A55UznTBI1VvO4WVqooDELYtnOVXrfjFIl
	JD4A==
X-Gm-Message-State: AA+aEWbwHuCiRbsNSvQwujCsLI52r5B3uMYr9lZ9fsnO8zgOfgl/jxGb
	u8IJCWGVbZmfwWcXTXKjula2z3SzfnXVn3zf3cZAnQ==
X-Google-Smtp-Source: AFSGD/VJZgvdiBK9VisfVuqhMms7pkomcUexksGFI1Fu9hNXpTa+HkxbB+ud2Q7w45AY+bw1wsQsl1o8WpeAYILZ9jY=
X-Received: by 2002:a9d:5a81:: with SMTP id w1mr9211198oth.317.1544451752456; 
	Mon, 10 Dec 2018 06:22:32 -0800 (PST)
MIME-Version: 1.0
References: <20181206175541.29508-1-richard.henderson@linaro.org>
	<20181206175541.29508-2-richard.henderson@linaro.org>
In-Reply-To: <20181206175541.29508-2-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 10 Dec 2018 14:22:21 +0000
Message-ID: <CAFEAcA9HSrGX2PR8DieF6Fa8x2fHk1xnnismNvcMpaSQ4U9dMA@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::343
Subject: Re: [Qemu-devel] [PATCH v3 1/3] target/arm: Introduce
 arm_hcr_el2_eff
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Thu, 6 Dec 2018 at 17:55, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Replace arm_hcr_el2_{fmo,imo,amo} with a more general routine
> that also takes SCR_EL3.NS (aka arm_is_secure_below_el3) into
> account, as documented for the plethora of bits in HCR_EL2.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ----
> v3: Fix set of bits affected by just TGE.
>     Reorder the bits to ascending order.
>     Zap VF,VI,VSE when !TGE and ![FIA]MO.

> +/*
> + * Return the effective value of HCR_EL2.
> + * Bits that are not included here:
> + * RW       (read from SCR_EL3.RW as needed)
> + */
> +uint64_t arm_hcr_el2_eff(CPUARMState *env)
> +{
> +    uint64_t ret = env->cp15.hcr_el2;
> +
> +    if (arm_is_secure_below_el3(env)) {
> +        /*
> +         * "This register has no effect if EL2 is not enabled in the
> +         * current Security state".  This is ARMv8.4-SecEL2 speak for
> +         * !(SCR_EL3.NS==1 || SCR_EL3.EEL2==1).
> +         *
> +         * Prior to that, the language was "In an implementation that
> +         * includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves
> +         * as if this field is 0 for all purposes other than a direct
> +         * read or write access of HCR_EL2".  With lots of enumeration
> +         * on a per-field basis.  In current QEMU, this is condition
> +         * is arm_is_secure_below_el3.
> +         *
> +         * Since the v8.4 language applies to the entire register, and
> +         * appears to be backward compatible, use that.
> +         */
> +        ret = 0;
> +    } else if (ret & HCR_TGE) {
> +        /* These bits are up-to-date as of ARMv8.4.  */
> +        if (ret & HCR_E2H) {
> +            ret &= ~(HCR_VM | HCR_FMO | HCR_IMO | HCR_AMO |
> +                     HCR_BSU_MASK | HCR_DC | HCR_TWI | HCR_TWE |
> +                     HCR_TID0 | HCR_TID2 | HCR_TPCP | HCR_TPU |
> +                     HCR_TDZ | HCR_CD | HCR_ID | HCR_MIOCNCE);
> +        } else {
> +            ret |= HCR_FMO | HCR_IMO | HCR_AMO;
> +        }
> +        ret &= ~(HCR_SWIO | HCR_PTW | HCR_VF | HCR_VI | HCR_VSE |
> +                 HCR_FB | HCR_TID1 | HCR_TID3 | HCR_TSC | HCR_TACR |
> +                 HCR_TSW | HCR_TTLB | HCR_TVM | HCR_HCD | HCR_TRVM |
> +                 HCR_TLOR);
> +    } else {
> +        if (!(ret & HCR_FMO)) {
> +            ret &= ~HCR_VF;
> +        }
> +        if (!(ret & HCR_IMO)) {
> +            ret &= ~HCR_VI;
> +        }
> +        if (!(ret & HCR_AMO)) {
> +            ret &= ~HCR_VSE;
> +        }

This section that clears VI/VF/VSE is new, and I'm not sure it's right.
The spec says that the virtual IRQ interrupt is enabled only if {TGE,IMO}
is {0,1}, but the meaning of the bit is "pending", and an interrupt
can be pending without being enabled. Ditto VF, VSE.

(As there are only two places that look at the VI/VF/VSE bits and
they both look directly at cp15.hcr_el2 this doesn't change behaviour.)

> +    }
> +
> +    return ret;
> +}
> +

thanks
-- PMM

