{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669561440195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669561440197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:34:00 2022 " "Processing started: Sun Nov 27 20:34:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669561440197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669561440197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669561440197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669561440688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669561440688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_rse.vhd 6 3 " "Found 6 design units, including 3 entities, in source file se_rse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-BHV " "Found design unit 1: SE6-BHV" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SE9-BHV " "Found design unit 2: SE9-BHV" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RSE9-BHV " "Found design unit 3: RSE9-BHV" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE9 " "Found entity 2: SE9" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""} { "Info" "ISGN_ENTITY_NAME" "3 RSE9 " "Found entity 3: RSE9" {  } { { "SE_RSE.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/SE_RSE.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "RF.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/RF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453257 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "RF.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_demux.vhd 18 9 " "Found 18 design units, including 9 entities, in source file mux_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-bhv " "Found design unit 1: mux_2to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux3_2to1-bhv " "Found design unit 2: mux3_2to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_4to1-bhv " "Found design unit 3: mux_4to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux3_4to1-bhv " "Found design unit 4: mux3_4to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_3to1-bhv " "Found design unit 5: mux_3to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux_8to1-bhv " "Found design unit 6: mux_8to1-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 demux_1to2-bhv " "Found design unit 7: demux_1to2-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 demux_1to4-bhv " "Found design unit 8: demux_1to4-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 demux_1to8-bhv " "Found design unit 9: demux_1to8-bhv" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3_2to1 " "Found entity 2: mux3_2to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux3_4to1 " "Found entity 4: mux3_4to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_3to1 " "Found entity 5: mux_3to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_8to1 " "Found entity 6: mux_8to1" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "7 demux_1to2 " "Found entity 7: demux_1to2" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "8 demux_1to4 " "Found entity 8: demux_1to4" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""} { "Info" "ISGN_ENTITY_NAME" "9 demux_1to8 " "Found entity 9: demux_1to8" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-behav " "Found design unit 1: mem-behav" {  } { { "Memory.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453261 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-ach " "Found design unit 1: IITB_CPU-ach" {  } { { "IITB_CPU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453263 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-bhv " "Found design unit 1: fsm-bhv" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453265 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/DUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453267 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-bhv " "Found design unit 1: CU-bhv" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453269 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453271 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561453271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669561453271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669561453312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_CPU IITB_CPU:add_instance " "Elaborating entity \"IITB_CPU\" for hierarchy \"IITB_CPU:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/DUT.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 IITB_CPU:add_instance\|mux_2to1:mux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"IITB_CPU:add_instance\|mux_2to1:mux1\"" {  } { { "IITB_CPU.vhd" "mux1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453316 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z MUX_DEMUX.vhd(18) " "VHDL Process Statement warning at MUX_DEMUX.vhd(18): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669561453317 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[0\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[1\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[2\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[3\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[4\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[4\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[5\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[5\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[6\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[6\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[7\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[7\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[8\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[8\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[9\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[9\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[10\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[10\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[11\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[11\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[12\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[12\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[13\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[13\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[14\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[14\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[15\] MUX_DEMUX.vhd(18) " "Inferred latch for \"Z\[15\]\" at MUX_DEMUX.vhd(18)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453318 "|IITB_CPU|mux_2to1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 IITB_CPU:add_instance\|mux_4to1:mux4 " "Elaborating entity \"mux_4to1\" for hierarchy \"IITB_CPU:add_instance\|mux_4to1:mux4\"" {  } { { "IITB_CPU.vhd" "mux4" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453319 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z MUX_DEMUX.vhd(64) " "VHDL Process Statement warning at MUX_DEMUX.vhd(64): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669561453320 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[0\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453320 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[1\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[2\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[3\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[4\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[4\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[5\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[5\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[6\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[6\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[7\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[7\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[8\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[8\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[9\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[9\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[10\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[10\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[11\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[11\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[12\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[12\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[13\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[13\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[14\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[14\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[15\] MUX_DEMUX.vhd(64) " "Inferred latch for \"Z\[15\]\" at MUX_DEMUX.vhd(64)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453321 "|IITB_CPU|mux_4to1:mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_4to1 IITB_CPU:add_instance\|mux3_4to1:mux6 " "Elaborating entity \"mux3_4to1\" for hierarchy \"IITB_CPU:add_instance\|mux3_4to1:mux6\"" {  } { { "IITB_CPU.vhd" "mux6" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453322 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z MUX_DEMUX.vhd(92) " "VHDL Process Statement warning at MUX_DEMUX.vhd(92): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux3_4to1:mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] MUX_DEMUX.vhd(92) " "Inferred latch for \"Z\[0\]\" at MUX_DEMUX.vhd(92)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux3_4to1:mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] MUX_DEMUX.vhd(92) " "Inferred latch for \"Z\[1\]\" at MUX_DEMUX.vhd(92)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux3_4to1:mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] MUX_DEMUX.vhd(92) " "Inferred latch for \"Z\[2\]\" at MUX_DEMUX.vhd(92)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux3_4to1:mux6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 IITB_CPU:add_instance\|mux_3to1:mux7 " "Elaborating entity \"mux_3to1\" for hierarchy \"IITB_CPU:add_instance\|mux_3to1:mux7\"" {  } { { "IITB_CPU.vhd" "mux7" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453322 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z MUX_DEMUX.vhd(119) " "VHDL Process Statement warning at MUX_DEMUX.vhd(119): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux_3to1:mux7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] MUX_DEMUX.vhd(119) " "Inferred latch for \"Z\[0\]\" at MUX_DEMUX.vhd(119)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux_3to1:mux7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] MUX_DEMUX.vhd(119) " "Inferred latch for \"Z\[1\]\" at MUX_DEMUX.vhd(119)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux_3to1:mux7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] MUX_DEMUX.vhd(119) " "Inferred latch for \"Z\[2\]\" at MUX_DEMUX.vhd(119)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453322 "|IITB_CPU|mux_3to1:mux7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_2to1 IITB_CPU:add_instance\|mux3_2to1:mux16 " "Elaborating entity \"mux3_2to1\" for hierarchy \"IITB_CPU:add_instance\|mux3_2to1:mux16\"" {  } { { "IITB_CPU.vhd" "mux16" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453325 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z MUX_DEMUX.vhd(41) " "VHDL Process Statement warning at MUX_DEMUX.vhd(41): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669561453326 "|IITB_CPU|mux3_2to1:mux16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] MUX_DEMUX.vhd(41) " "Inferred latch for \"Z\[0\]\" at MUX_DEMUX.vhd(41)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453326 "|IITB_CPU|mux3_2to1:mux16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] MUX_DEMUX.vhd(41) " "Inferred latch for \"Z\[1\]\" at MUX_DEMUX.vhd(41)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453326 "|IITB_CPU|mux3_2to1:mux16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] MUX_DEMUX.vhd(41) " "Inferred latch for \"Z\[2\]\" at MUX_DEMUX.vhd(41)" {  } { { "MUX_DEMUX.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/MUX_DEMUX.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561453326 "|IITB_CPU|mux3_2to1:mux16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm IITB_CPU:add_instance\|fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"IITB_CPU:add_instance\|fsm:fsm1\"" {  } { { "IITB_CPU.vhd" "fsm1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453326 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsb FSM.vhd(46) " "VHDL Process Statement warning at FSM.vhd(46): signal \"lsb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453327 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry FSM.vhd(46) " "VHDL Process Statement warning at FSM.vhd(46): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453327 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero FSM.vhd(46) " "VHDL Process Statement warning at FSM.vhd(46): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453327 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero FSM.vhd(53) " "VHDL Process Statement warning at FSM.vhd(53): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453327 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm FSM.vhd(57) " "VHDL Process Statement warning at FSM.vhd(57): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c FSM.vhd(57) " "VHDL Process Statement warning at FSM.vhd(57): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c FSM.vhd(31) " "VHDL Process Statement warning at FSM.vhd(31): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c FSM.vhd(145) " "VHDL Process Statement warning at FSM.vhd(145): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] FSM.vhd(31) " "Inferred latch for \"c\[0\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] FSM.vhd(31) " "Inferred latch for \"c\[1\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] FSM.vhd(31) " "Inferred latch for \"c\[2\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] FSM.vhd(31) " "Inferred latch for \"c\[3\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] FSM.vhd(31) " "Inferred latch for \"c\[4\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] FSM.vhd(31) " "Inferred latch for \"c\[5\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453328 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] FSM.vhd(31) " "Inferred latch for \"c\[6\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] FSM.vhd(31) " "Inferred latch for \"c\[7\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] FSM.vhd(31) " "Inferred latch for \"c\[8\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] FSM.vhd(31) " "Inferred latch for \"c\[9\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] FSM.vhd(31) " "Inferred latch for \"c\[10\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] FSM.vhd(31) " "Inferred latch for \"c\[11\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] FSM.vhd(31) " "Inferred latch for \"c\[12\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] FSM.vhd(31) " "Inferred latch for \"c\[13\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] FSM.vhd(31) " "Inferred latch for \"c\[14\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] FSM.vhd(31) " "Inferred latch for \"c\[15\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] FSM.vhd(31) " "Inferred latch for \"c\[16\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] FSM.vhd(31) " "Inferred latch for \"c\[17\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] FSM.vhd(31) " "Inferred latch for \"c\[18\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] FSM.vhd(31) " "Inferred latch for \"c\[19\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] FSM.vhd(31) " "Inferred latch for \"c\[20\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] FSM.vhd(31) " "Inferred latch for \"c\[21\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] FSM.vhd(31) " "Inferred latch for \"c\[22\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] FSM.vhd(31) " "Inferred latch for \"c\[23\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] FSM.vhd(31) " "Inferred latch for \"c\[24\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] FSM.vhd(31) " "Inferred latch for \"c\[25\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] FSM.vhd(31) " "Inferred latch for \"c\[26\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] FSM.vhd(31) " "Inferred latch for \"c\[27\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] FSM.vhd(31) " "Inferred latch for \"c\[28\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] FSM.vhd(31) " "Inferred latch for \"c\[29\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] FSM.vhd(31) " "Inferred latch for \"c\[30\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] FSM.vhd(31) " "Inferred latch for \"c\[31\]\" at FSM.vhd(31)" {  } { { "FSM.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/FSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453329 "|DUT|IITB_CPU:add_instance|fsm:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu IITB_CPU:add_instance\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"IITB_CPU:add_instance\|alu:alu1\"" {  } { { "IITB_CPU.vhd" "alu1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_add ALU.vhd(87) " "VHDL Process Statement warning at ALU.vhd(87): signal \"temp_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_add ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"temp_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tem ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): signal \"tem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "add_1 ALU.vhd(47) " "VHDL Variable Declaration warning at ALU.vhd(47): used initial value expression for variable \"add_1\" because variable was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 47 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tem ALU.vhd(97) " "VHDL Process Statement warning at ALU.vhd(97): signal \"tem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tem ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"tem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tem ALU.vhd(112) " "VHDL Process Statement warning at ALU.vhd(112): signal \"tem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tem ALU.vhd(81) " "VHDL Process Statement warning at ALU.vhd(81): inferring latch(es) for signal or variable \"tem\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_out ALU.vhd(81) " "VHDL Process Statement warning at ALU.vhd(81): inferring latch(es) for signal or variable \"carry_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_out ALU.vhd(81) " "VHDL Process Statement warning at ALU.vhd(81): inferring latch(es) for signal or variable \"zero_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_out ALU.vhd(81) " "Inferred latch for \"zero_out\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out ALU.vhd(81) " "Inferred latch for \"carry_out\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[0\] ALU.vhd(81) " "Inferred latch for \"tem\[0\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[1\] ALU.vhd(81) " "Inferred latch for \"tem\[1\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[2\] ALU.vhd(81) " "Inferred latch for \"tem\[2\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[3\] ALU.vhd(81) " "Inferred latch for \"tem\[3\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[4\] ALU.vhd(81) " "Inferred latch for \"tem\[4\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[5\] ALU.vhd(81) " "Inferred latch for \"tem\[5\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[6\] ALU.vhd(81) " "Inferred latch for \"tem\[6\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[7\] ALU.vhd(81) " "Inferred latch for \"tem\[7\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[8\] ALU.vhd(81) " "Inferred latch for \"tem\[8\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[9\] ALU.vhd(81) " "Inferred latch for \"tem\[9\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[10\] ALU.vhd(81) " "Inferred latch for \"tem\[10\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[11\] ALU.vhd(81) " "Inferred latch for \"tem\[11\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[12\] ALU.vhd(81) " "Inferred latch for \"tem\[12\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[13\] ALU.vhd(81) " "Inferred latch for \"tem\[13\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[14\] ALU.vhd(81) " "Inferred latch for \"tem\[14\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453331 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tem\[15\] ALU.vhd(81) " "Inferred latch for \"tem\[15\]\" at ALU.vhd(81)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/ALU.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453332 "|DUT|IITB_CPU:add_instance|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem IITB_CPU:add_instance\|mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"IITB_CPU:add_instance\|mem:mem1\"" {  } { { "IITB_CPU.vhd" "mem1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory Memory.vhd(45) " "VHDL Process Statement warning at Memory.vhd(45): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/Memory.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453333 "|DUT|IITB_CPU:add_instance|mem:mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers IITB_CPU:add_instance\|registers:reg1 " "Elaborating entity \"registers\" for hierarchy \"IITB_CPU:add_instance\|registers:reg1\"" {  } { { "IITB_CPU.vhd" "reg1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453333 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs RF.vhd(27) " "VHDL Process Statement warning at RF.vhd(27): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/RF.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453334 "|DUT|IITB_CPU:add_instance|registers:reg1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs RF.vhd(28) " "VHDL Process Statement warning at RF.vhd(28): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/RF.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669561453334 "|DUT|IITB_CPU:add_instance|registers:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 IITB_CPU:add_instance\|SE6:se1 " "Elaborating entity \"SE6\" for hierarchy \"IITB_CPU:add_instance\|SE6:se1\"" {  } { { "IITB_CPU.vhd" "se1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 IITB_CPU:add_instance\|SE9:se2 " "Elaborating entity \"SE9\" for hierarchy \"IITB_CPU:add_instance\|SE9:se2\"" {  } { { "IITB_CPU.vhd" "se2" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSE9 IITB_CPU:add_instance\|RSE9:se3 " "Elaborating entity \"RSE9\" for hierarchy \"IITB_CPU:add_instance\|RSE9:se3\"" {  } { { "IITB_CPU.vhd" "se3" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU IITB_CPU:add_instance\|CU:cu1 " "Elaborating entity \"CU\" for hierarchy \"IITB_CPU:add_instance\|CU:cu1\"" {  } { { "IITB_CPU.vhd" "cu1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669561453339 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "PC_WR CU.vhd(17) " "Can't infer register for \"PC_WR\" at CU.vhd(17) because it does not hold its value outside the clock edge" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1669561453340 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "T2_WR CU.vhd(17) " "Can't infer register for \"T2_WR\" at CU.vhd(17) because it does not hold its value outside the clock edge" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1669561453341 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CU.vhd(17) " "HDL error at CU.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Design Software" 0 -1 1669561453341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "PC_WR CU.vhd(28) " "Can't resolve multiple constant drivers for net \"PC_WR\" at CU.vhd(28)" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669561453341 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "CU.vhd(17) " "Constant driver at CU.vhd(17)" {  } { { "CU.vhd" "" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/CU.vhd" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1669561453341 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IITB_CPU:add_instance\|CU:cu1 " "Can't elaborate user hierarchy \"IITB_CPU:add_instance\|CU:cu1\"" {  } { { "IITB_CPU.vhd" "cu1" { Text "C:/Users/Aakarsh Chaudhary/Documents/Git/Test/IITB_CPU.vhd" 172 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1669561453341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669561453422 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 20:34:13 2022 " "Processing ended: Sun Nov 27 20:34:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669561453422 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669561453422 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669561453422 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669561453422 ""}
