{"vcs1":{"timestamp_begin":1726854440.709375879, "rt":1.82, "ut":0.32, "st":0.29}}
{"vcselab":{"timestamp_begin":1726854442.612943181, "rt":0.79, "ut":0.24, "st":0.06}}
{"link":{"timestamp_begin":1726854443.470342041, "rt":0.36, "ut":0.20, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726854440.126848386}
{"VCS_COMP_START_TIME": 1726854440.126848386}
{"VCS_COMP_END_TIME": 1726854445.114614656}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 350012}}
{"stitch_vcselab": {"peak_mem": 225708}}
