Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Mar  4 20:53:44 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Audio/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Audio/i2s/I2S_WS_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button1/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button2/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button3/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button4/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Video/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.341        0.000                      0                 6578        0.020        0.000                      0                 6578        3.000        0.000                       0                  2136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  1.341        0.000                      0                 6230        0.020        0.000                      0                 6230        3.000        0.000                       0                  2040  
  I2S_CLK_reloj2_clk_wiz_0_0           68.998        0.000                      0                   12        0.131        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        8.208        0.000                      0                    8        0.122        0.000                      0                    8        3.750        0.000                       0                    59  
  TFT_Clock_reloj1_clk_wiz_0_0        158.058        0.000                      0                   13        0.160        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.329        0.000                      0                  315        0.203        0.000                      0                  315  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_0_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 3.216ns (39.107%)  route 5.008ns (60.893%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.572     5.093    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  lm32_cpu/operand_0_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  lm32_cpu/operand_0_x_reg[0]/Q
                         net (fo=11, routed)          0.886     6.457    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_0_x_reg[3][0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.295     6.752 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_94/O
                         net (fo=1, routed)           0.000     6.752    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_94_n_1
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.284    lm32_cpu/load_store_unit_n_90
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  lm32_cpu/mem_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.398    lm32_cpu/mem_reg_i_63_n_1
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  lm32_cpu/mem_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.512    lm32_cpu/mem_reg_i_57_n_1
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  lm32_cpu/operand_m_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.626    lm32_cpu/operand_m_reg[15]_i_3_n_1
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  lm32_cpu/operand_m_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.740    lm32_cpu/operand_m_reg[19]_i_3_n_1
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  lm32_cpu/operand_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.854    lm32_cpu/operand_m_reg[23]_i_3_n_1
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  lm32_cpu/operand_m_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.968    lm32_cpu/operand_m_reg[27]_i_4_n_1
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.281 r  lm32_cpu/wb_select_m_reg_i_2/O[3]
                         net (fo=4, routed)           1.064     9.345    lm32_cpu/mc_arithmetic/operand_0_x_reg[31][0]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.306     9.651 r  lm32_cpu/mc_arithmetic/wb_select_m_i_1/O
                         net (fo=2, routed)           0.825    10.476    lm32_cpu/mc_arithmetic/adder_result_x[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.124    10.600 r  lm32_cpu/mc_arithmetic/operand_m[31]_i_1/O
                         net (fo=3, routed)           0.931    11.531    lm32_cpu/x_result[31]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.152    11.683 r  lm32_cpu/store_operand_x[31]_i_1/O
                         net (fo=2, routed)           0.548    12.231    lm32_cpu/instruction_unit/x_result_sel_csr_x_reg[15]
    SLICE_X50Y13         LUT5 (Prop_lut5_I1_O)        0.332    12.563 r  lm32_cpu/instruction_unit/b[31]_i_2/O
                         net (fo=3, routed)           0.754    13.317    lm32_cpu/multiplier/instruction_d_reg[15][31]
    DSP48_X1Y2           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.542    14.883    lm32_cpu/multiplier/clk100_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.260    15.143    
                         clock uncertainty           -0.035    15.107    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.657    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 3.641ns (43.523%)  route 4.725ns (56.477%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.460    13.500    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X56Y16         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.446    14.787    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y16         FDRE (Setup_fdre_C_CE)      -0.169    14.856    lm32_cpu/instruction_unit/icache/refill_address_reg[29]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 3.641ns (43.523%)  route 4.725ns (56.477%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.460    13.500    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X56Y16         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.446    14.787    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y16         FDRE (Setup_fdre_C_CE)      -0.169    14.856    lm32_cpu/instruction_unit/icache/refill_address_reg[30]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_0_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.200ns (48.893%)  route 4.390ns (51.107%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.572     5.093    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  lm32_cpu/operand_0_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  lm32_cpu/operand_0_x_reg[0]/Q
                         net (fo=11, routed)          0.860     6.431    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_0_x_reg[3][0]
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.295     6.726 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_99/O
                         net (fo=1, routed)           0.000     6.726    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_99_n_1
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.239 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.239    lm32_cpu/load_store_unit_n_91
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.554 r  lm32_cpu/mem_reg_i_64/O[3]
                         net (fo=2, routed)           0.971     8.525    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.335     8.860 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.513     9.373    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.326     9.699 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           1.195    10.894    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.152    11.046 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.852    11.897    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.332    12.229 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.229    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.779 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.779    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.893 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.893    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.007 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.007    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.121 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.121    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.235 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.235    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.349 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.349    lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_1
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.683 r  lm32_cpu/instruction_unit/branch_target_x_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.683    lm32_cpu/instruction_unit_n_242
    SLICE_X49Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.446    14.787    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[31]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.062    15.074    lm32_cpu/branch_target_x_reg[31]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.641ns (43.883%)  route 4.656ns (56.117%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.392    13.432    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.824    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.641ns (43.883%)  route 4.656ns (56.117%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.392    13.432    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.824    lm32_cpu/instruction_unit/icache/refill_address_reg[20]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.641ns (43.883%)  route 4.656ns (56.117%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.392    13.432    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[23]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.824    lm32_cpu/instruction_unit/icache/refill_address_reg[23]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.641ns (43.883%)  route 4.656ns (56.117%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.392    13.432    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.824    lm32_cpu/instruction_unit/icache/refill_address_reg[25]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.641ns (43.883%)  route 4.656ns (56.117%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.614     5.135    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.589 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           1.314     8.902    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[7]
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.026    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_19
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.424 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.424    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.652 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.359    11.012    lm32_cpu/load_store_unit/dcache/mem_reg_1[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.313    11.325 r  lm32_cpu/load_store_unit/dcache/state[3]_i_6/O
                         net (fo=2, routed)           0.592    11.916    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.040 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=31, routed)          1.392    13.432    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.824    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_0_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.746ns (33.320%)  route 5.495ns (66.680%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.572     5.093    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  lm32_cpu/operand_0_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  lm32_cpu/operand_0_x_reg[0]/Q
                         net (fo=11, routed)          0.860     6.431    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_0_x_reg[3][0]
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.295     6.726 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_99/O
                         net (fo=1, routed)           0.000     6.726    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_99_n_1
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.239 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.239    lm32_cpu/load_store_unit_n_91
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.554 r  lm32_cpu/mem_reg_i_64/O[3]
                         net (fo=2, routed)           0.971     8.525    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.335     8.860 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.513     9.373    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.326     9.699 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           1.195    10.894    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.152    11.046 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           1.122    12.168    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.332    12.500 r  lm32_cpu/instruction_unit/product0__0_i_10/O
                         net (fo=3, routed)           0.835    13.335    lm32_cpu/multiplier/D[7]
    DSP48_X1Y1           DSP48E1                                      r  lm32_cpu/multiplier/product0__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.542    14.883    lm32_cpu/multiplier/clk100_IBUF_BUFG
    DSP48_X1Y1           DSP48E1                                      r  lm32_cpu/multiplier/product0__0/CLK
                         clock pessimism              0.260    15.143    
                         clock uncertainty           -0.035    15.107    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    14.745    lm32_cpu/multiplier/product0__0
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -13.335    
  -------------------------------------------------------------------
                         slack                                  1.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 interface5_bank_bus_dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bus_wishbone_dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.246%)  route 0.150ns (39.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.560     1.443    clk100_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  interface5_bank_bus_dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  interface5_bank_bus_dat_r_reg[3]/Q
                         net (fo=1, routed)           0.150     1.721    interface5_bank_bus_dat_r_reg_n_1_[3]
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.099     1.820 r  soc_bus_wishbone_dat_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    soc_interface_dat_r[3]
    SLICE_X37Y11         FDRE                                         r  soc_bus_wishbone_dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.830     1.957    clk100_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  soc_bus_wishbone_dat_r_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.092     1.800    soc_bus_wishbone_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.799    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y14         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.826     1.953    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y14         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y14         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.764    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.561     1.444    clk100_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.804    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X34Y9          RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.830     1.957    storage_2_reg_0_15_6_9/WCLK
    SLICE_X34Y9          RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    storage_2_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      mem_1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y13     storage_1_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.998ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.456ns (44.668%)  route 0.565ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.565     4.905    Audio/audvid_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  Audio/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  Audio/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.096    74.207    
                         clock uncertainty           -0.145    74.062    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.903    Audio/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.903    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 68.998    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    Audio/audvid_clockmanager/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.296     6.498 r  Audio/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.498    Audio/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    75.832    Audio/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         75.832    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.352ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    Audio/audvid_clockmanager/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.324     6.526 r  Audio/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.526    Audio/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    Audio/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                 69.352    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.195    Audio/audvid_clockmanager/counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.324     6.519 r  Audio/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    Audio/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    Audio/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.488ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.545     4.848    Audio/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.265    74.336    Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.336    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 69.488    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Audio/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.214    Audio/audvid_clockmanager/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.338 r  Audio/audvid_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.338    Audio/audvid_clockmanager/counter[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[0]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    75.834    Audio/audvid_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.834    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.539ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.492     4.796    Audio/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.266    74.335    Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 69.539    

Slack (MET) :             69.605ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.616     4.956    Audio/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.040    74.561    Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.561    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 69.605    

Slack (MET) :             69.611ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.904%)  route 0.607ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.607     4.947    Audio/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.043    74.558    Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.558    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 69.611    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.574     5.095    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.686    Audio/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.455    75.658    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.237    74.364    Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.364    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.237    Audio/audvid_clockmanager/cm2/seq_reg1[0]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.075     1.106    Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.224    Audio/audvid_clockmanager/cm2/seq_reg1[6]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    Audio/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.017     1.048    Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.203     1.374    Audio/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.076     1.107    Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.207     1.378    Audio/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.078     1.109    Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  Audio/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    Audio/audvid_clockmanager/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.102     1.837 r  Audio/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Audio/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    Audio/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  Audio/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    Audio/audvid_clockmanager/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.099     1.834 r  Audio/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.834    Audio/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Audio/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176     1.335    Audio/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Audio/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.823    Audio/audvid_clockmanager/counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.866 r  Audio/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Audio/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audvid_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    Audio/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.186     1.345    Audio/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.816     1.943    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y5    Audio/audvid_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y0      Audio/audvid_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X36Y46     Audio/audvid_clockmanager/I2S_CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.558     4.898    Video/video_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.095    13.345    
                         clock uncertainty           -0.080    13.265    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    13.106    Video/video_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    Video/video_clockmanager/cm1/seq_reg1[4]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    13.538    Video/video_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    Video/video_clockmanager/cm1/seq_reg1[2]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    13.539    Video/video_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.513%)  route 0.615ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.615     4.918    Video/video_clockmanager/cm1/seq_reg1[1]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    13.567    Video/video_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.653     4.992    Video/video_clockmanager/cm1/seq_reg1[5]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    13.764    Video/video_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    Video/video_clockmanager/cm1/seq_reg1[3]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    13.761    Video/video_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157     4.460    Video/video_clockmanager/cm1/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    13.537    Video/video_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  9.077    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190     4.529    Video/video_clockmanager/cm1/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    13.757    Video/video_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  9.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    Video/video_clockmanager/cm1/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    Video/video_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    Video/video_clockmanager/cm1/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    Video/video_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    Video/video_clockmanager/cm1/seq_reg1[3]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    Video/video_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.235     1.405    Video/video_clockmanager/cm1/seq_reg1[5]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    Video/video_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.214     1.385    Video/video_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism             -0.198     0.901    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.060    Video/video_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.758%)  route 0.220ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.220     1.378    Video/video_clockmanager/cm1/seq_reg1[1]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    Video/video_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.226     1.383    Video/video_clockmanager/cm1/seq_reg1[2]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    Video/video_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.228     1.386    Video/video_clockmanager/cm1/seq_reg1[4]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    Video/video_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Video/video_clockmanager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y1      Video/video_clockmanager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y27     Video/tft_spi/initializationRegister/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y27     Video/tft_spi/initializationRegister/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y27     Video/tft_spi/initializationRegister/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y27     Video/tft_spi/initializationRegister/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y26     Video/tft_spi/initializationRegister/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y27     Video/tft_spi/initializationRegister/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y27     Video/tft_spi/initializationRegister/address_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_4_4/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_4_4/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y20     Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y20     Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y20     Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y20     Video/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19     Video/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19     Video/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16     Video/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16     Video/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16     Video/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y16     Video/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y15     Video/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y15     Video/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y15     Video/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y15     Video/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.058ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.848ns  (logic 0.583ns (31.550%)  route 1.265ns (68.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 244.777 - 240.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.552    85.073    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.459    85.532 r  Video/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           1.265    86.797    Video/tft_spi/spi/Q[1]
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.124    86.921 r  Video/tft_spi/spi/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    86.921    Video/tft_spi/spi/p_0_in[1]
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.436   244.777    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.073    
                         clock uncertainty           -0.126   244.947    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.032   244.979    Video/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        244.979    
                         arrival time                         -86.921    
  -------------------------------------------------------------------
                         slack                                158.058    

Slack (MET) :             158.076ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.876ns  (logic 0.611ns (32.572%)  route 1.265ns (67.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 244.777 - 240.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.552    85.073    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.459    85.532 r  Video/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           1.265    86.797    Video/tft_spi/spi/Q[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.152    86.949 r  Video/tft_spi/spi/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    86.949    Video/tft_spi/spi/p_0_in[2]
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.436   244.777    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.073    
                         clock uncertainty           -0.126   244.947    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.078   245.025    Video/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        245.025    
                         arrival time                         -86.949    
  -------------------------------------------------------------------
                         slack                                158.076    

Slack (MET) :             158.257ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.367%)  route 0.401ns (43.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.802    Video/video_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   163.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.095   163.345    
                         clock uncertainty           -0.126   163.218    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.059    Video/video_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.059    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                158.257    

Slack (MET) :             158.280ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.628ns  (logic 0.721ns (44.284%)  route 0.907ns (55.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 244.777 - 240.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.552    85.073    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.422    85.495 r  Video/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           0.907    86.402    Video/tft_spi/spi/Q[2]
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.299    86.701 r  Video/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.701    Video/tft_spi/spi/p_0_in[3]
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.436   244.777    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.073    
                         clock uncertainty           -0.126   244.947    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.034   244.981    Video/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        244.981    
                         arrival time                         -86.701    
  -------------------------------------------------------------------
                         slack                                158.280    

Slack (MET) :             158.296ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.656ns  (logic 0.749ns (45.226%)  route 0.907ns (54.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 244.777 - 240.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 85.073 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.552    85.073    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.422    85.495 r  Video/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           0.907    86.402    Video/tft_spi/spi/Q[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I4_O)        0.327    86.729 r  Video/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.729    Video/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.436   244.777    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.296   245.073    
                         clock uncertainty           -0.126   244.947    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.078   245.025    Video/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        245.025    
                         arrival time                         -86.729    
  -------------------------------------------------------------------
                         slack                                158.296    

Slack (MET) :             158.560ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.618     4.980    Video/video_clockmanager/cm1/seq_reg3[4]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217   163.540    Video/video_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.540    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                158.560    

Slack (MET) :             158.631ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.544     4.906    Video/video_clockmanager/cm1/seq_reg3[2]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220   163.537    Video/video_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.537    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                158.631    

Slack (MET) :             158.701ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.642     5.043    Video/video_clockmanager/cm1/seq_reg3[3]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013   163.744    Video/video_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.744    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                158.701    

Slack (MET) :             158.702ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641     5.042    Video/video_clockmanager/cm1/seq_reg3[5]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013   163.744    Video/video_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.744    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                158.702    

Slack (MET) :             158.805ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.100ns  (logic 0.583ns (52.979%)  route 0.517ns (47.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 244.774 - 240.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 85.070 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.549    85.070    Video/tft_spi/spi/CLK
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.459    85.529 f  Video/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.517    86.047    Video/tft_spi/spi/Q[0]
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.124    86.171 r  Video/tft_spi/spi/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    86.171    Video/tft_spi/spi/count[0]_i_1__0_n_1
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.433   244.774    Video/tft_spi/spi/CLK
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.070    
                         clock uncertainty           -0.126   244.944    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.032   244.976    Video/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        244.976    
                         arrival time                         -86.171    
  -------------------------------------------------------------------
                         slack                                158.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  Video/video_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    Video/video_clockmanager/cm1/seq_reg3[0]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    Video/video_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    Video/video_clockmanager/cm1/seq_reg3[6]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    Video/video_clockmanager/cm1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    Video/video_clockmanager/cm1/seq_reg3[1]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    Video/video_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 81.946 - 80.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 81.435 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.552    81.435    Video/tft_spi/spi/CLK
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    81.581 f  Video/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.180    81.762    Video/tft_spi/spi/Q[0]
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.045    81.807 r  Video/tft_spi/spi/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    81.807    Video/tft_spi/spi/count[0]_i_1__0_n_1
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.819    81.946    Video/tft_spi/spi/CLK
    SLICE_X47Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.435    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.098    81.533    Video/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -81.533    
                         arrival time                          81.807    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.355    Video/video_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism             -0.198     0.901    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.060    Video/video_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.178     1.356    Video/video_clockmanager/cm1/seq_reg3[2]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022     1.052    Video/video_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.385%)  route 0.237ns (55.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 81.948 - 80.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 81.437 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.554    81.437    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.146    81.583 r  Video/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           0.237    81.820    Video/tft_spi/spi/Q[3]
    SLICE_X48Y26         LUT5 (Prop_lut5_I1_O)        0.043    81.863 r  Video/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.863    Video/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.821    81.948    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.437    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.114    81.551    Video/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.551    
                         arrival time                          81.863    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.428ns  (logic 0.191ns (44.645%)  route 0.237ns (55.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 81.948 - 80.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 81.437 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.554    81.437    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.146    81.583 r  Video/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           0.237    81.820    Video/tft_spi/spi/Q[3]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.045    81.865 r  Video/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.865    Video/tft_spi/spi/p_0_in[3]
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.821    81.948    Video/tft_spi/spi/CLK
    SLICE_X48Y26         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.437    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.099    81.536    Video/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.536    
                         arrival time                          81.865    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.425    Video/video_clockmanager/cm1/seq_reg3[3]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064     1.094    Video/video_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232     1.425    Video/video_clockmanager/cm1/seq_reg3[5]
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064     1.094    Video/video_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    Video/video_clockmanager/cm1/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      Video/video_clockmanager/cm1/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X47Y26     Video/tft_spi/spi/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X48Y26     Video/tft_spi/spi/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X48Y26     Video/tft_spi/spi/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X48Y26     Video/tft_spi/spi/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X48Y26     Video/tft_spi/spi/dataClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/dataClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y26     Video/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y26     Video/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y26     Video/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y26     Video/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X34Y46     Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y26     Video/tft_spi/spi/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    Video/video_clockmanager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    Audio/audvid_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.419ns (9.889%)  route 3.818ns (90.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.818     9.317    Video/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.436    14.777    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.194    14.764    
    SLICE_X42Y20         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.647    Video/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.419ns (9.889%)  route 3.818ns (90.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.818     9.317    Video/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.436    14.777    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.194    14.764    
    SLICE_X42Y20         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.647    Video/TilesPositionsRegister_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.419ns (9.889%)  route 3.818ns (90.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.818     9.317    Video/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.436    14.777    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.194    14.764    
    SLICE_X42Y20         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.647    Video/TilesPositionsRegister_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.419ns (9.889%)  route 3.818ns (90.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.818     9.317    Video/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.436    14.777    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.194    14.764    
    SLICE_X42Y20         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.647    Video/TilesPositionsRegister_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.456ns (10.702%)  route 3.805ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_Video_WB_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.805     9.341    Video/TilesPositionsRegister_reg_192_255_0_2/ADDRD0
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.440    14.781    Video/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.828    Video/TilesPositionsRegister_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.456ns (10.702%)  route 3.805ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_Video_WB_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.805     9.341    Video/TilesPositionsRegister_reg_192_255_0_2/ADDRD0
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.440    14.781    Video/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.828    Video/TilesPositionsRegister_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.456ns (10.702%)  route 3.805ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_Video_WB_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.805     9.341    Video/TilesPositionsRegister_reg_192_255_0_2/ADDRD0
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.440    14.781    Video/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.828    Video/TilesPositionsRegister_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.456ns (10.702%)  route 3.805ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_Video_WB_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.805     9.341    Video/TilesPositionsRegister_reg_192_255_0_2/ADDRD0
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.440    14.781    Video/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_0_2/RAMD/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.828    Video/TilesPositionsRegister_reg_192_255_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_3_3/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.419ns (10.467%)  route 3.584ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.584     9.083    Video/TilesPositionsRegister_reg_192_255_3_3/A1
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_3_3/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.438    14.779    Video/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.649    Video/TilesPositionsRegister_reg_192_255_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_192_255_3_3/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.419ns (10.467%)  route 3.584ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.584     9.083    Video/TilesPositionsRegister_reg_192_255_3_3/A1
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_3_3/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.438    14.779    Video/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.117    14.649    Video/TilesPositionsRegister_reg_192_255_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (17.005%)  route 0.625ns (82.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  soc_Video_WB_storage_full_reg[1]/Q
                         net (fo=6, routed)           0.625     2.194    Video/TilesPositionsRegister_reg_256_319_0_2/DIB
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.822     1.949    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.194     1.899    
    SLICE_X42Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.991    Video/TilesPositionsRegister_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.385%)  route 0.670ns (82.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Video_WB_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.670     2.253    Video/TilesPositionsRegister_reg_128_191_0_2/DIC
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.046    Video/TilesPositionsRegister_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.361%)  route 0.671ns (82.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Video_WB_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.671     2.254    Video/TilesPositionsRegister_reg_64_127_0_2/DIC
    SLICE_X42Y16         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.826     1.953    Video/TilesPositionsRegister_reg_64_127_0_2/WCLK
    SLICE_X42Y16         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.194     1.903    
    SLICE_X42Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.047    Video/TilesPositionsRegister_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.264%)  route 0.676ns (82.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  soc_Video_WB_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_Video_WB_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.676     2.259    Video/TilesPositionsRegister_reg_256_319_0_2/DIA
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.822     1.949    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.194     1.899    
    SLICE_X42Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.046    Video/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.691%)  route 0.704ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_Video_WB_storage_full_reg[10]/Q
                         net (fo=56, routed)          0.704     2.286    Video/TilesPositionsRegister_reg_128_191_0_2/ADDRD5
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.072    Video/TilesPositionsRegister_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.691%)  route 0.704ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_Video_WB_storage_full_reg[10]/Q
                         net (fo=56, routed)          0.704     2.286    Video/TilesPositionsRegister_reg_128_191_0_2/ADDRD5
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.072    Video/TilesPositionsRegister_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.691%)  route 0.704ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_Video_WB_storage_full_reg[10]/Q
                         net (fo=56, routed)          0.704     2.286    Video/TilesPositionsRegister_reg_128_191_0_2/ADDRD5
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.072    Video/TilesPositionsRegister_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.141ns (16.691%)  route 0.704ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  soc_Video_WB_storage_full_reg[10]/Q
                         net (fo=56, routed)          0.704     2.286    Video/TilesPositionsRegister_reg_128_191_0_2/ADDRD5
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y17         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.072    Video/TilesPositionsRegister_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.330%)  route 0.656ns (83.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  soc_Video_WB_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.656     2.225    Video/TilesPositionsRegister_reg_0_63_4_4/D
    SLICE_X42Y15         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.827     1.954    Video/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X42Y15         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.194     1.904    
    SLICE_X42Y15         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093     1.997    Video/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.128ns (15.182%)  route 0.715ns (84.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  soc_Video_WB_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.715     2.284    Video/TilesPositionsRegister_reg_256_319_0_2/ADDRD4
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2040, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.822     1.949    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.194     1.899    
    SLICE_X42Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.046    Video/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.238    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk100    | cpu_reset | FDRE    | -     |    -0.311 (r) | FAST    |     2.708 (r) | SLOW    |          |
clk100    | serial_rx | FDRE    | -     |     0.966 (r) | FAST    |     0.521 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx    | FDSE       | -     |     13.706 (r) | SLOW    |      4.333 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     13.463 (r) | SLOW    |      3.494 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     16.496 (r) | SLOW    |      4.815 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     13.558 (r) | SLOW    |      4.137 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     19.237 (r) | SLOW    |      5.167 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.350 (f) | SLOW    |      4.472 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.659 | SLOW    |               |         |               |         |         1.942 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



