#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 25 11:46:10 2018
# Process ID: 784
# Current directory: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8376 C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\VGAlab2\MicroBlaze_lab1\MicroBlaze_lab1.xpr
# Log file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/vivado.log
# Journal file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1'
INFO: [Project 1-313] Project file moved from 'C:/Users/Jona/Documents/GitHub/EmbeddedProcessing/Labo1/MicroBlaze_lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'System.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
System_microblaze_0_0
System_dlmb_v10_0
System_dlmb_bram_if_cntlr_0
System_ilmb_v10_0
System_ilmb_bram_if_cntlr_0
System_rst_clk_wiz_1_100M_0
System_lmb_bram_0
System_mdm_1_0
System_clk_wiz_1_0
System_axi_uartlite_0_0
System_microblaze_0_axi_periph_0

INFO: [Project 1-230] Project 'MicroBlaze_lab1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 827.102 ; gain = 109.285
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {System_mdm_1_0 System_clk_wiz_1_0 System_lmb_bram_0 System_dlmb_bram_if_cntlr_0 System_rst_clk_wiz_1_100M_0 System_dlmb_v10_0 System_ilmb_v10_0 System_microblaze_0_axi_periph_0 System_axi_uartlite_0_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
WARNING: [BD 41-1731] Type mismatch between connected pins: /microblaze_0_local_memory/LMB_Rst(rst) and /microblaze_0_local_memory/dlmb_v10/SYS_Rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /microblaze_0_local_memory/LMB_Rst(rst) and /microblaze_0_local_memory/ilmb_v10/SYS_Rst(undef)
Successfully read diagram <System> from BD file <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd>
Upgrading 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd'
INFO: [IP_Flow 19-3422] Upgraded System_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 5 to revision 20
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'System_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'System_clk_wiz_1_0'
WARNING: [IP_Flow 19-3501] Upgraded System_clk_wiz_1_0 from Clocking Wizard 5.1 to Clocking Wizard 6.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_clk_wiz_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded System_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 4 to revision 14
INFO: [IP_Flow 19-3422] Upgraded System_dlmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 4 to revision 9
INFO: [IP_Flow 19-3422] Upgraded System_ilmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 4 to revision 14
INFO: [IP_Flow 19-3422] Upgraded System_ilmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 4 to revision 9
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-1972] Upgraded System_lmb_bram_0 from Block Memory Generator 8.2 to Block Memory Generator 8.4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rsta_busy'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rstb_busy'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_lmb_bram_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded System_mdm_1_0 from MicroBlaze Debug Module (MDM) 3.1 to MicroBlaze Debug Module (MDM) 3.2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable_0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_mdm_1_0'. These changes may impact your design.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_ICACHE_HIGHADDR' from '0x000000003FFFFFFF' to '0x3FFFFFFF' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_ICACHE_BASEADDR' from '0x0000000000000000' to '0x00000000' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_DCACHE_HIGHADDR' from '0x000000003FFFFFFF' to '0x3FFFFFFF' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_DCACHE_BASEADDR' from '0x0000000000000000' to '0x00000000' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3501] Upgraded System_microblaze_0_0 from MicroBlaze 9.3 to MicroBlaze 10.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_microblaze_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded System_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 3 to revision 17
INFO: [IP_Flow 19-3422] Upgraded System_rst_clk_wiz_1_100M_0 (Processor System Reset 5.0) from revision 5 to revision 12
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_clk_wiz_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_lmb_bram_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_mdm_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_microblaze_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1196.047 ; gain = 353.734
export_ip_user_files -of_objects [get_ips {System_mdm_1_0 System_clk_wiz_1_0 System_lmb_bram_0 System_dlmb_bram_if_cntlr_0 System_rst_clk_wiz_1_100M_0 System_dlmb_v10_0 System_ilmb_v10_0 System_microblaze_0_axi_periph_0 System_axi_uartlite_0_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd]
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/synth/System.vhd
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/sim/System.vhd
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/synth/System.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.512 ; gain = 51.465
export_ip_user_files -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files -ipstatic_source_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/modelsim} {questa=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/questa} {riviera=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd}
set_property  ip_repo_paths  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'.
open_bd_design {C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/VGA_sAXI_controller_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins VGA_sAXI_controller_0/S00_AXI]
</VGA_sAXI_controller_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
connect_bd_net [get_bd_ports clk_in1] [get_bd_pins VGA_sAXI_controller_0/VGA_CLOCK_IN]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_in1(clk) and /VGA_sAXI_controller_0/VGA_CLOCK_IN(undef)
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/VGA_sAXI_controller_0/sAXIcolor

save_bd_design
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/VGA_sAXI_controller_0/sAXIcolor

ipx::edit_ip_in_project -upgrade true -name VGA_sAXI_controller_v1_0_project -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.tmp/VGA_sAXI_controller_v1_0_project c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/basile.berckmoes/documents/github/embeddedprocessing/labo6/vgalab2/microblaze_lab1/microblaze_lab1.tmp/vga_saxi_controller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.449 ; gain = 15.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.984 ; gain = 21.477
update_compile_order -fileset sources_1
current_project MicroBlaze_lab1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 [get_ips  System_VGA_sAXI_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd'
INFO: [IP_Flow 19-1972] Upgraded System_VGA_sAXI_controller_0_0 from VGA_sAXI_controller_v1.0 1.0 to VGA_sAXI_controller_v1.0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_in1(clk) and /VGA_sAXI_controller_0_upgraded_ipi/VGA_CLOCK_IN(undef)
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips System_VGA_sAXI_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/VGA_sAXI_controller_0/sAXIcolor

Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/synth/System.vhd
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/sim/System.vhd
VHDL Output written to : C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_sAXI_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/synth/System.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.660 ; gain = 28.355
export_ip_user_files -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd] -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files -ipstatic_source_dir C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/modelsim} {questa=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/questa} {riviera=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells VGA_sAXI_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
current_project VGA_sAXI_controller_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'
delete_bd_objs [get_bd_cells VGA_sAXI_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller:1.0 VGA_sAXI_controller_0
endgroup
ipx::edit_ip_in_project -upgrade true -name VGA_sAXI_controller_v1_0_project -directory C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.tmp/VGA_sAXI_controller_v1_0_project c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/basile.berckmoes/documents/github/embeddedprocessing/labo6/vgalab2/microblaze_lab1/microblaze_lab1.tmp/vga_saxi_controller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.379 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.379 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri May 25 12:11:45 2018] Launched synth_1...
Run output will be captured here: c:/users/basile.berckmoes/documents/github/embeddedprocessing/labo6/vgalab2/microblaze_lab1/microblaze_lab1.tmp/vga_saxi_controller_v1_0_project/VGA_sAXI_controller_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri May 25 12:14:22 2018] Launched synth_1...
Run output will be captured here: c:/users/basile.berckmoes/documents/github/embeddedprocessing/labo6/vgalab2/microblaze_lab1/microblaze_lab1.tmp/vga_saxi_controller_v1_0_project/VGA_sAXI_controller_v1_0_project.runs/synth_1/runme.log
save_project_as vgalabo2 C:/vgalabo2 -force
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri May 25 12:16:18 2018] Launched synth_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/synth_1/runme.log
current_project MicroBlaze_lab1
delete_bd_objs [get_bd_cells VGA_sAXI_controller_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
current_project vgalabo2
launch_runs impl_1 -jobs 4
[Fri May 25 12:17:06 2018] Launched impl_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2204.281 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2204.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2284.621 ; gain = 705.633
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::open_ipxact_file C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0 c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA_sAXI_controller:1.0'. The one found in IP location 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0' will take precedence over the same IP in location c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0
set_property core_revision 5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA_sAXI_controller:1.0'. The one found in IP location 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0' will take precedence over the same IP in location c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0
set_property core_revision 6 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA_sAXI_controller:1.0'. The one found in IP location 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0' will take precedence over the same IP in location c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0
ipx::unload_core c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd'
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd' with file 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd' to 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd'.
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd'
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd'
update_files -from_files c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VGA_controller.vhd' with file 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd' to 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/src/VGA_controller.vhd'.
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd'
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri May 25 12:27:42 2018] Launched synth_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/synth_1/runme.log
ipx::open_ipxact_file C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
launch_runs impl_1 -jobs 4
[Fri May 25 12:28:28 2018] Launched impl_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2310.938 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2310.938 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.938 ; gain = 2.344
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property core_revision 7 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA_sAXI_controller:1.0'. The one found in IP location 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0' will take precedence over the same IP in location c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd'
update_files -from_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd'
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
set_property type cSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
create_bd_design "VGA_sAXI"
Wrote  : <C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2351.441 ; gain = 33.805
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd'.
WARNING: [IP_Flow 19-3432] UI File c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/xgui/VGA_sAXI_controller_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller_selftest.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.mdd [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/Makefile [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.c [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/src/VGA_sAXI_controller.h [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::remove_file drivers/VGA_sAXI_controller_v1_0/data/VGA_sAXI_controller.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/xgui/VGA_sAXI_controller_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/xgui/VGA_sAXI_controller_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file xgui/VGA_sAXI_controller_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
open_bd_design {C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd}
generate_target all [get_files  C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd]
Wrote  : <C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd> 
Wrote  : <C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/ui/bd_58229e8e.ui> 
VHDL Output written to : C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/synth/VGA_sAXI.vhd
VHDL Output written to : C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/sim/VGA_sAXI.vhd
VHDL Output written to : C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/hdl/VGA_sAXI_wrapper.vhd
Exporting to file C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/hw_handoff/VGA_sAXI.hwh
Generated Block Design Tcl file C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/hw_handoff/VGA_sAXI_bd.tcl
Generated Hardware Definition File C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/synth/VGA_sAXI.hwdef
export_ip_user_files -of_objects [get_files C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd]
export_simulation -of_objects [get_files C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd] -directory C:/vgalabo2/vgalabo2.ip_user_files/sim_scripts -ip_user_files_dir C:/vgalabo2/vgalabo2.ip_user_files -ipstatic_source_dir C:/vgalabo2/vgalabo2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vgalabo2/vgalabo2.cache/compile_simlib/modelsim} {questa=C:/vgalabo2/vgalabo2.cache/compile_simlib/questa} {riviera=C:/vgalabo2/vgalabo2.cache/compile_simlib/riviera} {activehdl=C:/vgalabo2/vgalabo2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::add_file C:/vgalabo2/VGA_sAXI_controller_1.0/bd/bd.tcl [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/vgalabo2/VGA_sAXI_controller_1.0/bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
ipx::remove_file bd/bd.tcl [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/vgalabo2/vgalabo2.srcs/sources_1/bd/VGA_sAXI/VGA_sAXI.bd'.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri May 25 12:40:38 2018] Launched synth_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri May 25 12:41:22 2018] Launched impl_1...
Run output will be captured here: C:/vgalabo2/vgalabo2.runs/impl_1/runme.log
ipx::current_core c:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/component.xml
ipx::current_core c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0/component.xml
refresh_design
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2398.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2398.832 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.824 ; gain = 27.527
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/vgalabo2/vgalabo2.srcs/sources_1/imports/VGA_sAXI_controller_1.0'
current_project MicroBlaze_lab1
set_property  ip_repo_paths  C:/vgalabo2 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vgalabo2'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_sAXI_controller2:1.0 VGA_sAXI_controller2_0
endgroup
save_bd_design
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/System.bd> 
Wrote  : <C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
close_project
****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/VGAlab2/MicroBlaze_lab1/MicroBlaze_lab1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 25 12:45:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 25 12:45:30 2018...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2427.320 ; gain = 4.004
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 25 12:45:38 2018...
