<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="241" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals,Project,Library/Basic Functions,Library,Library/Interface Protocols/Serial,Library/Basic Functions/On Chip Memory,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols" />
 <window width="1938" height="1038" x="-9" y="-9" />
 <generation synthesis="VHDL" path="" />
 <hdlexample language="VHDL" />
</preferences>
