(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0))
(status (written (timeStamp 2007 10 8 15 58 2)
   (author "Xilinx, Inc.")
   (program "ChipScope Pro Core Generator" (version "9.2i (build 09200.7.143.0)"))))
   (comment "********************************************************************")
   (comment "Component name:                 vio_sync_out32")
   (comment "Device family:                  Virtex5")
   (comment "SRL16 Type:                     SRLC16/E")
   (comment "Synchronous Output Port Width:  32")
   (comment "Clock Edge Used for Sampling:   rising edge")
   (comment "Force RPM Grid Usage: no")
   (comment "********************************************************************")
   (comment "                                                                                
      This file is owned and controlled by Xilinx and must be used              
      solely for design, simulation, implementation and creation of             
      design files limited to Xilinx devices or technologies. Use               
      with non-Xilinx devices or technologies is expressly prohibited           
      and immediately terminates your license.                                  
                                                                                
      XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION 'AS IS'             
      SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                   
      XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION           
      AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION               
      OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS                 
      IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                   
      AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE          
      FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY                  
      WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                   
      IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR            
      REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF           
      INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS           
      FOR A PARTICULAR PURPOSE.                                                 
                                                                                
      Xilinx products are not intended for use in life support                  
      appliances, devices, or systems. Use in such applications are             
      expressly prohibited.                                                     
                                                                                
      (c) Copyright 1995-2006 Xilinx, Inc.                                      
      All rights reserved.                                                      
                                                                                
   ")
   (comment "Core parameters: ")
       (comment "c_use_inv_clk = 0 ")
       (comment "c_core_type = 9 ")
       (comment "c_use_sync_out = 1 ")
       (comment "c_mfg_id = 1 ")
       (comment "c_async_out_width = 1 ")
       (comment "c_srl16_type = 2 ")
       (comment "c_device_family = 14 ")
       (comment "InstanceName = vio_sync_out32 ")
       (comment "c_minor_version = 2 ")
       (comment "c_major_version = 9 ")
       (comment "c_async_in_width = 1 ")
       (comment "c_use_async_in = 0 ")
       (comment "c_use_sync_in = 0 ")
       (comment "c_build_revision = 1 ")
       (comment "c_use_async_out = 0 ")
       (comment "c_sync_out_width = 32 ")
       (comment "c_sync_in_width = 1 ")
   (external xilinxun (edifLevel 0)
      (technology (numberDefinition))
       (cell VCC (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port P (direction OUTPUT))
               )
           )
       )
       (cell GND (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port G (direction OUTPUT))
               )
           )
       )
       (cell FDCE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port CLR (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell FDE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell FDR (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port R (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell FDRE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port R (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell INV (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell LUT1 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell LUT2 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell LUT3 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port I2 (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell LUT4 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port I2 (direction INPUT))
                   (port I3 (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell LUT6 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port O (direction OUTPUT))
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port I2 (direction INPUT))
                   (port I3 (direction INPUT))
                   (port I4 (direction INPUT))
                   (port I5 (direction INPUT))
               )
           )
       )
       (cell MUXCY_L (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port DI (direction INPUT))
                   (port CI (direction INPUT))
                   (port S (direction INPUT))
                   (port LO (direction OUTPUT))
               )
           )
       )
       (cell MUXF7 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port S (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell SRLC16E (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port CE (direction INPUT))
                   (port CLK (direction INPUT))
                   (port A0 (direction INPUT))
                   (port A1 (direction INPUT))
                   (port A2 (direction INPUT))
                   (port A3 (direction INPUT))
                   (port Q (direction OUTPUT))
                   (port Q15 (direction OUTPUT))
               )
           )
       )
       (cell XORCY (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port LI (direction INPUT))
                   (port CI (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
   )
(library test_lib (edifLevel 0) (technology (numberDefinition (scale 1 (E 1 -12) (unit Time))))
(cell vio_sync_out32
 (cellType GENERIC) (view view_1 (viewType NETLIST)
  (interface
   (port ( rename clk "clk") (direction INPUT))
   (port ( rename sync_out_31_ "sync_out<31>") (direction OUTPUT))
   (port ( rename sync_out_30_ "sync_out<30>") (direction OUTPUT))
   (port ( rename sync_out_29_ "sync_out<29>") (direction OUTPUT))
   (port ( rename sync_out_28_ "sync_out<28>") (direction OUTPUT))
   (port ( rename sync_out_27_ "sync_out<27>") (direction OUTPUT))
   (port ( rename sync_out_26_ "sync_out<26>") (direction OUTPUT))
   (port ( rename sync_out_25_ "sync_out<25>") (direction OUTPUT))
   (port ( rename sync_out_24_ "sync_out<24>") (direction OUTPUT))
   (port ( rename sync_out_23_ "sync_out<23>") (direction OUTPUT))
   (port ( rename sync_out_22_ "sync_out<22>") (direction OUTPUT))
   (port ( rename sync_out_21_ "sync_out<21>") (direction OUTPUT))
   (port ( rename sync_out_20_ "sync_out<20>") (direction OUTPUT))
   (port ( rename sync_out_19_ "sync_out<19>") (direction OUTPUT))
   (port ( rename sync_out_18_ "sync_out<18>") (direction OUTPUT))
   (port ( rename sync_out_17_ "sync_out<17>") (direction OUTPUT))
   (port ( rename sync_out_16_ "sync_out<16>") (direction OUTPUT))
   (port ( rename sync_out_15_ "sync_out<15>") (direction OUTPUT))
   (port ( rename sync_out_14_ "sync_out<14>") (direction OUTPUT))
   (port ( rename sync_out_13_ "sync_out<13>") (direction OUTPUT))
   (port ( rename sync_out_12_ "sync_out<12>") (direction OUTPUT))
   (port ( rename sync_out_11_ "sync_out<11>") (direction OUTPUT))
   (port ( rename sync_out_10_ "sync_out<10>") (direction OUTPUT))
   (port ( rename sync_out_9_ "sync_out<9>") (direction OUTPUT))
   (port ( rename sync_out_8_ "sync_out<8>") (direction OUTPUT))
   (port ( rename sync_out_7_ "sync_out<7>") (direction OUTPUT))
   (port ( rename sync_out_6_ "sync_out<6>") (direction OUTPUT))
   (port ( rename sync_out_5_ "sync_out<5>") (direction OUTPUT))
   (port ( rename sync_out_4_ "sync_out<4>") (direction OUTPUT))
   (port ( rename sync_out_3_ "sync_out<3>") (direction OUTPUT))
   (port ( rename sync_out_2_ "sync_out<2>") (direction OUTPUT))
   (port ( rename sync_out_1_ "sync_out<1>") (direction OUTPUT))
   (port ( rename sync_out_0_ "sync_out<0>") (direction OUTPUT))
   (port ( rename control_35_ "control<35>") (direction INOUT))
   (port ( rename control_34_ "control<34>") (direction INOUT))
   (port ( rename control_33_ "control<33>") (direction INOUT))
   (port ( rename control_32_ "control<32>") (direction INOUT))
   (port ( rename control_31_ "control<31>") (direction INOUT))
   (port ( rename control_30_ "control<30>") (direction INOUT))
   (port ( rename control_29_ "control<29>") (direction INOUT))
   (port ( rename control_28_ "control<28>") (direction INOUT))
   (port ( rename control_27_ "control<27>") (direction INOUT))
   (port ( rename control_26_ "control<26>") (direction INOUT))
   (port ( rename control_25_ "control<25>") (direction INOUT))
   (port ( rename control_24_ "control<24>") (direction INOUT))
   (port ( rename control_23_ "control<23>") (direction INOUT))
   (port ( rename control_22_ "control<22>") (direction INOUT))
   (port ( rename control_21_ "control<21>") (direction INOUT))
   (port ( rename control_20_ "control<20>") (direction INOUT))
   (port ( rename control_19_ "control<19>") (direction INOUT))
   (port ( rename control_18_ "control<18>") (direction INOUT))
   (port ( rename control_17_ "control<17>") (direction INOUT))
   (port ( rename control_16_ "control<16>") (direction INOUT))
   (port ( rename control_15_ "control<15>") (direction INOUT))
   (port ( rename control_14_ "control<14>") (direction INOUT))
   (port ( rename control_13_ "control<13>") (direction INOUT))
   (port ( rename control_12_ "control<12>") (direction INOUT))
   (port ( rename control_11_ "control<11>") (direction INOUT))
   (port ( rename control_10_ "control<10>") (direction INOUT))
   (port ( rename control_9_ "control<9>") (direction INOUT))
   (port ( rename control_8_ "control<8>") (direction INOUT))
   (port ( rename control_7_ "control<7>") (direction INOUT))
   (port ( rename control_6_ "control<6>") (direction INOUT))
   (port ( rename control_5_ "control<5>") (direction INOUT))
   (port ( rename control_4_ "control<4>") (direction INOUT))
   (port ( rename control_3_ "control<3>") (direction INOUT))
   (port ( rename control_2_ "control<2>") (direction INOUT))
   (port ( rename control_1_ "control<1>") (direction INOUT))
   (port ( rename control_0_ "control<0>") (direction INOUT))
   )
  (contents
   (instance VCC (viewRef view_1 (cellRef VCC  (libraryRef xilinxun))))
   (instance GND (viewRef view_1 (cellRef GND  (libraryRef xilinxun))))
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre "vio_sync_out32/i_vio/gen_trans/u_arm/u_tfdre")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0 "vio_sync_out32/i_vio/gen_trans/u_arm/u_dout0")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1 "vio_sync_out32/i_vio/gen_trans/u_arm/u_dout1")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_dout "vio_sync_out32/i_vio/gen_trans/u_arm/u_dout")
      (viewRef view_1 (cellRef FDR (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_clear "vio_sync_out32/i_vio/gen_trans/u_arm/u_clear")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre "vio_sync_out32/i_vio/gen_trans/u_arm/u_rfdre")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_trans_u_arm_u_gen_delay_1_u_fd "vio_sync_out32/i_vio/gen_trans/u_arm/u_gen_delay/1/u_fd")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly1_reg "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/dly1_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly2_reg "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/dly2_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_out "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_lut "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/3/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_xorcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/3/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/3/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_lut "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/2/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_gnh_u_muxcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/2/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_xorcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/2/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/2/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_lut "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/1/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_gnh_u_muxcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/1/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_xorcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/1/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/1/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_lut "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/0/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_gnh_u_muxcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/0/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_xorcy "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/0/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/count/g/0/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce "vio_sync_out32/i_vio/gen_sync_out_addr/sync_out_addr/lut_ce")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "7fff"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/0/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/0/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/0/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/1/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/1/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/1/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/2/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/2/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/2/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/3/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/3/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/3/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/4/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/4/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/4/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/5/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/5/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/5/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/6/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/6/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/6/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/7/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/7/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/7/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/8/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/8/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/8/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/9/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/9/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/9/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/10/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/10/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/10/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/11/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/11/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/11/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/12/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/12/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/12/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/13/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/13/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/13/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/14/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/14/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/14/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/15/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/15/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/15/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/16/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/16/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/16/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/17/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/17/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/17/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/18/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/18/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/18/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/19/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/19/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/19/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/20/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/20/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/20/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/21/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/21/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/21/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/22/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/22/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/22/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/23/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/23/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/23/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/24/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/24/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/24/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/25/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/25/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/25/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/26/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/26/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/26/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/27/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/27/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/27/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/28/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/28/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/28/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/29/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/29/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/29/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/30/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/30/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/30/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_user_reg "vio_sync_out32/i_vio/gen_sync_out/31/sync_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl "vio_sync_out32/i_vio/gen_sync_out/31/sync_out_cell/i_srl_t2/u_srl")
      (viewRef view_1 (cellRef SRLC16E (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_lut_out "vio_sync_out32/i_vio/gen_sync_out/31/sync_out_cell/lut_out")
      (viewRef view_1 (cellRef LUT2 (libraryRef xilinxun)))
      (property INIT (string "8"))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_32_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/32/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/32/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_33_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/33/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/33/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_34_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/34/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/34/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_35_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/35/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/35/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_36_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/36/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/36/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_37_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/37/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/37/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_38_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/38/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/38/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_39_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/39/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/39/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_40_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/40/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/40/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_41_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/41/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/41/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_42_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/42/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/42/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_43_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/43/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/43/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_44_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/44/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/44/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_45_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/45/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/45/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_46_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/46/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/46/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_47_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/47/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/47/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_48_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/48/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/48/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_49_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/49/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/49/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_50_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/50/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/50/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_51_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/51/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/51/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_52_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/52/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/52/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_53_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/53/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/53/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_54_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/54/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/54/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_55_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/55/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/55/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_56_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/56/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/56/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_57_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/57/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/57/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_58_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/58/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/58/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_59_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/59/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/59/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_60_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/60/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/60/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_61_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/61/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/61/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_62_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/62/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/62/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_63_update_cell_shift_reg "vio_sync_out32/i_vio/gen_update_out/63/update_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg "vio_sync_out32/i_vio/gen_update_out/63/update_cell/gen_clk/user_reg")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_reset_f_edge_u_dout0 "vio_sync_out32/i_vio/reset_f_edge/u_dout0")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_reset_f_edge_u_dout1 "vio_sync_out32/i_vio/reset_f_edge/u_dout1")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_reset_f_edge_i_h2l_u_dout "vio_sync_out32/i_vio/reset_f_edge/i_h2l/u_dout")
      (viewRef view_1 (cellRef FDR (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_data_out "vio_sync_out32/i_vio/u_data_out")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_ce_n "vio_sync_out32/i_vio/u_status/u_ce_n")
      (viewRef view_1 (cellRef INV (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/6/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/6/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/6/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/5/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/5/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/5/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/5/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/4/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/4/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/4/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/4/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/3/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/3/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/3/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/3/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/2/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/2/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/2/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/2/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/1/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/1/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/1/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/1/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_lut "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/0/u_lut")
      (viewRef view_1 (cellRef LUT1 (libraryRef xilinxun)))
      (property INIT (string "2"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_gnh_u_muxcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/0/gnh/u_muxcy")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_xorcy "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/0/u_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre "vio_sync_out32/i_vio/u_status/u_stat_cnt/g/0/u_fdre")
      (viewRef view_1 (cellRef FDRE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_7_u_stat "vio_sync_out32/i_vio/u_status/f_stat/7/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_6_u_stat "vio_sync_out32/i_vio/u_status/f_stat/6/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_5_u_stat "vio_sync_out32/i_vio/u_status/f_stat/5/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "2000"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_4_u_stat "vio_sync_out32/i_vio/u_status/f_stat/4/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_3_u_stat "vio_sync_out32/i_vio/u_status/f_stat/3/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_2_u_stat "vio_sync_out32/i_vio/u_status/f_stat/2/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0001"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_1_u_stat "vio_sync_out32/i_vio/u_status/f_stat/1/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "9209"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_f_stat_0_u_stat "vio_sync_out32/i_vio/u_status/f_stat/0/u_stat")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "0101"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6 "vio_sync_out32/i_vio/u_status/u_smux/yes_lut6/u_cs_mux/i3/u_mux8/u_mux4a/yes_lut6/u_lut6")
      (viewRef view_1 (cellRef LUT6 (libraryRef xilinxun)))
      (property INIT (string "aaaaf0f0ccccff00"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6 "vio_sync_out32/i_vio/u_status/u_smux/yes_lut6/u_cs_mux/i3/u_mux8/u_mux4b/yes_lut6/u_lut6")
      (viewRef view_1 (cellRef LUT6 (libraryRef xilinxun)))
      (property INIT (string "aaaaf0f0ccccff00"))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_yes_lut6_u_muxf7 "vio_sync_out32/i_vio/u_status/u_smux/yes_lut6/u_cs_mux/i3/u_mux8/yes_lut6/u_muxf7")
      (viewRef view_1 (cellRef MUXF7 (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_status_u_tdo "vio_sync_out32/i_vio/u_status/u_tdo")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_sync_out32_i_vio_u_dout "vio_sync_out32/i_vio/u_dout")
      (viewRef view_1 (cellRef LUT3 (libraryRef xilinxun)))
      (property INIT (string "ca"))
   )
   (net (rename N0 "Gnd")
    (joined
      (portRef G (instanceRef GND))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_data_out))
      (portRef DI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_gnh_u_muxcy))
      (portRef DI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_gnh_u_muxcy))
    )
   )
   (net (rename N1 "Vcc")
    (joined
      (portRef P (instanceRef VCC))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_data_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_gen_delay_1_u_fd))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly1_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly2_reg))
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_xorcy))
      (portRef CE (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout0))
      (portRef CE (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout1))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_tdo))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_xorcy))
    )
   )
   (net (rename N5 "sync_out<31>")
    (joined
      (portRef sync_out_31_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_user_reg))
    )
   )
   (net (rename N6 "sync_out<30>")
    (joined
      (portRef sync_out_30_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_user_reg))
    )
   )
   (net (rename N7 "sync_out<29>")
    (joined
      (portRef sync_out_29_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_user_reg))
    )
   )
   (net (rename N8 "sync_out<28>")
    (joined
      (portRef sync_out_28_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_user_reg))
    )
   )
   (net (rename N9 "sync_out<27>")
    (joined
      (portRef sync_out_27_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_user_reg))
    )
   )
   (net (rename N10 "sync_out<26>")
    (joined
      (portRef sync_out_26_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_user_reg))
    )
   )
   (net (rename N11 "sync_out<25>")
    (joined
      (portRef sync_out_25_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_user_reg))
    )
   )
   (net (rename N12 "sync_out<24>")
    (joined
      (portRef sync_out_24_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_user_reg))
    )
   )
   (net (rename N13 "sync_out<23>")
    (joined
      (portRef sync_out_23_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_user_reg))
    )
   )
   (net (rename N14 "sync_out<22>")
    (joined
      (portRef sync_out_22_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_user_reg))
    )
   )
   (net (rename N15 "sync_out<21>")
    (joined
      (portRef sync_out_21_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_user_reg))
    )
   )
   (net (rename N16 "sync_out<20>")
    (joined
      (portRef sync_out_20_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_user_reg))
    )
   )
   (net (rename N17 "sync_out<19>")
    (joined
      (portRef sync_out_19_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_user_reg))
    )
   )
   (net (rename N18 "sync_out<18>")
    (joined
      (portRef sync_out_18_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_user_reg))
    )
   )
   (net (rename N19 "sync_out<17>")
    (joined
      (portRef sync_out_17_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_user_reg))
    )
   )
   (net (rename N20 "sync_out<16>")
    (joined
      (portRef sync_out_16_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_user_reg))
    )
   )
   (net (rename N21 "sync_out<15>")
    (joined
      (portRef sync_out_15_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_user_reg))
    )
   )
   (net (rename N22 "sync_out<14>")
    (joined
      (portRef sync_out_14_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_user_reg))
    )
   )
   (net (rename N23 "sync_out<13>")
    (joined
      (portRef sync_out_13_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_user_reg))
    )
   )
   (net (rename N24 "sync_out<12>")
    (joined
      (portRef sync_out_12_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_user_reg))
    )
   )
   (net (rename N25 "sync_out<11>")
    (joined
      (portRef sync_out_11_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_user_reg))
    )
   )
   (net (rename N26 "sync_out<10>")
    (joined
      (portRef sync_out_10_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_user_reg))
    )
   )
   (net (rename N27 "sync_out<9>")
    (joined
      (portRef sync_out_9_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_user_reg))
    )
   )
   (net (rename N28 "sync_out<8>")
    (joined
      (portRef sync_out_8_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_user_reg))
    )
   )
   (net (rename N29 "sync_out<7>")
    (joined
      (portRef sync_out_7_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_user_reg))
    )
   )
   (net (rename N30 "sync_out<6>")
    (joined
      (portRef sync_out_6_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_user_reg))
    )
   )
   (net (rename N31 "sync_out<5>")
    (joined
      (portRef sync_out_5_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_user_reg))
    )
   )
   (net (rename N32 "sync_out<4>")
    (joined
      (portRef sync_out_4_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_user_reg))
    )
   )
   (net (rename N33 "sync_out<3>")
    (joined
      (portRef sync_out_3_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_user_reg))
    )
   )
   (net (rename N34 "sync_out<2>")
    (joined
      (portRef sync_out_2_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_user_reg))
    )
   )
   (net (rename N35 "sync_out<1>")
    (joined
      (portRef sync_out_1_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_user_reg))
    )
   )
   (net (rename N36 "sync_out<0>")
    (joined
      (portRef sync_out_0_)
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_user_reg))
    )
   )
   (net (rename N73 "control<3>")
    (joined
      (portRef control_3_)
      (portRef O (instanceRef vio_sync_out32_i_vio_u_dout))
    )
   )
   (net (rename N175 "control<7>")
    (joined
      (portRef control_7_)
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_dout))
      (portRef D (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout0))
    )
   )
   (net (rename N176 "control<6>")
    (joined
      (portRef control_6_)
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_clear))
    )
   )
   (net (rename N177 "control<5>")
    (joined
      (portRef control_5_)
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_lut_out))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_shift_reg))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N178 "control<4>")
    (joined
      (portRef control_4_)
      (portRef I (instanceRef vio_sync_out32_i_vio_u_status_u_ce_n))
    )
   )
   (net (rename N181 "control<1>")
    (joined
      (portRef control_1_)
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N182 "control<0>")
    (joined
      (portRef control_0_)
      (portRef C (instanceRef vio_sync_out32_i_vio_u_data_out))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef CLK (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_shift_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout0))
      (portRef C (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout1))
      (portRef C (instanceRef vio_sync_out32_i_vio_reset_f_edge_i_h2l_u_dout))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_tdo))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre))
    )
   )
   (net (rename N183 "clk")
    (joined
      (portRef clk)
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_gen_delay_1_u_fd))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly1_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly2_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg))
      (portRef C (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N223 "i_vio/output_shift_0")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N224 "i_vio/output_shift_1")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_shift_reg))
    )
   )
   (net (rename N225 "i_vio/output_shift_2")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_shift_reg))
    )
   )
   (net (rename N226 "i_vio/output_shift_3")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_shift_reg))
    )
   )
   (net (rename N227 "i_vio/output_shift_4")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_shift_reg))
    )
   )
   (net (rename N228 "i_vio/output_shift_5")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_shift_reg))
    )
   )
   (net (rename N229 "i_vio/output_shift_6")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_shift_reg))
    )
   )
   (net (rename N230 "i_vio/output_shift_7")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_shift_reg))
    )
   )
   (net (rename N231 "i_vio/output_shift_8")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_shift_reg))
    )
   )
   (net (rename N232 "i_vio/output_shift_9")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_shift_reg))
    )
   )
   (net (rename N233 "i_vio/output_shift_10")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_shift_reg))
    )
   )
   (net (rename N234 "i_vio/output_shift_11")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_shift_reg))
    )
   )
   (net (rename N235 "i_vio/output_shift_12")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_shift_reg))
    )
   )
   (net (rename N236 "i_vio/output_shift_13")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_shift_reg))
    )
   )
   (net (rename N237 "i_vio/output_shift_14")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_shift_reg))
    )
   )
   (net (rename N238 "i_vio/output_shift_15")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_shift_reg))
    )
   )
   (net (rename N239 "i_vio/output_shift_16")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_shift_reg))
    )
   )
   (net (rename N240 "i_vio/output_shift_17")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_shift_reg))
    )
   )
   (net (rename N241 "i_vio/output_shift_18")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_shift_reg))
    )
   )
   (net (rename N242 "i_vio/output_shift_19")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_shift_reg))
    )
   )
   (net (rename N243 "i_vio/output_shift_20")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_shift_reg))
    )
   )
   (net (rename N244 "i_vio/output_shift_21")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_shift_reg))
    )
   )
   (net (rename N245 "i_vio/output_shift_22")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_shift_reg))
    )
   )
   (net (rename N246 "i_vio/output_shift_23")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_shift_reg))
    )
   )
   (net (rename N247 "i_vio/output_shift_24")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_shift_reg))
    )
   )
   (net (rename N248 "i_vio/output_shift_25")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_shift_reg))
    )
   )
   (net (rename N249 "i_vio/output_shift_26")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_shift_reg))
    )
   )
   (net (rename N250 "i_vio/output_shift_27")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_shift_reg))
    )
   )
   (net (rename N251 "i_vio/output_shift_28")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_shift_reg))
    )
   )
   (net (rename N252 "i_vio/output_shift_29")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_shift_reg))
    )
   )
   (net (rename N253 "i_vio/output_shift_30")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_shift_reg))
    )
   )
   (net (rename N254 "i_vio/output_shift_31")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_shift_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_shift_reg))
    )
   )
   (net (rename N255 "i_vio/output_shift_32")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_shift_reg))
    )
   )
   (net (rename N256 "i_vio/output_shift_33")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N257 "i_vio/output_shift_34")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N258 "i_vio/output_shift_35")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N259 "i_vio/output_shift_36")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N260 "i_vio/output_shift_37")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N261 "i_vio/output_shift_38")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N262 "i_vio/output_shift_39")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N263 "i_vio/output_shift_40")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N264 "i_vio/output_shift_41")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N265 "i_vio/output_shift_42")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N266 "i_vio/output_shift_43")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N267 "i_vio/output_shift_44")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N268 "i_vio/output_shift_45")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N269 "i_vio/output_shift_46")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N270 "i_vio/output_shift_47")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N271 "i_vio/output_shift_48")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N272 "i_vio/output_shift_49")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N273 "i_vio/output_shift_50")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N274 "i_vio/output_shift_51")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N275 "i_vio/output_shift_52")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N276 "i_vio/output_shift_53")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N277 "i_vio/output_shift_54")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N278 "i_vio/output_shift_55")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N279 "i_vio/output_shift_56")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N280 "i_vio/output_shift_57")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N281 "i_vio/output_shift_58")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N282 "i_vio/output_shift_59")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N283 "i_vio/output_shift_60")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N284 "i_vio/output_shift_61")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N285 "i_vio/output_shift_62")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N286 "i_vio/output_shift_63")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_lut_out))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N289 "i_vio/update_1")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N290 "i_vio/update_2")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N291 "i_vio/update_3")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N292 "i_vio/update_4")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N293 "i_vio/update_5")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N294 "i_vio/update_6")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N295 "i_vio/update_7")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N296 "i_vio/update_8")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N297 "i_vio/update_9")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N298 "i_vio/update_10")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N299 "i_vio/update_11")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N300 "i_vio/update_12")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N301 "i_vio/update_13")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N302 "i_vio/update_14")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N303 "i_vio/update_15")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N304 "i_vio/update_16")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N305 "i_vio/update_17")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N306 "i_vio/update_18")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N307 "i_vio/update_19")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N308 "i_vio/update_20")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N309 "i_vio/update_21")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N310 "i_vio/update_22")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N311 "i_vio/update_23")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N312 "i_vio/update_24")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N313 "i_vio/update_25")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N314 "i_vio/update_26")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N315 "i_vio/update_27")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N316 "i_vio/update_28")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N317 "i_vio/update_29")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N318 "i_vio/update_30")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N319 "i_vio/update_31")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N320 "i_vio/update_32")
    (joined
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N321 "i_vio/stat_dout")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_dout))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_tdo))
    )
   )
   (net (rename N322 "i_vio/data_dout")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_data_out))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_dout))
    )
   )
   (net (rename N326 "i_vio/addr_0")
    (joined
      (portRef I3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef A3 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N327 "i_vio/addr_1")
    (joined
      (portRef I2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef A2 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N328 "i_vio/addr_2")
    (joined
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef A1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N329 "i_vio/addr_3")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef A0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N330 "i_vio/arm_pulse")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly1_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_32_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_33_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_34_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_35_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_36_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_37_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_38_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_39_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_40_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_41_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_42_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_43_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_44_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_45_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_46_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_47_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_48_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_49_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_50_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_51_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_52_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_53_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_54_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_55_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_56_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_57_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_58_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_59_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_60_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_61_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_62_update_cell_gen_clk_user_reg))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_update_out_63_update_cell_gen_clk_user_reg))
    )
   )
   (net (rename N798 "i_vio/gen_trans/u_arm/iclr")
    (joined
      (portRef CLR (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre))
      (portRef CLR (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0))
      (portRef CLR (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1))
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_clear))
      (portRef CLR (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre))
    )
   )
   (net (rename N799 "i_vio/gen_trans/u_arm/din_latched")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_tfdre))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0))
    )
   )
   (net (rename N801 "i_vio/gen_trans/u_arm/idin_0")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout))
    )
   )
   (net (rename N802 "i_vio/gen_trans/u_arm/idin_1")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout0))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout1))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_dout))
    )
   )
   (net (rename N803 "i_vio/gen_trans/u_arm/idout_dly_0")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_clear))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_gen_delay_1_u_fd))
    )
   )
   (net (rename N804 "i_vio/gen_trans/u_arm/idout_dly_1")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_rfdre))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_trans_u_arm_u_gen_delay_1_u_fd))
    )
   )
   (net (rename N825 "i_vio/gen_sync_out_addr/sync_out_addr/cnt_ce")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_ce))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre))
      (portRef CE (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre))
    )
   )
   (net (rename N826 "i_vio/gen_sync_out_addr/sync_out_addr/cnt_reset")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_out))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre))
    )
   )
   (net (rename N827 "i_vio/gen_sync_out_addr/sync_out_addr/arm_dly1")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly1_reg))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly2_reg))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_out))
    )
   )
   (net (rename N828 "i_vio/gen_sync_out_addr/sync_out_addr/arm_dly2")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_dly2_reg))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_lut_out))
    )
   )
   (net (rename N839 "i_vio/gen_sync_out_addr/sync_out_addr/count/d_0")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_fdre))
    )
   )
   (net (rename N840 "i_vio/gen_sync_out_addr/sync_out_addr/count/d_1")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_fdre))
    )
   )
   (net (rename N841 "i_vio/gen_sync_out_addr/sync_out_addr/count/d_2")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_fdre))
    )
   )
   (net (rename N842 "i_vio/gen_sync_out_addr/sync_out_addr/count/d_3")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_fdre))
    )
   )
   (net (rename N843 "i_vio/gen_sync_out_addr/sync_out_addr/count/s_0")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_lut))
      (portRef LI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_xorcy))
    )
   )
   (net (rename N844 "i_vio/gen_sync_out_addr/sync_out_addr/count/s_1")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_xorcy))
    )
   )
   (net (rename N845 "i_vio/gen_sync_out_addr/sync_out_addr/count/s_2")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_xorcy))
    )
   )
   (net (rename N846 "i_vio/gen_sync_out_addr/sync_out_addr/count/s_3")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_u_xorcy))
    )
   )
   (net (rename N847 "i_vio/gen_sync_out_addr/sync_out_addr/count/ci_0")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_3_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_gnh_u_muxcy))
    )
   )
   (net (rename N848 "i_vio/gen_sync_out_addr/sync_out_addr/count/ci_1")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_2_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_gnh_u_muxcy))
    )
   )
   (net (rename N849 "i_vio/gen_sync_out_addr/sync_out_addr/count/ci_2")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_1_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_gen_sync_out_addr_sync_out_addr_count_g_0_gnh_u_muxcy))
    )
   )
   (net (rename N903 "i_vio/gen_sync_out/0/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N904 "i_vio/gen_sync_out/0/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_0_sync_out_cell_lut_out))
    )
   )
   (net (rename N927 "i_vio/gen_sync_out/1/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N928 "i_vio/gen_sync_out/1/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_1_sync_out_cell_lut_out))
    )
   )
   (net (rename N951 "i_vio/gen_sync_out/2/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N952 "i_vio/gen_sync_out/2/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_2_sync_out_cell_lut_out))
    )
   )
   (net (rename N975 "i_vio/gen_sync_out/3/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N976 "i_vio/gen_sync_out/3/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_3_sync_out_cell_lut_out))
    )
   )
   (net (rename N999 "i_vio/gen_sync_out/4/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1000 "i_vio/gen_sync_out/4/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_4_sync_out_cell_lut_out))
    )
   )
   (net (rename N1023 "i_vio/gen_sync_out/5/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1024 "i_vio/gen_sync_out/5/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_5_sync_out_cell_lut_out))
    )
   )
   (net (rename N1047 "i_vio/gen_sync_out/6/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1048 "i_vio/gen_sync_out/6/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_6_sync_out_cell_lut_out))
    )
   )
   (net (rename N1071 "i_vio/gen_sync_out/7/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1072 "i_vio/gen_sync_out/7/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_7_sync_out_cell_lut_out))
    )
   )
   (net (rename N1095 "i_vio/gen_sync_out/8/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1096 "i_vio/gen_sync_out/8/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_8_sync_out_cell_lut_out))
    )
   )
   (net (rename N1119 "i_vio/gen_sync_out/9/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1120 "i_vio/gen_sync_out/9/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_9_sync_out_cell_lut_out))
    )
   )
   (net (rename N1143 "i_vio/gen_sync_out/10/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1144 "i_vio/gen_sync_out/10/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_10_sync_out_cell_lut_out))
    )
   )
   (net (rename N1167 "i_vio/gen_sync_out/11/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1168 "i_vio/gen_sync_out/11/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_11_sync_out_cell_lut_out))
    )
   )
   (net (rename N1191 "i_vio/gen_sync_out/12/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1192 "i_vio/gen_sync_out/12/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_12_sync_out_cell_lut_out))
    )
   )
   (net (rename N1215 "i_vio/gen_sync_out/13/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1216 "i_vio/gen_sync_out/13/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_13_sync_out_cell_lut_out))
    )
   )
   (net (rename N1239 "i_vio/gen_sync_out/14/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1240 "i_vio/gen_sync_out/14/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_14_sync_out_cell_lut_out))
    )
   )
   (net (rename N1263 "i_vio/gen_sync_out/15/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1264 "i_vio/gen_sync_out/15/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_15_sync_out_cell_lut_out))
    )
   )
   (net (rename N1287 "i_vio/gen_sync_out/16/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1288 "i_vio/gen_sync_out/16/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_16_sync_out_cell_lut_out))
    )
   )
   (net (rename N1311 "i_vio/gen_sync_out/17/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1312 "i_vio/gen_sync_out/17/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_17_sync_out_cell_lut_out))
    )
   )
   (net (rename N1335 "i_vio/gen_sync_out/18/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1336 "i_vio/gen_sync_out/18/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_18_sync_out_cell_lut_out))
    )
   )
   (net (rename N1359 "i_vio/gen_sync_out/19/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1360 "i_vio/gen_sync_out/19/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_19_sync_out_cell_lut_out))
    )
   )
   (net (rename N1383 "i_vio/gen_sync_out/20/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1384 "i_vio/gen_sync_out/20/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_20_sync_out_cell_lut_out))
    )
   )
   (net (rename N1407 "i_vio/gen_sync_out/21/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1408 "i_vio/gen_sync_out/21/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_21_sync_out_cell_lut_out))
    )
   )
   (net (rename N1431 "i_vio/gen_sync_out/22/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1432 "i_vio/gen_sync_out/22/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_22_sync_out_cell_lut_out))
    )
   )
   (net (rename N1455 "i_vio/gen_sync_out/23/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1456 "i_vio/gen_sync_out/23/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_23_sync_out_cell_lut_out))
    )
   )
   (net (rename N1479 "i_vio/gen_sync_out/24/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1480 "i_vio/gen_sync_out/24/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_24_sync_out_cell_lut_out))
    )
   )
   (net (rename N1503 "i_vio/gen_sync_out/25/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1504 "i_vio/gen_sync_out/25/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_25_sync_out_cell_lut_out))
    )
   )
   (net (rename N1527 "i_vio/gen_sync_out/26/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1528 "i_vio/gen_sync_out/26/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_26_sync_out_cell_lut_out))
    )
   )
   (net (rename N1551 "i_vio/gen_sync_out/27/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1552 "i_vio/gen_sync_out/27/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_27_sync_out_cell_lut_out))
    )
   )
   (net (rename N1575 "i_vio/gen_sync_out/28/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1576 "i_vio/gen_sync_out/28/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_28_sync_out_cell_lut_out))
    )
   )
   (net (rename N1599 "i_vio/gen_sync_out/29/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1600 "i_vio/gen_sync_out/29/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_29_sync_out_cell_lut_out))
    )
   )
   (net (rename N1623 "i_vio/gen_sync_out/30/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1624 "i_vio/gen_sync_out/30/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_30_sync_out_cell_lut_out))
    )
   )
   (net (rename N1647 "i_vio/gen_sync_out/31/sync_out_cell/out_temp")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_user_reg))
      (portRef Q (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
    )
   )
   (net (rename N1648 "i_vio/gen_sync_out/31/sync_out_cell/shift_out_temp")
    (joined
      (portRef Q15 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_i_srl_t2_u_srl))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_gen_sync_out_31_sync_out_cell_lut_out))
    )
   )
   (net (rename N2086 "i_vio/reset_f_edge/idout_0")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout1))
      (portRef D (instanceRef vio_sync_out32_i_vio_reset_f_edge_i_h2l_u_dout))
    )
   )
   (net (rename N2087 "i_vio/reset_f_edge/idout_1")
    (joined
      (portRef Q (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout0))
      (portRef D (instanceRef vio_sync_out32_i_vio_reset_f_edge_u_dout1))
      (portRef R (instanceRef vio_sync_out32_i_vio_reset_f_edge_i_h2l_u_dout))
    )
   )
   (net (rename N2098 "i_vio/u_status/cfg_ce_n")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_ce_n))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre))
      (portRef R (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre))
    )
   )
   (net (rename N2099 "i_vio/u_status/istat_cnt_0")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_yes_lut6_u_muxf7))
    )
   )
   (net (rename N2100 "i_vio/u_status/istat_cnt_1")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre))
      (portRef I4 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
      (portRef I4 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2101 "i_vio/u_status/istat_cnt_2")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre))
      (portRef I5 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
      (portRef I5 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2102 "i_vio/u_status/istat_cnt_3")
    (joined
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_7_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_6_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_5_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_4_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_3_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_2_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_1_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_0_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre))
    )
   )
   (net (rename N2103 "i_vio/u_status/istat_cnt_4")
    (joined
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_7_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_6_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_5_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_4_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_3_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_2_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_1_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_0_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre))
    )
   )
   (net (rename N2104 "i_vio/u_status/istat_cnt_5")
    (joined
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_7_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_6_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_5_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_4_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_3_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_2_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_1_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_0_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre))
    )
   )
   (net (rename N2105 "i_vio/u_status/istat_cnt_6")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_7_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_6_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_5_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_4_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_3_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_2_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_1_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_f_stat_0_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_lut))
      (portRef Q (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre))
    )
   )
   (net (rename N2106 "i_vio/u_status/istat_0")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_7_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2107 "i_vio/u_status/istat_1")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_6_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2108 "i_vio/u_status/istat_2")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_5_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2109 "i_vio/u_status/istat_3")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_4_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2110 "i_vio/u_status/istat_4")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_3_u_stat))
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
    )
   )
   (net (rename N2111 "i_vio/u_status/istat_5")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_2_u_stat))
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
    )
   )
   (net (rename N2112 "i_vio/u_status/istat_6")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_1_u_stat))
      (portRef I2 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
    )
   )
   (net (rename N2113 "i_vio/u_status/istat_7")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_f_stat_0_u_stat))
      (portRef I3 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
    )
   )
   (net (rename N2114 "i_vio/u_status/tdo_next")
    (joined
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_tdo))
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_yes_lut6_u_muxf7))
    )
   )
   (net (rename N2161 "i_vio/u_status/u_stat_cnt/d_0")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_fdre))
    )
   )
   (net (rename N2162 "i_vio/u_status/u_stat_cnt/d_1")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_fdre))
    )
   )
   (net (rename N2163 "i_vio/u_status/u_stat_cnt/d_2")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_fdre))
    )
   )
   (net (rename N2164 "i_vio/u_status/u_stat_cnt/d_3")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_fdre))
    )
   )
   (net (rename N2165 "i_vio/u_status/u_stat_cnt/d_4")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_fdre))
    )
   )
   (net (rename N2166 "i_vio/u_status/u_stat_cnt/d_5")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_fdre))
    )
   )
   (net (rename N2167 "i_vio/u_status/u_stat_cnt/d_6")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_xorcy))
      (portRef D (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_fdre))
    )
   )
   (net (rename N2168 "i_vio/u_status/u_stat_cnt/s_0")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_lut))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_xorcy))
    )
   )
   (net (rename N2169 "i_vio/u_status/u_stat_cnt/s_1")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_xorcy))
    )
   )
   (net (rename N2170 "i_vio/u_status/u_stat_cnt/s_2")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_xorcy))
    )
   )
   (net (rename N2171 "i_vio/u_status/u_stat_cnt/s_3")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_xorcy))
    )
   )
   (net (rename N2172 "i_vio/u_status/u_stat_cnt/s_4")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_xorcy))
    )
   )
   (net (rename N2173 "i_vio/u_status/u_stat_cnt/s_5")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_xorcy))
    )
   )
   (net (rename N2174 "i_vio/u_status/u_stat_cnt/s_6")
    (joined
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_lut))
      (portRef S (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_gnh_u_muxcy))
      (portRef LI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_u_xorcy))
    )
   )
   (net (rename N2175 "i_vio/u_status/u_stat_cnt/ci_0")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_6_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_gnh_u_muxcy))
    )
   )
   (net (rename N2176 "i_vio/u_status/u_stat_cnt/ci_1")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_5_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_gnh_u_muxcy))
    )
   )
   (net (rename N2177 "i_vio/u_status/u_stat_cnt/ci_2")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_4_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_gnh_u_muxcy))
    )
   )
   (net (rename N2178 "i_vio/u_status/u_stat_cnt/ci_3")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_3_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_gnh_u_muxcy))
    )
   )
   (net (rename N2179 "i_vio/u_status/u_stat_cnt/ci_4")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_2_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_gnh_u_muxcy))
    )
   )
   (net (rename N2180 "i_vio/u_status/u_stat_cnt/ci_5")
    (joined
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_gnh_u_muxcy))
      (portRef CI (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_1_u_xorcy))
      (portRef LO (instanceRef vio_sync_out32_i_vio_u_status_u_stat_cnt_g_0_gnh_u_muxcy))
    )
   )
   (net (rename N2292 "i_vio/u_status/u_smux/yes_lut6/u_cs_mux/i3/u_mux8/muxab_0")
    (joined
      (portRef I1 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_yes_lut6_u_muxf7))
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4b_yes_lut6_u_lut6))
    )
   )
   (net (rename N2293 "i_vio/u_status/u_smux/yes_lut6/u_cs_mux/i3/u_mux8/muxab_1")
    (joined
      (portRef I0 (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_yes_lut6_u_muxf7))
      (portRef O (instanceRef vio_sync_out32_i_vio_u_status_u_smux_yes_lut6_u_cs_mux_i3_u_mux8_u_mux4a_yes_lut6_u_lut6))
    )
   )
))))
(design vio_sync_out32 (cellRef vio_sync_out32 (libraryRef test_lib))
  (property X_CORE_INFO (string "null"))
  (property PART (string "XC4VLX100-11-ff892") (owner "Xilinx")))
)
