Protel Design System Design Rule Check
PCB File : D:\MPPT-Solar-Charger\Hardware\MPPT\MPPT.PcbDoc
Date     : 8/22/2022
Time     : 3:55:55 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-1(3024.37mil,3581.614mil) on Top Layer And Pad U3-2(3004.685mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-1(3024.37mil,3581.614mil) on Top Layer And Track (3004.685mil,3581.614mil)(3004.685mil,3634.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-10(3024.37mil,3408.386mil) on Top Layer And Pad U3-9(3004.685mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-10(3024.37mil,3408.386mil) on Top Layer And Track (3004.685mil,3335.315mil)(3004.685mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Pad U3-3(2985mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Track (2985mil,3530mil)(2985mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Track (2985mil,3581.614mil)(2985mil,3709.995mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Track (3024.37mil,3529.37mil)(3024.37mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-3(2985mil,3581.614mil) on Top Layer And Pad U3-4(2965.315mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-3(2985mil,3581.614mil) on Top Layer And Track (2965.315mil,3581.614mil)(2965.315mil,3641.213mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-3(2985mil,3581.614mil) on Top Layer And Track (3004.685mil,3581.614mil)(3004.685mil,3634.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Pad U3-5(2945.63mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.397mil < 15mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Track (2936.843mil,3625mil)(2945.63mil,3616.213mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Track (2945.63mil,3581.614mil)(2945.63mil,3616.213mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Track (2985mil,3530mil)(2985mil,3581.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Track (2985mil,3581.614mil)(2985mil,3709.995mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-5(2945.63mil,3581.614mil) on Top Layer And Track (2965.315mil,3581.614mil)(2965.315mil,3641.213mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 15mil) Between Pad U3-6(2945.63mil,3408.386mil) on Top Layer And Pad U3-7(2965.315mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-6(2945.63mil,3408.386mil) on Top Layer And Track (2965.315mil,3329.685mil)(2965.315mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (6.279mil < 15mil) Between Pad U3-9(3004.685mil,3408.386mil) on Top Layer And Track (2985mil,3408.386mil)(2985mil,3460mil) on Top Layer 
   Violation between Clearance Constraint: (6.28mil < 15mil) Between Pad U3-9(3004.685mil,3408.386mil) on Top Layer And Track (3024.37mil,3355.63mil)(3024.37mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (13.284mil < 15mil) Between Track (2740mil,3585mil)(2805mil,3650mil) on Top Layer And Track (2775mil,3377.574mil)(2775mil,3580mil) on Top Layer 
   Violation between Clearance Constraint: (13.284mil < 15mil) Between Track (2740mil,3585mil)(2805mil,3650mil) on Top Layer And Track (2775mil,3580mil)(2820mil,3625mil) on Top Layer 
   Violation between Clearance Constraint: (13.284mil < 15mil) Between Track (2740mil,3585mil)(2805mil,3650mil) on Top Layer And Track (2820mil,3625mil)(2936.843mil,3625mil) on Top Layer 
   Violation between Clearance Constraint: (10mil < 15mil) Between Track (2775mil,3580mil)(2820mil,3625mil) on Top Layer And Track (2805mil,3650mil)(2956.528mil,3650mil) on Top Layer 
   Violation between Clearance Constraint: (10mil < 15mil) Between Track (2805mil,3650mil)(2956.528mil,3650mil) on Top Layer And Track (2820mil,3625mil)(2936.843mil,3625mil) on Top Layer 
   Violation between Clearance Constraint: (10mil < 15mil) Between Track (2805mil,3650mil)(2956.528mil,3650mil) on Top Layer And Track (2936.843mil,3625mil)(2945.63mil,3616.213mil) on Top Layer 
   Violation between Clearance Constraint: (13.472mil < 15mil) Between Track (2805mil,3650mil)(2956.528mil,3650mil) on Top Layer And Track (2985mil,3581.614mil)(2985mil,3709.995mil) on Top Layer 
   Violation between Clearance Constraint: (13.472mil < 15mil) Between Track (2820mil,3625mil)(2936.843mil,3625mil) on Top Layer And Track (2965.315mil,3581.614mil)(2965.315mil,3641.213mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2905mil,3290mil)(2945.63mil,3330.63mil) on Top Layer And Track (2965.315mil,3329.685mil)(2965.315mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 15mil) Between Track (2905mil,3290mil)(2945.63mil,3330.63mil) on Top Layer And Track (2965.315mil,3329.685mil)(3037.5mil,3257.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2936.843mil,3625mil)(2945.63mil,3616.213mil) on Top Layer And Track (2965.315mil,3581.614mil)(2965.315mil,3641.213mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2945.63mil,3330.63mil)(2945.63mil,3408.386mil) on Top Layer And Track (2965.315mil,3329.685mil)(2965.315mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (4.708mil < 15mil) Between Track (2945.63mil,3330.63mil)(2945.63mil,3408.386mil) on Top Layer And Track (2965.315mil,3329.685mil)(3037.5mil,3257.5mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2945.63mil,3581.614mil)(2945.63mil,3616.213mil) on Top Layer And Track (2965.315mil,3581.614mil)(2965.315mil,3641.213mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2965.315mil,3329.685mil)(2965.315mil,3408.386mil) on Top Layer And Track (2985mil,3408.386mil)(2985mil,3460mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2985mil,3408.386mil)(2985mil,3460mil) on Top Layer And Track (3004.685mil,3335.315mil)(3004.685mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2985mil,3530mil)(2985mil,3581.614mil) on Top Layer And Track (3004.685mil,3581.614mil)(3004.685mil,3634.685mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2985mil,3581.614mil)(2985mil,3709.995mil) on Top Layer And Track (3004.685mil,3581.614mil)(3004.685mil,3634.685mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (2985mil,3581.614mil)(2985mil,3709.995mil) on Top Layer And Track (3004.685mil,3634.685mil)(3020mil,3650mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (3004.685mil,3335.315mil)(3004.685mil,3408.386mil) on Top Layer And Track (3024.37mil,3355.63mil)(3024.37mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (3004.685mil,3335.315mil)(3004.685mil,3408.386mil) on Top Layer And Track (3024.37mil,3355.63mil)(3055mil,3325mil) on Top Layer 
   Violation between Clearance Constraint: (13.288mil < 15mil) Between Track (3004.685mil,3335.315mil)(3045mil,3295mil) on Top Layer And Track (3024.37mil,3355.63mil)(3024.37mil,3408.386mil) on Top Layer 
   Violation between Clearance Constraint: (13.284mil < 15mil) Between Track (3004.685mil,3335.315mil)(3045mil,3295mil) on Top Layer And Track (3024.37mil,3355.63mil)(3055mil,3325mil) on Top Layer 
   Violation between Clearance Constraint: (13.284mil < 15mil) Between Track (3004.685mil,3335.315mil)(3045mil,3295mil) on Top Layer And Track (3055mil,3325mil)(3315mil,3325mil) on Top Layer 
   Violation between Clearance Constraint: (4.685mil < 15mil) Between Track (3004.685mil,3581.614mil)(3004.685mil,3634.685mil) on Top Layer And Track (3024.37mil,3529.37mil)(3024.37mil,3581.614mil) on Top Layer 
Rule Violations :46

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=100mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1425.666mil,3691.476mil) on Top Solder And Area Fill (1350mil,3700.811mil) (1788mil,3982.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1425.666mil,3691.476mil) on Top Solder And Area Fill (1350mil,3700.811mil) (1788mil,3982.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1425.666mil,3991.476mil) on Top Solder And Area Fill (1350mil,3700.811mil) (1788mil,3982.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1425.666mil,3991.476mil) on Top Solder And Area Fill (1350mil,3700.811mil) (1788mil,3982.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1430.666mil,4541.476mil) on Top Solder And Area Fill (1355mil,4550.811mil) (1793mil,4832.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1430.666mil,4541.476mil) on Top Solder And Area Fill (1355mil,4550.811mil) (1793mil,4832.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1430.666mil,4841.476mil) on Top Solder And Area Fill (1355mil,4550.811mil) (1793mil,4832.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.775mil < 10mil) Between Arc (1430.666mil,4841.476mil) on Top Solder And Area Fill (1355mil,4550.811mil) (1793mil,4832.811mil) on Top Solder [Top Solder] Mask Sliver [9.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.456mil < 10mil) Between Area Fill (1355mil,4550.811mil) (1793mil,4832.811mil) on Top Solder And Track (1719.794mil,4470.206mil)(1720mil,4470.411mil) on Top Solder [Top Solder] Mask Sliver [0.456mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.833mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Via (2415mil,2145mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.583mil < 10mil) Between Pad R16-2(2295.002mil,2200mil) on Bottom Layer And Via (2260mil,2145mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-1(3024.37mil,3581.614mil) on Top Layer And Pad U3-2(3004.685mil,3581.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-10(3024.37mil,3408.386mil) on Top Layer And Pad U3-9(3004.685mil,3408.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Pad U3-3(2985mil,3581.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-3(2985mil,3581.614mil) on Top Layer And Pad U3-4(2965.315mil,3581.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Pad U3-5(2945.63mil,3581.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-6(2945.63mil,3408.386mil) on Top Layer And Pad U3-7(2965.315mil,3408.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-7(2965.315mil,3408.386mil) on Top Layer And Pad U3-8(2985mil,3408.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-8(2985mil,3408.386mil) on Top Layer And Pad U3-9(3004.685mil,3408.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (1413.23mil,3687.912mil)(1429.889mil,3629.605mil) on Top Solder And Track (1442.333mil,3620.206mil)(1492.333mil,3620.206mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.428mil < 10mil) Between Track (1413.23mil,3995.04mil)(1429.889mil,4053.347mil) on Top Solder And Track (1440mil,4065mil)(1715mil,4065mil) on Top Solder [Top Solder] Mask Sliver [5.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (1413.23mil,3995.04mil)(1429.889mil,4053.347mil) on Top Solder And Track (1442.333mil,4062.746mil)(1492.333mil,4062.746mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (1418.23mil,4537.912mil)(1434.889mil,4479.605mil) on Top Solder And Track (1447.333mil,4470.206mil)(1497.333mil,4470.206mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.428mil < 10mil) Between Track (1418.23mil,4845.04mil)(1434.889mil,4903.346mil) on Top Solder And Track (1445mil,4915mil)(1720mil,4915mil) on Top Solder [Top Solder] Mask Sliver [5.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.595mil < 10mil) Between Track (1418.23mil,4845.04mil)(1434.889mil,4903.346mil) on Top Solder And Track (1447.333mil,4912.746mil)(1497.333mil,4912.746mil) on Top Solder [Top Solder] Mask Sliver [5.595mil]
Rule Violations :25

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(2741mil,3985mil) on Top Layer And Track (2706mil,3955mil)(2706mil,4020.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-1(2741mil,3985mil) on Top Layer And Track (2706mil,3955mil)(2776mil,3955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C10-1(2741mil,3985mil) on Top Layer And Track (2706mil,4020mil)(2706mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(2741mil,3985mil) on Top Layer And Track (2776mil,3955mil)(2776mil,4020.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(2741mil,4085mil) on Top Layer And Track (2706mil,4020mil)(2706mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-2(2741mil,4085mil) on Top Layer And Track (2706mil,4115mil)(2776mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(2741mil,4085mil) on Top Layer And Track (2776mil,4022mil)(2776mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(1406mil,2960mil) on Top Layer And Track (1371mil,2930mil)(1371mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C12-1(1406mil,2960mil) on Top Layer And Track (1371mil,2930mil)(1441mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C12-1(1406mil,2960mil) on Top Layer And Track (1371mil,2995mil)(1371mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-1(1406mil,2960mil) on Top Layer And Track (1441mil,2930mil)(1441mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-2(1406mil,3060mil) on Top Layer And Track (1371mil,2995mil)(1371mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C12-2(1406mil,3060mil) on Top Layer And Track (1371mil,3090mil)(1441mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C12-2(1406mil,3060mil) on Top Layer And Track (1441mil,2997mil)(1441mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C13-1(3735mil,2341mil) on Top Layer And Track (3605mil,2306mil)(3700mil,2306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C13-1(3735mil,2341mil) on Top Layer And Track (3699.441mil,2306mil)(3765mil,2306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C13-1(3735mil,2341mil) on Top Layer And Track (3699.441mil,2376mil)(3765mil,2376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C13-1(3735mil,2341mil) on Top Layer And Track (3765mil,2306mil)(3765mil,2376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C13-2(3635mil,2341mil) on Top Layer And Track (3605mil,2306mil)(3605mil,2376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C13-2(3635mil,2341mil) on Top Layer And Track (3605mil,2306mil)(3700mil,2306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C13-2(3635mil,2341mil) on Top Layer And Track (3605mil,2376mil)(3698mil,2376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-1(1676mil,2955mil) on Top Layer And Track (1641mil,2925mil)(1641mil,2990.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C14-1(1676mil,2955mil) on Top Layer And Track (1641mil,2925mil)(1711mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C14-1(1676mil,2955mil) on Top Layer And Track (1641mil,2990mil)(1641mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-1(1676mil,2955mil) on Top Layer And Track (1711mil,2925mil)(1711mil,2990.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(1676mil,3055mil) on Top Layer And Track (1641mil,2990mil)(1641mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C14-2(1676mil,3055mil) on Top Layer And Track (1641mil,3085mil)(1711mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(1676mil,3055mil) on Top Layer And Track (1711mil,2992mil)(1711mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(1226mil,2960mil) on Top Layer And Track (1191mil,2930mil)(1191mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-1(1226mil,2960mil) on Top Layer And Track (1191mil,2930mil)(1261mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C15-1(1226mil,2960mil) on Top Layer And Track (1191mil,2995mil)(1191mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-1(1226mil,2960mil) on Top Layer And Track (1261mil,2930mil)(1261mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(1226mil,3060mil) on Top Layer And Track (1191mil,2995mil)(1191mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C15-2(1226mil,3060mil) on Top Layer And Track (1191mil,3090mil)(1261mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C15-2(1226mil,3060mil) on Top Layer And Track (1261mil,2997mil)(1261mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(1316mil,3060mil) on Top Layer And Track (1281mil,2995mil)(1281mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-2(1316mil,3060mil) on Top Layer And Track (1281mil,3090mil)(1351mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(1316mil,3060mil) on Top Layer And Track (1351mil,2997mil)(1351mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-1(2906mil,2960mil) on Top Layer And Track (2871mil,2930mil)(2871mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C17-1(2906mil,2960mil) on Top Layer And Track (2871mil,2930mil)(2941mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C17-1(2906mil,2960mil) on Top Layer And Track (2871mil,2995mil)(2871mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-1(2906mil,2960mil) on Top Layer And Track (2941mil,2930mil)(2941mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(2906mil,3060mil) on Top Layer And Track (2871mil,2995mil)(2871mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C17-2(2906mil,3060mil) on Top Layer And Track (2871mil,3090mil)(2941mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(2906mil,3060mil) on Top Layer And Track (2941mil,2997mil)(2941mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(3176mil,2960mil) on Top Layer And Track (3141mil,2930mil)(3141mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-1(3176mil,2960mil) on Top Layer And Track (3141mil,2930mil)(3211mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C18-1(3176mil,2960mil) on Top Layer And Track (3141mil,2995mil)(3141mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(3176mil,2960mil) on Top Layer And Track (3211mil,2930mil)(3211mil,2995.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(3176mil,3060mil) on Top Layer And Track (3141mil,2995mil)(3141mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-2(3176mil,3060mil) on Top Layer And Track (3141mil,3090mil)(3211mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(3176mil,3060mil) on Top Layer And Track (3211mil,2997mil)(3211mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C20-1(2800mil,2955mil) on Top Layer And Track (2670mil,2920mil)(2765mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-1(2800mil,2955mil) on Top Layer And Track (2764.441mil,2920mil)(2830mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C20-1(2800mil,2955mil) on Top Layer And Track (2764.441mil,2990mil)(2830mil,2990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C20-1(2800mil,2955mil) on Top Layer And Track (2830mil,2920mil)(2830mil,2990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C21-1(2800mil,2866mil) on Top Layer And Track (2670mil,2831mil)(2765mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-1(2800mil,2866mil) on Top Layer And Track (2764.441mil,2831mil)(2830mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C21-1(2800mil,2866mil) on Top Layer And Track (2764.441mil,2901mil)(2830mil,2901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C21-1(2800mil,2866mil) on Top Layer And Track (2830mil,2831mil)(2830mil,2901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C22-1(1580mil,2206mil) on Top Layer And Track (1450mil,2171mil)(1545mil,2171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-1(1580mil,2206mil) on Top Layer And Track (1544.441mil,2171mil)(1610mil,2171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-1(1580mil,2206mil) on Top Layer And Track (1544.441mil,2241mil)(1610mil,2241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C22-1(1580mil,2206mil) on Top Layer And Track (1610mil,2171mil)(1610mil,2241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C22-2(1480mil,2206mil) on Top Layer And Track (1450mil,2171mil)(1450mil,2241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-2(1480mil,2206mil) on Top Layer And Track (1450mil,2171mil)(1545mil,2171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C22-2(1480mil,2206mil) on Top Layer And Track (1450mil,2241mil)(1543mil,2241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C24-1(1174mil,2830mil) on Top Layer And Track (1139mil,2794.441mil)(1139mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C24-1(1174mil,2830mil) on Top Layer And Track (1139mil,2860mil)(1209mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C24-1(1174mil,2830mil) on Top Layer And Track (1209mil,2700mil)(1209mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C24-1(1174mil,2830mil) on Top Layer And Track (1209mil,2794.441mil)(1209mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C24-2(1174mil,2730mil) on Top Layer And Track (1139mil,2700mil)(1139mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C24-2(1174mil,2730mil) on Top Layer And Track (1139mil,2700mil)(1209mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C24-2(1174mil,2730mil) on Top Layer And Track (1209mil,2700mil)(1209mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-1(2820mil,2065mil) on Top Layer And Track (2785mil,2029.441mil)(2785mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C26-1(2820mil,2065mil) on Top Layer And Track (2785mil,2095mil)(2855mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C26-1(2820mil,2065mil) on Top Layer And Track (2855mil,1935mil)(2855mil,2030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-1(2820mil,2065mil) on Top Layer And Track (2855mil,2029.441mil)(2855mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-2(2820mil,1965mil) on Top Layer And Track (2785mil,1935mil)(2785mil,2028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C26-2(2820mil,1965mil) on Top Layer And Track (2785mil,1935mil)(2855mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-2(2820mil,1965mil) on Top Layer And Track (2855mil,1935mil)(2855mil,2030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-1(2780mil,4744mil) on Top Layer And Track (2750mil,4709mil)(2750mil,4779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(2780mil,4744mil) on Top Layer And Track (2750mil,4709mil)(2815.559mil,4709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(2780mil,4744mil) on Top Layer And Track (2750mil,4779mil)(2815.559mil,4779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C3-1(2780mil,4744mil) on Top Layer And Track (2815mil,4779mil)(2910mil,4779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(2880mil,4744mil) on Top Layer And Track (2815mil,4779mil)(2910mil,4779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(2880mil,4744mil) on Top Layer And Track (2817mil,4709mil)(2910mil,4709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-2(2880mil,4744mil) on Top Layer And Track (2910mil,4709mil)(2910mil,4779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-1(2780mil,4659mil) on Top Layer And Track (2750mil,4624mil)(2750mil,4694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(2780mil,4659mil) on Top Layer And Track (2750mil,4624mil)(2815.559mil,4624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(2780mil,4659mil) on Top Layer And Track (2750mil,4694mil)(2815.559mil,4694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C4-1(2780mil,4659mil) on Top Layer And Track (2815mil,4694mil)(2910mil,4694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(2880mil,4659mil) on Top Layer And Track (2815mil,4694mil)(2910mil,4694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(2880mil,4659mil) on Top Layer And Track (2817mil,4624mil)(2910mil,4624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-2(2880mil,4659mil) on Top Layer And Track (2910mil,4624mil)(2910mil,4694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(3011mil,4650mil) on Top Layer And Track (2976mil,4620mil)(2976mil,4685.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-1(3011mil,4650mil) on Top Layer And Track (2976mil,4620mil)(3046mil,4620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C5-1(3011mil,4650mil) on Top Layer And Track (2976mil,4685mil)(2976mil,4780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(3011mil,4650mil) on Top Layer And Track (3046mil,4620mil)(3046mil,4685.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(3011mil,4750mil) on Top Layer And Track (2976mil,4685mil)(2976mil,4780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(3141mil,3485mil) on Top Layer And Track (3106mil,3455mil)(3106mil,3520.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-1(3141mil,3485mil) on Top Layer And Track (3106mil,3455mil)(3176mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C7-1(3141mil,3485mil) on Top Layer And Track (3106mil,3520mil)(3106mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(3141mil,3485mil) on Top Layer And Track (3176mil,3455mil)(3176mil,3520.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(3141mil,3585mil) on Top Layer And Track (3106mil,3520mil)(3106mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-2(3141mil,3585mil) on Top Layer And Track (3106mil,3615mil)(3176mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(3141mil,3585mil) on Top Layer And Track (3176mil,3522mil)(3176mil,3615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C8-1(3735mil,4140mil) on Top Layer And Track (3605mil,4105mil)(3700mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(3735mil,4140mil) on Top Layer And Track (3699.441mil,4105mil)(3765mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(3735mil,4140mil) on Top Layer And Track (3699.441mil,4175mil)(3765mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-1(3735mil,4140mil) on Top Layer And Track (3765mil,4105mil)(3765mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-2(3635mil,4140mil) on Top Layer And Track (3605mil,4105mil)(3605mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(3635mil,4140mil) on Top Layer And Track (3605mil,4105mil)(3700mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-2(3635mil,4140mil) on Top Layer And Track (3605mil,4175mil)(3698mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-1(3118.74mil,3200mil) on Top Layer And Track (3051.811mil,3200mil)(3059.685mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (2892.362mil,3190mil)(2900mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (2892.362mil,3210mil)(2900mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (2900mil,3135mil)(2900mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (2900mil,3210mil)(2900mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (3020.315mil,3200mil)(3024.252mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (3024.252mil,3180.315mil)(3024.252mil,3219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (3024.252mil,3200mil)(3051.811mil,3184.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(2961.26mil,3200mil) on Top Layer And Track (3024.252mil,3200mil)(3051.811mil,3219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-1(1225mil,3322.52mil) on Top Layer And Track (1225mil,3381.575mil)(1225mil,3389.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1160mil,3541.26mil)(1215mil,3541.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1205.315mil,3417.008mil)(1244.685mil,3417.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1209.252mil,3389.449mil)(1225mil,3417.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1215mil,3541.26mil)(1215mil,3548.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1225mil,3417.008mil)(1225mil,3420.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1225mil,3417.008mil)(1244.685mil,3389.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1235mil,3541.26mil)(1235mil,3548.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D4-2(1225mil,3480mil) on Top Layer And Track (1235mil,3541.26mil)(1290mil,3541.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D5-1(2150mil,2853.74mil) on Bottom Layer And Track (2150mil,2786.811mil)(2150mil,2794.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2085mil,2635mil)(2140mil,2635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2130.315mil,2759.252mil)(2169.685mil,2759.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2134.252mil,2786.811mil)(2150mil,2759.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2140mil,2627.362mil)(2140mil,2635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2150mil,2755.315mil)(2150mil,2759.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2150mil,2759.252mil)(2169.685mil,2786.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2160mil,2627.362mil)(2160mil,2635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D5-2(2150mil,2696.26mil) on Bottom Layer And Track (2160mil,2635mil)(2215mil,2635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-1(1771.26mil,2345mil) on Top Layer And Track (1830.315mil,2345mil)(1838.189mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1838.189mil,2325.315mil)(1865.748mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1838.189mil,2360.748mil)(1865.748mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1865.748mil,2325.315mil)(1865.748mil,2364.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1865.748mil,2345mil)(1869.685mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1990mil,2280mil)(1990mil,2335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1990mil,2335mil)(1997.638mil,2335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1990mil,2355mil)(1990mil,2410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D6-2(1928.74mil,2345mil) on Top Layer And Track (1990mil,2355mil)(1997.638mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D7-1(2418.74mil,2145mil) on Top Layer And Track (2351.811mil,2145mil)(2359.685mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2192.362mil,2135mil)(2200mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2192.362mil,2155mil)(2200mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2200mil,2080mil)(2200mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2200mil,2155mil)(2200mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2320.315mil,2145mil)(2324.252mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2324.252mil,2125.315mil)(2324.252mil,2164.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2324.252mil,2145mil)(2351.811mil,2129.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2261.26mil,2145mil) on Top Layer And Track (2324.252mil,2145mil)(2351.811mil,2164.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2188.622mil,1965mil)(2196.26mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2188.622mil,1985mil)(2196.26mil,1985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2196.26mil,1910mil)(2196.26mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2196.26mil,1985mil)(2196.26mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2316.575mil,1975mil)(2320.512mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2320.512mil,1955.315mil)(2320.512mil,1994.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2320.512mil,1975mil)(2348.071mil,1959.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D8-2(2257.52mil,1975mil) on Top Layer And Track (2320.512mil,1975mil)(2348.071mil,1994.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-1(2430mil,4489.961mil) on Top Layer And Track (2193.78mil,4458.465mil)(2315.827mil,4458.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-1(2430mil,4489.961mil) on Top Layer And Track (2544.173mil,4458.465mil)(2666.22mil,4458.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L1-2(2430mil,4899.409mil) on Top Layer And Track (2193.78mil,4930.906mil)(2315.827mil,4930.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2430mil,4899.409mil) on Top Layer And Track (2540.236mil,4930.906mil)(2666.22mil,4930.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L2-1(2425mil,3639.961mil) on Top Layer And Track (2188.78mil,3608.465mil)(2310.827mil,3608.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L2-1(2425mil,3639.961mil) on Top Layer And Track (2539.173mil,3608.465mil)(2661.22mil,3608.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad L2-2(2425mil,4049.41mil) on Top Layer And Track (2188.78mil,4080.906mil)(2310.827mil,4080.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(2425mil,4049.41mil) on Top Layer And Track (2535.236mil,4080.906mil)(2661.22mil,4080.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(2955mil,1636.89mil) on Multi-Layer And Track (2689.252mil,1636.89mil)(3220.748mil,1636.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-2(2955mil,1873.11mil) on Multi-Layer And Track (2689.252mil,1873.11mil)(3220.748mil,1873.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2795mil,3050mil) on Top Layer And Track (2760mil,3050mil)(2760mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2795mil,3050mil) on Top Layer And Track (2760mil,3050mil)(2765mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2795mil,3050mil) on Top Layer And Track (2825mil,3050mil)(2830mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2795mil,3050mil) on Top Layer And Track (2830mil,3050mil)(2830mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2795mil,3140mil) on Top Layer And Track (2760mil,3050mil)(2760mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2795mil,3140mil) on Top Layer And Track (2760mil,3140mil)(2765mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2795mil,3140mil) on Top Layer And Track (2825mil,3140mil)(2830mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2795mil,3140mil) on Top Layer And Track (2830mil,3050mil)(2830mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(2182mil,3059mil) on Bottom Layer And Track (2086mil,3055mil)(2204mil,3055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q1-2(2182mil,3059mil) on Bottom Layer And Track (2204mil,2958mil)(2204mil,3055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(2710mil,3049.998mil) on Top Layer And Track (2677mil,3025mil)(2677mil,3165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(2710mil,3049.998mil) on Top Layer And Track (2677mil,3025mil)(2744mil,3025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2710mil,3049.998mil) on Top Layer And Track (2685mil,3077.998mil)(2685mil,3111.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(2710mil,3049.998mil) on Top Layer And Track (2735mil,3077.998mil)(2735mil,3111.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(2710mil,3049.998mil) on Top Layer And Track (2744mil,3025mil)(2744mil,3165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2445.002mil,4680mil) on Bottom Layer And Track (2330mil,4646mil)(2470mil,4646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2445.002mil,4680mil) on Bottom Layer And Track (2330mil,4713mil)(2470mil,4713mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2445.002mil,4680mil) on Bottom Layer And Track (2383.002mil,4655mil)(2417.002mil,4655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2445.002mil,4680mil) on Bottom Layer And Track (2383.002mil,4705mil)(2417.002mil,4705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(2445.002mil,4680mil) on Bottom Layer And Track (2470mil,4646mil)(2470mil,4713mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2104.998mil,3150mil) on Bottom Layer And Track (2080mil,3117mil)(2080mil,3184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2104.998mil,3150mil) on Bottom Layer And Track (2080mil,3117mil)(2220mil,3117mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2104.998mil,3150mil) on Bottom Layer And Track (2080mil,3184mil)(2220mil,3184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2104.998mil,3150mil) on Bottom Layer And Track (2132.998mil,3125mil)(2166.998mil,3125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2104.998mil,3150mil) on Bottom Layer And Track (2132.998mil,3175mil)(2166.998mil,3175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2194.998mil,3150mil) on Bottom Layer And Track (2080mil,3117mil)(2220mil,3117mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2194.998mil,3150mil) on Bottom Layer And Track (2080mil,3184mil)(2220mil,3184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2194.998mil,3150mil) on Bottom Layer And Track (2132.998mil,3125mil)(2166.998mil,3125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(2194.998mil,3150mil) on Bottom Layer And Track (2132.998mil,3175mil)(2166.998mil,3175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(2194.998mil,3150mil) on Bottom Layer And Track (2220mil,3117mil)(2220mil,3184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(2355.002mil,4680mil) on Bottom Layer And Track (2330mil,4646mil)(2330mil,4713mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2355.002mil,4680mil) on Bottom Layer And Track (2330mil,4646mil)(2470mil,4646mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2355.002mil,4680mil) on Bottom Layer And Track (2330mil,4713mil)(2470mil,4713mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2355.002mil,4680mil) on Bottom Layer And Track (2383.002mil,4655mil)(2417.002mil,4655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2355.002mil,4680mil) on Bottom Layer And Track (2383.002mil,4705mil)(2417.002mil,4705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(2979.997mil,3714.998mil) on Top Layer And Track (2940.997mil,3680.998mil)(2940.997mil,3878.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-1(2979.997mil,3714.998mil) on Top Layer And Track (2940.997mil,3680.998mil)(3017.997mil,3680.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(2979.997mil,3714.998mil) on Top Layer And Track (2949.997mil,3748.998mil)(2949.997mil,3810.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(2979.997mil,3714.998mil) on Top Layer And Track (3009.997mil,3748.998mil)(3009.997mil,3810.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(2979.997mil,3714.998mil) on Top Layer And Track (3017.997mil,3680.998mil)(3017.997mil,3878.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(2979.997mil,3844.998mil) on Top Layer And Track (2940.997mil,3680.998mil)(2940.997mil,3878.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-2(2979.997mil,3844.998mil) on Top Layer And Track (2940.997mil,3878.998mil)(3017.997mil,3878.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2979.997mil,3844.998mil) on Top Layer And Track (2949.997mil,3748.998mil)(2949.997mil,3810.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2979.997mil,3844.998mil) on Top Layer And Track (3009.997mil,3748.998mil)(3009.997mil,3810.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(2979.997mil,3844.998mil) on Top Layer And Track (3017.997mil,3680.998mil)(3017.997mil,3878.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2995mil,3045.002mil) on Top Layer And Track (2961mil,2930mil)(2961mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(2995mil,3045.002mil) on Top Layer And Track (2961mil,3070mil)(3028mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2995mil,3045.002mil) on Top Layer And Track (2970mil,2983.002mil)(2970mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2995mil,3045.002mil) on Top Layer And Track (3020mil,2983.002mil)(3020mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2995mil,3045.002mil) on Top Layer And Track (3028mil,2930mil)(3028mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2995mil,2955.002mil) on Top Layer And Track (2961mil,2930mil)(2961mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(2995mil,2955.002mil) on Top Layer And Track (2961mil,2930mil)(3028mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(2995mil,2955.002mil) on Top Layer And Track (2970mil,2983.002mil)(2970mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(2995mil,2955.002mil) on Top Layer And Track (3020mil,2983.002mil)(3020mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2995mil,2955.002mil) on Top Layer And Track (3028mil,2930mil)(3028mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(3080mil,2954.998mil) on Top Layer And Track (3047mil,2930mil)(3047mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(3080mil,2954.998mil) on Top Layer And Track (3047mil,2930mil)(3114mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3080mil,2954.998mil) on Top Layer And Track (3055mil,2982.998mil)(3055mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3080mil,2954.998mil) on Top Layer And Track (3105mil,2982.998mil)(3105mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(3080mil,2954.998mil) on Top Layer And Track (3114mil,2930mil)(3114mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(3080mil,3044.998mil) on Top Layer And Track (3047mil,2930mil)(3047mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(3080mil,3044.998mil) on Top Layer And Track (3047mil,3070mil)(3114mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3080mil,3044.998mil) on Top Layer And Track (3055mil,2982.998mil)(3055mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(3080mil,3044.998mil) on Top Layer And Track (3105mil,2982.998mil)(3105mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(3080mil,3044.998mil) on Top Layer And Track (3114mil,2930mil)(3114mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(1354mil,2820.002mil) on Top Layer And Track (1320mil,2705mil)(1320mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(1354mil,2820.002mil) on Top Layer And Track (1320mil,2845mil)(1387mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1354mil,2820.002mil) on Top Layer And Track (1329mil,2758.002mil)(1329mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(1354mil,2820.002mil) on Top Layer And Track (1379mil,2758.002mil)(1379mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(1354mil,2820.002mil) on Top Layer And Track (1387mil,2705mil)(1387mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(1354mil,2730.002mil) on Top Layer And Track (1320mil,2705mil)(1320mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(1354mil,2730.002mil) on Top Layer And Track (1320mil,2705mil)(1387mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1354mil,2730.002mil) on Top Layer And Track (1329mil,2758.002mil)(1329mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(1354mil,2730.002mil) on Top Layer And Track (1379mil,2758.002mil)(1379mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(1354mil,2730.002mil) on Top Layer And Track (1387mil,2705mil)(1387mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Track (2270mil,2166mil)(2410mil,2166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Track (2270mil,2233mil)(2410mil,2233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Track (2323.002mil,2175mil)(2357.002mil,2175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Track (2323.002mil,2225mil)(2357.002mil,2225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(2385.002mil,2200mil) on Bottom Layer And Track (2410mil,2166mil)(2410mil,2233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(1264mil,2820.002mil) on Top Layer And Track (1230mil,2705mil)(1230mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(1264mil,2820.002mil) on Top Layer And Track (1230mil,2845mil)(1297mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(1264mil,2820.002mil) on Top Layer And Track (1239mil,2758.002mil)(1239mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(1264mil,2820.002mil) on Top Layer And Track (1289mil,2758.002mil)(1289mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(1264mil,2820.002mil) on Top Layer And Track (1297mil,2705mil)(1297mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(1264mil,2730.002mil) on Top Layer And Track (1230mil,2705mil)(1230mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(1264mil,2730.002mil) on Top Layer And Track (1230mil,2705mil)(1297mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(1264mil,2730.002mil) on Top Layer And Track (1239mil,2758.002mil)(1239mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(1264mil,2730.002mil) on Top Layer And Track (1289mil,2758.002mil)(1289mil,2792.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(1264mil,2730.002mil) on Top Layer And Track (1297mil,2705mil)(1297mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(2370mil,1830mil) on Bottom Layer And Track (2254.998mil,1796mil)(2394.998mil,1796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(2370mil,1830mil) on Bottom Layer And Track (2254.998mil,1863mil)(2394.998mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2370mil,1830mil) on Bottom Layer And Track (2308mil,1805mil)(2342mil,1805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2370mil,1830mil) on Bottom Layer And Track (2308mil,1855mil)(2342mil,1855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(2370mil,1830mil) on Bottom Layer And Track (2394.998mil,1796mil)(2394.998mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(2280mil,1830mil) on Bottom Layer And Track (2254.998mil,1796mil)(2254.998mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(2280mil,1830mil) on Bottom Layer And Track (2254.998mil,1796mil)(2394.998mil,1796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(2280mil,1830mil) on Bottom Layer And Track (2254.998mil,1863mil)(2394.998mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2280mil,1830mil) on Bottom Layer And Track (2308mil,1805mil)(2342mil,1805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2280mil,1830mil) on Bottom Layer And Track (2308mil,1855mil)(2342mil,1855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(1474.998mil,2120mil) on Top Layer And Track (1450mil,2086mil)(1450mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(1474.998mil,2120mil) on Top Layer And Track (1450mil,2086mil)(1590mil,2086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(1474.998mil,2120mil) on Top Layer And Track (1450mil,2153mil)(1590mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(1474.998mil,2120mil) on Top Layer And Track (1502.998mil,2095mil)(1536.998mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(1474.998mil,2120mil) on Top Layer And Track (1502.998mil,2145mil)(1536.998mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(1564.998mil,2120mil) on Top Layer And Track (1450mil,2086mil)(1590mil,2086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(1564.998mil,2120mil) on Top Layer And Track (1450mil,2153mil)(1590mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1564.998mil,2120mil) on Top Layer And Track (1502.998mil,2095mil)(1536.998mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(1564.998mil,2120mil) on Top Layer And Track (1502.998mil,2145mil)(1536.998mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(1564.998mil,2120mil) on Top Layer And Track (1590mil,2086mil)(1590mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(1474.998mil,2035mil) on Top Layer And Track (1450mil,2001mil)(1450mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(1474.998mil,2035mil) on Top Layer And Track (1450mil,2001mil)(1590mil,2001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(1474.998mil,2035mil) on Top Layer And Track (1450mil,2068mil)(1590mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(1474.998mil,2035mil) on Top Layer And Track (1502.998mil,2010mil)(1536.998mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(1474.998mil,2035mil) on Top Layer And Track (1502.998mil,2060mil)(1536.998mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(1564.998mil,2035mil) on Top Layer And Track (1450mil,2001mil)(1590mil,2001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(1564.998mil,2035mil) on Top Layer And Track (1450mil,2068mil)(1590mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(1564.998mil,2035mil) on Top Layer And Track (1502.998mil,2010mil)(1536.998mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(1564.998mil,2035mil) on Top Layer And Track (1502.998mil,2060mil)(1536.998mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(1564.998mil,2035mil) on Top Layer And Track (1590mil,2001mil)(1590mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2354.998mil,4760mil) on Bottom Layer And Track (2330mil,4727mil)(2330mil,4794mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2354.998mil,4760mil) on Bottom Layer And Track (2330mil,4727mil)(2470mil,4727mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2354.998mil,4760mil) on Bottom Layer And Track (2330mil,4794mil)(2470mil,4794mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2354.998mil,4760mil) on Bottom Layer And Track (2382.998mil,4735mil)(2416.998mil,4735mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2354.998mil,4760mil) on Bottom Layer And Track (2382.998mil,4785mil)(2416.998mil,4785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(2825.002mil,2150mil) on Top Layer And Track (2710mil,2117mil)(2850mil,2117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(2825.002mil,2150mil) on Top Layer And Track (2710mil,2184mil)(2850mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2825.002mil,2150mil) on Top Layer And Track (2763.002mil,2125mil)(2797.002mil,2125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2825.002mil,2150mil) on Top Layer And Track (2763.002mil,2175mil)(2797.002mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(2825.002mil,2150mil) on Top Layer And Track (2850mil,2117mil)(2850mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(2735.002mil,2150mil) on Top Layer And Track (2710mil,2117mil)(2710mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(2735.002mil,2150mil) on Top Layer And Track (2710mil,2117mil)(2850mil,2117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(2735.002mil,2150mil) on Top Layer And Track (2710mil,2184mil)(2850mil,2184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2735.002mil,2150mil) on Top Layer And Track (2763.002mil,2125mil)(2797.002mil,2125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(2735.002mil,2150mil) on Top Layer And Track (2763.002mil,2175mil)(2797.002mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2444.998mil,4760mil) on Bottom Layer And Track (2330mil,4727mil)(2470mil,4727mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2444.998mil,4760mil) on Bottom Layer And Track (2330mil,4794mil)(2470mil,4794mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2444.998mil,4760mil) on Bottom Layer And Track (2382.998mil,4735mil)(2416.998mil,4735mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2444.998mil,4760mil) on Bottom Layer And Track (2382.998mil,4785mil)(2416.998mil,4785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2444.998mil,4760mil) on Bottom Layer And Track (2470mil,4727mil)(2470mil,4794mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(2385.002mil,2045mil) on Bottom Layer And Track (2270mil,2011mil)(2410mil,2011mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(2385.002mil,2045mil) on Bottom Layer And Track (2270mil,2078mil)(2410mil,2078mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(2385.002mil,2045mil) on Bottom Layer And Track (2323.002mil,2020mil)(2357.002mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(2385.002mil,2045mil) on Bottom Layer And Track (2323.002mil,2070mil)(2357.002mil,2070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(2385.002mil,2045mil) on Bottom Layer And Track (2410mil,2011mil)(2410mil,2078mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(2295.002mil,2045mil) on Bottom Layer And Track (2270mil,2011mil)(2270mil,2078mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(2295.002mil,2045mil) on Bottom Layer And Track (2270mil,2011mil)(2410mil,2011mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(2295.002mil,2045mil) on Bottom Layer And Track (2270mil,2078mil)(2410mil,2078mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2295.002mil,2045mil) on Bottom Layer And Track (2323.002mil,2020mil)(2357.002mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2295.002mil,2045mil) on Bottom Layer And Track (2323.002mil,2070mil)(2357.002mil,2070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(2730mil,2070.002mil) on Top Layer And Track (2696mil,1955mil)(2696mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(2730mil,2070.002mil) on Top Layer And Track (2696mil,2095mil)(2763mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(2730mil,2070.002mil) on Top Layer And Track (2705mil,2008.002mil)(2705mil,2042.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(2730mil,2070.002mil) on Top Layer And Track (2755mil,2008.002mil)(2755mil,2042.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(2730mil,2070.002mil) on Top Layer And Track (2763mil,1955mil)(2763mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(2730mil,1980.002mil) on Top Layer And Track (2696mil,1955mil)(2696mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(2730mil,1980.002mil) on Top Layer And Track (2696mil,1955mil)(2763mil,1955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(2730mil,1980.002mil) on Top Layer And Track (2705mil,2008.002mil)(2705mil,2042.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(2730mil,1980.002mil) on Top Layer And Track (2755mil,2008.002mil)(2755mil,2042.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(2730mil,1980.002mil) on Top Layer And Track (2763mil,1955mil)(2763mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(1885.002mil,1830mil) on Bottom Layer And Track (1770mil,1796mil)(1910mil,1796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(1885.002mil,1830mil) on Bottom Layer And Track (1770mil,1863mil)(1910mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(1885.002mil,1830mil) on Bottom Layer And Track (1823.002mil,1805mil)(1857.002mil,1805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(1885.002mil,1830mil) on Bottom Layer And Track (1823.002mil,1855mil)(1857.002mil,1855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R24-1(1885.002mil,1830mil) on Bottom Layer And Track (1910mil,1796mil)(1910mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R24-2(1795.002mil,1830mil) on Bottom Layer And Track (1770mil,1796mil)(1770mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(1795.002mil,1830mil) on Bottom Layer And Track (1770mil,1796mil)(1910mil,1796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(1795.002mil,1830mil) on Bottom Layer And Track (1770mil,1863mil)(1910mil,1863mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(1795.002mil,1830mil) on Bottom Layer And Track (1823.002mil,1805mil)(1857.002mil,1805mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(1795.002mil,1830mil) on Bottom Layer And Track (1823.002mil,1855mil)(1857.002mil,1855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(3230mil,3484.998mil) on Top Layer And Track (3197mil,3460mil)(3197mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(3230mil,3484.998mil) on Top Layer And Track (3197mil,3460mil)(3264mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3230mil,3484.998mil) on Top Layer And Track (3205mil,3512.998mil)(3205mil,3546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3230mil,3484.998mil) on Top Layer And Track (3255mil,3512.998mil)(3255mil,3546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(3230mil,3484.998mil) on Top Layer And Track (3264mil,3460mil)(3264mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(3230mil,3574.998mil) on Top Layer And Track (3197mil,3460mil)(3197mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(3230mil,3574.998mil) on Top Layer And Track (3197mil,3600mil)(3264mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3230mil,3574.998mil) on Top Layer And Track (3205mil,3512.998mil)(3205mil,3546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3230mil,3574.998mil) on Top Layer And Track (3255mil,3512.998mil)(3255mil,3546.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(3230mil,3574.998mil) on Top Layer And Track (3264mil,3460mil)(3264mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(2350.002mil,3835mil) on Bottom Layer And Track (2325mil,3801mil)(2325mil,3868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(2350.002mil,3835mil) on Bottom Layer And Track (2325mil,3801mil)(2465mil,3801mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(2350.002mil,3835mil) on Bottom Layer And Track (2325mil,3868mil)(2465mil,3868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2350.002mil,3835mil) on Bottom Layer And Track (2378.002mil,3810mil)(2412.002mil,3810mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2350.002mil,3835mil) on Bottom Layer And Track (2378.002mil,3860mil)(2412.002mil,3860mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2439.998mil,3915mil) on Bottom Layer And Track (2325mil,3882mil)(2465mil,3882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2439.998mil,3915mil) on Bottom Layer And Track (2325mil,3949mil)(2465mil,3949mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2439.998mil,3915mil) on Bottom Layer And Track (2377.998mil,3890mil)(2411.998mil,3890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2439.998mil,3915mil) on Bottom Layer And Track (2377.998mil,3940mil)(2411.998mil,3940mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(2439.998mil,3915mil) on Bottom Layer And Track (2465mil,3882mil)(2465mil,3949mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(3735.002mil,3550mil) on Top Layer And Track (3620mil,3517mil)(3760mil,3517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(3735.002mil,3550mil) on Top Layer And Track (3620mil,3584mil)(3760mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3735.002mil,3550mil) on Top Layer And Track (3673.002mil,3525mil)(3707.002mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3735.002mil,3550mil) on Top Layer And Track (3673.002mil,3575mil)(3707.002mil,3575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(3735.002mil,3550mil) on Top Layer And Track (3760mil,3517mil)(3760mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(3645.002mil,3550mil) on Top Layer And Track (3620mil,3517mil)(3620mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(3645.002mil,3550mil) on Top Layer And Track (3620mil,3517mil)(3760mil,3517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(3645.002mil,3550mil) on Top Layer And Track (3620mil,3584mil)(3760mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3645.002mil,3550mil) on Top Layer And Track (3673.002mil,3525mil)(3707.002mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3645.002mil,3550mil) on Top Layer And Track (3673.002mil,3575mil)(3707.002mil,3575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3735.002mil,3430mil) on Top Layer And Track (3620mil,3397mil)(3760mil,3397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3735.002mil,3430mil) on Top Layer And Track (3620mil,3464mil)(3760mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3735.002mil,3430mil) on Top Layer And Track (3673.002mil,3405mil)(3707.002mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3735.002mil,3430mil) on Top Layer And Track (3673.002mil,3455mil)(3707.002mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3735.002mil,3430mil) on Top Layer And Track (3760mil,3397mil)(3760mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3645.002mil,3430mil) on Top Layer And Track (3620mil,3397mil)(3620mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3645.002mil,3430mil) on Top Layer And Track (3620mil,3397mil)(3760mil,3397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3645.002mil,3430mil) on Top Layer And Track (3620mil,3464mil)(3760mil,3464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3645.002mil,3430mil) on Top Layer And Track (3673.002mil,3405mil)(3707.002mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3645.002mil,3430mil) on Top Layer And Track (3673.002mil,3455mil)(3707.002mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(1495mil,3045.002mil) on Top Layer And Track (1461mil,2930mil)(1461mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(1495mil,3045.002mil) on Top Layer And Track (1461mil,3070mil)(1528mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(1495mil,3045.002mil) on Top Layer And Track (1470mil,2983.002mil)(1470mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(1495mil,3045.002mil) on Top Layer And Track (1520mil,2983.002mil)(1520mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(1495mil,3045.002mil) on Top Layer And Track (1528mil,2930mil)(1528mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(1495mil,2955.002mil) on Top Layer And Track (1461mil,2930mil)(1461mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(1495mil,2955.002mil) on Top Layer And Track (1461mil,2930mil)(1528mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1495mil,2955.002mil) on Top Layer And Track (1470mil,2983.002mil)(1470mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1495mil,2955.002mil) on Top Layer And Track (1520mil,2983.002mil)(1520mil,3017.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(1495mil,2955.002mil) on Top Layer And Track (1528mil,2930mil)(1528mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(1580mil,2954.998mil) on Top Layer And Track (1547mil,2930mil)(1547mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(1580mil,2954.998mil) on Top Layer And Track (1547mil,2930mil)(1614mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(1580mil,2954.998mil) on Top Layer And Track (1555mil,2982.998mil)(1555mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(1580mil,2954.998mil) on Top Layer And Track (1605mil,2982.998mil)(1605mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(1580mil,2954.998mil) on Top Layer And Track (1614mil,2930mil)(1614mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(1580mil,3044.998mil) on Top Layer And Track (1547mil,2930mil)(1547mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(1580mil,3044.998mil) on Top Layer And Track (1547mil,3070mil)(1614mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(1580mil,3044.998mil) on Top Layer And Track (1555mil,2982.998mil)(1555mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(1580mil,3044.998mil) on Top Layer And Track (1605mil,2982.998mil)(1605mil,3016.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(1580mil,3044.998mil) on Top Layer And Track (1614mil,2930mil)(1614mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.498mil < 10mil) Between Pad RL1-1(2480mil,2815mil) on Multi-Layer And Track (2176mil,2816mil)(2409mil,2816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-1(2480mil,2815mil) on Multi-Layer And Track (2550mil,2505mil)(2550mil,3125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-2(1900mil,2575mil) on Multi-Layer And Track (1770mil,2505mil)(2550mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad RL1-2(1900mil,2575mil) on Multi-Layer And Track (1901mil,2641mil)(1901mil,2717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-3(1900mil,3055mil) on Multi-Layer And Track (1770mil,3125mil)(2550mil,3125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-3(1900mil,3055mil) on Multi-Layer And Track (1901mil,2927mil)(1901mil,2993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-4(2380mil,3055mil) on Multi-Layer And Track (1770mil,3125mil)(2550mil,3125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.115mil < 10mil) Between Pad RL1-4(2380mil,3055mil) on Multi-Layer And Track (2352mil,2875mil)(2352mil,2988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad RL1-5(2380mil,2575mil) on Multi-Layer And Track (1770mil,2505mil)(2550mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(2955.551mil,4490mil) on Top Layer And Track (2740mil,4440mil)(2990mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(2865mil,4250mil) on Top Layer And Track (2740mil,4300mil)(2990mil,4300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(2865mil,4490mil) on Top Layer And Track (2740mil,4440mil)(2990mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(2774.449mil,4490mil) on Top Layer And Track (2740mil,4440mil)(2990mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-10(3024.37mil,3408.386mil) on Top Layer And Track (2925.945mil,3449.724mil)(3044.055mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-2(3004.685mil,3581.614mil) on Top Layer And Track (2925.945mil,3540.276mil)(3044.055mil,3540.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-3(2985mil,3581.614mil) on Top Layer And Track (2925.945mil,3540.276mil)(3044.055mil,3540.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-4(2965.315mil,3581.614mil) on Top Layer And Track (2925.945mil,3540.276mil)(3044.055mil,3540.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-5(2945.63mil,3581.614mil) on Top Layer And Track (2925.945mil,3540.276mil)(3044.055mil,3540.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-6(2945.63mil,3408.386mil) on Top Layer And Track (2925.945mil,3449.724mil)(3044.055mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-7(2965.315mil,3408.386mil) on Top Layer And Track (2925.945mil,3449.724mil)(3044.055mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-8(2985mil,3408.386mil) on Top Layer And Track (2925.945mil,3449.724mil)(3044.055mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U3-9(3004.685mil,3408.386mil) on Top Layer And Track (2925.945mil,3449.724mil)(3044.055mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
Rule Violations :429

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02