# Sat Sep  6 16:25:16 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-5
Install: C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
OS: Windows 10 or later
Hostname: MUSTAFA

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 395R, Built Apr 29 2025 06:36:49, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 203MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 203MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 203MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 203MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) 
@N: MF104 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Found compile point of type hard on View view:work.miv_rv32_expipe_Z7(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.miv_rv32_expipe_Z7(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 264MB)

@W: BN114 :|Removing instance CP_fanout_cell_miv_rv32_expipe_Z7_inst (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)


Start creating ILM for FPGA miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 266MB peak: 266MB)


Finished creating ILM for FPGA miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 266MB peak: 267MB)


Finished loading ILMs (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 266MB peak: 267MB)


Begin compile point sub-process log

@N: MF106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Mapping Compile point view:work.miv_rv32_expipe_Z7(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 266MB peak: 267MB)

@N: BZ173 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.
@N: MO106 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19089:4:19089:7|Found ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 10 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 273MB peak: 273MB)

Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_state[5:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.ahb_st[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|There are no possible illegal states for state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.PROC_SUBSYSTEM(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[2:0] (in view: work.PROC_SUBSYSTEM(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9798:4:9798:9|Removing sequential instance gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9414:2:9414:7|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11165:64:11165:92|Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))
@N: FX403 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))
@N: MF179 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4547:53:4547:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 281MB peak: 281MB)


Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 310MB peak: 310MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 305MB peak: 326MB)

@W: BN132 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5705:4:5705:9|Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 306MB peak: 326MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 326MB peak: 326MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:01s; Memory used current: 326MB peak: 326MB)


Finished preparing to map (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:03s; Memory used current: 327MB peak: 327MB)


Finished technology mapping (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:06s; Memory used current: 386MB peak: 386MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:07s		   -13.24ns		4843 /      1232
   2		0h:01m:07s		   -13.23ns		4777 /      1232
   3		0h:01m:08s		   -12.47ns		4778 /      1232
   4		0h:01m:09s		   -12.35ns		4778 /      1232
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19293:2:19293:7|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":471:6:471:7|Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5856:10:5856:13|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9756:2:9756:7|Replicating instance stage_state_retr (in view: work.miv_rv32_expipe_Z7(verilog)) with 54 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5032:40:5036:62|Replicating instance u_csr_privarch_0.debug_mode_enter (in view: work.miv_rv32_expipe_Z7(verilog)) with 51 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 35 LUTs via timing driven replication

   5		0h:01m:20s		   -12.13ns		4813 /      1236
   6		0h:01m:22s		   -11.20ns		4822 /      1236
   7		0h:01m:23s		   -10.87ns		4829 /      1236
   8		0h:01m:24s		   -10.45ns		4830 /      1236
   9		0h:01m:25s		   -10.50ns		4831 /      1236
  10		0h:01m:25s		   -10.43ns		4832 /      1236
  11		0h:01m:26s		   -10.21ns		4839 /      1236
  12		0h:01m:27s		   -10.16ns		4841 /      1236
  13		0h:01m:29s		   -10.15ns		4842 /      1236
  14		0h:01m:30s		   -10.21ns		4841 /      1236
  15		0h:01m:32s		   -10.22ns		4842 /      1236
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":12126:4:12126:7|Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1 (in view: work.PROC_SUBSYSTEM(verilog)) with 40 loads 3 times to improve timing.
@N: FX271 :"c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9986:4:9986:7|Replicating instance u_csr_privarch_0.debug_enter_retr_i (in view: work.miv_rv32_expipe_Z7(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 4 LUTs via timing driven replication


  16		0h:01m:34s		    -9.88ns		4859 /      1236
  17		0h:01m:36s		    -9.66ns		4860 /      1236
  18		0h:01m:37s		    -9.63ns		4860 /      1236
  19		0h:01m:39s		    -9.63ns		4860 /      1236

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 344MB peak: 392MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 345MB peak: 392MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing report written on Sat Sep  6 16:27:00 2025
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.928

                                            Requested     Estimated     Requested     Estimated                Clock                          Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type                           Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z3|N_2_inferred_clock         100.0 MHz     NA            10.000        NA            NA         inferred                       Inferred_clkgroup_0_2
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     80.0 MHz      51.5 MHz      12.500        19.428        -6.928     generated (from REF_CLK_0)     group_49_11_1        
REF_CLK_0                                   50.0 MHz      NA            20.000        NA            NA         declared                       default_clkgroup     
TCK                                         6.0 MHz       NA            166.670       NA            NA         declared                       group_49_11_2        
System                                      100.0 MHz     72.5 MHz      10.000        13.784        -3.784     system                         system_clkgroup      
===================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -3.784  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  System                                   |  12.500      -6.722  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0  |  12.500      -6.928  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                       Starting                                                                                                                                                                    Arrival           
Instance                                                                                                               Reference                                   Type     Pin     Net                                                                                                            Time        Slack 
                                                                                                                       Clock                                                                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       trace_priv_i                                                                                                   0.201       -6.928
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.d_trx_resp_valid_pkd[0]                         0.218       -6.831
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1]     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.d_trx_resp_valid_pkd[1]                         0.218       -6.811
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0]                                                 PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp[290]                                                                                                       0.218       -6.670
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr_fast[0]                                    0.218       -6.644
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2]            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]$req_buff_resp_state\[0\][2]     0.218       -6.579
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state_valid[1]           PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp[450]                                                                                                       0.218       -6.574
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       inp[284]                                                                                                       0.218       -6.548
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2]            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]$req_buff_resp_state\[1\][2]     0.218       -6.547
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[0]      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_71                                                                                                           0.218       -6.547
=====================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                     Starting                                                                                                                           Required           
Instance                                                                                             Reference                                   Type        Pin            Net                                                         Time         Slack 
                                                                                                     Clock                                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_5_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_6_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[12]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_7_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[13]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_8_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_5_rep2     11.885       -6.928
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_6_rep2     11.885       -6.928
===========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      18.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.928

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[8]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                                                     Pin           Pin               Arrival      No. of    
Name                                                                                                                                                   Type        Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                      SLE         Q             Out     0.201     0.201 f      -         
trace_priv_i                                                                                                                                           Net         -             -       1.153     -            171       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        C             In      -         1.354 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        Y             Out     0.130     1.484 r      -         
per_trigger_debug[0]                                                                                                                                   Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        B             In      -         2.031 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        Y             Out     0.083     2.114 r      -         
trigger_debug_enter_taken                                                                                                                              Net         -             -       0.738     -            18        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        C             In      -         2.852 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        Y             Out     0.132     2.984 f      -         
instr_completing_retr_i_o2_3_RNI8RI5M                                                                                                                  Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        D             In      -         3.531 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        Y             Out     0.232     3.763 r      -         
interrupt_taken_timer                                                                                                                                  Net         -             -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        C             In      -         4.372 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        Y             Out     0.148     4.520 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                   Net         -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        B             In      -         5.528 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        Y             Out     0.083     5.611 r      -         
gpr_rs2_rd_data_valid_ex                                                                                                                               Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        D             In      -         6.175 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        Y             Out     0.212     6.386 f      -         
start_slow_mul_1                                                                                                                                       Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        D             In      -         6.505 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        Y             Out     0.232     6.736 r      -         
start_slow_mul                                                                                                                                         Net         -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        A             In      -         7.624 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        Y             Out     0.051     7.675 r      -         
slow_mul$un1_alu_op_sel_int                                                                                                                            Net         -             -       0.708     -            15        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        C             In      -         8.382 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        Y             Out     0.148     8.530 r      -         
un1_exu_alu_result212_3_i_0                                                                                                                            Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        B             In      -         8.648 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        Y             Out     0.083     8.731 r      -         
exu_result_valid_iv_1_0                                                                                                                                Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        B             In      -         8.849 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        Y             Out     0.083     8.932 r      -         
exu_result_valid                                                                                                                                       Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        B             In      -         9.496 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        Y             Out     0.088     9.583 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                  Net         -             -       0.796     -            25        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        A             In      -         10.379 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        Y             Out     0.047     10.426 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux_rep1                                                      Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        C             In      -         11.123 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        Y             Out     0.148     11.271 f     -         
inp_0[75]                                                                                                                                              Net         -             -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        D             In      -         12.245 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        Y             Out     0.192     12.437 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        D             In      -         12.561 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        Y             Out     0.232     12.793 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                             Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        A             In      -         13.387 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        Y             Out     0.046     13.433 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                                         Net         -             -       0.650     -            10        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        B             In      -         14.083 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        Y             Out     0.077     14.160 f     -         
inp[112]                                                                                                                                               Net         -             -       1.001     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        D             In      -         15.161 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        Y             Out     0.192     15.353 f     -         
inp[122]                                                                                                                                               Net         -             -       0.974     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        B             In      -         16.327 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        Y             Out     0.077     16.404 f     -         
inp[120]                                                                                                                                               Net         -             -       0.974     -            14        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2                                CFG3        B             In      -         17.378 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_5_rep2                                CFG3        Y             Out     0.088     17.466 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_3_rep2                                                                                                Net         -             -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                       RAM1K20     A_ADDR[8]     In      -         18.813 r     -         
==========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.428 is 3.619(18.6%) logic and 15.809(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      18.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.928

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[13]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                                                     Pin            Pin               Arrival      No. of    
Name                                                                                                                                                   Type        Name           Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                      SLE         Q              Out     0.201     0.201 f      -         
trace_priv_i                                                                                                                                           Net         -              -       1.153     -            171       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        C              In      -         1.354 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        Y              Out     0.130     1.484 r      -         
per_trigger_debug[0]                                                                                                                                   Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        B              In      -         2.031 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        Y              Out     0.083     2.114 r      -         
trigger_debug_enter_taken                                                                                                                              Net         -              -       0.738     -            18        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        C              In      -         2.852 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        Y              Out     0.132     2.984 f      -         
instr_completing_retr_i_o2_3_RNI8RI5M                                                                                                                  Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        D              In      -         3.531 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        Y              Out     0.232     3.763 r      -         
interrupt_taken_timer                                                                                                                                  Net         -              -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        C              In      -         4.372 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        Y              Out     0.148     4.520 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                   Net         -              -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        B              In      -         5.528 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        Y              Out     0.083     5.611 r      -         
gpr_rs2_rd_data_valid_ex                                                                                                                               Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        D              In      -         6.175 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        Y              Out     0.212     6.386 f      -         
start_slow_mul_1                                                                                                                                       Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        D              In      -         6.505 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        Y              Out     0.232     6.736 r      -         
start_slow_mul                                                                                                                                         Net         -              -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        A              In      -         7.624 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        Y              Out     0.051     7.675 r      -         
slow_mul$un1_alu_op_sel_int                                                                                                                            Net         -              -       0.708     -            15        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        C              In      -         8.382 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        Y              Out     0.148     8.530 r      -         
un1_exu_alu_result212_3_i_0                                                                                                                            Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        B              In      -         8.648 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        Y              Out     0.083     8.731 r      -         
exu_result_valid_iv_1_0                                                                                                                                Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        B              In      -         8.849 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        Y              Out     0.083     8.932 r      -         
exu_result_valid                                                                                                                                       Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        B              In      -         9.496 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        Y              Out     0.088     9.583 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                  Net         -              -       0.796     -            25        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        A              In      -         10.379 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        Y              Out     0.047     10.426 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux_rep1                                                      Net         -              -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        C              In      -         11.123 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        Y              Out     0.148     11.271 f     -         
inp_0[75]                                                                                                                                              Net         -              -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        D              In      -         12.245 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        Y              Out     0.192     12.437 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        Net         -              -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        D              In      -         12.561 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        Y              Out     0.232     12.793 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                             Net         -              -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        A              In      -         13.387 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        Y              Out     0.046     13.433 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                                         Net         -              -       0.650     -            10        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        B              In      -         14.083 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        Y              Out     0.077     14.160 f     -         
inp[112]                                                                                                                                               Net         -              -       1.001     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        D              In      -         15.161 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        Y              Out     0.192     15.353 f     -         
inp[122]                                                                                                                                               Net         -              -       0.974     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        B              In      -         16.327 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        Y              Out     0.077     16.404 f     -         
inp[120]                                                                                                                                               Net         -              -       0.974     -            14        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_10_rep2                               CFG3        B              In      -         17.378 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_10_rep2                               CFG3        Y              Out     0.088     17.466 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_8_rep2                                                                                                Net         -              -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                       RAM1K20     A_ADDR[13]     In      -         18.813 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.428 is 3.619(18.6%) logic and 15.809(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      18.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.928

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[12]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                                                     Pin            Pin               Arrival      No. of    
Name                                                                                                                                                   Type        Name           Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                      SLE         Q              Out     0.201     0.201 f      -         
trace_priv_i                                                                                                                                           Net         -              -       1.153     -            171       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        C              In      -         1.354 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        Y              Out     0.130     1.484 r      -         
per_trigger_debug[0]                                                                                                                                   Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        B              In      -         2.031 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        Y              Out     0.083     2.114 r      -         
trigger_debug_enter_taken                                                                                                                              Net         -              -       0.738     -            18        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        C              In      -         2.852 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        Y              Out     0.132     2.984 f      -         
instr_completing_retr_i_o2_3_RNI8RI5M                                                                                                                  Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        D              In      -         3.531 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        Y              Out     0.232     3.763 r      -         
interrupt_taken_timer                                                                                                                                  Net         -              -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        C              In      -         4.372 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        Y              Out     0.148     4.520 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                   Net         -              -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        B              In      -         5.528 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        Y              Out     0.083     5.611 r      -         
gpr_rs2_rd_data_valid_ex                                                                                                                               Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        D              In      -         6.175 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        Y              Out     0.212     6.386 f      -         
start_slow_mul_1                                                                                                                                       Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        D              In      -         6.505 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        Y              Out     0.232     6.736 r      -         
start_slow_mul                                                                                                                                         Net         -              -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        A              In      -         7.624 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        Y              Out     0.051     7.675 r      -         
slow_mul$un1_alu_op_sel_int                                                                                                                            Net         -              -       0.708     -            15        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        C              In      -         8.382 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        Y              Out     0.148     8.530 r      -         
un1_exu_alu_result212_3_i_0                                                                                                                            Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        B              In      -         8.648 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        Y              Out     0.083     8.731 r      -         
exu_result_valid_iv_1_0                                                                                                                                Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        B              In      -         8.849 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        Y              Out     0.083     8.932 r      -         
exu_result_valid                                                                                                                                       Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        B              In      -         9.496 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        Y              Out     0.088     9.583 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                  Net         -              -       0.796     -            25        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        A              In      -         10.379 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        Y              Out     0.047     10.426 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux_rep1                                                      Net         -              -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        C              In      -         11.123 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        Y              Out     0.148     11.271 f     -         
inp_0[75]                                                                                                                                              Net         -              -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        D              In      -         12.245 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        Y              Out     0.192     12.437 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        Net         -              -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        D              In      -         12.561 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        Y              Out     0.232     12.793 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                             Net         -              -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        A              In      -         13.387 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        Y              Out     0.046     13.433 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                                         Net         -              -       0.650     -            10        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        B              In      -         14.083 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        Y              Out     0.077     14.160 f     -         
inp[112]                                                                                                                                               Net         -              -       1.001     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        D              In      -         15.161 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        Y              Out     0.192     15.353 f     -         
inp[122]                                                                                                                                               Net         -              -       0.974     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        B              In      -         16.327 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        Y              Out     0.077     16.404 f     -         
inp[120]                                                                                                                                               Net         -              -       0.974     -            14        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_9_rep2                                CFG3        B              In      -         17.378 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_9_rep2                                CFG3        Y              Out     0.088     17.466 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_7_rep2                                                                                                Net         -              -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                       RAM1K20     A_ADDR[12]     In      -         18.813 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.428 is 3.619(18.6%) logic and 15.809(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      18.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.928

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[9]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                                                     Pin           Pin               Arrival      No. of    
Name                                                                                                                                                   Type        Name          Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                      SLE         Q             Out     0.201     0.201 f      -         
trace_priv_i                                                                                                                                           Net         -             -       1.153     -            171       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        C             In      -         1.354 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        Y             Out     0.130     1.484 r      -         
per_trigger_debug[0]                                                                                                                                   Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        B             In      -         2.031 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        Y             Out     0.083     2.114 r      -         
trigger_debug_enter_taken                                                                                                                              Net         -             -       0.738     -            18        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        C             In      -         2.852 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        Y             Out     0.132     2.984 f      -         
instr_completing_retr_i_o2_3_RNI8RI5M                                                                                                                  Net         -             -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        D             In      -         3.531 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        Y             Out     0.232     3.763 r      -         
interrupt_taken_timer                                                                                                                                  Net         -             -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        C             In      -         4.372 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        Y             Out     0.148     4.520 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                   Net         -             -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        B             In      -         5.528 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        Y             Out     0.083     5.611 r      -         
gpr_rs2_rd_data_valid_ex                                                                                                                               Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        D             In      -         6.175 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        Y             Out     0.212     6.386 f      -         
start_slow_mul_1                                                                                                                                       Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        D             In      -         6.505 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        Y             Out     0.232     6.736 r      -         
start_slow_mul                                                                                                                                         Net         -             -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        A             In      -         7.624 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        Y             Out     0.051     7.675 r      -         
slow_mul$un1_alu_op_sel_int                                                                                                                            Net         -             -       0.708     -            15        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        C             In      -         8.382 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        Y             Out     0.148     8.530 r      -         
un1_exu_alu_result212_3_i_0                                                                                                                            Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        B             In      -         8.648 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        Y             Out     0.083     8.731 r      -         
exu_result_valid_iv_1_0                                                                                                                                Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        B             In      -         8.849 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        Y             Out     0.083     8.932 r      -         
exu_result_valid                                                                                                                                       Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        B             In      -         9.496 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        Y             Out     0.088     9.583 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                  Net         -             -       0.796     -            25        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        A             In      -         10.379 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        Y             Out     0.047     10.426 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux_rep1                                                      Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        C             In      -         11.123 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        Y             Out     0.148     11.271 f     -         
inp_0[75]                                                                                                                                              Net         -             -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        D             In      -         12.245 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        Y             Out     0.192     12.437 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        D             In      -         12.561 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        Y             Out     0.232     12.793 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                             Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        A             In      -         13.387 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        Y             Out     0.046     13.433 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                                         Net         -             -       0.650     -            10        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        B             In      -         14.083 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        Y             Out     0.077     14.160 f     -         
inp[112]                                                                                                                                               Net         -             -       1.001     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        D             In      -         15.161 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        Y             Out     0.192     15.353 f     -         
inp[122]                                                                                                                                               Net         -             -       0.974     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        B             In      -         16.327 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        Y             Out     0.077     16.404 f     -         
inp[120]                                                                                                                                               Net         -             -       0.974     -            14        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_6_rep2                                CFG3        B             In      -         17.378 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_6_rep2                                CFG3        Y             Out     0.088     17.466 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_4_rep2                                                                                                Net         -             -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                       RAM1K20     A_ADDR[9]     In      -         18.813 r     -         
==========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.428 is 3.619(18.6%) logic and 15.809(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      18.813
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.928

    Number of logic level(s):                22
    Starting point:                          MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode / Q
    Ending point:                            PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_ADDR[11]
    The start point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin A_CLK

Instance / Net                                                                                                                                                     Pin            Pin               Arrival      No. of    
Name                                                                                                                                                   Type        Name           Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                                                      SLE         Q              Out     0.201     0.201 f      -         
trace_priv_i                                                                                                                                           Net         -              -       1.153     -            171       
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        C              In      -         1.354 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2\.per_trigger_debug[0]                                         CFG3        Y              Out     0.130     1.484 r      -         
per_trigger_debug[0]                                                                                                                                   Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        B              In      -         2.031 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.trigger_debug_enter_taken         CFG3        Y              Out     0.083     2.114 r      -         
trigger_debug_enter_taken                                                                                                                              Net         -              -       0.738     -            18        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        C              In      -         2.852 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.instr_completing_retr_i_o2_3_RNI8RI5M                                           CFG4        Y              Out     0.132     2.984 f      -         
instr_completing_retr_i_o2_3_RNI8RI5M                                                                                                                  Net         -              -       0.547     -            3         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        D              In      -         3.531 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken_0           CFG4        Y              Out     0.232     3.763 r      -         
interrupt_taken_timer                                                                                                                                  Net         -              -       0.609     -            7         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        C              In      -         4.372 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.u_csr_gpr_state_reg_dcsr_step.un4_exception_taken_RNIN7OB94     CFG4        Y              Out     0.148     4.520 r      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                   Net         -              -       1.008     -            83        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        B              In      -         5.528 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB                                       CFG4        Y              Out     0.083     5.611 r      -         
gpr_rs2_rd_data_valid_ex                                                                                                                               Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        D              In      -         6.175 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul_1                                                                    CFG4        Y              Out     0.212     6.386 f      -         
start_slow_mul_1                                                                                                                                       Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        D              In      -         6.505 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.start_slow_mul                                                                      CFG4        Y              Out     0.232     6.736 r      -         
start_slow_mul                                                                                                                                         Net         -              -       0.888     -            41        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        A              In      -         7.624 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.slow_mul\.un1_alu_op_sel_int                                                        CFG2        Y              Out     0.051     7.675 r      -         
slow_mul$un1_alu_op_sel_int                                                                                                                            Net         -              -       0.708     -            15        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        C              In      -         8.382 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un1_exu_alu_result212_3                                                             CFG4        Y              Out     0.148     8.530 r      -         
un1_exu_alu_result212_3_i_0                                                                                                                            Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        B              In      -         8.648 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_alu_result_valid_22_m                                                           CFG4        Y              Out     0.083     8.731 r      -         
exu_result_valid_iv_1_0                                                                                                                                Net         -              -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        B              In      -         8.849 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_valid_iv                                                                 CFG4        Y              Out     0.083     8.932 r      -         
exu_result_valid                                                                                                                                       Net         -              -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        B              In      -         9.496 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid                                           CFG4        Y              Out     0.088     9.583 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                  Net         -              -       0.796     -            25        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        A              In      -         10.379 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1_rep1                                                           CFG2        Y              Out     0.047     10.426 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux_rep1                                                      Net         -              -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        C              In      -         11.123 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr[24]                                                                  CFG4        Y              Out     0.148     11.271 f     -         
inp_0[75]                                                                                                                                              Net         -              -       0.974     -            8         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        D              In      -         12.245 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        CFG4        Y              Out     0.192     12.437 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_a0_7[0]                                                        Net         -              -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        D              In      -         12.561 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.req_masked_2[0]                                                           CFG4        Y              Out     0.232     12.793 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                             Net         -              -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        A              In      -         13.387 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.gnt_0[1]                                                                  CFG3        Y              Out     0.046     13.433 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_d_req_ready                                                                         Net         -              -       0.650     -            10        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        B              In      -         14.083 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.raddr_mux_loop_l1\.un9_req_wr_byte_en_mux[1]                                            CFG4        Y              Out     0.077     14.160 f     -         
inp[112]                                                                                                                                               Net         -              -       1.001     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        D              In      -         15.161 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.un1_hwrite_reg                                                                          CFG4        Y              Out     0.192     15.353 f     -         
inp[122]                                                                                                                                               Net         -              -       0.974     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        B              In      -         16.327 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv                                                                               CFG4        Y              Out     0.077     16.404 f     -         
inp[120]                                                                                                                                               Net         -              -       0.974     -            14        
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_8_rep2                                CFG3        B              In      -         17.378 f     -         
PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t_8_rep2                                CFG3        Y              Out     0.088     17.466 r     -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR_6_rep2                                                                                                Net         -              -       1.347     -            16        
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                       RAM1K20     A_ADDR[11]     In      -         18.813 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.428 is 3.619(18.6%) logic and 15.809(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                      Starting                                                                                                    Arrival           
Instance                                                                                              Reference     Type        Pin           Net                                                                 Time        Slack 
                                                                                                      Clock                                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[0\]     2.241       -3.784
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR11\[0\]     2.241       -3.753
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR14\[0\]     2.241       -3.753
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[1\]     2.241       -3.752
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR10\[0\]     2.241       -3.721
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR11\[1\]     2.241       -3.720
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR14\[1\]     2.241       -3.720
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     System        RAM1K20     B_DOUT[1]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR10\[1\]     2.241       -3.689
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0      System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR7\[0\]      2.241       -3.671
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0     System        RAM1K20     B_DOUT[0]     PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR13\[0\]     2.241       -3.671
====================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                     Starting                                                                                                                   Required           
Instance                                                                                                                                             Reference     Type     Pin     Net                                                                                         Time         Slack 
                                                                                                                                                     Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                                               System        SLE      D       de_ex_pipe_illegal_instr_ex_2                                                               12.500       -3.784
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_exu_result_mux_sel_ex[1]                                                       System        SLE      D       exu_result_mux_sel_de[1]                                                                    12.500       -2.198
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_gpr_wr_mux_sel_ex[1]                                                           System        SLE      D       gpr_wr_mux_sel_de[1]                                                                        12.500       -2.181
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[0]                                                               System        SLE      D       alu_op_sel_de[0]                                                                            12.500       -2.074
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs2_rd_valid_ex     System        SLE      D       gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs2_rd_valid_ex_2     12.500       -2.047
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[2]                                                               System        SLE      D       alu_op_sel_de[2]                                                                            12.500       -2.026
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[1]                                                               System        SLE      D       alu_op_sel_de[1]                                                                            12.500       -1.980
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_gpr_ex_attbs_rd_ex\.de_ex_pipe_gpr_rs1_rd_sel_ex[0]                                   System        SLE      D       gpr_rs1_rd_sel_de[0]                                                                        12.500       -1.980
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_bcu_operand0_mux_sel_ex[0]                                                     System        SLE      D       u_idecode_0.bcu_operand0_mux_sel_1_iv_i[0]                                                  12.500       -1.958
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[0]                                                               System        SLE      D       gpr_wr_sel_de[0]                                                                            12.500       -1.938
===================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      16.284
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.784

    Number of logic level(s):                21
    Starting point:                          PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 / B_DOUT[0]
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival      No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                RAM1K20     B_DOUT[0]     Out     2.241     2.241 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[0\]                                                                  Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         D             In      -         3.189 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         Y             Out     0.282     3.471 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         D             In      -         4.419 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         Y             Out     0.282     4.701 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         A             In      -         5.649 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         Y             Out     0.103     5.752 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_i_resp_rd_data[0]                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        C             In      -         5.876 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        Y             Out     0.148     6.024 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_emi_resp_data[0]                                              Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        B             In      -         6.603 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        Y             Out     0.083     6.686 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        C             In      -         7.265 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        Y             Out     0.132     7.397 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_N_7_mux                                   Net         -             -       0.817     -            28        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        B             In      -         8.214 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        Y             Out     0.088     8.302 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.ifu_expipe_resp_ireg_net[2]                                                      Net         -             -       0.923     -            50        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        A             In      -         9.225 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        Y             Out     0.046     9.271 f      -         
un1_instruction_14_1                                                                                                             Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        D             In      -         9.968 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        Y             Out     0.192     10.160 f     -         
rv32i_dec_mnemonic4960_6                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        D             In      -         10.278 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        Y             Out     0.192     10.470 f     -         
rv32i_dec_mnemonic4960_7                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        D             In      -         10.588 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        Y             Out     0.192     10.779 f     -         
rv32i_dec_mnemonic4960                                                                                                           Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        C             In      -         11.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        Y             Out     0.145     11.488 f     -         
un1_rv32i_dec_mnemonic4960_1_i_6                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        B             In      -         11.606 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        Y             Out     0.077     11.684 f     -         
un1_rv32i_dec_mnemonic4960_1_i_8                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        D             In      -         11.802 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        Y             Out     0.192     11.993 f     -         
rv32i_instr_decoded                                                                                                              Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        B             In      -         12.588 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        Y             Out     0.077     12.665 f     -         
case_dec_gpr_rs2_rd_sel_0_sqmuxa                                                                                                 Net         -             -       0.985     -            72        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        B             In      -         13.650 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        Y             Out     0.077     13.727 f     -         
sw_csr_addr_de[8]                                                                                                                Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        C             In      -         14.322 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        Y             Out     0.145     14.467 f     -         
N_46                                                                                                                             Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        D             In      -         15.046 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        Y             Out     0.232     15.278 r     -         
csr_rd_illegal_i_2_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        D             In      -         15.396 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        Y             Out     0.212     15.608 f     -         
csr_rd_illegal_i_2                                                                                                               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        D             In      -         15.726 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        Y             Out     0.192     15.918 f     -         
N_16                                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        C             In      -         16.036 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        Y             Out     0.130     16.166 r     -         
de_ex_pipe_illegal_instr_ex_2                                                                                                    Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                           SLE         D             In      -         16.284 r     -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.284 is 5.461(33.5%) logic and 10.823(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      16.265
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.765

    Number of logic level(s):                22
    Starting point:                          PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 / B_DOUT[0]
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival      No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                RAM1K20     B_DOUT[0]     Out     2.241     2.241 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[0\]                                                                  Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         D             In      -         3.189 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         Y             Out     0.282     3.471 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         D             In      -         4.419 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         Y             Out     0.282     4.701 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         A             In      -         5.649 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         Y             Out     0.103     5.752 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_i_resp_rd_data[0]                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        C             In      -         5.876 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        Y             Out     0.148     6.024 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_emi_resp_data[0]                                              Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        B             In      -         6.603 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        Y             Out     0.083     6.686 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        C             In      -         7.265 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        Y             Out     0.132     7.397 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_N_7_mux                                   Net         -             -       0.817     -            28        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        B             In      -         8.214 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        Y             Out     0.088     8.302 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.ifu_expipe_resp_ireg_net[2]                                                      Net         -             -       0.923     -            50        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        A             In      -         9.225 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        Y             Out     0.046     9.271 f      -         
un1_instruction_14_1                                                                                                             Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        D             In      -         9.968 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        Y             Out     0.192     10.160 f     -         
rv32i_dec_mnemonic4960_6                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        D             In      -         10.278 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        Y             Out     0.192     10.470 f     -         
rv32i_dec_mnemonic4960_7                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        D             In      -         10.588 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        Y             Out     0.192     10.779 f     -         
rv32i_dec_mnemonic4960                                                                                                           Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        C             In      -         11.343 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        Y             Out     0.145     11.488 f     -         
un1_rv32i_dec_mnemonic4960_1_i_6                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        B             In      -         11.606 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        Y             Out     0.077     11.684 f     -         
un1_rv32i_dec_mnemonic4960_1_i_8                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        D             In      -         11.802 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        Y             Out     0.192     11.993 f     -         
rv32i_instr_decoded                                                                                                              Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        B             In      -         12.588 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        Y             Out     0.077     12.665 f     -         
case_dec_gpr_rs2_rd_sel_0_sqmuxa                                                                                                 Net         -             -       0.985     -            72        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        B             In      -         13.650 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        Y             Out     0.077     13.727 f     -         
sw_csr_addr_de[8]                                                                                                                Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        C             In      -         14.322 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        Y             Out     0.145     14.467 f     -         
N_46                                                                                                                             Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a12_2_2                   CFG4        B             In      -         15.046 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a12_2_2                   CFG4        Y             Out     0.077     15.124 f     -         
csr_rd_illegal_i_a12_2_2                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a12_2                     CFG4        D             In      -         15.242 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a12_2                     CFG4        Y             Out     0.192     15.433 f     -         
N_37                                                                                                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_5                         CFG4        B             In      -         15.557 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_5                         CFG4        Y             Out     0.077     15.635 f     -         
csr_rd_illegal_i_5                                                                                                               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        C             In      -         15.753 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        Y             Out     0.145     15.898 f     -         
N_16                                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        C             In      -         16.016 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        Y             Out     0.130     16.147 r     -         
de_ex_pipe_illegal_instr_ex_2                                                                                                    Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                           SLE         D             In      -         16.265 r     -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.265 is 5.317(32.7%) logic and 10.947(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      16.261
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.761

    Number of logic level(s):                21
    Starting point:                          PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 / B_DOUT[0]
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival      No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0                                RAM1K20     B_DOUT[0]     Out     2.241     2.241 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR15\[0\]                                                                  Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         D             In      -         3.189 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         Y             Out     0.282     3.471 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         D             In      -         4.419 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         Y             Out     0.282     4.701 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         A             In      -         5.649 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         Y             Out     0.103     5.752 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_i_resp_rd_data[0]                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        C             In      -         5.876 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        Y             Out     0.148     6.024 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_emi_resp_data[0]                                              Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        B             In      -         6.603 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        Y             Out     0.083     6.686 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        C             In      -         7.265 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        Y             Out     0.132     7.397 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_N_7_mux                                   Net         -             -       0.817     -            28        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[3]                                           CFG3        B             In      -         8.214 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[3]                                           CFG3        Y             Out     0.088     8.302 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.ifu_expipe_resp_ireg_net[3]                                                      Net         -             -       0.859     -            35        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        B             In      -         9.161 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        Y             Out     0.088     9.248 f      -         
un1_instruction_14_1                                                                                                             Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        D             In      -         9.945 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        Y             Out     0.192     10.137 f     -         
rv32i_dec_mnemonic4960_6                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        D             In      -         10.255 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        Y             Out     0.192     10.447 f     -         
rv32i_dec_mnemonic4960_7                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        D             In      -         10.565 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        Y             Out     0.192     10.756 f     -         
rv32i_dec_mnemonic4960                                                                                                           Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        C             In      -         11.320 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        Y             Out     0.145     11.465 f     -         
un1_rv32i_dec_mnemonic4960_1_i_6                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        B             In      -         11.583 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        Y             Out     0.077     11.661 f     -         
un1_rv32i_dec_mnemonic4960_1_i_8                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        D             In      -         11.779 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        Y             Out     0.192     11.970 f     -         
rv32i_instr_decoded                                                                                                              Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        B             In      -         12.565 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        Y             Out     0.077     12.642 f     -         
case_dec_gpr_rs2_rd_sel_0_sqmuxa                                                                                                 Net         -             -       0.985     -            72        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        B             In      -         13.627 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        Y             Out     0.077     13.704 f     -         
sw_csr_addr_de[8]                                                                                                                Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        C             In      -         14.299 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        Y             Out     0.145     14.444 f     -         
N_46                                                                                                                             Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        D             In      -         15.023 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        Y             Out     0.232     15.255 r     -         
csr_rd_illegal_i_2_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        D             In      -         15.373 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        Y             Out     0.212     15.585 f     -         
csr_rd_illegal_i_2                                                                                                               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        D             In      -         15.703 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        Y             Out     0.192     15.895 f     -         
N_16                                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        C             In      -         16.013 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        Y             Out     0.130     16.143 r     -         
de_ex_pipe_illegal_instr_ex_2                                                                                                    Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                           SLE         D             In      -         16.261 r     -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.261 is 5.502(33.8%) logic and 10.759(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      16.253
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.753

    Number of logic level(s):                21
    Starting point:                          PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 / B_DOUT[0]
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival      No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0                                RAM1K20     B_DOUT[0]     Out     2.241     2.241 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR11\[0\]                                                                  Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_216                                                                                OR4         D             In      -         3.189 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_216                                                                                OR4         Y             Out     0.282     3.471 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_216_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         C             In      -         4.419 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         Y             Out     0.251     4.670 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         A             In      -         5.618 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         Y             Out     0.103     5.721 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_i_resp_rd_data[0]                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        C             In      -         5.845 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        Y             Out     0.148     5.993 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_emi_resp_data[0]                                              Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        B             In      -         6.572 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        Y             Out     0.083     6.655 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        C             In      -         7.234 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        Y             Out     0.132     7.366 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_N_7_mux                                   Net         -             -       0.817     -            28        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        B             In      -         8.183 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        Y             Out     0.088     8.271 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.ifu_expipe_resp_ireg_net[2]                                                      Net         -             -       0.923     -            50        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        A             In      -         9.194 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        Y             Out     0.046     9.240 f      -         
un1_instruction_14_1                                                                                                             Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        D             In      -         9.937 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        Y             Out     0.192     10.129 f     -         
rv32i_dec_mnemonic4960_6                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        D             In      -         10.247 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        Y             Out     0.192     10.438 f     -         
rv32i_dec_mnemonic4960_7                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        D             In      -         10.556 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        Y             Out     0.192     10.748 f     -         
rv32i_dec_mnemonic4960                                                                                                           Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        C             In      -         11.311 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        Y             Out     0.145     11.457 f     -         
un1_rv32i_dec_mnemonic4960_1_i_6                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        B             In      -         11.575 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        Y             Out     0.077     11.652 f     -         
un1_rv32i_dec_mnemonic4960_1_i_8                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        D             In      -         11.770 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        Y             Out     0.192     11.962 f     -         
rv32i_instr_decoded                                                                                                              Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        B             In      -         12.556 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        Y             Out     0.077     12.634 f     -         
case_dec_gpr_rs2_rd_sel_0_sqmuxa                                                                                                 Net         -             -       0.985     -            72        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        B             In      -         13.618 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        Y             Out     0.077     13.696 f     -         
sw_csr_addr_de[8]                                                                                                                Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        C             In      -         14.290 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        Y             Out     0.145     14.436 f     -         
N_46                                                                                                                             Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        D             In      -         15.015 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        Y             Out     0.232     15.247 r     -         
csr_rd_illegal_i_2_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        D             In      -         15.365 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        Y             Out     0.212     15.577 f     -         
csr_rd_illegal_i_2                                                                                                               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        D             In      -         15.695 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        Y             Out     0.192     15.886 f     -         
N_16                                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        C             In      -         16.004 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        Y             Out     0.130     16.135 r     -         
de_ex_pipe_illegal_instr_ex_2                                                                                                    Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                           SLE         D             In      -         16.253 r     -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.253 is 5.429(33.4%) logic and 10.823(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      16.253
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.753

    Number of logic level(s):                21
    Starting point:                          PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 / B_DOUT[0]
    Ending point:                            MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival      No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0                                RAM1K20     B_DOUT[0]     Out     2.241     2.241 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR14\[0\]                                                                  Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         C             In      -         3.189 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188                                                                                OR4         Y             Out     0.251     3.440 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_188_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         D             In      -         4.388 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354                                                                                OR4         Y             Out     0.282     4.670 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.OR4_354_Y                                                                              Net         -             -       0.948     -            1         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         A             In      -         5.618 r      -         
PF_SRAM_AHBL_AXI_C0_0.PF_TPSRAM_AHB_AXI_0.\\OR4_R_DATA\[0\]                                                                      OR4         Y             Out     0.103     5.721 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.ahb_i_resp_rd_data[0]                                             Net         -             -       0.124     -            2         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        C             In      -         5.845 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.cpu_i_resp_rd_data[0]                                             CFG4        Y             Out     0.148     5.993 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_emi_resp_data[0]                                              Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        B             In      -         6.572 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   CFG4        Y             Out     0.083     6.655 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.emi_resp_head_uncompressed_full                                   Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        C             In      -         7.234 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_m5                                        CFG3        Y             Out     0.132     7.366 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg_sn_N_7_mux                                   Net         -             -       0.817     -            28        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        B             In      -         8.183 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.ifu_expipe_resp_ireg[2]                                           CFG3        Y             Out     0.088     8.271 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.ifu_expipe_resp_ireg_net[2]                                                      Net         -             -       0.923     -            50        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        A             In      -         9.194 r      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32c\.un1_instruction_13_1                    CFG2        Y             Out     0.046     9.240 f      -         
un1_instruction_14_1                                                                                                             Net         -             -       0.697     -            14        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        D             In      -         9.937 f      -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_6                CFG4        Y             Out     0.192     10.129 f     -         
rv32i_dec_mnemonic4960_6                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        D             In      -         10.247 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960_7                CFG4        Y             Out     0.192     10.438 f     -         
rv32i_dec_mnemonic4960_7                                                                                                         Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        D             In      -         10.556 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.gen_decode_rv32i\.rv32i_dec_mnemonic4960                  CFG4        Y             Out     0.192     10.748 f     -         
rv32i_dec_mnemonic4960                                                                                                           Net         -             -       0.563     -            4         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        C             In      -         11.311 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_6                          CFG4        Y             Out     0.145     11.457 f     -         
un1_rv32i_dec_mnemonic4960_1_i_6                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        B             In      -         11.575 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i_8                          CFG4        Y             Out     0.077     11.652 f     -         
un1_rv32i_dec_mnemonic4960_1_i_8                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        D             In      -         11.770 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.un1_rv32i_dec_mnemonic4960_1_i                            CFG4        Y             Out     0.192     11.962 f     -         
rv32i_instr_decoded                                                                                                              Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        B             In      -         12.556 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.case_dec_gpr_rs2_rd_sel_0_sqmuxa                          CFG2        Y             Out     0.077     12.634 f     -         
case_dec_gpr_rs2_rd_sel_0_sqmuxa                                                                                                 Net         -             -       0.985     -            72        
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        B             In      -         13.618 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.sw_csr_addr[8]                                            CFG3        Y             Out     0.077     13.696 f     -         
sw_csr_addr_de[8]                                                                                                                Net         -             -       0.594     -            6         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        C             In      -         14.290 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_a2_1                      CFG3        Y             Out     0.145     14.436 f     -         
N_46                                                                                                                             Net         -             -       0.579     -            5         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        D             In      -         15.015 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2_1                       CFG4        Y             Out     0.232     15.247 r     -         
csr_rd_illegal_i_2_1                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        D             In      -         15.365 r     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i_2                         CFG4        Y             Out     0.212     15.577 f     -         
csr_rd_illegal_i_2                                                                                                               Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        D             In      -         15.695 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_miv_rv32_csr_decode_de_0.csr_rd_illegal_i                           CFG4        Y             Out     0.192     15.886 f     -         
N_16                                                                                                                             Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        C             In      -         16.004 f     -         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_idecode_0.rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2     CFG4        Y             Out     0.130     16.135 r     -         
de_ex_pipe_illegal_instr_ex_2                                                                                                    Net         -             -       0.118     -            1         
MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_illegal_instr_ex                                           SLE         D             In      -         16.253 r     -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.253 is 5.429(33.4%) logic and 10.823(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\miv_rv32_expipe_Z7\cpprop

Summary of Compile Points :
*************************** 
Name                   Status     Reason     
---------------------------------------------
miv_rv32_expipe_Z7     Mapped     No database
=============================================

Process took 0h:01m:44s realtime, 0h:01m:43s cputime
# Sat Sep  6 16:27:01 2025

###########################################################]
