<?xml version="1.0" encoding="UTF-8"?>
<analysis>
	<module name="FAST.v" action="result">
	<linediff>
 output_file20180323161517.xml | 40 ++++++++++++++++++++++++++++++++++++++++
 vfile/FAST.v                  |  3 ++-
 vfile/subfile/ FAST.v         |  3 ++-
 3 files changed, 44 insertions(+), 2 deletions(-)
	</linediff>
	<outys>

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, i686-w64-mingw32.static-gcc 4.9.3 -Os)


yosys> 1. Executing Verilog-2005 frontend.
Parsing Verilog input from `\Desktop\userlabpc2\vfile\FAST.v' to AST representation.
Generating RTLIL representation for module `\FAST'.
Successfully finished Verilog frontend.

yosys> 
2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FAST                
Automatically selected FAST as design top module.

2.2. Analyzing design hierarchy..
Top module:  \FAST

2.3. Analyzing design hierarchy..
Top module:  \FAST
Removed 0 unused modules.

yosys> 
End of script. Logfile hash: 148fc6b09d
Yosys 0.7 (git sha1 61f6811, i686-w64-mingw32.static-gcc 4.9.3 -Os)
Time spent: 50% 2x read_verilog (0 sec), 50% 1x hierarchy (0 sec)
	</outys>
	</module>
</analysis>
