[03/21 07:08:46      0] 
[03/21 07:08:46      0] Cadence Innovus(TM) Implementation System.
[03/21 07:08:46      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/21 07:08:46      0] 
[03/21 07:08:46      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/21 07:08:46      0] Options:	
[03/21 07:08:46      0] Date:		Fri Mar 21 07:08:46 2025
[03/21 07:08:46      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/21 07:08:46      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/21 07:08:46      0] 
[03/21 07:08:46      0] License:
[03/21 07:08:46      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/21 07:08:46      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/21 07:08:47      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 07:08:47      0] 
[03/21 07:08:47      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 07:08:47      0] 
[03/21 07:08:47      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/21 07:08:47      0] 
[03/21 07:08:55      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/21 07:08:55      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/21 07:08:55      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/21 07:08:55      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/21 07:08:55      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/21 07:08:55      7] @(#)CDS: CPE v15.23-s045
[03/21 07:08:55      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/21 07:08:55      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/21 07:08:55      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/21 07:08:55      7] @(#)CDS: RCDB 11.7
[03/21 07:08:55      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/21 07:08:55      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa.

[03/21 07:08:56      8] 
[03/21 07:08:56      8] **INFO:  MMMC transition support version v31-84 
[03/21 07:08:56      8] 
[03/21 07:08:56      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/21 07:08:56      8] <CMD> suppressMessage ENCEXT-2799
[03/21 07:08:56      8] <CMD> getDrawView
[03/21 07:08:56      8] <CMD> loadWorkspace -name Physical
[03/21 07:08:56      8] <CMD> win
[03/21 07:09:07     10] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat core
[03/21 07:09:07     10] exclude_path_collection 0
[03/21 07:09:07     10] Set Default Input Pin Transition as 0.1 ps.
[03/21 07:09:08     10] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/21 07:09:08     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/21 07:09:08     10] 
[03/21 07:09:08     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/21 07:09:08     10] 
[03/21 07:09:08     10] Loading LEF file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/21 07:09:08     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/21 07:09:08     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/21 07:09:08     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/21 07:09:08     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/21 07:09:08     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/21 07:09:08     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/21 07:09:08     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/21 07:09:08     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/21 07:09:08     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 07:09:08     10] The LEF parser will ignore this statement.
[03/21 07:09:08     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/21 07:09:08     10] Set DBUPerIGU to M2 pitch 400.
[03/21 07:09:08     10] 
[03/21 07:09:08     10] Loading LEF file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/sram_w16.lef ...
[03/21 07:09:08     10] 
[03/21 07:09:08     10] Loading LEF file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/lef/sram_w16_2.lef ...
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[159]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[158]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[157]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[156]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[155]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[154]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[153]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[152]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[151]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[150]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[149]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[148]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[147]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[146]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[145]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[144]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[143]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[142]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-200):	Pin 'D[141]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-200' for more detail.
[03/21 07:09:08     10] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/21 07:09:08     10] To increase the message display limit, refer to the product command reference manual.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[159]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[158]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[157]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[156]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[155]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[154]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[153]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[152]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[151]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[150]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[149]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[148]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[147]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[146]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[145]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[144]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[143]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[142]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[141]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (IMPLF-201):	Pin 'Q[140]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 07:09:08     10] Type 'man IMPLF-201' for more detail.
[03/21 07:09:08     10] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/21 07:09:08     10] To increase the message display limit, refer to the product command reference manual.
[03/21 07:09:08     10] 
[03/21 07:09:08     10] viaInitial starts at Fri Mar 21 07:09:08 2025
viaInitial ends at Fri Mar 21 07:09:08 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/viewDefinition.tcl
[03/21 07:09:08     10] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/21 07:09:08     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/21 07:09:08     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/21 07:09:09     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/21 07:09:09     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_WC.lib' ...
[03/21 07:09:09     11] Read 1 cells in library 'sram_w16' 
[03/21 07:09:09     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_2_WC.lib' ...
[03/21 07:09:09     11] Read 1 cells in library 'sram_w16_2' 
[03/21 07:09:09     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/21 07:09:10     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/21 07:09:10     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_BC.lib' ...
[03/21 07:09:10     12] Read 1 cells in library 'sram_w16' 
[03/21 07:09:10     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_2_BC.lib' ...
[03/21 07:09:10     13] Read 1 cells in library 'sram_w16_2' 
[03/21 07:09:10     13] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.40min, fe_mem=464.6M) ***
[03/21 07:09:10     13] *** Begin netlist parsing (mem=464.6M) ***
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 07:09:10     13] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/21 07:09:10     13] To increase the message display limit, refer to the product command reference manual.
[03/21 07:09:10     13] Created 813 new cells from 6 timing libraries.
[03/21 07:09:10     13] Reading netlist ...
[03/21 07:09:10     13] Backslashed names will retain backslash and a trailing blank character.
[03/21 07:09:10     13] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.v.gz'
[03/21 07:09:10     13] 
[03/21 07:09:10     13] *** Memory Usage v#1 (Current mem = 473.574M, initial mem = 152.258M) ***
[03/21 07:09:10     13] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=473.6M) ***
[03/21 07:09:10     13] Set top cell to core.
[03/21 07:09:11     13] Hooked 1626 DB cells to tlib cells.
[03/21 07:09:11     13] Starting recursive module instantiation check.
[03/21 07:09:11     13] No recursion found.
[03/21 07:09:11     13] Building hierarchical netlist for Cell core ...
[03/21 07:09:11     13] *** Netlist is unique.
[03/21 07:09:11     13] ** info: there are 1752 modules.
[03/21 07:09:11     13] ** info: there are 24639 stdCell insts.
[03/21 07:09:11     13] ** info: there are 3 macros.
[03/21 07:09:11     13] 
[03/21 07:09:11     13] *** Memory Usage v#1 (Current mem = 543.406M, initial mem = 152.258M) ***
[03/21 07:09:11     13] *info: set bottom ioPad orient R0
[03/21 07:09:11     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 07:09:11     13] Type 'man IMPFP-3961' for more detail.
[03/21 07:09:11     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 07:09:11     13] Type 'man IMPFP-3961' for more detail.
[03/21 07:09:11     13] Set Default Net Delay as 1000 ps.
[03/21 07:09:11     13] Set Default Net Load as 0.5 pF. 
[03/21 07:09:11     13] Set Default Input Pin Transition as 0.1 ps.
[03/21 07:09:11     13] Loading preference file /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/gui.pref.tcl ...
[03/21 07:09:11     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/21 07:09:11     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/21 07:09:11     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/21 07:09:11     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/21 07:09:11     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/21 07:09:11     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/21 07:09:11     13] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/21 07:09:11     13] Stripe will break at block ring.
[03/21 07:09:11     14] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 07:09:11     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:09:11     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:09:11     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:09:11     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:09:11     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:09:11     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:09:11     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:09:11     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:09:11     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:09:11     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:09:11     14] Importing multi-corner RC tables ... 
[03/21 07:09:11     14] Summary of Active RC-Corners : 
[03/21 07:09:11     14]  
[03/21 07:09:11     14]  Analysis View: WC_VIEW
[03/21 07:09:11     14]     RC-Corner Name        : Cmax
[03/21 07:09:11     14]     RC-Corner Index       : 0
[03/21 07:09:11     14]     RC-Corner Temperature : 125 Celsius
[03/21 07:09:11     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:09:11     14]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:09:11     14]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:09:11     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:09:11     14]  
[03/21 07:09:11     14]  Analysis View: BC_VIEW
[03/21 07:09:11     14]     RC-Corner Name        : Cmin
[03/21 07:09:11     14]     RC-Corner Index       : 1
[03/21 07:09:11     14]     RC-Corner Temperature : -40 Celsius
[03/21 07:09:11     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:09:11     14]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:09:11     14]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:09:11     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:09:11     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:09:11     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:09:11     14] *Info: initialize multi-corner CTS.
[03/21 07:09:12     14] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/21 07:09:12     14] Current (total cpu=0:00:14.4, real=0:00:26.0, peak res=320.0M, current mem=680.8M)
[03/21 07:09:12     14] INFO (CTE): Constraints read successfully.
[03/21 07:09:12     14] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=336.8M, current mem=699.0M)
[03/21 07:09:12     14] Current (total cpu=0:00:14.5, real=0:00:26.0, peak res=336.8M, current mem=699.0M)
[03/21 07:09:12     14] Summary for sequential cells idenfication: 
[03/21 07:09:12     14] Identified SBFF number: 199
[03/21 07:09:12     14] Identified MBFF number: 0
[03/21 07:09:12     14] Not identified SBFF number: 0
[03/21 07:09:12     14] Not identified MBFF number: 0
[03/21 07:09:12     14] Number of sequential cells which are not FFs: 104
[03/21 07:09:12     14] 
[03/21 07:09:12     14] Total number of combinational cells: 492
[03/21 07:09:12     14] Total number of sequential cells: 303
[03/21 07:09:12     14] Total number of tristate cells: 11
[03/21 07:09:12     14] Total number of level shifter cells: 0
[03/21 07:09:12     14] Total number of power gating cells: 0
[03/21 07:09:12     14] Total number of isolation cells: 0
[03/21 07:09:12     14] Total number of power switch cells: 0
[03/21 07:09:12     14] Total number of pulse generator cells: 0
[03/21 07:09:12     14] Total number of always on buffers: 0
[03/21 07:09:12     14] Total number of retention cells: 0
[03/21 07:09:12     14] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 07:09:12     14] Total number of usable buffers: 18
[03/21 07:09:12     14] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 07:09:12     14] Total number of unusable buffers: 9
[03/21 07:09:12     14] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 07:09:12     14] Total number of usable inverters: 18
[03/21 07:09:12     14] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 07:09:12     14] Total number of unusable inverters: 9
[03/21 07:09:12     14] List of identified usable delay cells:
[03/21 07:09:12     14] Total number of identified usable delay cells: 0
[03/21 07:09:12     14] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 07:09:12     14] Total number of identified unusable delay cells: 9
[03/21 07:09:12     14] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/21 07:09:12     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/21 07:09:12     14] Type 'man IMPOPT-3058' for more detail.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/21 07:09:12     14] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/21 07:09:12     14] To increase the message display limit, refer to the product command reference manual.
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/21 07:09:12     14]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/21 07:09:12     14] Reading floorplan file - /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.fp.gz (mem = 703.0M).
[03/21 07:09:12     14] *info: reset 26993 existing net BottomPreferredLayer and AvoidDetour
[03/21 07:09:12     14] Deleting old partition specification.
[03/21 07:09:12     14] Set FPlanBox to (0 0 3700000 1900000)
[03/21 07:09:12     14]  ... processed partition successfully.
[03/21 07:09:12     14] There are 235 nets with weight being set
[03/21 07:09:12     14] There are 607 nets with bottomPreferredRoutingLayer being set
[03/21 07:09:12     14] There are 235 nets with avoidDetour being set
[03/21 07:09:12     14] Extracting standard cell pins and blockage ...... 
[03/21 07:09:12     14] Pin and blockage extraction finished
[03/21 07:09:12     14] *** End loading floorplan (cpu = 0:00:00.1, mem = 705.0M) ***
[03/21 07:09:12     14] *** Checked 8 GNC rules.
[03/21 07:09:12     14] *** applyConnectGlobalNets disabled.
[03/21 07:09:12     14] Reading placement file - /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.place.gz.
[03/21 07:09:12     14] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.place.gz" ...
[03/21 07:09:12     14] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=709.0M) ***
[03/21 07:09:12     14] Total net length = 6.143e+05 (3.326e+05 2.817e+05) (ext = 1.829e+05)
[03/21 07:09:12     14] *** Checked 8 GNC rules.
[03/21 07:09:12     14] *** Applying global-net connections...
[03/21 07:09:12     14] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[03/21 07:09:12     14] Reading routing file - /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.route.gz.
[03/21 07:09:12     14] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Fri Mar 21 06:29:36 2025 Format: 15.2) ...
[03/21 07:09:12     14] Suppress "**WARN ..." messages.
[03/21 07:09:12     14] routingBox: (0 0) (3700000 1900000)
[03/21 07:09:12     14] coreBox:    (50000 50000) (3650000 1850000)
[03/21 07:09:12     14] Un-suppress "**WARN ..." messages.
[03/21 07:09:12     15] *** Total 26863 nets are successfully restored.
[03/21 07:09:12     15] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=757.9M) ***
[03/21 07:09:12     15] Loading Drc markers ...
[03/21 07:09:12     15] ... 4 markers are loaded ...
[03/21 07:09:12     15] ... 0 geometry drc markers are loaded ...
[03/21 07:09:12     15] ... 4 antenna drc markers are loaded ...
[03/21 07:09:12     15] Reading DEF file '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.def.gz', current time is Fri Mar 21 07:09:12 2025 ...
[03/21 07:09:12     15] --- DIVIDERCHAR '/'
[03/21 07:09:12     15] --- UnitsPerDBU = 1.0000
[03/21 07:09:12     15] DEF file '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/core.def.gz' is parsed, current time is Fri Mar 21 07:09:12 2025.
[03/21 07:09:13     15] Set Default Input Pin Transition as 0.1 ps.
[03/21 07:09:13     15] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/21 07:09:13     15] Initializing multi-corner capacitance tables ... 
[03/21 07:09:13     15] Initializing multi-corner resistance tables ...
[03/21 07:09:13     16] Summary for sequential cells idenfication: 
[03/21 07:09:13     16] Identified SBFF number: 199
[03/21 07:09:13     16] Identified MBFF number: 0
[03/21 07:09:13     16] Not identified SBFF number: 0
[03/21 07:09:13     16] Not identified MBFF number: 0
[03/21 07:09:13     16] Number of sequential cells which are not FFs: 104
[03/21 07:09:13     16] 
[03/21 07:09:13     16] Extracting original clock gating for clk... 
[03/21 07:09:13     16]   clock_tree clk contains 2435 sinks and 0 clock gates.
[03/21 07:09:13     16]   Extraction for clk complete.
[03/21 07:09:13     16] Extracting original clock gating for clk done.
[03/21 07:09:15     17] 
[03/21 07:09:15     17] *** Summary of all messages that are not suppressed in this session:
[03/21 07:09:15     17] Severity  ID               Count  Summary                                  
[03/21 07:09:15     17] WARNING   IMPLF-200          301  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 07:09:15     17] WARNING   IMPLF-201          288  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 07:09:15     17] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/21 07:09:15     17] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/21 07:09:15     17] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/21 07:09:15     17] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/21 07:09:15     17] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/21 07:09:15     17] WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 07:09:15     17] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/21 07:09:15     17] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/21 07:09:15     17] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/21 07:09:15     17] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/21 07:09:15     17] *** Message Summary: 2824 warning(s), 2 error(s)
[03/21 07:09:15     17] 
[03/21 07:34:14    270] <CMD> addFiller -cell {DCAP DCAP4} -merge true
[03/21 07:34:14    270] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/21 07:34:14    270] Type 'man IMPSP-5217' for more detail.
[03/21 07:34:14    270] #spOpts: N=65 
[03/21 07:34:14    270] Core basic site is core
[03/21 07:34:14    270]   Signal wire search tree: 428046 elements. (cpu=0:00:00.1, mem=8.1M)
[03/21 07:34:14    270] Estimated cell power/ground rail width = 0.365 um
[03/21 07:34:14    270] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 07:34:28    284] *INFO: Adding fillers to top-module.
[03/21 07:34:28    284] *INFO:   Added 917189 filler insts (cell DCAP4 / prefix FILLER).
[03/21 07:34:28    284] *INFO:   Added 5387 filler insts (cell DCAP / prefix FILLER).
[03/21 07:34:28    284] *INFO: Total 922576 filler insts added - prefix FILLER (CPU: 0:00:14.3).
[03/21 07:34:28    284] For 922576 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.2)
[03/21 07:34:28    284] For 947218 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[03/21 07:34:43    287] <CMD> fit
[03/21 07:34:48    288] <CMD> fit
[03/21 07:34:58    291] <CMD> verifyGeometry
[03/21 07:34:58    291]  *** Starting Verify Geometry (MEM: 1542.0) ***
[03/21 07:34:58    291] 
[03/21 07:34:58    291]   VERIFY GEOMETRY ...... Starting Verification
[03/21 07:34:58    291]   VERIFY GEOMETRY ...... Initializing
[03/21 07:34:58    291]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 07:34:58    291]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 07:34:58    291]                   ...... bin size: 2880
[03/21 07:34:58    291]   VERIFY GEOMETRY ...... SubArea : 1 of 60
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 07:35:00    292]   VERIFY GEOMETRY ...... SubArea : 2 of 60
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 07:35:02    294]   VERIFY GEOMETRY ...... SubArea : 3 of 60
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 07:35:04    296]   VERIFY GEOMETRY ...... SubArea : 4 of 60
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 07:35:06    298]   VERIFY GEOMETRY ...... SubArea : 5 of 60
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 07:35:08    300]   VERIFY GEOMETRY ...... SubArea : 6 of 60
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 07:35:10    302]   VERIFY GEOMETRY ...... SubArea : 7 of 60
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 07:35:12    304]   VERIFY GEOMETRY ...... SubArea : 8 of 60
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 07:35:14    306]   VERIFY GEOMETRY ...... SubArea : 9 of 60
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 07:35:16    308]   VERIFY GEOMETRY ...... SubArea : 10 of 60
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 07:35:18    310]   VERIFY GEOMETRY ...... SubArea : 11 of 60
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 07:35:20    312]   VERIFY GEOMETRY ...... SubArea : 12 of 60
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 07:35:22    314]   VERIFY GEOMETRY ...... SubArea : 13 of 60
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 07:35:24    316]   VERIFY GEOMETRY ...... SubArea : 14 of 60
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 07:35:26    318]   VERIFY GEOMETRY ...... SubArea : 15 of 60
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 07:35:27    319]   VERIFY GEOMETRY ...... SubArea : 16 of 60
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 07:35:28    320]   VERIFY GEOMETRY ...... SubArea : 17 of 60
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 07:35:30    322]   VERIFY GEOMETRY ...... SubArea : 18 of 60
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 07:35:32    324]   VERIFY GEOMETRY ...... SubArea : 19 of 60
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 07:35:35    327]   VERIFY GEOMETRY ...... SubArea : 20 of 60
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 07:35:37    329]   VERIFY GEOMETRY ...... SubArea : 21 of 60
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 07:35:39    331]   VERIFY GEOMETRY ...... SubArea : 22 of 60
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 07:35:41    333]   VERIFY GEOMETRY ...... SubArea : 23 of 60
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 07:35:44    336]   VERIFY GEOMETRY ...... SubArea : 24 of 60
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... Wiring         :  9 Viols.
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 9 Viols. 0 Wrngs.
[03/21 07:35:47    339]   VERIFY GEOMETRY ...... SubArea : 25 of 60
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 8 Viols. 0 Wrngs.
[03/21 07:35:50    342]   VERIFY GEOMETRY ...... SubArea : 26 of 60
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 3 Viols. 0 Wrngs.
[03/21 07:35:53    345]   VERIFY GEOMETRY ...... SubArea : 27 of 60
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 4 Viols. 0 Wrngs.
[03/21 07:35:56    348]   VERIFY GEOMETRY ...... SubArea : 28 of 60
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 07:35:59    351]   VERIFY GEOMETRY ...... SubArea : 29 of 60
[03/21 07:36:02    354]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:02    354]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:02    354]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:02    354]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:02    355]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 07:36:02    355]   VERIFY GEOMETRY ...... SubArea : 30 of 60
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 07:36:06    358]   VERIFY GEOMETRY ...... SubArea : 31 of 60
[03/21 07:36:07    360]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:07    360]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:07    360]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:07    360]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:08    360]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
[03/21 07:36:08    360]   VERIFY GEOMETRY ...... SubArea : 32 of 60
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
[03/21 07:36:09    361]   VERIFY GEOMETRY ...... SubArea : 33 of 60
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
[03/21 07:36:10    362]   VERIFY GEOMETRY ...... SubArea : 34 of 60
[03/21 07:36:11    363]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:11    363]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:11    363]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:11    363]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:11    364]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 07:36:11    364]   VERIFY GEOMETRY ...... SubArea : 35 of 60
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 1 Viols. 0 Wrngs.
[03/21 07:36:13    365]   VERIFY GEOMETRY ...... SubArea : 36 of 60
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 2 Viols. 0 Wrngs.
[03/21 07:36:15    367]   VERIFY GEOMETRY ...... SubArea : 37 of 60
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 1 Viols. 0 Wrngs.
[03/21 07:36:17    369]   VERIFY GEOMETRY ...... SubArea : 38 of 60
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
[03/21 07:36:18    370]   VERIFY GEOMETRY ...... SubArea : 39 of 60
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
[03/21 07:36:20    372]   VERIFY GEOMETRY ...... SubArea : 40 of 60
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
[03/21 07:36:23    375]   VERIFY GEOMETRY ...... SubArea : 41 of 60
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 07:36:25    377]   VERIFY GEOMETRY ...... SubArea : 42 of 60
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 07:36:28    380]   VERIFY GEOMETRY ...... SubArea : 43 of 60
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 07:36:30    382]   VERIFY GEOMETRY ...... SubArea : 44 of 60
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
[03/21 07:36:32    384]   VERIFY GEOMETRY ...... SubArea : 45 of 60
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
[03/21 07:36:35    387]   VERIFY GEOMETRY ...... SubArea : 46 of 60
[03/21 07:36:37    389]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:37    389]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:37    389]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:37    389]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:37    389]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
[03/21 07:36:37    390]   VERIFY GEOMETRY ...... SubArea : 47 of 60
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 07:36:40    392]   VERIFY GEOMETRY ...... SubArea : 48 of 60
[03/21 07:36:42    394]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:42    394]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:42    394]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:42    394]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:42    395]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 07:36:42    395]   VERIFY GEOMETRY ...... SubArea : 49 of 60
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 07:36:45    397]   VERIFY GEOMETRY ...... SubArea : 50 of 60
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 07:36:47    399]   VERIFY GEOMETRY ...... SubArea : 51 of 60
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 07:36:49    401]   VERIFY GEOMETRY ...... SubArea : 52 of 60
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 07:36:51    403]   VERIFY GEOMETRY ...... SubArea : 53 of 60
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 07:36:53    405]   VERIFY GEOMETRY ...... SubArea : 54 of 60
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 07:36:55    407]   VERIFY GEOMETRY ...... SubArea : 55 of 60
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 07:36:57    409]   VERIFY GEOMETRY ...... SubArea : 56 of 60
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 07:36:59    411]   VERIFY GEOMETRY ...... SubArea : 57 of 60
[03/21 07:37:01    413]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:37:01    413]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:37:01    413]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:37:01    413]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:37:01    414]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 07:37:01    414]   VERIFY GEOMETRY ...... SubArea : 58 of 60
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 07:37:03    416]   VERIFY GEOMETRY ...... SubArea : 59 of 60
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 07:37:05    418]   VERIFY GEOMETRY ...... SubArea : 60 of 60
[03/21 07:37:07    419]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:37:07    419]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:37:07    419]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:37:07    419]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:37:07    419]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 07:37:07    419] VG: elapsed time: 129.00
[03/21 07:37:07    419] Begin Summary ...
[03/21 07:37:07    419]   Cells       : 0
[03/21 07:37:07    419]   SameNet     : 0
[03/21 07:37:07    419]   Wiring      : 6
[03/21 07:37:07    419]   Antenna     : 0
[03/21 07:37:07    419]   Short       : 22
[03/21 07:37:07    419]   Overlap     : 0
[03/21 07:37:07    419] End Summary
[03/21 07:37:07    419] 
[03/21 07:37:07    419]   Verification Complete : 28 Viols.  0 Wrngs.
[03/21 07:37:07    419] 
[03/21 07:37:07    419] **********End: VERIFY GEOMETRY**********
[03/21 07:37:07    419]  *** verify geometry (CPU: 0:02:09  MEM: 91.2M)
[03/21 07:37:07    419] 
[03/21 07:37:17    421] <CMD> verifyConnectivity
[03/21 07:37:17    421] VERIFY_CONNECTIVITY use new engine.
[03/21 07:37:17    421] 
[03/21 07:37:17    421] ******** Start: VERIFY CONNECTIVITY ********
[03/21 07:37:17    421] Start Time: Fri Mar 21 07:37:17 2025
[03/21 07:37:17    421] 
[03/21 07:37:17    421] Design Name: core
[03/21 07:37:17    421] Database Units: 2000
[03/21 07:37:17    421] Design Boundary: (0.0000, 0.0000) (1850.0000, 950.0000)
[03/21 07:37:17    421] Error Limit = 1000; Warning Limit = 50
[03/21 07:37:17    421] Check all nets
[03/21 07:37:17    421] **** 07:37:17 **** Processed 5000 nets.
[03/21 07:37:17    422] **** 07:37:17 **** Processed 10000 nets.
[03/21 07:37:18    422] **** 07:37:18 **** Processed 15000 nets.
[03/21 07:37:18    422] **** 07:37:18 **** Processed 20000 nets.
[03/21 07:37:18    422] **** 07:37:18 **** Processed 25000 nets.
[03/21 07:37:18    422] *** 07:37:18 *** Building data for Net VDD
[03/21 07:37:18    422] *** 07:37:18 *** Building data for Net VDD
[03/21 07:37:18    423] *** 07:37:18 *** Building data for Net VDD
[03/21 07:37:18    423] *** 07:37:18 *** Building data for Net VDD
[03/21 07:37:18    423] *** 07:37:18 *** Checking data for Net VDD ..................
[03/21 07:37:25    429] *** 07:37:25 *** Building data for Net VSS
[03/21 07:37:25    429] *** 07:37:25 *** Building data for Net VSS
[03/21 07:37:25    429] *** 07:37:25 *** Building data for Net VSS
[03/21 07:37:25    429] *** 07:37:25 *** Building data for Net VSS
[03/21 07:37:25    429] *** 07:37:25 *** Checking data for Net VSS ..................
[03/21 07:37:31    435] 
[03/21 07:37:31    435] Begin Summary 
[03/21 07:37:31    435]   Found no problems or warnings.
[03/21 07:37:31    435] End Summary
[03/21 07:37:31    435] 
[03/21 07:37:31    435] End Time: Fri Mar 21 07:37:31 2025
[03/21 07:37:31    435] Time Elapsed: 0:00:14.0
[03/21 07:37:31    435] 
[03/21 07:37:31    435] ******** End: VERIFY CONNECTIVITY ********
[03/21 07:37:31    435]   Verification Complete : 0 Viols.  0 Wrngs.
[03/21 07:37:31    435]   (CPU Time: 0:00:14.3  MEM: 480.797M)
[03/21 07:37:31    435] 
[03/21 07:37:57    440] <CMD> verifyGeometry
[03/21 07:37:57    440]  *** Starting Verify Geometry (MEM: 2114.8) ***
[03/21 07:37:57    440] 
[03/21 07:37:57    440]   VERIFY GEOMETRY ...... Starting Verification
[03/21 07:37:57    440]   VERIFY GEOMETRY ...... Initializing
[03/21 07:37:57    440]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 07:37:57    440]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 07:37:57    440]                   ...... bin size: 2880
[03/21 07:37:57    440]   VERIFY GEOMETRY ...... SubArea : 1 of 60
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 07:37:59    442]   VERIFY GEOMETRY ...... SubArea : 2 of 60
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 07:38:01    444]   VERIFY GEOMETRY ...... SubArea : 3 of 60
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 07:38:03    446]   VERIFY GEOMETRY ...... SubArea : 4 of 60
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 07:38:05    448]   VERIFY GEOMETRY ...... SubArea : 5 of 60
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 07:38:07    450]   VERIFY GEOMETRY ...... SubArea : 6 of 60
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 07:38:09    452]   VERIFY GEOMETRY ...... SubArea : 7 of 60
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 07:38:11    454]   VERIFY GEOMETRY ...... SubArea : 8 of 60
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 07:38:13    456]   VERIFY GEOMETRY ...... SubArea : 9 of 60
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 07:38:15    458]   VERIFY GEOMETRY ...... SubArea : 10 of 60
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 07:38:17    460]   VERIFY GEOMETRY ...... SubArea : 11 of 60
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 07:38:19    462]   VERIFY GEOMETRY ...... SubArea : 12 of 60
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 07:38:22    465]   VERIFY GEOMETRY ...... SubArea : 13 of 60
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 07:38:24    467]   VERIFY GEOMETRY ...... SubArea : 14 of 60
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 07:38:25    468]   VERIFY GEOMETRY ...... SubArea : 15 of 60
[03/21 07:38:27    469]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:27    469]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:27    469]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:27    469]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:27    470]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 07:38:27    470]   VERIFY GEOMETRY ...... SubArea : 16 of 60
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 07:38:28    471]   VERIFY GEOMETRY ...... SubArea : 17 of 60
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 07:38:29    472]   VERIFY GEOMETRY ...... SubArea : 18 of 60
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 07:38:32    475]   VERIFY GEOMETRY ...... SubArea : 19 of 60
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 07:38:34    477]   VERIFY GEOMETRY ...... SubArea : 20 of 60
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 07:38:36    479]   VERIFY GEOMETRY ...... SubArea : 21 of 60
[03/21 07:38:38    481]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:38    481]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:38    481]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:38    481]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:39    481]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 07:38:39    481]   VERIFY GEOMETRY ...... SubArea : 22 of 60
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 07:38:41    484]   VERIFY GEOMETRY ...... SubArea : 23 of 60
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 07:38:43    486]   VERIFY GEOMETRY ...... SubArea : 24 of 60
[03/21 07:38:46    489]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:46    489]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:46    489]   VERIFY GEOMETRY ...... Wiring         :  9 Viols.
[03/21 07:38:46    489]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:47    489]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 9 Viols. 0 Wrngs.
[03/21 07:38:47    489]   VERIFY GEOMETRY ...... SubArea : 25 of 60
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 8 Viols. 0 Wrngs.
[03/21 07:38:50    493]   VERIFY GEOMETRY ...... SubArea : 26 of 60
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 3 Viols. 0 Wrngs.
[03/21 07:38:53    496]   VERIFY GEOMETRY ...... SubArea : 27 of 60
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 4 Viols. 0 Wrngs.
[03/21 07:38:56    499]   VERIFY GEOMETRY ...... SubArea : 28 of 60
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 07:38:59    502]   VERIFY GEOMETRY ...... SubArea : 29 of 60
[03/21 07:39:03    505]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:03    505]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:03    505]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:03    505]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:03    506]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 07:39:03    506]   VERIFY GEOMETRY ...... SubArea : 30 of 60
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 07:39:06    509]   VERIFY GEOMETRY ...... SubArea : 31 of 60
[03/21 07:39:08    510]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:08    510]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:08    510]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:08    510]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:08    511]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
[03/21 07:39:08    511]   VERIFY GEOMETRY ...... SubArea : 32 of 60
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
[03/21 07:39:09    512]   VERIFY GEOMETRY ...... SubArea : 33 of 60
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
[03/21 07:39:10    513]   VERIFY GEOMETRY ...... SubArea : 34 of 60
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 07:39:11    514]   VERIFY GEOMETRY ...... SubArea : 35 of 60
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 1 Viols. 0 Wrngs.
[03/21 07:39:13    516]   VERIFY GEOMETRY ...... SubArea : 36 of 60
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 2 Viols. 0 Wrngs.
[03/21 07:39:15    518]   VERIFY GEOMETRY ...... SubArea : 37 of 60
[03/21 07:39:17    519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:17    519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:17    519]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:39:17    519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:17    520]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 1 Viols. 0 Wrngs.
[03/21 07:39:17    520]   VERIFY GEOMETRY ...... SubArea : 38 of 60
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
[03/21 07:39:18    521]   VERIFY GEOMETRY ...... SubArea : 39 of 60
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
[03/21 07:39:20    523]   VERIFY GEOMETRY ...... SubArea : 40 of 60
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
[03/21 07:39:23    526]   VERIFY GEOMETRY ...... SubArea : 41 of 60
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 07:39:25    528]   VERIFY GEOMETRY ...... SubArea : 42 of 60
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 07:39:27    530]   VERIFY GEOMETRY ...... SubArea : 43 of 60
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 07:39:30    533]   VERIFY GEOMETRY ...... SubArea : 44 of 60
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
[03/21 07:39:32    535]   VERIFY GEOMETRY ...... SubArea : 45 of 60
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
[03/21 07:39:35    538]   VERIFY GEOMETRY ...... SubArea : 46 of 60
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
[03/21 07:39:37    540]   VERIFY GEOMETRY ...... SubArea : 47 of 60
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 07:39:40    543]   VERIFY GEOMETRY ...... SubArea : 48 of 60
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 07:39:42    545]   VERIFY GEOMETRY ...... SubArea : 49 of 60
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 07:39:45    548]   VERIFY GEOMETRY ...... SubArea : 50 of 60
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 07:39:47    550]   VERIFY GEOMETRY ...... SubArea : 51 of 60
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 07:39:49    552]   VERIFY GEOMETRY ...... SubArea : 52 of 60
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 07:39:51    554]   VERIFY GEOMETRY ...... SubArea : 53 of 60
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 07:39:53    556]   VERIFY GEOMETRY ...... SubArea : 54 of 60
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 07:39:55    558]   VERIFY GEOMETRY ...... SubArea : 55 of 60
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 07:39:57    560]   VERIFY GEOMETRY ...... SubArea : 56 of 60
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 07:39:59    562]   VERIFY GEOMETRY ...... SubArea : 57 of 60
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 07:40:01    564]   VERIFY GEOMETRY ...... SubArea : 58 of 60
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 07:40:03    566]   VERIFY GEOMETRY ...... SubArea : 59 of 60
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 07:40:05    568]   VERIFY GEOMETRY ...... SubArea : 60 of 60
[03/21 07:40:07    570]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:40:07    570]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:40:07    570]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:40:07    570]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:40:07    570]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 07:40:07    570] VG: elapsed time: 130.00
[03/21 07:40:07    570] Begin Summary ...
[03/21 07:40:07    570]   Cells       : 0
[03/21 07:40:07    570]   SameNet     : 0
[03/21 07:40:07    570]   Wiring      : 6
[03/21 07:40:07    570]   Antenna     : 0
[03/21 07:40:07    570]   Short       : 22
[03/21 07:40:07    570]   Overlap     : 0
[03/21 07:40:07    570] End Summary
[03/21 07:40:07    570] 
[03/21 07:40:07    570]   Verification Complete : 28 Viols.  0 Wrngs.
[03/21 07:40:07    570] 
[03/21 07:40:07    570] **********End: VERIFY GEOMETRY**********
[03/21 07:40:07    570]  *** verify geometry (CPU: 0:02:09  MEM: -5.5M)
[03/21 07:40:07    570] 
[03/21 07:40:07    570] <CMD> verifyConnectivity
[03/21 07:40:07    570] VERIFY_CONNECTIVITY use new engine.
[03/21 07:40:07    570] 
[03/21 07:40:07    570] ******** Start: VERIFY CONNECTIVITY ********
[03/21 07:40:07    570] Start Time: Fri Mar 21 07:40:07 2025
[03/21 07:40:07    570] 
[03/21 07:40:07    570] Design Name: core
[03/21 07:40:07    570] Database Units: 2000
[03/21 07:40:07    570] Design Boundary: (0.0000, 0.0000) (1850.0000, 950.0000)
[03/21 07:40:07    570] Error Limit = 1000; Warning Limit = 50
[03/21 07:40:07    570] Check all nets
[03/21 07:40:07    570] **** 07:40:07 **** Processed 5000 nets.
[03/21 07:40:07    570] **** 07:40:07 **** Processed 10000 nets.
[03/21 07:40:07    570] **** 07:40:07 **** Processed 15000 nets.
[03/21 07:40:08    570] **** 07:40:08 **** Processed 20000 nets.
[03/21 07:40:08    571] **** 07:40:08 **** Processed 25000 nets.
[03/21 07:40:08    571] *** 07:40:08 *** Building data for Net VDD
[03/21 07:40:08    571] *** 07:40:08 *** Building data for Net VDD
[03/21 07:40:08    571] *** 07:40:08 *** Building data for Net VDD
[03/21 07:40:08    571] *** 07:40:08 *** Building data for Net VDD
[03/21 07:40:08    571] *** 07:40:08 *** Checking data for Net VDD ..................
[03/21 07:40:14    577] *** 07:40:14 *** Building data for Net VSS
[03/21 07:40:14    577] *** 07:40:14 *** Building data for Net VSS
[03/21 07:40:14    577] *** 07:40:14 *** Building data for Net VSS
[03/21 07:40:14    577] *** 07:40:14 *** Building data for Net VSS
[03/21 07:40:15    577] *** 07:40:15 *** Checking data for Net VSS ..................
[03/21 07:40:21    584] 
[03/21 07:40:21    584] Begin Summary 
[03/21 07:40:21    584]   Found no problems or warnings.
[03/21 07:40:21    584] End Summary
[03/21 07:40:21    584] 
[03/21 07:40:21    584] End Time: Fri Mar 21 07:40:21 2025
[03/21 07:40:21    584] Time Elapsed: 0:00:14.0
[03/21 07:40:21    584] 
[03/21 07:40:21    584] ******** End: VERIFY CONNECTIVITY ********
[03/21 07:40:21    584]   Verification Complete : 0 Viols.  0 Wrngs.
[03/21 07:40:21    584]   (CPU Time: 0:00:14.0  MEM: 4.711M)
[03/21 07:40:21    584] 
[03/21 07:40:21    584] can't read "design": no such variable
[03/21 07:40:45    588] can't read "design": no such variable
[03/21 07:40:51    589] <CMD> set init_pwr_net VDD
[03/21 07:40:51    589] <CMD> set init_gnd_net VSS
[03/21 07:40:51    589] <CMD> set init_verilog ./netlist/core.out.v
[03/21 07:40:51    589] <CMD> set init_design_netlisttype Verilog
[03/21 07:40:51    589] <CMD> set init_design_settop 1
[03/21 07:40:51    589] <CMD> set init_top_cell core
[03/21 07:40:51    589] <CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./Sub_Module/sram_w16.lef ./Sub_Module/sram_w16_2.lef}
[03/21 07:40:51    589] <CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./Sub_Module/sram_w16_WC.lib ./Sub_Module/sram_w16_2_WC.lib"
[03/21 07:40:51    589] Saving CCOpt state... 
[03/21 07:40:51    589] Saving CCOpt state done.
[03/21 07:40:51    589] CCOpt state has been saved. Subsequent CCOpt commands will cause this data to be restored.
[03/21 07:40:51    589] **WARN: (IMPCCOPT-2231):	CCOpt data structures have been affected by updating library set.
[03/21 07:40:51    589] 
[03/21 07:40:51    589] <CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./Sub_Module/sram_w16_BC.lib ./Sub_Module/sram_w16_2_BC.lib"
[03/21 07:40:51    589] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/21 07:40:51    589] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 07:40:51    589] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:40:51    589] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:51    589] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:51    589] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:51    589] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:51    589] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:40:51    589] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:51    589] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:51    589] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:51    589] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:51    589] Importing multi-corner RC tables ... 
[03/21 07:40:51    589] Summary of Active RC-Corners : 
[03/21 07:40:51    589]  
[03/21 07:40:51    589]  Analysis View: WC_VIEW
[03/21 07:40:51    589]     RC-Corner Name        : Cmax
[03/21 07:40:51    589]     RC-Corner Index       : 0
[03/21 07:40:51    589]     RC-Corner Temperature : 125 Celsius
[03/21 07:40:51    589]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:40:51    589]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:51    589]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:51    589]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:51    589]  
[03/21 07:40:51    589]  Analysis View: BC_VIEW
[03/21 07:40:51    589]     RC-Corner Name        : Cmin
[03/21 07:40:51    589]     RC-Corner Index       : 1
[03/21 07:40:51    589]     RC-Corner Temperature : -40 Celsius
[03/21 07:40:51    589]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:40:51    589]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:51    589]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:51    589]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:51    589]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:51    589]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    590] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/21 07:40:52    590] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 07:40:52    590] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:40:52    590] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:52    590] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:52    590] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:40:52    590] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:52    590] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:52    590] Importing multi-corner RC tables ... 
[03/21 07:40:52    590] Summary of Active RC-Corners : 
[03/21 07:40:52    590]  
[03/21 07:40:52    590]  Analysis View: WC_VIEW
[03/21 07:40:52    590]     RC-Corner Name        : Cmax
[03/21 07:40:52    590]     RC-Corner Index       : 0
[03/21 07:40:52    590]     RC-Corner Temperature : 125 Celsius
[03/21 07:40:52    590]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:40:52    590]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:52    590]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:52    590]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    590]  
[03/21 07:40:52    590]  Analysis View: BC_VIEW
[03/21 07:40:52    590]     RC-Corner Name        : Cmin
[03/21 07:40:52    590]     RC-Corner Index       : 1
[03/21 07:40:52    590]     RC-Corner Temperature : -40 Celsius
[03/21 07:40:52    590]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:40:52    590]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:52    590]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:52    590]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:52    590]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    590]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    590] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/21 07:40:52    590] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 07:40:52    590] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:40:52    590] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:52    590] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:52    590] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:40:52    590] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:52    590] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:52    590] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:52    591] Importing multi-corner RC tables ... 
[03/21 07:40:52    591] Summary of Active RC-Corners : 
[03/21 07:40:52    591]  
[03/21 07:40:52    591]  Analysis View: WC_VIEW
[03/21 07:40:52    591]     RC-Corner Name        : Cmax
[03/21 07:40:52    591]     RC-Corner Index       : 0
[03/21 07:40:52    591]     RC-Corner Temperature : 125 Celsius
[03/21 07:40:52    591]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:40:52    591]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:52    591]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:52    591]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    591]  
[03/21 07:40:52    591]  Analysis View: BC_VIEW
[03/21 07:40:52    591]     RC-Corner Name        : Cmin
[03/21 07:40:52    591]     RC-Corner Index       : 1
[03/21 07:40:52    591]     RC-Corner Temperature : -40 Celsius
[03/21 07:40:52    591]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:40:52    591]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:52    591]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:52    591]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:52    591]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:52    591]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:53    591] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/21 07:40:53    591] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 07:40:53    591] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:40:53    591] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:53    591] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:53    591] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:53    591] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:53    591] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:40:53    591] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:53    591] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:40:53    591] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:40:53    591] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:40:53    591] Importing multi-corner RC tables ... 
[03/21 07:40:53    591] Summary of Active RC-Corners : 
[03/21 07:40:53    591]  
[03/21 07:40:53    591]  Analysis View: WC_VIEW
[03/21 07:40:53    591]     RC-Corner Name        : Cmax
[03/21 07:40:53    591]     RC-Corner Index       : 0
[03/21 07:40:53    591]     RC-Corner Temperature : 125 Celsius
[03/21 07:40:53    591]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:40:53    591]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:53    591]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:53    591]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:53    591]  
[03/21 07:40:53    591]  Analysis View: BC_VIEW
[03/21 07:40:53    591]     RC-Corner Name        : Cmin
[03/21 07:40:53    591]     RC-Corner Index       : 1
[03/21 07:40:53    591]     RC-Corner Temperature : -40 Celsius
[03/21 07:40:53    591]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:40:53    591]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:40:53    591]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:40:53    591]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:40:53    591]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:40:53    591]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:40:53    592] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/21 07:40:54    592] Reading timing constraints file './constraints/core.sdc' ...
[03/21 07:40:54    592] Current (total cpu=0:09:53, real=0:32:08, peak res=1680.7M, current mem=1580.6M)
[03/21 07:40:54    592] INFO (CTE): Constraints read successfully.
[03/21 07:40:54    592] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=967.8M, current mem=1591.8M)
[03/21 07:40:54    592] Current (total cpu=0:09:53, real=0:32:08, peak res=1680.7M, current mem=1591.8M)
[03/21 07:40:54    592] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/21 07:40:54    592] The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
[03/21 07:40:54    592] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/21 07:40:54    592] The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
[03/21 07:40:54    592] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/21 07:40:54    592] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/21 07:40:54    592] 
[03/21 07:40:54    592] *** Summary of all messages that are not suppressed in this session:
[03/21 07:40:54    592] Severity  ID               Count  Summary                                  
[03/21 07:40:54    592] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/21 07:40:54    592] *** Message Summary: 1 warning(s), 0 error(s)
[03/21 07:40:54    592] 
[03/21 07:40:54    592] <CMD> set_interactive_constraint_modes {CON}
[03/21 07:40:54    592] <CMD> setDesignMode -process 65
[03/21 07:40:54    592] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/21 07:40:54    592] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/21 07:40:54    592] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/21 07:40:54    592] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/21 07:40:54    592] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/21 07:40:54    592] Updating process node dependent CCOpt properties for the 65nm process node.
[03/21 07:41:02    594] <CMD> streamOut core.gds2 -merge {./Sub_Module/sram_w16.gds2 ./Sub_Module/sram_w16_2.gds2}
[03/21 07:41:02    594] Finding the highest version number among the merge files
[03/21 07:41:02    594] Merge file: ./Sub_Module/sram_w16.gds2 has version number: 3
[03/21 07:41:02    594] Merge file: ./Sub_Module/sram_w16_2.gds2 has version number: 3
[03/21 07:41:02    594] 
[03/21 07:41:02    594] Parse map file...
[03/21 07:41:02    594] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:41:02    594] Type 'man IMPOGDS-399' for more detail.
[03/21 07:41:02    594] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:41:02    594] Type 'man IMPOGDS-399' for more detail.
[03/21 07:41:02    594] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:41:02    594] Type 'man IMPOGDS-399' for more detail.
[03/21 07:41:02    594] Writing GDSII file ...
[03/21 07:41:02    594] 	****** db unit per micron = 2000 ******
[03/21 07:41:02    594] 	****** output gds2 file unit per micron = 2000 ******
[03/21 07:41:02    594] 	****** unit scaling factor = 1 ******
[03/21 07:41:03    594] Output for instance
[03/21 07:41:04    595] Output for bump
[03/21 07:41:04    595] Output for physical terminals
[03/21 07:41:04    595] Output for logical terminals
[03/21 07:41:04    595] Output for regular nets
[03/21 07:41:04    595] Output for special nets and metal fills
[03/21 07:41:04    595] Output for via structure generation
[03/21 07:41:04    595] Statistics for GDS generated (version 3)
[03/21 07:41:04    595] ----------------------------------------
[03/21 07:41:04    595] Stream Out Layer Mapping Information:
[03/21 07:41:04    595] GDS Layer Number          GDS Layer Name
[03/21 07:41:04    595] ----------------------------------------
[03/21 07:41:04    595]     170                             COMP
[03/21 07:41:04    595]     171                          DIEAREA
[03/21 07:41:04    595]     1                                 CO
[03/21 07:41:04    595]     2                                 CO
[03/21 07:41:04    595]     5                                 CO
[03/21 07:41:04    595]     3                                 CO
[03/21 07:41:04    595]     4                                 CO
[03/21 07:41:04    595]     6                                 CO
[03/21 07:41:04    595]     7                                 CO
[03/21 07:41:04    595]     8                                 M1
[03/21 07:41:04    595]     9                                 M1
[03/21 07:41:04    595]     10                                M1
[03/21 07:41:04    595]     11                                M1
[03/21 07:41:04    595]     14                                M1
[03/21 07:41:04    595]     12                                M1
[03/21 07:41:04    595]     13                                M1
[03/21 07:41:04    595]     15                                M1
[03/21 07:41:04    595]     16                                M1
[03/21 07:41:04    595]     17                                M1
[03/21 07:41:04    595]     22                              VIA1
[03/21 07:41:04    595]     23                              VIA1
[03/21 07:41:04    595]     26                              VIA1
[03/21 07:41:04    595]     24                              VIA1
[03/21 07:41:04    595]     25                              VIA1
[03/21 07:41:04    595]     27                              VIA1
[03/21 07:41:04    595]     28                              VIA1
[03/21 07:41:04    595]     29                                M2
[03/21 07:41:04    595]     30                                M2
[03/21 07:41:04    595]     31                                M2
[03/21 07:41:04    595]     32                                M2
[03/21 07:41:04    595]     35                                M2
[03/21 07:41:04    595]     33                                M2
[03/21 07:41:04    595]     34                                M2
[03/21 07:41:04    595]     36                                M2
[03/21 07:41:04    595]     37                                M2
[03/21 07:41:04    595]     38                                M2
[03/21 07:41:04    595]     43                              VIA2
[03/21 07:41:04    595]     44                              VIA2
[03/21 07:41:04    595]     47                              VIA2
[03/21 07:41:04    595]     45                              VIA2
[03/21 07:41:04    595]     46                              VIA2
[03/21 07:41:04    595]     48                              VIA2
[03/21 07:41:04    595]     49                              VIA2
[03/21 07:41:04    595]     50                                M3
[03/21 07:41:04    595]     51                                M3
[03/21 07:41:04    595]     52                                M3
[03/21 07:41:04    595]     53                                M3
[03/21 07:41:04    595]     56                                M3
[03/21 07:41:04    595]     54                                M3
[03/21 07:41:04    595]     55                                M3
[03/21 07:41:04    595]     57                                M3
[03/21 07:41:04    595]     58                                M3
[03/21 07:41:04    595]     59                                M3
[03/21 07:41:04    595]     64                              VIA3
[03/21 07:41:04    595]     65                              VIA3
[03/21 07:41:04    595]     68                              VIA3
[03/21 07:41:04    595]     66                              VIA3
[03/21 07:41:04    595]     67                              VIA3
[03/21 07:41:04    595]     69                              VIA3
[03/21 07:41:04    595]     70                              VIA3
[03/21 07:41:04    595]     71                                M4
[03/21 07:41:04    595]     72                                M4
[03/21 07:41:04    595]     73                                M4
[03/21 07:41:04    595]     74                                M4
[03/21 07:41:04    595]     77                                M4
[03/21 07:41:04    595]     75                                M4
[03/21 07:41:04    595]     76                                M4
[03/21 07:41:04    595]     78                                M4
[03/21 07:41:04    595]     79                                M4
[03/21 07:41:04    595]     80                                M4
[03/21 07:41:04    595]     85                              VIA4
[03/21 07:41:04    595]     86                              VIA4
[03/21 07:41:04    595]     89                              VIA4
[03/21 07:41:04    595]     87                              VIA4
[03/21 07:41:04    595]     88                              VIA4
[03/21 07:41:04    595]     90                              VIA4
[03/21 07:41:04    595]     91                              VIA4
[03/21 07:41:04    595]     92                                M5
[03/21 07:41:04    595]     93                                M5
[03/21 07:41:04    595]     94                                M5
[03/21 07:41:04    595]     95                                M5
[03/21 07:41:04    595]     98                                M5
[03/21 07:41:04    595]     96                                M5
[03/21 07:41:04    595]     97                                M5
[03/21 07:41:04    595]     99                                M5
[03/21 07:41:04    595]     100                               M5
[03/21 07:41:04    595]     101                               M5
[03/21 07:41:04    595]     106                             VIA5
[03/21 07:41:04    595]     107                             VIA5
[03/21 07:41:04    595]     110                             VIA5
[03/21 07:41:04    595]     108                             VIA5
[03/21 07:41:04    595]     109                             VIA5
[03/21 07:41:04    595]     111                             VIA5
[03/21 07:41:04    595]     112                             VIA5
[03/21 07:41:04    595]     113                               M6
[03/21 07:41:04    595]     114                               M6
[03/21 07:41:04    595]     115                               M6
[03/21 07:41:04    595]     116                               M6
[03/21 07:41:04    595]     119                               M6
[03/21 07:41:04    595]     117                               M6
[03/21 07:41:04    595]     118                               M6
[03/21 07:41:04    595]     120                               M6
[03/21 07:41:04    595]     121                               M6
[03/21 07:41:04    595]     122                               M6
[03/21 07:41:04    595]     127                             VIA6
[03/21 07:41:04    595]     128                             VIA6
[03/21 07:41:04    595]     131                             VIA6
[03/21 07:41:04    595]     129                             VIA6
[03/21 07:41:04    595]     130                             VIA6
[03/21 07:41:04    595]     132                             VIA6
[03/21 07:41:04    595]     133                             VIA6
[03/21 07:41:04    595]     134                               M7
[03/21 07:41:04    595]     135                               M7
[03/21 07:41:04    595]     136                               M7
[03/21 07:41:04    595]     137                               M7
[03/21 07:41:04    595]     140                               M7
[03/21 07:41:04    595]     138                               M7
[03/21 07:41:04    595]     139                               M7
[03/21 07:41:04    595]     141                               M7
[03/21 07:41:04    595]     142                               M7
[03/21 07:41:04    595]     143                               M7
[03/21 07:41:04    595]     148                             VIA7
[03/21 07:41:04    595]     149                             VIA7
[03/21 07:41:04    595]     152                             VIA7
[03/21 07:41:04    595]     150                             VIA7
[03/21 07:41:04    595]     151                             VIA7
[03/21 07:41:04    595]     153                             VIA7
[03/21 07:41:04    595]     154                             VIA7
[03/21 07:41:04    595]     155                               M8
[03/21 07:41:04    595]     156                               M8
[03/21 07:41:04    595]     157                               M8
[03/21 07:41:04    595]     158                               M8
[03/21 07:41:04    595]     161                               M8
[03/21 07:41:04    595]     159                               M8
[03/21 07:41:04    595]     160                               M8
[03/21 07:41:04    595]     162                               M8
[03/21 07:41:04    595]     163                               M8
[03/21 07:41:04    595]     164                               M8
[03/21 07:41:04    595]     18                                M1
[03/21 07:41:04    595]     19                                M1
[03/21 07:41:04    595]     20                                M1
[03/21 07:41:04    595]     21                                M1
[03/21 07:41:04    595]     39                                M2
[03/21 07:41:04    595]     40                                M2
[03/21 07:41:04    595]     41                                M2
[03/21 07:41:04    595]     42                                M2
[03/21 07:41:04    595]     60                                M3
[03/21 07:41:04    595]     61                                M3
[03/21 07:41:04    595]     62                                M3
[03/21 07:41:04    595]     63                                M3
[03/21 07:41:04    595]     81                                M4
[03/21 07:41:04    595]     82                                M4
[03/21 07:41:04    595]     83                                M4
[03/21 07:41:04    595]     84                                M4
[03/21 07:41:04    595]     102                               M5
[03/21 07:41:04    595]     103                               M5
[03/21 07:41:04    595]     104                               M5
[03/21 07:41:04    595]     105                               M5
[03/21 07:41:04    595]     123                               M6
[03/21 07:41:04    595]     124                               M6
[03/21 07:41:04    595]     125                               M6
[03/21 07:41:04    595]     126                               M6
[03/21 07:41:04    595]     144                               M7
[03/21 07:41:04    595]     145                               M7
[03/21 07:41:04    595]     146                               M7
[03/21 07:41:04    595]     147                               M7
[03/21 07:41:04    595]     165                               M8
[03/21 07:41:04    595]     166                               M8
[03/21 07:41:04    595]     167                               M8
[03/21 07:41:04    595]     168                               M8
[03/21 07:41:04    595] 
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Stream Out Information Processed for GDS version 3:
[03/21 07:41:04    595] Units: 2000 DBU
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Object                             Count
[03/21 07:41:04    595] ----------------------------------------
[03/21 07:41:04    595] Instances                         947218
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Ports/Pins                           266
[03/21 07:41:04    595]     metal layer M6                   266
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Nets                              261987
[03/21 07:41:04    595]     metal layer M1                  6954
[03/21 07:41:04    595]     metal layer M2                142525
[03/21 07:41:04    595]     metal layer M3                 82072
[03/21 07:41:04    595]     metal layer M4                 21017
[03/21 07:41:04    595]     metal layer M5                  4029
[03/21 07:41:04    595]     metal layer M6                  1823
[03/21 07:41:04    595]     metal layer M7                  2335
[03/21 07:41:04    595]     metal layer M8                  1232
[03/21 07:41:04    595] 
[03/21 07:41:04    595]     Via Instances                 166051
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Special Nets                        2015
[03/21 07:41:04    595]     metal layer M1                  1942
[03/21 07:41:04    595]     metal layer M2                    40
[03/21 07:41:04    595]     metal layer M3                     5
[03/21 07:41:04    595]     metal layer M5                    23
[03/21 07:41:04    595]     metal layer M6                     5
[03/21 07:41:04    595] 
[03/21 07:41:04    595]     Via Instances                   1572
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Metal Fills                            0
[03/21 07:41:04    595] 
[03/21 07:41:04    595]     Via Instances                      0
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Metal FillOPCs                         0
[03/21 07:41:04    595] 
[03/21 07:41:04    595]     Via Instances                      0
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Text                               27096
[03/21 07:41:04    595]     metal layer M1                  2483
[03/21 07:41:04    595]     metal layer M2                 20585
[03/21 07:41:04    595]     metal layer M3                  3459
[03/21 07:41:04    595]     metal layer M4                   166
[03/21 07:41:04    595]     metal layer M5                    47
[03/21 07:41:04    595]     metal layer M6                   306
[03/21 07:41:04    595]     metal layer M7                    31
[03/21 07:41:04    595]     metal layer M8                    19
[03/21 07:41:04    595] 
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Blockages                              0
[03/21 07:41:04    595] 
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Custom Text                            0
[03/21 07:41:04    595] 
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Custom Box                             0
[03/21 07:41:04    595] 
[03/21 07:41:04    595] Trim Metal                             0
[03/21 07:41:04    595] 
[03/21 07:41:04    596] Merging with GDS libraries
[03/21 07:41:04    596] Scanning GDS file ./Sub_Module/sram_w16.gds2 to register cell name ......
[03/21 07:41:04    596] Scanning GDS file ./Sub_Module/sram_w16_2.gds2 to register cell name ......
[03/21 07:41:05    596] Merging GDS file ./Sub_Module/sram_w16.gds2 ......
[03/21 07:41:05    596] 	****** Merge file: ./Sub_Module/sram_w16.gds2 has version number: 3.
[03/21 07:41:05    596] 	****** Merge file: ./Sub_Module/sram_w16.gds2 has units: 2000 per micron.
[03/21 07:41:05    596] 	****** unit scaling factor = 1 ******
[03/21 07:41:05    596]     There are 21 structures ignored in file ./Sub_Module/sram_w16.gds2
[03/21 07:41:05    596] Merging GDS file ./Sub_Module/sram_w16_2.gds2 ......
[03/21 07:41:05    596] 	****** Merge file: ./Sub_Module/sram_w16_2.gds2 has version number: 3.
[03/21 07:41:05    596] 	****** Merge file: ./Sub_Module/sram_w16_2.gds2 has units: 2000 per micron.
[03/21 07:41:05    596] 	****** unit scaling factor = 1 ******
[03/21 07:41:05    596]     There are 23 structures ignored in file ./Sub_Module/sram_w16_2.gds2
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: BUFFD0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: IAO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: CKBD12 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: DCAP not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: AO211D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (IMPOGDS-217):	Master cell: IND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:41:05    596] **WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
[03/21 07:41:05    596] To increase the message display limit, refer to the product command reference manual.
[03/21 07:41:05    596] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 228
[03/21 07:41:05    596] 
[03/21 07:41:05    596] ######Streamout is finished!
[03/21 07:41:05    596] <CMD> write_lef_abstract core.lef
[03/21 07:41:05    596] <CMD> defOut -netlist -routing core.def
[03/21 07:41:05    596] Writing DEF file 'core.def', current time is Fri Mar 21 07:41:05 2025 ...
[03/21 07:41:05    596] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/21 07:41:07    598] DEF file 'core.def' is written, current time is Fri Mar 21 07:41:07 2025 ...
[03/21 07:41:07    598] <CMD> saveNetlist core.pnr.v
[03/21 07:41:07    598] Writing Netlist "core.pnr.v" ...
[03/21 07:41:07    598] <CMD> setAnalysisMode -setup
[03/21 07:41:07    598] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/21 07:41:07    598] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/21 07:41:08    599] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/21 07:41:08    599] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:41:08    599] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:41:08    599] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:41:08    599] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:41:08    599] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:41:08    599] Importing multi-corner RC tables ... 
[03/21 07:41:08    599] Summary of Active RC-Corners : 
[03/21 07:41:08    599]  
[03/21 07:41:08    599]  Analysis View: WC_VIEW
[03/21 07:41:08    599]     RC-Corner Name        : Cmax
[03/21 07:41:08    599]     RC-Corner Index       : 0
[03/21 07:41:08    599]     RC-Corner Temperature : 125 Celsius
[03/21 07:41:08    599]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:41:08    599]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:41:08    599]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:41:08    599]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:41:08    599]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:41:08    599]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:41:08    599]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:41:08    599]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:41:08    599]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:41:08    599]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:41:08    599] *Info: initialize multi-corner CTS.
[03/21 07:41:09    599] Reading timing constraints file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.mmmcdb4kyy/modes/CON/CON.sdc' ...
[03/21 07:41:09    599] Current (total cpu=0:10:00, real=0:32:23, peak res=1680.7M, current mem=1570.4M)
[03/21 07:41:09    599] INFO (CTE): Constraints read successfully.
[03/21 07:41:09    599] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=968.8M, current mem=1580.2M)
[03/21 07:41:09    599] Current (total cpu=0:10:00, real=0:32:23, peak res=1680.7M, current mem=1580.2M)
[03/21 07:41:09    600] Summary for sequential cells idenfication: 
[03/21 07:41:09    600] Identified SBFF number: 199
[03/21 07:41:09    600] Identified MBFF number: 0
[03/21 07:41:09    600] Not identified SBFF number: 0
[03/21 07:41:09    600] Not identified MBFF number: 0
[03/21 07:41:09    600] Number of sequential cells which are not FFs: 104
[03/21 07:41:09    600] 
[03/21 07:41:09    600] Total number of combinational cells: 492
[03/21 07:41:09    600] Total number of sequential cells: 303
[03/21 07:41:09    600] Total number of tristate cells: 11
[03/21 07:41:09    600] Total number of level shifter cells: 0
[03/21 07:41:09    600] Total number of power gating cells: 0
[03/21 07:41:09    600] Total number of isolation cells: 0
[03/21 07:41:09    600] Total number of power switch cells: 0
[03/21 07:41:09    600] Total number of pulse generator cells: 0
[03/21 07:41:09    600] Total number of always on buffers: 0
[03/21 07:41:09    600] Total number of retention cells: 0
[03/21 07:41:09    600] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 07:41:09    600] Total number of usable buffers: 18
[03/21 07:41:09    600] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 07:41:09    600] Total number of unusable buffers: 9
[03/21 07:41:09    600] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 07:41:09    600] Total number of usable inverters: 18
[03/21 07:41:09    600] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 07:41:09    600] Total number of unusable inverters: 9
[03/21 07:41:09    600] List of identified usable delay cells:
[03/21 07:41:09    600] Total number of identified usable delay cells: 0
[03/21 07:41:09    600] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 07:41:09    600] Total number of identified unusable delay cells: 9
[03/21 07:41:09    600] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 07:41:09    600] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/21 07:41:09    600] Starting SI iteration 1 using Infinite Timing Windows
[03/21 07:41:09    600] #################################################################################
[03/21 07:41:09    600] # Design Stage: PostRoute
[03/21 07:41:09    600] # Design Name: core
[03/21 07:41:09    600] # Design Mode: 65nm
[03/21 07:41:09    600] # Analysis Mode: MMMC OCV 
[03/21 07:41:09    600] # Parasitics Mode: No SPEF/RCDB
[03/21 07:41:09    600] # Signoff Settings: SI On 
[03/21 07:41:09    600] #################################################################################
[03/21 07:41:09    600] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 07:41:09    600] Extraction called for design 'core' of instances=947218 and nets=26993 using extraction engine 'postRoute' at effort level 'low' .
[03/21 07:41:09    600] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 07:41:09    600] RC Extraction called in multi-corner(1) mode.
[03/21 07:41:09    600] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 07:41:09    600] Process corner(s) are loaded.
[03/21 07:41:09    600]  Corner: Cmax
[03/21 07:41:09    600] extractDetailRC Option : -outfile /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d  -extended
[03/21 07:41:09    600] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 07:41:09    600]       RC Corner Indexes            0   
[03/21 07:41:09    600] Capacitance Scaling Factor   : 1.00000 
[03/21 07:41:09    600] Coupling Cap. Scaling Factor : 1.00000 
[03/21 07:41:09    600] Resistance Scaling Factor    : 1.00000 
[03/21 07:41:09    600] Clock Cap. Scaling Factor    : 1.00000 
[03/21 07:41:09    600] Clock Res. Scaling Factor    : 1.00000 
[03/21 07:41:09    600] Shrink Factor                : 1.00000
[03/21 07:41:10    600] Initializing multi-corner capacitance tables ... 
[03/21 07:41:10    600] Initializing multi-corner resistance tables ...
[03/21 07:41:10    601] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1608.8M)
[03/21 07:41:10    601] Creating parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for storing RC.
[03/21 07:41:10    601] Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1690.1M)
[03/21 07:41:10    601] Extracted 20.0009% (CPU Time= 0:00:01.0  MEM= 1690.1M)
[03/21 07:41:11    602] Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1694.1M)
[03/21 07:41:11    602] Extracted 40.0009% (CPU Time= 0:00:01.7  MEM= 1694.1M)
[03/21 07:41:11    602] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1694.1M)
[03/21 07:41:11    602] Extracted 60.0009% (CPU Time= 0:00:01.9  MEM= 1694.1M)
[03/21 07:41:12    602] Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1694.1M)
[03/21 07:41:12    603] Extracted 80.0009% (CPU Time= 0:00:02.3  MEM= 1694.1M)
[03/21 07:41:12    603] Extracted 90.0006% (CPU Time= 0:00:02.6  MEM= 1694.1M)
[03/21 07:41:13    604] Extracted 100% (CPU Time= 0:00:03.4  MEM= 1694.1M)
[03/21 07:41:13    604] Number of Extracted Resistors     : 429624
[03/21 07:41:13    604] Number of Extracted Ground Cap.   : 427002
[03/21 07:41:13    604] Number of Extracted Coupling Cap. : 668116
[03/21 07:41:13    604] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:13    604] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 07:41:13    604]  Corner: Cmax
[03/21 07:41:13    604] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1682.1M)
[03/21 07:41:13    604] Creating parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb_Filter.rcdb.d' for storing RC.
[03/21 07:41:13    604] Closing parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d'. 26835 times net's RC data read were performed.
[03/21 07:41:14    605] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1682.055M)
[03/21 07:41:14    605] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:14    605] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1682.055M)
[03/21 07:41:14    605] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1682.055M)
[03/21 07:41:15    606] Setting infinite Tws ...
[03/21 07:41:15    606] First Iteration Infinite Tw... 
[03/21 07:41:15    606] Topological Sorting (CPU = 0:00:00.3, MEM = 1682.1M, InitMEM = 1682.1M)
[03/21 07:41:15    606] Initializing multi-corner capacitance tables ... 
[03/21 07:41:15    606] Initializing multi-corner resistance tables ...
[03/21 07:41:16    607] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:16    607] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1728.8M)
[03/21 07:41:16    607] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/21 07:41:16    607] Type 'man IMPTS-403' for more detail.
[03/21 07:41:23    614] AAE_INFO-618: Total number of nets in the design is 26993,  100.0 percent of the nets selected for SI analysis
[03/21 07:41:23    614] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/21 07:41:23    614] End delay calculation. (MEM=1843.51 CPU=0:00:06.6 REAL=0:00:06.0)
[03/21 07:41:23    614] Save waveform /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.AAE_zOUn4d/.AAE_3427/waveform.data...
[03/21 07:41:23    614] *** CDM Built up (cpu=0:00:14.4  real=0:00:14.0  mem= 1843.5M) ***
[03/21 07:41:24    615] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1843.5M)
[03/21 07:41:24    615] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 07:41:24    615] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1843.5M)
[03/21 07:41:24    615] Starting SI iteration 2
[03/21 07:41:27    618] AAE_INFO-618: Total number of nets in the design is 26993,  7.8 percent of the nets selected for SI analysis
[03/21 07:41:27    618] End delay calculation. (MEM=1811.51 CPU=0:00:03.3 REAL=0:00:03.0)
[03/21 07:41:27    618] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1811.5M) ***
[03/21 07:41:28    619] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/21 07:41:32    623] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/21 07:41:32    623] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/21 07:41:32    623] Starting SI iteration 1 using Infinite Timing Windows
[03/21 07:41:32    623] #################################################################################
[03/21 07:41:32    623] # Design Stage: PostRoute
[03/21 07:41:32    623] # Design Name: core
[03/21 07:41:32    623] # Design Mode: 65nm
[03/21 07:41:32    623] # Analysis Mode: MMMC OCV 
[03/21 07:41:32    623] # Parasitics Mode: SPEF/RCDB
[03/21 07:41:32    623] # Signoff Settings: SI On 
[03/21 07:41:32    623] #################################################################################
[03/21 07:41:33    624] Setting infinite Tws ...
[03/21 07:41:33    624] First Iteration Infinite Tw... 
[03/21 07:41:33    624] Topological Sorting (CPU = 0:00:00.2, MEM = 1803.4M, InitMEM = 1803.4M)
[03/21 07:41:39    630] AAE_INFO-618: Total number of nets in the design is 26993,  100.0 percent of the nets selected for SI analysis
[03/21 07:41:39    630] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/21 07:41:39    630] End delay calculation. (MEM=1843.51 CPU=0:00:05.9 REAL=0:00:06.0)
[03/21 07:41:39    630] Save waveform /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.AAE_zOUn4d/.AAE_3427/waveform.data...
[03/21 07:41:39    630] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1843.5M) ***
[03/21 07:41:40    631] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1843.5M)
[03/21 07:41:40    631] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 07:41:40    631] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1843.5M)
[03/21 07:41:40    631] Starting SI iteration 2
[03/21 07:41:43    634] AAE_INFO-618: Total number of nets in the design is 26993,  7.8 percent of the nets selected for SI analysis
[03/21 07:41:43    634] End delay calculation. (MEM=1811.51 CPU=0:00:03.1 REAL=0:00:03.0)
[03/21 07:41:43    634] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1811.5M) ***
[03/21 07:41:45    636] <CMD> setAnalysisMode -hold
[03/21 07:41:45    636] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/21 07:41:45    636] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/21 07:41:45    636] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/21 07:41:45    636] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/21 07:41:45    636] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 07:41:45    636] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:41:45    636] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:41:45    636] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:41:45    636] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:41:45    636] Importing multi-corner RC tables ... 
[03/21 07:41:45    636] Summary of Active RC-Corners : 
[03/21 07:41:45    636]  
[03/21 07:41:45    636]  Analysis View: BC_VIEW
[03/21 07:41:45    636]     RC-Corner Name        : Cmin
[03/21 07:41:45    636]     RC-Corner Index       : 0
[03/21 07:41:45    636]     RC-Corner Temperature : -40 Celsius
[03/21 07:41:45    636]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 07:41:45    636]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:41:45    636]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:41:45    636]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:41:45    636]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:41:45    636]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:41:45    636]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:41:45    636]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:41:45    636]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:41:45    636]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:41:45    636] Closing parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d'. 40521 times net's RC data read were performed.
[03/21 07:41:45    636] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/21 07:41:46    637] *Info: initialize multi-corner CTS.
[03/21 07:41:46    637] Reading timing constraints file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.mmmcQVagOP/modes/CON/CON.sdc' ...
[03/21 07:41:46    637] Current (total cpu=0:10:37, real=0:33:00, peak res=1680.7M, current mem=1639.1M)
[03/21 07:41:46    637] INFO (CTE): Constraints read successfully.
[03/21 07:41:46    637] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.6M, current mem=1648.9M)
[03/21 07:41:46    637] Current (total cpu=0:10:37, real=0:33:00, peak res=1680.7M, current mem=1648.9M)
[03/21 07:41:46    637] Summary for sequential cells idenfication: 
[03/21 07:41:46    637] Identified SBFF number: 199
[03/21 07:41:46    637] Identified MBFF number: 0
[03/21 07:41:46    637] Not identified SBFF number: 0
[03/21 07:41:46    637] Not identified MBFF number: 0
[03/21 07:41:46    637] Number of sequential cells which are not FFs: 104
[03/21 07:41:46    637] 
[03/21 07:41:46    637] Total number of combinational cells: 492
[03/21 07:41:46    637] Total number of sequential cells: 303
[03/21 07:41:46    637] Total number of tristate cells: 11
[03/21 07:41:46    637] Total number of level shifter cells: 0
[03/21 07:41:46    637] Total number of power gating cells: 0
[03/21 07:41:46    637] Total number of isolation cells: 0
[03/21 07:41:46    637] Total number of power switch cells: 0
[03/21 07:41:46    637] Total number of pulse generator cells: 0
[03/21 07:41:46    637] Total number of always on buffers: 0
[03/21 07:41:46    637] Total number of retention cells: 0
[03/21 07:41:46    637] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 07:41:46    637] Total number of usable buffers: 18
[03/21 07:41:46    637] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 07:41:46    637] Total number of unusable buffers: 9
[03/21 07:41:46    637] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 07:41:46    637] Total number of usable inverters: 18
[03/21 07:41:46    637] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 07:41:46    637] Total number of unusable inverters: 9
[03/21 07:41:46    637] List of identified usable delay cells:
[03/21 07:41:46    637] Total number of identified usable delay cells: 0
[03/21 07:41:46    637] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 07:41:46    637] Total number of identified unusable delay cells: 9
[03/21 07:41:46    637] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 07:41:46    637] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/21 07:41:46    637] Starting SI iteration 1 using Infinite Timing Windows
[03/21 07:41:47    637] #################################################################################
[03/21 07:41:47    637] # Design Stage: PostRoute
[03/21 07:41:47    637] # Design Name: core
[03/21 07:41:47    637] # Design Mode: 65nm
[03/21 07:41:47    637] # Analysis Mode: MMMC OCV 
[03/21 07:41:47    637] # Parasitics Mode: No SPEF/RCDB
[03/21 07:41:47    637] # Signoff Settings: SI On 
[03/21 07:41:47    637] #################################################################################
[03/21 07:41:47    637] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 07:41:47    637] Extraction called for design 'core' of instances=947218 and nets=26993 using extraction engine 'postRoute' at effort level 'low' .
[03/21 07:41:47    637] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 07:41:47    637] RC Extraction called in multi-corner(1) mode.
[03/21 07:41:47    637] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 07:41:47    637] Process corner(s) are loaded.
[03/21 07:41:47    637]  Corner: Cmin
[03/21 07:41:47    637] extractDetailRC Option : -outfile /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d -maxResLength 200  -extended
[03/21 07:41:47    637] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 07:41:47    637]       RC Corner Indexes            0   
[03/21 07:41:47    637] Capacitance Scaling Factor   : 1.00000 
[03/21 07:41:47    637] Coupling Cap. Scaling Factor : 1.00000 
[03/21 07:41:47    637] Resistance Scaling Factor    : 1.00000 
[03/21 07:41:47    637] Clock Cap. Scaling Factor    : 1.00000 
[03/21 07:41:47    637] Clock Res. Scaling Factor    : 1.00000 
[03/21 07:41:47    637] Shrink Factor                : 1.00000
[03/21 07:41:47    638] Initializing multi-corner capacitance tables ... 
[03/21 07:41:47    638] Initializing multi-corner resistance tables ...
[03/21 07:41:47    638] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1677.5M)
[03/21 07:41:47    638] Creating parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for storing RC.
[03/21 07:41:48    639] Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 1790.8M)
[03/21 07:41:48    639] Extracted 20.0009% (CPU Time= 0:00:01.0  MEM= 1790.8M)
[03/21 07:41:48    639] Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1794.8M)
[03/21 07:41:49    640] Extracted 40.0009% (CPU Time= 0:00:01.6  MEM= 1794.8M)
[03/21 07:41:49    640] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1794.8M)
[03/21 07:41:49    640] Extracted 60.0009% (CPU Time= 0:00:01.9  MEM= 1794.8M)
[03/21 07:41:49    640] Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 1794.8M)
[03/21 07:41:49    640] Extracted 80.0009% (CPU Time= 0:00:02.3  MEM= 1794.8M)
[03/21 07:41:50    640] Extracted 90.0006% (CPU Time= 0:00:02.6  MEM= 1794.8M)
[03/21 07:41:50    641] Extracted 100% (CPU Time= 0:00:03.3  MEM= 1794.8M)
[03/21 07:41:50    641] Number of Extracted Resistors     : 429624
[03/21 07:41:50    641] Number of Extracted Ground Cap.   : 427002
[03/21 07:41:50    641] Number of Extracted Coupling Cap. : 668064
[03/21 07:41:50    641] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:50    641] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 07:41:50    641]  Corner: Cmin
[03/21 07:41:51    641] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1782.8M)
[03/21 07:41:51    641] Creating parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb_Filter.rcdb.d' for storing RC.
[03/21 07:41:51    642] Closing parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d'. 26835 times net's RC data read were performed.
[03/21 07:41:51    642] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1782.758M)
[03/21 07:41:51    642] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:51    642] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1782.758M)
[03/21 07:41:51    642] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1782.758M)
[03/21 07:41:52    643] Setting infinite Tws ...
[03/21 07:41:52    643] First Iteration Infinite Tw... 
[03/21 07:41:52    643] Topological Sorting (CPU = 0:00:00.2, MEM = 1782.8M, InitMEM = 1782.8M)
[03/21 07:41:52    643] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 07:41:52    643] Initializing multi-corner capacitance tables ... 
[03/21 07:41:52    643] Initializing multi-corner resistance tables ...
[03/21 07:41:53    644] Opening parasitic data file '/tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/core_3427_PI04Mi.rcdb.d' for reading.
[03/21 07:41:53    644] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1790.8M)
[03/21 07:41:59    650] AAE_INFO-618: Total number of nets in the design is 26993,  100.0 percent of the nets selected for SI analysis
[03/21 07:41:59    650] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/21 07:41:59    650] End delay calculation. (MEM=1867.13 CPU=0:00:05.7 REAL=0:00:05.0)
[03/21 07:41:59    650] Save waveform /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.AAE_rI98UK/.AAE_3427/waveform.data...
[03/21 07:41:59    650] *** CDM Built up (cpu=0:00:13.0  real=0:00:12.0  mem= 1867.1M) ***
[03/21 07:42:00    651] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1867.1M)
[03/21 07:42:00    651] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 07:42:00    651] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1867.1M)
[03/21 07:42:00    651] Starting SI iteration 2
[03/21 07:42:00    651] AAE_INFO-618: Total number of nets in the design is 26993,  0.1 percent of the nets selected for SI analysis
[03/21 07:42:00    651] End delay calculation. (MEM=1835.12 CPU=0:00:00.2 REAL=0:00:00.0)
[03/21 07:42:00    651] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1835.1M) ***
[03/21 07:42:01    652] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/21 07:42:05    655] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/21 07:42:05    655] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/21 07:42:05    656] Starting SI iteration 1 using Infinite Timing Windows
[03/21 07:42:05    656] #################################################################################
[03/21 07:42:05    656] # Design Stage: PostRoute
[03/21 07:42:05    656] # Design Name: core
[03/21 07:42:05    656] # Design Mode: 65nm
[03/21 07:42:05    656] # Analysis Mode: MMMC OCV 
[03/21 07:42:05    656] # Parasitics Mode: SPEF/RCDB
[03/21 07:42:05    656] # Signoff Settings: SI On 
[03/21 07:42:05    656] #################################################################################
[03/21 07:42:06    657] Setting infinite Tws ...
[03/21 07:42:06    657] First Iteration Infinite Tw... 
[03/21 07:42:06    657] Topological Sorting (CPU = 0:00:00.2, MEM = 1827.1M, InitMEM = 1827.1M)
[03/21 07:42:12    663] AAE_INFO-618: Total number of nets in the design is 26993,  100.0 percent of the nets selected for SI analysis
[03/21 07:42:12    663] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/21 07:42:12    663] End delay calculation. (MEM=1867.13 CPU=0:00:05.5 REAL=0:00:06.0)
[03/21 07:42:12    663] Save waveform /tmp/innovus_temp_3427_ieng6-ece-04.ucsd.edu_nbaimeedi_HtGRSa/.AAE_rI98UK/.AAE_3427/waveform.data...
[03/21 07:42:12    663] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1867.1M) ***
[03/21 07:42:12    663] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1867.1M)
[03/21 07:42:12    663] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 07:42:12    663] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1867.1M)
[03/21 07:42:12    663] Starting SI iteration 2
[03/21 07:42:13    664] AAE_INFO-618: Total number of nets in the design is 26993,  0.1 percent of the nets selected for SI analysis
[03/21 07:42:13    664] End delay calculation. (MEM=1835.12 CPU=0:00:00.2 REAL=0:00:00.0)
[03/21 07:42:13    664] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1835.1M) ***
[03/21 07:51:02    755] 
[03/21 07:51:02    755] *** Memory Usage v#1 (Current mem = 1707.312M, initial mem = 152.258M) ***
[03/21 07:51:02    755] 
[03/21 07:51:02    755] *** Summary of all messages that are not suppressed in this session:
[03/21 07:51:02    755] Severity  ID               Count  Summary                                  
[03/21 07:51:02    755] WARNING   IMPLF-200          301  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 07:51:02    755] WARNING   IMPLF-201          288  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 07:51:02    755] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/21 07:51:02    755] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/21 07:51:02    755] WARNING   IMPOGDS-217        228  Master cell: %s not found in merged file...
[03/21 07:51:02    755] WARNING   IMPOGDS-218          1  Number of master cells not found after m...
[03/21 07:51:02    755] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/21 07:51:02    755] WARNING   IMPEXT-2710         12  Basic Cap table for layer M%d is ignored...
[03/21 07:51:02    755] WARNING   IMPEXT-2760         12  Layer M%d specified in the cap table is ...
[03/21 07:51:02    755] WARNING   IMPEXT-2771         12  Via %s specified in the cap table is ign...
[03/21 07:51:02    755] WARNING   IMPEXT-2801         12  Resistance values are not provided in th...
[03/21 07:51:02    755] WARNING   IMPEXT-3442          2  The version of the capacitance table fil...
[03/21 07:51:02    755] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/21 07:51:02    755] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[03/21 07:51:02    755] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/21 07:51:02    755] WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 07:51:02    755] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/21 07:51:02    755] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/21 07:51:02    755] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[03/21 07:51:02    755] ERROR     IMPOAX-142           3  %s                                       
[03/21 07:51:02    755] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/21 07:51:02    755] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/21 07:51:02    755] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/21 07:51:02    755] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/21 07:51:02    755] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/21 07:51:02    755] *** Message Summary: 3108 warning(s), 5 error(s)
[03/21 07:51:02    755] 
[03/21 07:51:02    755] --- Ending "Innovus" (totcpu=0:12:36, real=0:42:16, mem=1707.3M) ---
