# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do arm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Agustin/Desktop/Prueba {C:/Users/Agustin/Desktop/Prueba/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:57 on Oct 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Agustin/Desktop/Prueba" C:/Users/Agustin/Desktop/Prueba/arm.sv 
# -- Compiling module top
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	top
# End time: 19:10:57 on Oct 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.top
# vsim rtl_work.top 
# Start time: 19:11:08 on Oct 27,2023
# Loading sv_std.std
# Loading rtl_work.top
# Loading rtl_work.arm
# Loading rtl_work.controller
# Loading rtl_work.decode
# Loading rtl_work.condlogic
# Loading rtl_work.flopenr
# Loading rtl_work.condcheck
# Loading rtl_work.datapath
# Loading rtl_work.mux2
# Loading rtl_work.flopr
# Loading rtl_work.adder
# Loading rtl_work.regfile
# Loading rtl_work.extend
# Loading rtl_work.alu
# Loading rtl_work.imem
# Loading rtl_work.dmem
# Loading rtl_work.cmp2
# Loading rtl_work.port
add wave -position end  sim:/top/clk
add wave -position end  sim:/top/reset
add wave -position end  sim:/top/INport
add wave -position end  sim:/top/OUTport
force -freeze sim:/top/clk HiZ 0
force -freeze sim:/top/clk 1 0
force -freeze sim:/top/reset 0 0
add wave -position end  sim:/top/PC
run
# ** Warning: (vsim-7) Failed to open readmem file "C:\Users\Agustin\Desktop\Prueba\mem_io.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Agustin/Desktop/Prueba/arm.sv(49)
#    Time: 0 ps  Iteration: 0  Instance: /top/imem
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersAgustinDesktopPrueba\dmem.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Agustin/Desktop/Prueba/arm.sv(34)
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem
force -freeze sim:/top/reset 1 0
run
run 100
force -freeze sim:/top/PC 00000000000000000000000000000001 0
run
force -freeze sim:/top/PC 1 0
run 100
force -freeze sim:/top/PC 11111111111111111111111111111 0
run 100
# End time: 19:15:08 on Oct 27,2023, Elapsed time: 0:04:00
# Errors: 0, Warnings: 2
