{
  "options": {
    "directed": true,
    "multigraph": true,
    "compound": true
  },
  "nodes": [
    {
      "v": "match_0",
      "value": {
        "rules": [
          {
            "inputs": [
              {
                "variable": false,
                "type": "number",
                "value/const": 1,
                "name": "a0"
              }
            ],
            "outputs": [
              {
                "variable": false,
                "type": "number",
                "value/const": 1,
                "name": "a1"
              }
            ]
          },
          {
            "inputs": [
              {
                "variable": true,
                "type": "number",
                "value": "n",
                "name": "a0"
              }
            ],
            "outputs": [
              {
                "variable": true,
                "type": "number",
                "value": "n",
                "name": "a1"
              }
            ]
          },
          {
            "inputs": [
              {
                "variable": false,
                "type": "number",
                "value/const": 0,
                "name": "a0"
              }
            ],
            "outputs": [
              {
                "variable": false,
                "type": "number",
                "value/const": 0,
                "name": "a1"
              }
            ]
          }
        ],
        "nodeType": "process",
        "atomic": false,
        "inputPorts": {
          "a0": "number"
        },
        "outputPorts": {
          "a1": "number"
        },
        "implementation": {
          "options": {
            "directed": true,
            "multigraph": true,
            "compound": true
          },
          "nodes": [
            {
              "v": "0_EQUAL",
              "value": {
                "nodeType": "process",
                "meta": "logic/equal",
                "type": "atomic",
                "values": [
                  {
                    "value": 1,
                    "port": "i2"
                  }
                ]
              },
              "parent": "match_0"
            },
            {
              "v": "match_0"
            },
            {
              "v": "a0"
            },
            {
              "v": "1_EQUAL",
              "value": {
                "nodeType": "process",
                "meta": "logic/equal",
                "type": "atomic",
                "values": [
                  {
                    "value": 0,
                    "port": "i2"
                  }
                ]
              },
              "parent": "match_0"
            },
            {
              "v": "2_OR",
              "value": {
                "nodeType": "process",
                "meta": "logic/or",
                "type": "atomic"
              },
              "parent": "match_0"
            },
            {
              "v": "3_NOT",
              "value": {
                "nodeType": "process",
                "meta": "logic/not",
                "type": "atomic"
              },
              "parent": "match_0"
            },
            {
              "v": "4_DEMUX",
              "value": {
                "nodeType": "process",
                "meta": "logic/demux",
                "type": "atomic",
                "values": [
                  {
                    "value": 1,
                    "port": "input"
                  }
                ]
              },
              "parent": "match_0"
            },
            {
              "v": "a1"
            },
            {
              "v": "5_DEMUX",
              "value": {
                "nodeType": "process",
                "meta": "logic/demux",
                "type": "atomic",
                "values": [
                  {
                    "value": 0,
                    "port": "input"
                  }
                ]
              },
              "parent": "match_0"
            },
            {
              "v": "6_DEMUX",
              "value": {
                "nodeType": "process",
                "meta": "logic/demux",
                "type": "atomic"
              },
              "parent": "match_0"
            }
          ],
          "edges": [
            {
              "v": "a0",
              "w": "0_EQUAL",
              "value": {
                "inPort": "i1"
              }
            },
            {
              "v": "a0",
              "w": "1_EQUAL",
              "value": {
                "inPort": "i1"
              }
            },
            {
              "v": "0_EQUAL",
              "w": "2_OR",
              "value": {
                "outPort": "eq",
                "inPort": "i1"
              }
            },
            {
              "v": "1_EQUAL",
              "w": "2_OR",
              "value": {
                "outPort": "eq",
                "inPort": "i2"
              }
            },
            {
              "v": "2_OR",
              "w": "3_NOT",
              "value": {
                "outPort": "or",
                "inPort": "input"
              }
            },
            {
              "v": "0_EQUAL",
              "w": "4_DEMUX",
              "value": {
                "outPort": "eq",
                "inPort": "control"
              }
            },
            {
              "v": "4_DEMUX",
              "w": "a1",
              "value": {
                "outPort": "outTrue"
              }
            },
            {
              "v": "1_EQUAL",
              "w": "5_DEMUX",
              "value": {
                "outPort": "eq",
                "inPort": "control"
              }
            },
            {
              "v": "5_DEMUX",
              "w": "a1",
              "value": {
                "outPort": "outTrue"
              }
            },
            {
              "v": "a0",
              "w": "6_DEMUX",
              "value": {
                "inPort": "input"
              }
            },
            {
              "v": "3_NOT",
              "w": "6_DEMUX",
              "value": {
                "outPort": "output",
                "inPort": "control"
              }
            },
            {
              "v": "6_DEMUX",
              "w": "a1",
              "value": {
                "outPort": "outTrue"
              }
            }
          ]
        }
      }
    }
  ],
  "edges": []
}