Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"AlSabah, M., Tomescu, A., Lebedev, I., Serpanos, D., Devadas, S.","PriviPK: Certificate-less and secure email communication",2017,"Computers and Security","70",,,"1","15",,,10.1016/j.cose.2017.04.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019210165&doi=10.1016%2fj.cose.2017.04.008&partnerID=40&md5=9c487a8891a54483233665f3e6fa642c",Article,Scopus,2-s2.0-85019210165
"Haider, S.K., Omar, H., Lebedev, I., Devadas, S., Van Dijk, M.","Leveraging hardware isolation for process level access control &amp; authentication",2017,"Proceedings of ACM Symposium on Access Control Models and Technologies, SACMAT","Part F128644",,,"133","141",,,10.1145/3078861.3078882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025470951&doi=10.1145%2f3078861.3078882&partnerID=40&md5=e3a9b1893ba60a284330a1858ff73966",Conference Paper,Scopus,2-s2.0-85025470951
"Yu, M.D.M., Devadas, S.","Pervasive, dynamic authentication of physical items",2017,"Communications of the ACM","60","4",,"32","39",,,10.1145/3024922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016645006&doi=10.1145%2f3024922&partnerID=40&md5=6b7167ef923c82a289168d2531a52daa",Article,Scopus,2-s2.0-85016645006
"Herder, C., Ren, L., Van Dijk, M., Yu, M.-D., Devadas, S.","Trapdoor Computational Fuzzy Extractors and Stateless Cryptographically-Secure Physical Unclonable Functions",2017,"IEEE Transactions on Dependable and Secure Computing","14","1", 7422776,"65","82",,1,10.1109/TDSC.2016.2536609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010280464&doi=10.1109%2fTDSC.2016.2536609&partnerID=40&md5=ff6882268ecad0147e31df3808311bf6",Article,Scopus,2-s2.0-85010280464
"Yu, M.-D., Devadas, S.","The use of silicon PUF circuits",2016,"Queue","14","6",,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85012048679&partnerID=40&md5=21890ee898b28ce76a9eebd23b5a0944",Article,Scopus,2-s2.0-85012048679
"Yu, X., Liu, H., Zou, E., Devadas, S.","Tardis 2.0: Optimized Time Traveling Coherence for Relaxed Consistency Models",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","11-15-September-2016",,,"261","274",,2,10.1145/2967938.2967942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989332784&doi=10.1145%2f2967938.2967942&partnerID=40&md5=460fbb865c3fd0bed14a02984b67016f",Conference Paper,Scopus,2-s2.0-84989332784
"Yu, M.-D.M., Hiller, M., Delvaux, J., Sowell, R., Devadas, S., Verbauwhede, I.","A Lockdown Technique to Prevent Machine Learning on PUFs for Lightweight Authentication",2016,"IEEE Transactions on Multi-Scale Computing Systems","2","3", 7450665,"146","159",,4,10.1109/TMSCS.2016.2553027,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994351132&doi=10.1109%2fTMSCS.2016.2553027&partnerID=40&md5=2d1a3b72a6f5a409a7ed9e3225ea3276",Article,Scopus,2-s2.0-84994351132
"Yu, X., Devadas, S.","Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2016-March",, 7429308,"227","240",,3,10.1109/PACT.2015.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975467984&doi=10.1109%2fPACT.2015.12&partnerID=40&md5=2a9dd97d032ddcfe96cda1e38a05ad48",Conference Paper,Scopus,2-s2.0-84975467984
"Ren, L., Devadas, S.","Proof of space from stacked expanders",2016,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9985 LNCS",,,"262","285",,,10.1007/978-3-662-53641-4_11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994404386&doi=10.1007%2f978-3-662-53641-4_11&partnerID=40&md5=1d3feb972e4994407ea43b31d2dde826",Conference Paper,Scopus,2-s2.0-84994404386
"Yu, X., Haider, S.K., Ren, L., Fletcher, C., Kwon, A., Van Dijk, M., Devadas, S.","PrORAM: Dynamic prefetcher for oblivious RAM",2015,"Proceedings - International Symposium on Computer Architecture","13-17-June-2015",,,"616","628",,5,10.1145/2749469.2750413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959902430&doi=10.1145%2f2749469.2750413&partnerID=40&md5=3578330c3859376cec10682fe4ec05ba",Conference Paper,Scopus,2-s2.0-84959902430
"Fletcher, C.W., Ren, L., Kwon, A., Van Dijk, M., Devadas, S.","Freecursive ORAM: [Nearly] free recursion and integrity verification for position-based oblivious RAM",2015,"ACM SIGPLAN Notices","50","4",,"103","116",,5,10.1145/2694344.2694353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951172923&doi=10.1145%2f2694344.2694353&partnerID=40&md5=a597988a32ee5cb9587e71ff261cb3a4",Conference Paper,Scopus,2-s2.0-84951172923
"Yu, M.-D.M., Hiller, M., Devadas, S.","Maximum-likelihood decoding of device-specific multi-bit symbols for reliable key generation",2015,"Proceedings of the 2015 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2015",,, 7140233,"38","43",,4,10.1109/HST.2015.7140233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942578562&doi=10.1109%2fHST.2015.7140233&partnerID=40&md5=81236b75d925c55900f82d52b6a7387f",Conference Paper,Scopus,2-s2.0-84942578562
"Fletcher, C.W., Ren, L., Kwon, A., Van Dijk, M., Devadas, S.","Freecursive ORAM: [Nearly] free recursion and integrity verification for position-based oblivious RAM",2015,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","2015-January",,,"103","116",,6,10.1145/2694344.2694353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939193220&doi=10.1145%2f2694344.2694353&partnerID=40&md5=e5e2f599a428bc0943cbfc04c6fb0eff",Conference Paper,Scopus,2-s2.0-84939193220
"Fletcher, C.W., Ren, L., Kwon, A., Van Dijk, M., Stefanov, E., Serpanos, D., Devadas, S.","A low-latency, low-area hardware oblivious RAM controller",2015,"Proceedings - 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015",,, 7160074,"215","222",,3,10.1109/FCCM.2015.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943407214&doi=10.1109%2fFCCM.2015.58&partnerID=40&md5=2b2f51cf07047fdeb9cd01af8e360109",Conference Paper,Scopus,2-s2.0-84943407214
"Kinsy, M.A., Devadas, S.","Low-overhead hard real-time aware interconnect network router",2014,"2014 IEEE High Performance Extreme Computing Conference, HPEC 2014",,, 7040976,"","",,,10.1109/HPEC.2014.7040976,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946688644&doi=10.1109%2fHPEC.2014.7040976&partnerID=40&md5=569da1693e3243edc90d820c63dcf561",Conference Paper,Scopus,2-s2.0-84946688644
"Mandel Yu, M.-D., M'Raihi, D., Verbauwhede, I., Devadas, S.","A noise bifurcation architecture for linear additive physical functions",2014,"Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",,, 6855582,"124","129",,12,10.1109/HST.2014.6855582,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905992397&doi=10.1109%2fHST.2014.6855582&partnerID=40&md5=7d4d1d4fe8d0949c32bb6208eef6814b",Conference Paper,Scopus,2-s2.0-84905992397
"Sinangil, Y., Neuman, S.M., Sinangil, M.E., Ickes, N., Bezerra, G., Lau, E., Miller, J.E., Hoffmann, H.C., Devadas, S., Chandraksan, A.P.","A self-aware processor SoC using energy monitors integrated into power converters for self-adaptation",2014,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6858424,"","",,5,10.1109/VLSIC.2014.6858424,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905641000&doi=10.1109%2fVLSIC.2014.6858424&partnerID=40&md5=caae6f7e43fd012f3066281439e6ddf3",Conference Paper,Scopus,2-s2.0-84905641000
"Yang, H.-J., Costan, V., Zeldovich, N., Devadas, S.","Authenticated storage using small trusted hardware",2013,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"35","46",,4,10.1145/2517488.2517494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889076863&doi=10.1145%2f2517488.2517494&partnerID=40&md5=022142e8dbe01d02ed81fab734f15cd9",Conference Paper,Scopus,2-s2.0-84889076863
"Yu, X., Fletcher, C.W., Ren, L., Van Dijk, M., Devadas, S.","Generalized external interaction with tamper-resistant hardware with bounded information leakage",2013,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"23","33",,6,10.1145/2517488.2517498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888985277&doi=10.1145%2f2517488.2517498&partnerID=40&md5=fe4d2ee2ac0018975dd008c9dcac1a73",Conference Paper,Scopus,2-s2.0-84888985277
"Kurian, G., Khan, O., Devadas, S.","The locality-aware adaptive cache coherence protocol",2013,"Proceedings - International Symposium on Computer Architecture",,,,"523","534",,20,10.1145/2485922.2485967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881138020&doi=10.1145%2f2485922.2485967&partnerID=40&md5=8a0f194e96d345fc3e44e5710f563613",Conference Paper,Scopus,2-s2.0-84881138020
"Ren, L., Yu, X., Fletcher, C.W., Van Dijk, M., Devadas, S.","Design space exploration and optimization of path oblivious RAM in secure processors",2013,"Proceedings - International Symposium on Computer Architecture",,,,"571","582",,26,10.1145/2485922.2485971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881169695&doi=10.1145%2f2485922.2485971&partnerID=40&md5=8adf46007a312ad57c3e1c3f4afa17bc",Conference Paper,Scopus,2-s2.0-84881169695
"Kinsy, M.A., Pellauer, M., Devadas, S.","Heracles: A tool for fast RTL-based design space exploration of multicore processors",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"125","134",,12,10.1145/2435264.2435287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874516205&doi=10.1145%2f2435264.2435287&partnerID=40&md5=a9c431d4166c1296282b816d9791fcba",Conference Paper,Scopus,2-s2.0-84874516205
"Fletcher, C.W., Harding, R., Khan, O., Devadas, S.","A framework to accelerate sequential programs on homogeneous multicores",2013,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",,, 6673306,"344","347",,,10.1109/VLSI-SoC.2013.6673306,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899513210&doi=10.1109%2fVLSI-SoC.2013.6673306&partnerID=40&md5=6393ba9d4657be1c564071f46aa1b47a",Conference Paper,Scopus,2-s2.0-84899513210
"Ren, L., Fletcher, C.W., Yu, X., Van Dijk, M., Devadas, S.","Integrity verification for path Oblivious-RAM",2013,"2013 IEEE High Performance Extreme Computing Conference, HPEC 2013",,, 6670339,"","",,7,10.1109/HPEC.2013.6670339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893446005&doi=10.1109%2fHPEC.2013.6670339&partnerID=40&md5=0e13b95ded7531859daf091930e751ab",Conference Paper,Scopus,2-s2.0-84893446005
"Kinsy, M.A., Cho, M.H., Shim, K.S., Lis, M., Suh, G.E., Devadas, S.","Optimal and heuristic application-aware oblivious routing",2013,"IEEE Transactions on Computers","62","1", 6081853,"59","73",,8,10.1109/TC.2011.219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870507090&doi=10.1109%2fTC.2011.219&partnerID=40&md5=aac94f2ab921ef8251118eea27b9bd5c",Article,Scopus,2-s2.0-84870507090
"Fletcher, C., Van Dijk, M., Devadas, S.","Towards an interpreter for efficient encrypted computation",2012,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"83","94",,7,10.1145/2381913.2381928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869809968&doi=10.1145%2f2381913.2381928&partnerID=40&md5=d50050faff90748968263a7881f7733f",Conference Paper,Scopus,2-s2.0-84869809968
"Majzoobi, M., Rostami, M., Koushanfar, F., Wallach, D.S., Devadas, S.","Slender PUF protocol: A lightweight, robust, and secure authentication by substring matching",2012,"Proceedings - IEEE CS Security and Privacy Workshops, SPW 2012",,, 6227682,"33","44",,38,10.1109/SPW.2012.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864182393&doi=10.1109%2fSPW.2012.30&partnerID=40&md5=cc2f042d96b2f2c976a5b3dc635038a3",Conference Paper,Scopus,2-s2.0-84864182393
"Yu, M.-D.M., Sowell, R., Singh, A., M'Raihi, D., Devadas, S.","Performance metrics and empirical results of a PUF cryptographic key generation ASIC",2012,"Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2012",,, 6224329,"108","115",,21,10.1109/HST.2012.6224329,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864153887&doi=10.1109%2fHST.2012.6224329&partnerID=40&md5=54b80d365315e13c31be9ef38a4b22d1",Conference Paper,Scopus,2-s2.0-84864153887
"Paral, Z., Devadas, S.","Reliable and efficient PUF-based key generation using pattern matching",2011,"2011 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011",,, 5955010,"128","133",,41,10.1109/HST.2011.5955010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052007887&doi=10.1109%2fHST.2011.5955010&partnerID=40&md5=c770cd1ecd3acf1cd43f46edecc199ab",Conference Paper,Scopus,2-s2.0-80052007887
"Lis, M., Cho, M.H., Shim, K.S., Devadas, S.","Path-Diverse In-Order Routing",2010,"1st International Conference on Green Circuits and Systems, ICGCS 2010",,, 5543048,"311","316",,6,10.1109/ICGCS.2010.5543048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956586477&doi=10.1109%2fICGCS.2010.5543048&partnerID=40&md5=6cf8761bc8fcf75f628dec3a7b48f579",Conference Paper,Scopus,2-s2.0-77956586477
"Yu, M.-D., Devadas, S.","Secure and robust error correction for physical unclonable functions",2010,"IEEE Design and Test of Computers","27","1", 5406672,"48","65",,116,10.1109/MDT.2010.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76949095784&doi=10.1109%2fMDT.2010.25&partnerID=40&md5=c6b78037f5c2b4f423d5fa79acbe9296",Article,Scopus,2-s2.0-76949095784
"Cho, M.H., Lis, M., Shim, K.S., Kinsy, M., Wen, T., Devadas, S.","Oblivious routing in on-chip bandwidth-adaptive networks",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260537,"181","190",,22,10.1109/PACT.2009.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449652982&doi=10.1109%2fPACT.2009.41&partnerID=40&md5=54b8804a08ca5b55603faf7df20023d3",Conference Paper,Scopus,2-s2.0-70449652982
"Cho, M.H., Cheng, C.-C., Kinsy, M., Suh, G.E., Devadas, S.","Diastolic arrays: Throughput-driven reconfigurable computing",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681615,"457","464",,9,10.1109/ICCAD.2008.4681615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849086430&doi=10.1109%2fICCAD.2008.4681615&partnerID=40&md5=64c77bf6cf7d04acdb1c3f297f9b99b7",Conference Paper,Scopus,2-s2.0-57849086430
"Sarmenta, L.F.G., Van Dijk, M., Rhodes, J., Devadas, S.","Offline count-limited certificates",2008,"Proceedings of the ACM Symposium on Applied Computing",,,,"2145","2152",,3,10.1145/1363686.1364200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749177789&doi=10.1145%2f1363686.1364200&partnerID=40&md5=6d40622b802b23b94339c3939256990d",Conference Paper,Scopus,2-s2.0-56749177789
"Ranasinghe, D.C., Devadas, S., Cole, P.H.","A low cost solution to cloning and authentication based on a lightweight primitive",2008,"Networked RFID Systems and Lightweight Cryptography: Raising Barriers to Product Counterfeiting: First Edition",,,,"289","309",,2,10.1007/978-3-540-71641-9_17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890009560&doi=10.1007%2f978-3-540-71641-9_17&partnerID=40&md5=c0db0da903fa6cfc1ad2206d5099c565",Book Chapter,Scopus,2-s2.0-84890009560
"Costan, V., Sarmenta, L.F.G., Van Dijk, M., Devadas, S.","The trusted execution module: Commodity general-purpose trusted computing",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5189 LNCS",,,"133","148",,17,10.1007/978-3-540-85893-5_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949106502&doi=10.1007%2f978-3-540-85893-5_10&partnerID=40&md5=fcca3e63e40ed46af32aaed78554041c",Conference Paper,Scopus,2-s2.0-52949106502
"Van Dijk, M., Rhodes, J., Sarmenta, L.F.G., Devadas, S.","Offline untrusted storage with immediate detection of forking and replay attacks",2007,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"41","48",,23,10.1145/1314354.1314364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649309769&doi=10.1145%2f1314354.1314364&partnerID=40&md5=b74b95233905120e2759f18b5c83d83b",Conference Paper,Scopus,2-s2.0-78649309769
"Gassend, B., Van Dijk, M., Clarke, D., Devadas, S.","Controlled physical random functions",2007,"Security with Noisy Data: On Private Biometrics, Secure Key Storage and Anti-Counterfeiting",,,,"235","253",,2,10.1007/978-1-84628-984-2_14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892284111&doi=10.1007%2f978-1-84628-984-2_14&partnerID=40&md5=3eda8c1d384c2b74ff757b6193f524e5",Book Chapter,Scopus,2-s2.0-84892284111
"O'Donnell, C.W., Suh, G.E., Van Dijk, M., Devadas, S.","Memoization attacks and copy protection in partitioned applications",2007,"Proceedings of the 2007 IEEE Workshop on Information Assurance, IAW",,, 4267574,"291","301",,1,10.1109/IAW.2007.381946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48749099996&doi=10.1109%2fIAW.2007.381946&partnerID=40&md5=da7719c7c6f4ee644bd1f26537f9a72b",Conference Paper,Scopus,2-s2.0-48749099996
"De Simone, R., Devadas, S., Schneider, K., Hoe, J.C.","Message from the chairs",2007,"Proceedings - Fifth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'07",,, 4231760,"","",,,10.1109/MEMCOD.2007.371261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548849764&doi=10.1109%2fMEMCOD.2007.371261&partnerID=40&md5=d4bbdd7cdb366e9ef5bfacabf33f9444",Editorial,Scopus,2-s2.0-34548849764
"Suh, G.E., Devadas, S.","Physical unclonable functions for device authentication and secret key generation",2007,"Proceedings - Design Automation Conference",,, 4261134,"9","14",,736,10.1109/DAC.2007.375043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547307341&doi=10.1109%2fDAC.2007.375043&partnerID=40&md5=7981c57c6ea00ab63424c72f11dd5601",Conference Paper,Scopus,2-s2.0-34547307341
"Gassend, B., O'Donnell, C.W., Thies, W., Lee, A., Van Dijk, M., Devadas, S.","Learning biophysically-motivated parameters for alpha helix prediction",2007,"BMC Bioinformatics","8","SUPPL. 5", S3,"","",,3,10.1186/1471-2105-8-S5-S3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547770359&doi=10.1186%2f1471-2105-8-S5-S3&partnerID=40&md5=4b5016f756ceeb9889645fa47db93815",Article,Scopus,2-s2.0-34547770359
"Sarmenta, L.F.G., Van Dijk, M., O'Donnell, C.W., Rhodes, J., Devadas, S.","Virtual monotonic counters and count-limited objects using a TPM without a trusted OS",2006,"Proceedings of the First ACM Workshop on Scalable Trusted Computing, STC'06. A workshop held in conjuction with the 13th ACM Conference on Computer and Communications Security, CCS'06",,,,"27","42",,54,10.1145/1179474.1179485,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547182340&doi=10.1145%2f1179474.1179485&partnerID=40&md5=6cac661928a505caea50fd012980f590",Conference Paper,Scopus,2-s2.0-34547182340
"Van Dijk, M., Clarke, D., Gassend, B., Suh, G.E., Devadas, S.","Speeding up exponentiation using an untrusted computational resource",2006,"Designs, Codes, and Cryptography","39","2",,"253","273",,23,10.1007/s10623-005-3710-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645066370&doi=10.1007%2fs10623-005-3710-8&partnerID=40&md5=ee1409ff068c94d16fb1e4661e6ec85b",Article,Scopus,2-s2.0-33645066370
"Suh, G.E., O'Donnell, C.W., Sachdev, I., Devadas, S.","Design and implementation of the AEGIS single-chip secure processor using physical random functions",2005,"Proceedings - International Symposium on Computer Architecture",,,,"25","36",,104,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544441530&partnerID=40&md5=f45a4054944068c960bab9749c16e360",Conference Paper,Scopus,2-s2.0-27544441530
"Clarke, D., Suh, G.E., Gassend, B., Sudan, A., Van Dijk, M., Devadas, S.","Towards constant bandwidth overhead integrity checking of untrusted data",2005,"Proceedings - IEEE Symposium on Security and Privacy",,,,"139","153",,24,10.1109/SP.2005.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544456041&doi=10.1109%2fSP.2005.24&partnerID=40&md5=76224c6b1bf23ed1d8f2217f9c945391",Conference Paper,Scopus,2-s2.0-27544456041
"Suh, G.E., O'Donnell, C.W., Devadas, S.","AEGIS: A single-chip secure processor",2005,"Information Security Technical Report","10","2",,"63","73",,16,10.1016/j.istr.2005.05.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23444439038&doi=10.1016%2fj.istr.2005.05.002&partnerID=40&md5=64704ffbff8bcdfc8775be097a7ecada",Article,Scopus,2-s2.0-23444439038
"Costa, J., Silveira, L., Devadas, S., Monteiro, J.","Power estimation using probability polynomials",2005,"Design Automation for Embedded Systems","9","1",,"19","52",,2,10.1007/s10617-005-5344-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444421573&doi=10.1007%2fs10617-005-5344-5&partnerID=40&md5=31d6d65eae1e2b5dd3ca4bce7ffffadc",Article,Scopus,2-s2.0-17444421573
"Suh, G.E., Lee, J.W., Zhang, D., Devadas, S.","Secure program execution via dynamic information flow tracking",2004,"ACM SIGPLAN Notices","39","11",,"85","96",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12344330740&partnerID=40&md5=4cf6e1887737edf16e669ae0deaf63f2",Conference Paper,Scopus,2-s2.0-12344330740
"Suh, G.E., Clarke, D., Gassend, B., Van Dijk, M., Devadas, S.","AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing",2003,"Proceedings of the International Conference on Supercomputing",,,,"160","171",,263,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142280988&partnerID=40&md5=72bc0a888680a08a1dd7ddbc0d604701",Conference Paper,Scopus,2-s2.0-1142280988
"Clarke, D., Devadas, S., Van Dijk, M., Gassend, B., Suh, G.E.","Incremental multiset hash functions and their application to memory integrity checking",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2894",,,"188","207",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345490611&partnerID=40&md5=ef14138ce639b33bfb7ad97b898bc4ee",Article,Scopus,2-s2.0-0345490611
"Jain, P., Suh, G.E., Devadas, S.","Embedded intelligent SRAM",2003,"Proceedings - Design Automation Conference",,,,"869","874",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042134614&partnerID=40&md5=65349b410c56114aa8e657c396bee941",Conference Paper,Scopus,2-s2.0-0042134614
"Gassend, B., Clarke, D., Van Dijk, M., Devadas, S.","Delay-based circuit authentication and applications",2003,"Proceedings of the ACM Symposium on Applied Computing",,,,"294","301",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037999043&partnerID=40&md5=4393a895e5f068f7352d83f2d6b1214f",Conference Paper,Scopus,2-s2.0-0037999043
"Suh, G.E., Clarke, D., Gasend, B., Van Dijk, M., Devadas, S.","Efficient memory integrity verification and encryption for secure processors",2003,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2003-January",, 1253207,"339","350",,87,10.1109/MICRO.2003.1253207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944412608&doi=10.1109%2fMICRO.2003.1253207&partnerID=40&md5=5c83645fb4e4d5ae1af0f7e841274dcf",Conference Paper,Scopus,2-s2.0-84944412608
"Gassend, B., Clarke, D., Van Dijk, M., Devadas, S.","Silicon physical random functions",2002,"Proceedings of the ACM Conference on Computer and Communications Security",,,,"148","160",,568,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038341105&partnerID=40&md5=468af7f6d3a29a91915081402bedd5c8",Conference Paper,Scopus,2-s2.0-0038341105
"Fallah, F., Ashar, P., Devadas, S.","Functional vector generation for sequential HDL models under an observability-based code coverage metric",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","6",,"919","923",,6,10.1109/TVLSI.2002.808438,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037002430&doi=10.1109%2fTVLSI.2002.808438&partnerID=40&md5=3ca677fee2c19263b07a2a5b471c873b",Article,Scopus,2-s2.0-0037002430
"Gassend, B., Clarke, D., Van Dijk, M., Devadas, S.","Controlled physical random functions",2002,"Proceedings - Annual Computer Security Applications Conference, ACSAC","2002-January",, 1176287,"149","160",,126,10.1109/CSAC.2002.1176287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449138830&doi=10.1109%2fCSAC.2002.1176287&partnerID=40&md5=55ab36b662e7501f6f1d06cfcac9bc7a",Conference Paper,Scopus,2-s2.0-46449138830
"Clarke, D., Gassend, B., Kotwal, T., Burnside, M., Van Dijk, M., Devadas, S., Rivest, R.","The untrusted computer problem and camera-based authentication",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2414",,,"114","124",,17,10.1007/3-540-45866-2_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958955276&doi=10.1007%2f3-540-45866-2_10&partnerID=40&md5=3d8d21ad7c4f4d9182eccd9e9a9d2ecd",Conference Paper,Scopus,2-s2.0-84958955276
"Hadjiyiannis, G., Hanono, S., Devadas, S.","ISDL: an instruction set description language for retargetability and architecture exploration",2000,"Design Automation for Embedded Systems","6","1",,"39","69",,3,10.1023/A:1008937425064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034262308&doi=10.1023%2fA%3a1008937425064&partnerID=40&md5=d9dea8894a5a84fbe44fd27af2756092",Article,Scopus,2-s2.0-0034262308
"Costa, J.C., Devadas, S., Monteiro, J.C.","Observability analysis of embedded software for coverage-directed validation",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896446,"27","32",,15,10.1109/ICCAD.2000.896446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474912&doi=10.1109%2fICCAD.2000.896446&partnerID=40&md5=8d320ccad874b94d16d0e32299af39bb",Conference Paper,Scopus,2-s2.0-0034474912
"Liao, S., Devadas, S., Keutzer, K.","A Text-Compression-Based method for code size minimization in embedded systems",1999,"ACM Transactions on Design Automation of Electronic Systems","4","1",,"12","38",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22644451924&partnerID=40&md5=dd2bbe882f104dcc5938c113710d4972",Article,Scopus,2-s2.0-22644451924
"Fallah, Farzan, Ashar, Pranav, Devadas, Srinivas","Simulation vector generation from HDL descriptions for observability-enhanced statement coverage",1999,"Proceedings - Design Automation Conference",,,,"666","671",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032640870&partnerID=40&md5=b99be0e6939a5d4062cf1240b522ab1c",Article,Scopus,2-s2.0-0032640870
"Liao, S.Y., Devadas, S., Keutzer, K.","Code density optimization for embedded DSP processors using data compression techniques",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","7",,"601","608",,19,10.1109/43.709398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032119586&doi=10.1109%2f43.709398&partnerID=40&md5=9b7b347ffaaa0272e770408619a9936b",Article,Scopus,2-s2.0-0032119586
"Yun, K.Y., Lin, B., Dill, D.L., Devadas, S.","BDD-Based synthesis of extended burst-mode controllers",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","9",,"782","792",,1,10.1109/43.720315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032166561&doi=10.1109%2f43.720315&partnerID=40&md5=2789e02a85b2bbcfd23296f62d498de8",Article,Scopus,2-s2.0-0032166561
"Liao, S., Devadas, S., Keutzer, K., Tjiang, S., Wang, A.","Code Optimization Techniques in Embedded DSP Microprocessors",1998,"Design Automation for Embedded Systems","3","1",,"59","73",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031651999&partnerID=40&md5=154adf6c85561d029e9319a59e20f749",Article,Scopus,2-s2.0-0031651999
"Fallah, Farzan, Devadas, Srinivas, Keutzer, Kurt","Functional vector generation for HDL models using linear programming and 3-satisfiability",1998,"Proceedings - Design Automation Conference",,,,"528","533",,59,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031638155&partnerID=40&md5=f8448c7ce29bf8760df3041378596e51",Conference Paper,Scopus,2-s2.0-0031638155
"Fallah, Farzan, Devadas, Srinivas, Keutzer, Kurt","OCCOM: Efficient computation of observability-based code coverage metrics for functional verification",1998,"Proceedings - Design Automation Conference",,,,"152","157",,65,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031638166&partnerID=40&md5=ef6aee507e0a9c767bc57db88c9ca7fa",Conference Paper,Scopus,2-s2.0-0031638166
"Hadjiyiannis, George, Hanono, Silvina, Devadas, Srinivas","ISDL: an instruction set description language for retargetability",1997,"Proceedings - Design Automation Conference",,,,"299","302",,167,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030712735&partnerID=40&md5=1530497ab42f69e325a525befc0a6bc2",Conference Paper,Scopus,2-s2.0-0030712735
"Costa, Jose C., Monteiro, Jose C., Devadas, Srinivas","Switching activity estimation using limited depth reconvergent path analysis",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"184","189",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030649426&partnerID=40&md5=94010d837812af364e24f9722298ebc3",Conference Paper,Scopus,2-s2.0-0030649426
"Sudarsanam, Ashok, Liao, Stan, Devadas, Srinivas","Analysis and evaluation of address arithmetic capabilities in custom DSP architectures",1997,"Proceedings - Design Automation Conference",,,,"287","292",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030679984&partnerID=40&md5=38ab754d427d7329bd58aa14627b6d51",Conference Paper,Scopus,2-s2.0-0030679984
"Devadas, S., Keutzer, K.","Addendum to ""synthesis of robust delay-fault testable circuits: Theory""",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","4",,"445","446",,,10.1109/43.494708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030122437&doi=10.1109%2f43.494708&partnerID=40&md5=17c3aeba1531ef423a0ddc4ac972f3d4",Article,Scopus,2-s2.0-0030122437
"Devadas, Srinivas, Ghosh, Abhijit, Keutzer, Kurt","Observability-based code coverage metric for functional simulation",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"418","425",,70,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030399158&partnerID=40&md5=fa70b0db15058b1b810282b3477c6b28",Conference Paper,Scopus,2-s2.0-0030399158
"Liao, S., Devadas, S., Keutzer, K., Tjiang, S., Wang, A.","Storage Assignment to Decrease Code Size",1996,"ACM Transactions on Programming Languages and Systems","18","3",,"235","253",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030149574&partnerID=40&md5=91a477bac50dbbfef4f2bc373b7419ec",Article,Scopus,2-s2.0-0030149574
"Lam, Kevin N., Devadas, Srinivas","PECS: a peak current and power simulator for CMOS combinational circuits",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"488","491",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029723904&partnerID=40&md5=ccfe54747410eb19c982c064f7c527a9",Conference Paper,Scopus,2-s2.0-0029723904
"Monteiro, Jos, Devadas, Srinivas, Ashar, Pranav, Mauskar, Ashutosh","Scheduling techniques to enable power management",1996,"Proceedings - Design Automation Conference",,,,"349","352",,53,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029710305&partnerID=40&md5=2d177228fd009e36e98d14b6dd982142",Conference Paper,Scopus,2-s2.0-0029710305
"Tsui, C.-Y., Monteiro, J., Pedram, M., Devadas, S., Despain, A.M., Lin, B.","Correction to “Power Estimation Methods for Sequential Logic Circuits” (IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1995) 3(3) (404–416) (10.1109/92.406998))",1996,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","4","4",,"495","",,,10.1109/TVLSI.1996.544414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008014323&doi=10.1109%2fTVLSI.1996.544414&partnerID=40&md5=13d9db32b6d0cae6c2ee33ca21be3abf",Erratum,Scopus,2-s2.0-85008014323
"Liao, Stan, Devadas, Srinivas, Keutzer, Kurt, Tjiang, Steve","Instruction selection using binate covering for code size optimization",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"393","399",,62,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029488328&partnerID=40&md5=e1e92152201cd8c31a0eb0eb98854060",Conference Paper,Scopus,2-s2.0-0029488328
"Liao, S., Devadas, S., Keutzer, K., Tjiang, S., Wang, A.","Storage Assignment to Decrease Code Size",1995,"ACM SIGPLAN Notices","30","6",,"186","195",,5,10.1145/223428.207139,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976682741&doi=10.1145%2f223428.207139&partnerID=40&md5=64ca8618c2bc41ffccdd32873d4cc1b4",Article,Scopus,2-s2.0-84976682741
"Devadas, Srinivas, Malik, Sharad","Survey of optimization techniques targeting low power VLSI circuits",1995,"Proceedings - Design Automation Conference",,,,"242","247",,110,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029233973&partnerID=40&md5=1bdfd2baeae214b60a455a61093b4a98",Conference Paper,Scopus,2-s2.0-0029233973
"Lin, B., Devadas, S.","Synthesis of Hazard-Free Multilevel Logic Under Multiple-Input Changes from Binary Decision Diagrams",1995,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","14","8",,"974","985",,12,10.1109/43.402497,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029358772&doi=10.1109%2f43.402497&partnerID=40&md5=f623790c35644571c7b580c19725d5b2",Article,Scopus,2-s2.0-0029358772
"Liao, Stan, Devadas, Srinivas, Keutzer, Kurt, Tjiang, Steve, Wang, Albert","Code optimization techniques for embedded DSP microprocessors",1995,"Proceedings - Design Automation Conference",,,,"599","604",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029236381&partnerID=40&md5=a7935d6e5ea48b432ee50ea8e84a4b3c",Conference Paper,Scopus,2-s2.0-0029236381
"Tsui, C.-Y., Pedram, M., Despain, A.M., Monteiro, J., Devadas, S., Lin, B.","Power Estimation Methods for Sequential Logic Circuits",1995,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","3","3",,"404","416",,53,10.1109/92.406998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029379466&doi=10.1109%2f92.406998&partnerID=40&md5=6f6595a961876363153fae53f2318700",Article,Scopus,2-s2.0-0029379466
"Bhagwati, Vishal, Devadas, Srinivas","Automatic verification of pipelined microprocessors",1994,"Proceedings - Design Automation Conference",,,,"603","608",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028590839&partnerID=40&md5=2b70b748bc07e2118fc2bcf121b1bf64",Conference Paper,Scopus,2-s2.0-0028590839
"Lin, Bill, Devadas, Srinivas","Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"542","549",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028713062&partnerID=40&md5=bcd49845a85989c0f3c47b01ffbd5288",Article,Scopus,2-s2.0-0028713062
"Yun, Kenneth Y., Lin, Bill, Dill, David L., Devadas, Srinivas","Performance-driven synthesis of asynchronous controllers",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"550","557",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028698205&partnerID=40&md5=370c975cb790d28ce8f86cf3e297708c",Article,Scopus,2-s2.0-0028698205
"Monteiro, Jose, Devadas, Srinivas, Lin, Bill","Methodology for efficient estimation of switching activity in sequential logic circuits",1994,"Proceedings - Design Automation Conference",,,,"12","17",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028561656&partnerID=40&md5=4f514bcdbb1b0806a28159703e47a84e",Conference Paper,Scopus,2-s2.0-0028561656
"Alidina, Mazhar, Monteiro, Jose, Devadas, Srinivas, Ghosh, Abhijit, Papaefthymiou, Marios","Precomputation-based sequential logic optimization for low power",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"74","81",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028710947&partnerID=40&md5=1ff0bee638f624458d4cb8ab06eccbaa",Article,Scopus,2-s2.0-0028710947
"Devadas, S., Keutzer, K., Malik, S., Wang, A.","Verification of asynchronous interface circuits with bounded wire delays",1994,"Journal of VLSI Signal Processing","7","1-2",,"161","182",,4,10.1007/BF02108195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028371709&doi=10.1007%2fBF02108195&partnerID=40&md5=b1a6becc513616ed55a3164d7b7c9469",Article,Scopus,2-s2.0-0028371709
"Van Aelten, F., Devadas, S.","Event-Based Verification of Synchronous, Globally Controlled, Logic Designs Against Signal Flow Graphs",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","1",,"122","134",,4,10.1109/43.273743,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028282247&doi=10.1109%2f43.273743&partnerID=40&md5=e202cc3f599138d9cfdf75a09846d728",Article,Scopus,2-s2.0-0028282247
"Devadas, S., Keutzer, K., Wang, A., Malik, S.","Certified Timing Verification and the Transition Delay of a Logic Circuit",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","3",,"333","342",,9,10.1109/92.311642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028501888&doi=10.1109%2f92.311642&partnerID=40&md5=a6614f7bc1ad35a77caa7fee4b864a51",Article,Scopus,2-s2.0-0028501888
"Devadas, S., Keutzer, K., Malik, S., Wang, A.","Event Suppression: Improving the Efficiency of Timing Simulation for Synchronous Digital Circuits",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","6",,"814","822",,9,10.1109/43.285254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028446587&doi=10.1109%2f43.285254&partnerID=40&md5=5d92b03948e8f444f1bffd0ed8ee98b6",Article,Scopus,2-s2.0-0028446587
"Monteiro, Jose, Kukula, James, Devadas, Srinivas, Neto, Horacio","Bitwise encoding of finite state machines",1994,"Proceedings of the IEEE International Conference on VLSI Design",,,,"379","382",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028134501&partnerID=40&md5=a759abdffdb637eb7d7ffb7b42dfaf34",Conference Paper,Scopus,2-s2.0-0028134501
"Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., Papaefthymiou, M.","Precomputation-Based Sequential Logic Optimization for Low Power",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","4",,"426","436",,125,10.1109/92.335011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028727716&doi=10.1109%2f92.335011&partnerID=40&md5=448478d0c5e70d5d0a4163a611de61e2",Article,Scopus,2-s2.0-0028727716
"Shen, Amelia, Devadas, Srinivas, Ghosh, Abhijit","Probabilistic construction and manipulation of free Boolean diagrams",1993,,,,,"544","549",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027841571&partnerID=40&md5=7ab6744a425d211939bb2c2980476ddf",Conference Paper,Scopus,2-s2.0-0027841571
"Liao, Stan, Devadas, Srinivas, Ghosh, Abhijit","Boolean factorization using multiple-valued minimization",1993,,,,,"606","611",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027796047&partnerID=40&md5=d26ae7a5af51eea1652d2b72db2fe28e",Conference Paper,Scopus,2-s2.0-0027796047
"Monteiro, Jose, Devadas, Srinivas, Ghosh, Abhijit","Retiming sequential circuits for low power",1993,,,,,"398","402",,85,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027799710&partnerID=40&md5=af34843fc056b7b9bca234b034f7d708",Conference Paper,Scopus,2-s2.0-0027799710
"Ashar, P., Devadas, S., Keutzer, K.","Gate-delay-fault testability properties of multiplexor-based networks",1993,"Formal Methods in System Design","2","1",,"93","112",,1,10.1007/BF01383945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027544774&doi=10.1007%2fBF01383945&partnerID=40&md5=21af9de6eb4c1c6da07d180b4839f4c8",Article,Scopus,2-s2.0-0027544774
"Devadas, S., Keutzer, K., Malik, S.","A synthesis-based test generation and compaction algorithm for multifaults",1993,"Journal of Electronic Testing","4","1",,"91","104",,2,10.1007/BF00971942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027541957&doi=10.1007%2fBF00971942&partnerID=40&md5=2b2fc174ff5a3ca2584a6bf2aa4eeb68",Article,Scopus,2-s2.0-0027541957
"Devadas, S.","Comparing Two-Level and Ordered Binary Decision Diagram Representations of Logic Functions",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","5",,"722","723",,8,10.1109/43.277617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027595269&doi=10.1109%2f43.277617&partnerID=40&md5=86e320fb193153fc8ca87725741fb424",Article,Scopus,2-s2.0-0027595269
"Bryan, M.J., Devadas, S., Keutzer, K.","Analysis arid Design of Regular Structures for Robust Dynamic Fault Testability",1993,"VLSI Design","1","1",,"45","60",,,10.1155/1993/38536,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956444358&doi=10.1155%2f1993%2f38536&partnerID=40&md5=33afe42445600cf1f16e0bf7a0aef80a",Article,Scopus,2-s2.0-84956444358
"Devadas, S., Keutzer, K., Malik, S., Wang, A.","Computation of Floating Mode Delay in Combinational Circuits: Practice and Implementation",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","12",,"1924","1936",,19,10.1109/43.251156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027840911&doi=10.1109%2f43.251156&partnerID=40&md5=8996642df38b272e028f19469347b772",Article,Scopus,2-s2.0-0027840911
"Cheng, K.-T., Devadas, S., Keutzer, K.","Delay-Fault Test Generation and Synthesis for Testability Under a Standard Scan Design Methodology",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","8",,"1217","1231",,60,10.1109/43.238614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027649930&doi=10.1109%2f43.238614&partnerID=40&md5=7044339242bdd7049d54206bd788dd8d",Article,Scopus,2-s2.0-0027649930
"Ghosh, A., Devadas, S., Newton, A.R.","Sequential Test Generation and Synthesis for Testability at the Register-Transfer and Logic Levels",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","5",,"579","598",,18,10.1109/43.277606,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027595822&doi=10.1109%2f43.277606&partnerID=40&md5=8f8b40c6dea3847d54e920cd7d97c758",Article,Scopus,2-s2.0-0027595822
"Jyu, H.-F., Malik, S., Devadas, S., Keutzer, K.W.","Statistical Timing Analysis of Combinational Logic Circuits",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","2",,"126","137",,57,10.1109/92.238423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027614893&doi=10.1109%2f92.238423&partnerID=40&md5=b2ee31aacfd157efa3d09cba55a8d2b3",Article,Scopus,2-s2.0-0027614893
"Van Aelten, F., Allen, J., Devadas, S.","Verification of Relations between Synchronous Machines",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","12",,"1947","1959",,,10.1109/43.251158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027848191&doi=10.1109%2f43.251158&partnerID=40&md5=80ee58b748893d78bb85cba9de34697b",Article,Scopus,2-s2.0-0027848191
"Ashar, P., Devadas, S., Keutzer, K.","Path-delay-fault testability properties of multiplexor-based networks",1993,"Integration, the VLSI Journal","15","1",,"1","23",,21,10.1016/0167-9260(93)90002-T,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027634507&doi=10.1016%2f0167-9260%2893%2990002-T&partnerID=40&md5=e5c9b5dde89616a5f7e192c5094e38ed",Article,Scopus,2-s2.0-0027634507
"Kukula, James, Devadas, Srinivas","Finite state machine decomposition by transition pairing",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"414","417",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027044678&partnerID=40&md5=f0d73997349f8f6c7bfab20831bd271a",Conference Paper,Scopus,2-s2.0-0027044678
"Van Aelten, Filip, Liao, Stan Y., Allen, Jonathan, Devadas, Srinivas","Automatic generation and verification of sufficient correctness properties for synchronous processors",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"183","187",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026966670&partnerID=40&md5=8d1d87d5ab3e4d8be0d51de65f4ec32b",Conference Paper,Scopus,2-s2.0-0026966670
"Van Aelten, Filip, Allen, Jonathan, Devadas, Srinivas","Verification of relations between synchronous machines",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"380","383",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027043445&partnerID=40&md5=b39c4c57c7ac968e33cb21e0307a3ce2",Conference Paper,Scopus,2-s2.0-0027043445
"Shen, Amelia, Ghosh, Abhijit, Devadas, Srinivas, Keutzer, Kurt","On average power dissipation and random pattern testability of CMOS combinatorial logic networks",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"402","407",,80,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027003872&partnerID=40&md5=1826dfa9c883f2441621a63a272d657b",Conference Paper,Scopus,2-s2.0-0027003872
"Devadas, Srinivas, Keutzer, Kurt, Malik, Sharad","Delay computation in combinational logic circuits: Theory and algorithms",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"176","179",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027075808&partnerID=40&md5=7cf88b9c44a8df1caa53303705a7484e",Conference Paper,Scopus,2-s2.0-0027075808
"Devadas, Srinivas, Keutzer, Kurt, Malik, Sharad, Wang, Albert","Verification of asynchronous interface circuits with bounded wire delays",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"188","195",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026990987&partnerID=40&md5=f935804dcaae3449fcfa9e7053e10d7b",Conference Paper,Scopus,2-s2.0-0026990987
"Ghosh, Abhijit, Devadas, Srinivas, Keutzer, Kurt, White, Jacob","Estimation of average switching activity in combinational and sequential circuits",1992,"Proceedings - Design Automation Conference",,,,"253","259",,200,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027001639&partnerID=40&md5=0aa605ca34e70ba7928fbe62c4b87550",Conference Paper,Scopus,2-s2.0-0027001639
"Devadas, Srinivas, Keutzer, Kurt, Malik, Sharad, Wang, Albert","Certified timing verification and the transition delay of a logic circuit",1992,"Proceedings - Design Automation Conference",,,,"549","555",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026981958&partnerID=40&md5=9035b3795b9c53c66d4dcfada43bb4c6",Conference Paper,Scopus,2-s2.0-0026981958
"Devadas, S., Keutzer, K.","Synthesis of Robust Delay-Fault-Testable Circuits: Practice",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","3",,"277","300",,29,10.1109/43.124416,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026839944&doi=10.1109%2f43.124416&partnerID=40&md5=dafcb640c720bb02a6bd37b67a1c8999",Article,Scopus,2-s2.0-0026839944
"Devadas, S., Keutzer, K.","Synthesis of Robust Delay-Fault-Testable Circuits: Theory",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","1",,"87","101",,30,10.1109/43.108622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026679188&doi=10.1109%2f43.108622&partnerID=40&md5=5ab9d5fd0c3c0eb07549ab58772b5186",Article,Scopus,2-s2.0-0026679188
"Ashar, P., Ghosh, A., Devadas, S.","Boolean satisfiability and equivalence checking using general Binary Decision Diagrams",1992,"Integration, the VLSI Journal","13","1",,"1","16",,4,10.1016/0167-9260(92)90015-Q,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026855613&doi=10.1016%2f0167-9260%2892%2990015-Q&partnerID=40&md5=e1df87625b3582b261fc0f2d73f1bdaa",Article,Scopus,2-s2.0-0026855613
"Devadas, S., White, J., Keutzer, K.","Estimation of Power Dissipation in CMOS Combinational Circuits Using Boolean Function Manipulation",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","3",,"373","383",,79,10.1109/43.124424,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026840166&doi=10.1109%2f43.124424&partnerID=40&md5=fe79adf6aba7e805655caf5b1fb70c1a",Article,Scopus,2-s2.0-0026840166
"Ghosh, A., Devadas, S., Newton, A.R.","Heuristic Minimization of Boolean Relations Using Testing Techniques",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","9",,"1166","1172",,,10.1109/43.160003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026927873&doi=10.1109%2f43.160003&partnerID=40&md5=58a8ecf1770509227683e588758ef80e",Article,Scopus,2-s2.0-0026927873
"Cheng, Kwang-Ting, Devadas, Srinivas, Keutzer, Kurt","A partial enhanced-scan approach to robust delay-fault test generation for sequential circuits",1992,"Digest of Papers - International Test Conference",,,,"403","410",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026677425&partnerID=40&md5=fa1d4583feaa52075991c9ed6927450e",Conference Paper,Scopus,2-s2.0-0026677425
"Bryan, M.J., Devadas, S., Keutzer, K.","Necessary and Sufficient Conditions for Hazard-Free Robust Transistor Stuck-Open-Fault Testability in Multilevel Networks",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","6",,"800","803",,1,10.1109/43.137525,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026882575&doi=10.1109%2f43.137525&partnerID=40&md5=a325fadf1e740c0ccc3cd18e4963e317",Article,Scopus,2-s2.0-0026882575
"Ghosh, Abhijit, Devadas, Srinivas","Implicit depth-first state traversal of sequential machines",1991,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1785","1788",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026402996&partnerID=40&md5=6e607e25e45a3238547118e58c64ba60",Conference Paper,Scopus,2-s2.0-0026402996
"Ashar, Pranav, Ghosh, Abhijit, Devadas, Srinivas","Boolean satisfiability and equivalence checking using general binary decision diagrams",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"259","264",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026280474&partnerID=40&md5=177c87175b3a0ba74277a4e28649fd3c",Conference Paper,Scopus,2-s2.0-0026280474
"Bryan, Michael J., Devadas, Srinivas, Keutzer, Kurt","Analysis and design of regular structures for robust dynamic fault testability",1991,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"1968","1971",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026297778&partnerID=40&md5=394c789a6edc3fe1f0b0d6c3f1a4c252",Conference Paper,Scopus,2-s2.0-0026297778
"Devadas, Srinivas, Kentzer, Kurt, Krishnakumar, A.S.","Design verification and reachability analysis using algebraic manipulation",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"250","258",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026294811&partnerID=40&md5=e531456f01ac5b2745e9620795baeeb5",Conference Paper,Scopus,2-s2.0-0026294811
"Cheng, Kwang-Ting, Devadas, Srinivas, Keutzer, Kurt","Robust delay-fault test generation and synthesis for testability under a standard scan design methodology",1991,"Proceedings - Design Automation Conference",,,,"80","86",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026175671&partnerID=40&md5=e166a9169640683bf0b7b5ff08a0de07",Conference Paper,Scopus,2-s2.0-0026175671
"Devadas, Srinivas, Keutzer, Kurt, Malik, Sharad","A synthesis-based test generation and compaction algorithm for multifaults",1991,"Proceedings - Design Automation Conference",,,,"359","365",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026175522&partnerID=40&md5=e5a4fe99f6aaeb9342939273a34193d0",Conference Paper,Scopus,2-s2.0-0026175522
"Devadas, S.","Optimizing Interacting Finite State Machines Using Sequential Don’t Cares",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","12",,"1473","1484",,12,10.1109/43.103497,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026403450&doi=10.1109%2f43.103497&partnerID=40&md5=b3a1eb6b30bb9740d15f100579666a7a",Article,Scopus,2-s2.0-0026403450
"Devadas, S., Newton, A.R.","Exact Algorithms for Output Encoding, State Assignment, and Four-Level Boolean Minimization",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","1",,"13","27",,40,10.1109/43.62788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025844173&doi=10.1109%2f43.62788&partnerID=40&md5=0db0230245837e33c3845a4061594969",Article,Scopus,2-s2.0-0025844173
"Devadas, S., Keutzer, K.","An automata-theoretic approach to behavioral equivalence",1991,"Integration, the VLSI Journal","12","2",,"109","129",,1,10.1016/0167-9260(91)90032-G,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026383407&doi=10.1016%2f0167-9260%2891%2990032-G&partnerID=40&md5=5c1002512dbbd208c0abf0b72fbc511e",Article,Scopus,2-s2.0-0026383407
"Devadas, S., Keutzer, K.","A Unified Approach to the Synthesis of Fully Testable Sequential Machines",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","1",,"39","50",,16,10.1109/43.62790,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025840763&doi=10.1109%2f43.62790&partnerID=40&md5=e5d8a991371ccdfedcb7f2146323b01c",Article,Scopus,2-s2.0-0025840763
"Ashar, P., Newton, A.R., Devadas, S.","Irredundant Interacting Sequential Machines Via Optimal Logic Synthesis",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","3",,"311","325",,5,10.1109/43.67785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026130971&doi=10.1109%2f43.67785&partnerID=40&md5=bb3694b3b3d10523fad549987008f470",Article,Scopus,2-s2.0-0026130971
"Devadas, S., Ashar, P., Newton, A.R.","Optimum and Heuristic Algorithms for an Approach to Finite State Machine Decomposition",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","3",,"296","310",,18,10.1109/43.67784,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026131335&doi=10.1109%2f43.67784&partnerID=40&md5=daec14c6c24d1353f8edd3beb85f1ffb",Article,Scopus,2-s2.0-0026131335
"Ghosh, A., Newton, A.R., Devadas, S.","Test Generation and Verification for Highly Sequential Circuits",1991,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","10","5",,"652","667",,39,10.1109/43.79502,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026153304&doi=10.1109%2f43.79502&partnerID=40&md5=d1893df3393d54071dec5f49d9be0e07",Article,Scopus,2-s2.0-0026153304
"Devadas, Srinivas","Minimization of functions with multiple-valued outputs: Theory and applications",1990,"Proceedings of The International Symposium on Multiple-Valued Logic",,,,"308","315",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025680364&partnerID=40&md5=f89dcb3342c619a99b4f1d92b2bf5496",Conference Paper,Scopus,2-s2.0-0025680364
"Devadas, Srinivas, Keutzer, Kurt","Validatable nonrobust delay-fault testable circuits via logic synthesis",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"3109","3113",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025622080&partnerID=40&md5=28b1bd7836b0bc3f28bde4fadf6a02f9",Conference Paper,Scopus,2-s2.0-0025622080
"Devadas, Srinivas, Keutzer, Kurt","Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"221","227",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025536720&partnerID=40&md5=76492f7d686a4e539f6c5b955b8b692e",Conference Paper,Scopus,2-s2.0-0025536720
"Devadas, Srinivas, Keutzer, Kurt","An automata-theoretic approach to behavioral equivalence",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"30","33",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025532057&partnerID=40&md5=0ab2e45f106ade538754bfcd0955da8a",Conference Paper,Scopus,2-s2.0-0025532057
"Lam, Kevin, Devadas, Srinivas","Performance-oriented decomposition of sequential circuits",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"2642","2645",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025622110&partnerID=40&md5=ea62752efd17496f9f84eeb2b26419f4",Conference Paper,Scopus,2-s2.0-0025622110
"Devadas, Srinivas, Keutzer, Kurt, White, Jacob","Estimation of power dissipation in CMOS combinational circuits",1990,"Proceedings of the Custom Integrated Circuits Conference",,,,"","",6,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025632418&partnerID=40&md5=9fd382b8fd657624c44e2d2c2fa28032",Conference Paper,Scopus,2-s2.0-0025632418
"Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Verification of interacting sequential circuits",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"213","219",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025567576&partnerID=40&md5=caa090f7570034c526f5cf7a45a65f8b",Conference Paper,Scopus,2-s2.0-0025567576
"Ashar, Pranav, Devadas, Srinivas, Newton, A.Richard","Multiple fault testable sequential circuits",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"3118","3121",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025692424&partnerID=40&md5=6120697ad780b37b9f133113a8434ec7",Conference Paper,Scopus,2-s2.0-0025692424
"Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Sequential test generation at the register-transfer and logic levels",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"580","586",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025555499&partnerID=40&md5=eb74ab7daeaa6c8a03bfa509823bd54e",Conference Paper,Scopus,2-s2.0-0025555499
"Ashar, Pranav, Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Implicit state transition graphs: Applications to sequential logic synthesis and test",1990,"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers",,,,"84","87",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025564141&partnerID=40&md5=c2dc82ca459e07a64a9b5b8bd6509c90",Conference Paper,Scopus,2-s2.0-0025564141
"Ashar, Pranav, Devadas, Srinivas, Newton, A.Richard","A unified approach to the decomposition and re-decomposition of sequential machines",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"601","606",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025568129&partnerID=40&md5=b116b70b9966c160783f7b8ac24b4354",Conference Paper,Scopus,2-s2.0-0025568129
"Devadas, Srinivas, Keutzer, Kurt","Design of integrated circuits fully testable for delay-faults and multifaults",1990,"Digest of Papers - International Test Conference",,,,"284","293",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025480634&partnerID=40&md5=c7f155c7ffa3283109facc2bbec88def",Conference Paper,Scopus,2-s2.0-0025480634
"Ashar, Pranav, Devadas, Srinivas, Newton, A.Richard","Testability driven synthesis of interacting finite state machines",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"273","276",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025486950&partnerID=40&md5=513756a89a678c7cd2fdd5a9947d38f7",Conference Paper,Scopus,2-s2.0-0025486950
"Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Heuristic minimization of Boolean relations using testing techniques",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"277","281",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025487044&partnerID=40&md5=7677ebb91812e2f88ecfe36af830240d",Conference Paper,Scopus,2-s2.0-0025487044
"Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Sequential logic synthesis for testability using register-transfer level descriptions",1990,"Digest of Papers - International Test Conference",,,,"274","283",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025481028&partnerID=40&md5=9ac1210172277d699cf943f966278c72",Conference Paper,Scopus,2-s2.0-0025481028
"Devadas, S., Ma, H.-K.T., Newton, A.R.","Redundancies and don't cares in sequential logic synthesis",1990,"Journal of Electronic Testing","1","1",,"15","30",,11,10.1007/BF00134012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342619481&doi=10.1007%2fBF00134012&partnerID=40&md5=1a1260423bebed870a85b02c8626ab12",Article,Scopus,2-s2.0-2342619481
"Devadas, S., Ma, H.-K.T.","Easily Testable PLA-Based Finite State Machines",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","6",,"604","611",,8,10.1109/43.55190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025441527&doi=10.1109%2f43.55190&partnerID=40&md5=c3109b7df7e12477966ce1fc653d444f",Article,Scopus,2-s2.0-0025441527
"Devadas, Srinivas, Keutzer, Kurt","Unified approach to the synthesis of fully testable sequential machines",1990,"Proceedings of the Hawaii International Conference on System Science","1",,,"427","435",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025211159&partnerID=40&md5=9570808539e3cd118602a3d4486f4f31",Conference Paper,Scopus,2-s2.0-0025211159
"Devadas, Srinivas, Newton, A.Richard","Exact algorithms for output encoding, state assignment and four-level Boolean minimization",1990,"Proceedings of the Hawaii International Conference on System Science","1",,,"387","396",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025238237&partnerID=40&md5=c51e0532aeb9ff1bdeb7ea4b15a5fc2c",Conference Paper,Scopus,2-s2.0-0025238237
"Devadas, S., Ma, H.-K.T., Newton, A.R., Sangiovanni-Vincentelli, A.","Irredundant Sequential Machines Via Optimal Logic Synthesis",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","1",,"8","18",,28,10.1109/43.45852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025263555&doi=10.1109%2f43.45852&partnerID=40&md5=7c11d2c2cc8e5e9cd342684de87809e2",Article,Scopus,2-s2.0-0025263555
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Irredundant sequential machines via optimal logic synthesis",1990,"Proceedings of the Hawaii International Conference on System Science","1",,,"417","426",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025207630&partnerID=40&md5=6294a407f20143c010d02851fca35389",Conference Paper,Scopus,2-s2.0-0025207630
"Devadas, Srinivas","Optimal layout via Boolean satisfiability",1989,,,,,"294","297",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024926609&partnerID=40&md5=40ec4af9352d5632b29f4af2812fc077",Conference Paper,Scopus,2-s2.0-0024926609
"Devadas, Srinivas","Approaches to multi-level sequential logic synthesis",1989,"Proceedings - Design Automation Conference",,,,"270","276",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024889856&partnerID=40&md5=37a5d79a20f643dc8a01c3e0d3d99128",Conference Paper,Scopus,2-s2.0-0024889856
"Devadas, Srinivas","General decomposition of sequential machines: Relationships to state assignment",1989,"Proceedings - Design Automation Conference",,,,"314","320",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024913880&partnerID=40&md5=55930bf48941aba171ba8ce392e61c33",Conference Paper,Scopus,2-s2.0-0024913880
"Devadas, Srinivas, Keutzer, Kurt","Boolean minimization and algebraic factorization procedures for fully testable sequential machines",1989,,,,,"208","211",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024942762&partnerID=40&md5=d9c9150334fa1ff2ecde28ca0051097e",Conference Paper,Scopus,2-s2.0-0024942762
"Ashar, Pranav, Devadas, Srinivas, Newton, A.Richard","Optimum and heuristic algorithms for finite state machine decomposition and partitioning",1989,,,,,"216","219",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024925751&partnerID=40&md5=fadd13b1ada2541a3e1249c6e644f102",Conference Paper,Scopus,2-s2.0-0024925751
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard","Redundancies and don't cares in sequential logic synthesis",1989,,,,,"491","500",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024933310&partnerID=40&md5=fd74658380fb2319f3020a8d9f540596",Conference Paper,Scopus,2-s2.0-0024933310
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard","Easily testable PLA-based finite state machines",1989,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"102","109",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024898481&partnerID=40&md5=07ef9e6a72f84c288f3059e42a726c5f",Conference Paper,Scopus,2-s2.0-0024898481
"Ghosh, Abhijit, Devadas, Srinivas, Newton, A.Richard","Test generation for highly sequential circuits",1989,,,,,"362","365",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024902645&partnerID=40&md5=f6e66954f172f82b1c8b571b61851423",Conference Paper,Scopus,2-s2.0-0024902645
"Devadas, S., Richard Newton, A.","Decomposition and Factorization of Sequential Finite State Machines",1989,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","8","11",,"1206","1217",,35,10.1109/43.41505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024767783&doi=10.1109%2f43.41505&partnerID=40&md5=5216f172a9a11e3e114f8a0570cb4eec",Article,Scopus,2-s2.0-0024767783
"Devadas, S., Tony Ma, H.-K., Richard Newton, A., Sangiovanni-Vincentelli, A.","A Synthesis and Optimization Procedure for Fully and Easily Testable Sequential Machines",1989,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","8","10",,"1100","1107",,21,10.1109/43.39071,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024751885&doi=10.1109%2f43.39071&partnerID=40&md5=e123693bbe7d39052eb7377a113e83bd",Article,Scopus,2-s2.0-0024751885
"Devadas, S., Wang, A.R., Newton, A.R., Sangiovanni-Vincentelli, A.","Boolean Decomposition in Multilevel Logic Optimization",1989,"IEEE Journal of Solid-State Circuits","24","2",,"399","408",,13,10.1109/4.18601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024645638&doi=10.1109%2f4.18601&partnerID=40&md5=c1c8bd1d03ac54f7c80dc723fe374337",Article,Scopus,2-s2.0-0024645638
"Ma, H.-K.T., Devadas, S., Wei, R.-S., Vincentelli, A.S.","Logic Verification Algorithms and Their Parallel Implementation",1989,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","8","2",,"181","189",,5,10.1109/43.21836,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024611364&doi=10.1109%2f43.21836&partnerID=40&md5=e462409e453b3020b2ad1751cd729da6",Article,Scopus,2-s2.0-0024611364
"Devadas, Srinivas, Newton, A.Richard","Decomposition and factorization of sequential finite state machines",1988,,,,,"148","151",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024176064&partnerID=40&md5=23c44a7fa8d95d3e2ae56073bef498e3",Conference Paper,Scopus,2-s2.0-0024176064
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Optimal logic synthesis and testability: Two faces of the same coin",1988,"Digest of Papers - International Test Conference",,,,"4","12",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024123361&partnerID=40&md5=ffa00e36754a8b563254243bad1307ca",Conference Paper,Scopus,2-s2.0-0024123361
"Devadas, Srinivas, Wang, Albert R., Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Boolean decomposition in multi-level logic optimization",1988,,,,,"290","293",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024168944&partnerID=40&md5=8df77c64c57ed6d98b3aed8c9919fc02",Conference Paper,Scopus,2-s2.0-0024168944
"Devadas, Srinivas, Wang, Albert R., Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Boolean decomposition of programmable logic arrays.",1988,"Proceedings of the Custom Integrated Circuits Conference",,,,"2.5/1","5",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024143388&partnerID=40&md5=753a075ca9ff8a0eb269e85f8800a2cd",Conference Paper,Scopus,2-s2.0-0024143388
"Ma, Hi-Keung Tony, Devadas, Srinivas, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Incomplete scan design approach to test generation for sequential machines",1988,"Digest of Papers - International Test Conference",,,,"730","734",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024124008&partnerID=40&md5=ac29db31c60e87bb22689baa57415039",Conference Paper,Scopus,2-s2.0-0024124008
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","Synthesis and optimization procedures for fully and easily testable sequential machines",1988,"Digest of Papers - International Test Conference",,,,"621","630",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024122851&partnerID=40&md5=2c0e692d7ae610a215092dc34e75fea2",Conference Paper,Scopus,2-s2.0-0024122851
"Tony Ma, H.-K., Devadas, S., Richard Newton, A., SangiovannIVincentelli, A.","Test Generation for Sequential Circuits",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","10",,"1081","1093",,51,10.1109/43.7807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024088464&doi=10.1109%2f43.7807&partnerID=40&md5=44572bf8170dff28ca0e68460f52ef37",Article,Scopus,2-s2.0-0024088464
"Devadas, S., Ma, H.-K., Newton, A.R., SangiovannIVincentelli, A.","Mustang: State Assignment of Finite State Machines Targeting Multilevel Logic Implementations",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","12",,"1290","1300",,90,10.1109/43.16807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024168714&doi=10.1109%2f43.16807&partnerID=40&md5=382d90e607f3508991ea448432031c47",Article,Scopus,2-s2.0-0024168714
"Devadas, S., Ma, H.-K.T., Newton, A.R.","On the Verification of Sequential Machines at Differing Levels of Abstraction",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","6",,"713","722",,23,10.1109/43.3210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024029928&doi=10.1109%2f43.3210&partnerID=40&md5=c0bc61be8888901ad4b538143964bfd5",Article,Scopus,2-s2.0-0024029928
"Braun, D., Burns, J.L., Romeo, F., SangiovannI-Vincentelli, A., Mayaram, K., Devadas, S., Ma, H.-K.T.","Techniques for Multilayer Channel Routing",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","6",,"698","712",,14,10.1109/43.3209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024034123&doi=10.1109%2f43.3209&partnerID=40&md5=b99f0f67981d51140f17ac982dafe9e6",Article,Scopus,2-s2.0-0024034123
"Devadas, Srinivas, Newton, A.Richard","ALGORITHMS FOR HARDWARE ALLOCATION IN DATA PATH SYNTHESIS.",1987,,,,,"526","531",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023531381&partnerID=40&md5=4a6e688cb75bda0c42f3fd076855917b",Conference Paper,Scopus,2-s2.0-0023531381
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","MUSTANG: STATE ASSIGNMENT OF FINITE STATE MACHINES FOR OPTIMAL MULTI-LEVEL LOGIC IMPLEMENTATIONS.",1987,,,,,"16","19",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023559230&partnerID=40&md5=de1c7a40818101217f5ea3cf313a5dc5",Conference Paper,Scopus,2-s2.0-0023559230
"Ma, Hi-Keung Tony, Devadas, Srinivas, Newton, A.Richard, Sangiovanni-Vincentelli, Alberto","TEST GENERATION FOR SEQUENTIAL FINITE STATE MACHINES.",1987,,,,,"288","291",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023531740&partnerID=40&md5=eca087234f7f5d9f5971cadfd6f6637a",Conference Paper,Scopus,2-s2.0-0023531740
"Devadas, Srinivas, Newton, A.Richard","DATA PATH SYNTHESIS FROM BEHAVIORAL DESCRIPTIONS: AN ALGORITHMIC APPROACH.",1987,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"398","401",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023177309&partnerID=40&md5=69217f7a9aa9f152440f30ec15400059",Conference Paper,Scopus,2-s2.0-0023177309
"Devadas, S., Newton, A.R.","Topological Optimization of Multiple-Level Array Logic",1987,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","6","6",,"915","941",,13,10.1109/TCAD.1987.1270335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24044517978&doi=10.1109%2fTCAD.1987.1270335&partnerID=40&md5=cbe1d68ff3acad5d7153f9f33f786829",Article,Scopus,2-s2.0-24044517978
"Ma, Hi-Keung Tony, Devadas, Srinivas, Sangiovanni-Vincentelli, Alberto","LOGIC VERIFICATION ALGORITHMS AND THEIR PARALLEL IMPLEMENTATION.",1987,"Proceedings - Design Automation Conference",,,,"283","290",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023245904&partnerID=40&md5=8de734f0c34c332bbf509459755fc3e7",Conference Paper,Scopus,2-s2.0-0023245904
"Devadas, Srinivas, Ma, Hi-Keung Tony, Newton, A.Richard","ON THE VERIFICATION OF SEQUENTIAL MACHINES AT DIFFERING LEVELS OF ABSTRACTION.",1987,"Proceedings - Design Automation Conference",,,,"271","276",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023255067&partnerID=40&md5=35ec7c7d691ecaf939274d38e73a8c75",Conference Paper,Scopus,2-s2.0-0023255067
