## ðŸ§  About the Project :
Designed and implemented a 32-bit MIPS-style processor in Verilog with a modular architecture including datapath unit, control unit and test bench.
