#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdf693760 .scope module, "gate_nand" "gate_nand" 2 30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7fc46e3b0018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fc46e3b0048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdf6d7770 .functor NAND 1, o0x7fc46e3b0018, o0x7fc46e3b0048, C4<1>, C4<1>;
v0x7fffdf6ad740_0 .net "e1", 0 0, o0x7fc46e3b0018;  0 drivers
v0x7fffdf6a8b00_0 .net "e2", 0 0, o0x7fc46e3b0048;  0 drivers
v0x7fffdf6a38f0_0 .net "s", 0 0, L_0x7fffdf6d7770;  1 drivers
S_0x7fffdf68e8a0 .scope module, "gate_nor" "gate_nor" 2 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7fc46e3b0138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fc46e3b0168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdf6d7840 .functor NOR 1, o0x7fc46e3b0138, o0x7fc46e3b0168, C4<0>, C4<0>;
v0x7fffdf69e6e0_0 .net "e1", 0 0, o0x7fc46e3b0138;  0 drivers
v0x7fffdf6994d0_0 .net "e2", 0 0, o0x7fc46e3b0168;  0 drivers
v0x7fffdf6942c0_0 .net "s", 0 0, L_0x7fffdf6d7840;  1 drivers
S_0x7fffdf698970 .scope module, "gate_not" "gate_not" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
o0x7fc46e3b0258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdf6d7940 .functor NOT 1, o0x7fc46e3b0258, C4<0>, C4<0>, C4<0>;
v0x7fffdf68f050_0 .net "e1", 0 0, o0x7fc46e3b0258;  0 drivers
v0x7fffdf6c3010_0 .net "s", 0 0, L_0x7fffdf6d7940;  1 drivers
S_0x7fffdf69db80 .scope module, "test_add8" "test_add8" 3 1;
 .timescale 0 0;
v0x7fffdf6d72f0_0 .var "a", 7 0;
v0x7fffdf6d73d0_0 .var "b", 7 0;
v0x7fffdf6d7470_0 .var "cin", 0 0;
v0x7fffdf6d7540_0 .net "cout", 0 0, L_0x7fffdf6debd0;  1 drivers
v0x7fffdf6d75e0_0 .net "s", 7 0, L_0x7fffdf6df320;  1 drivers
v0x7fffdf6d76d0_0 .var "sub", 0 0;
S_0x7fffdf6a2d90 .scope module, "test_add8" "add8" 3 7, 4 1 0, S_0x7fffdf69db80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 8 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6d6b70_0 .net "a", 7 0, v0x7fffdf6d72f0_0;  1 drivers
v0x7fffdf6d6c50_0 .net "b", 7 0, v0x7fffdf6d73d0_0;  1 drivers
v0x7fffdf6d6d30_0 .net "cin", 0 0, v0x7fffdf6d7470_0;  1 drivers
v0x7fffdf6d6e30_0 .net "cout", 0 0, L_0x7fffdf6debd0;  alias, 1 drivers
v0x7fffdf6d6f20_0 .net "line", 0 0, L_0x7fffdf6d7a10;  1 drivers
v0x7fffdf6d7010_0 .net "ret", 6 0, L_0x7fffdf6de100;  1 drivers
v0x7fffdf6d70b0_0 .net "s", 7 0, L_0x7fffdf6df320;  alias, 1 drivers
v0x7fffdf6d7190_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  1 drivers
L_0x7fffdf6d8780 .part v0x7fffdf6d72f0_0, 0, 1;
L_0x7fffdf6d8870 .part v0x7fffdf6d73d0_0, 0, 1;
L_0x7fffdf6d9600 .part v0x7fffdf6d72f0_0, 1, 1;
L_0x7fffdf6d96a0 .part v0x7fffdf6d73d0_0, 1, 1;
L_0x7fffdf6d9740 .part L_0x7fffdf6de100, 0, 1;
L_0x7fffdf6da440 .part v0x7fffdf6d72f0_0, 2, 1;
L_0x7fffdf6da5b0 .part v0x7fffdf6d73d0_0, 2, 1;
L_0x7fffdf6da6e0 .part L_0x7fffdf6de100, 1, 1;
L_0x7fffdf6db3e0 .part v0x7fffdf6d72f0_0, 3, 1;
L_0x7fffdf6db480 .part v0x7fffdf6d73d0_0, 3, 1;
L_0x7fffdf6db580 .part L_0x7fffdf6de100, 2, 1;
L_0x7fffdf6dc250 .part v0x7fffdf6d72f0_0, 4, 1;
L_0x7fffdf6dc360 .part v0x7fffdf6d73d0_0, 4, 1;
L_0x7fffdf6dc400 .part L_0x7fffdf6de100, 3, 1;
L_0x7fffdf6dd170 .part v0x7fffdf6d72f0_0, 5, 1;
L_0x7fffdf6dd210 .part v0x7fffdf6d73d0_0, 5, 1;
L_0x7fffdf6dd340 .part L_0x7fffdf6de100, 4, 1;
L_0x7fffdf6de060 .part v0x7fffdf6d72f0_0, 6, 1;
L_0x7fffdf6de1a0 .part v0x7fffdf6d73d0_0, 6, 1;
L_0x7fffdf6de240 .part L_0x7fffdf6de100, 5, 1;
LS_0x7fffdf6de100_0_0 .concat8 [ 1 1 1 1], L_0x7fffdf6d84a0, L_0x7fffdf6d9320, L_0x7fffdf6da160, L_0x7fffdf6db100;
LS_0x7fffdf6de100_0_4 .concat8 [ 1 1 1 0], L_0x7fffdf6dbf70, L_0x7fffdf6dce90, L_0x7fffdf6ddd80;
L_0x7fffdf6de100 .concat8 [ 4 3 0 0], LS_0x7fffdf6de100_0_0, LS_0x7fffdf6de100_0_4;
L_0x7fffdf6deea0 .part v0x7fffdf6d72f0_0, 7, 1;
L_0x7fffdf6df000 .part v0x7fffdf6d73d0_0, 7, 1;
L_0x7fffdf6df0a0 .part L_0x7fffdf6de100, 6, 1;
LS_0x7fffdf6df320_0_0 .concat8 [ 1 1 1 1], L_0x7fffdf6d7d00, L_0x7fffdf6d8ba0, L_0x7fffdf6d9a00, L_0x7fffdf6da9a0;
LS_0x7fffdf6df320_0_4 .concat8 [ 1 1 1 1], L_0x7fffdf6db7f0, L_0x7fffdf6dc710, L_0x7fffdf6dd600, L_0x7fffdf6de600;
L_0x7fffdf6df320 .concat8 [ 4 4 0 0], LS_0x7fffdf6df320_0_0, LS_0x7fffdf6df320_0_4;
S_0x7fffdf6a7fa0 .scope module, "add0" "add" 4 13, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6c4e80_0 .net "a", 0 0, L_0x7fffdf6d8780;  1 drivers
v0x7fffdf6c4f70_0 .net "b", 0 0, L_0x7fffdf6d8870;  1 drivers
v0x7fffdf6c5030_0 .net "cin", 0 0, L_0x7fffdf6d7a10;  alias, 1 drivers
v0x7fffdf6c5150_0 .net "cout", 0 0, L_0x7fffdf6d84a0;  1 drivers
v0x7fffdf6c51f0_0 .net "line", 3 0, L_0x7fffdf6d8310;  1 drivers
v0x7fffdf6c52e0_0 .net "s", 0 0, L_0x7fffdf6d7d00;  1 drivers
v0x7fffdf6c5380_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6d7c10 .part L_0x7fffdf6d8310, 0, 1;
L_0x7fffdf6d7dc0 .part L_0x7fffdf6d8310, 1, 1;
L_0x7fffdf6d8020 .part L_0x7fffdf6d8310, 0, 1;
L_0x7fffdf6d8160 .part L_0x7fffdf6d8310, 1, 1;
L_0x7fffdf6d8310 .concat8 [ 1 1 1 1], L_0x7fffdf6d7a80, L_0x7fffdf6d7b70, L_0x7fffdf6d7f00, L_0x7fffdf6d80c0;
L_0x7fffdf6d8560 .part L_0x7fffdf6d8310, 3, 1;
L_0x7fffdf6d8690 .part L_0x7fffdf6d8310, 2, 1;
S_0x7fffdf6ad1b0 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d7f00 .functor AND 1, L_0x7fffdf6d8780, L_0x7fffdf6d8020, C4<1>, C4<1>;
v0x7fffdf6c3410_0 .net "e1", 0 0, L_0x7fffdf6d8780;  alias, 1 drivers
v0x7fffdf6c34f0_0 .net "e2", 0 0, L_0x7fffdf6d8020;  1 drivers
v0x7fffdf6c35b0_0 .net "s", 0 0, L_0x7fffdf6d7f00;  1 drivers
S_0x7fffdf6b1dc0 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d80c0 .functor AND 1, L_0x7fffdf6d7a10, L_0x7fffdf6d8160, C4<1>, C4<1>;
v0x7fffdf6c3770_0 .net "e1", 0 0, L_0x7fffdf6d7a10;  alias, 1 drivers
v0x7fffdf6c3850_0 .net "e2", 0 0, L_0x7fffdf6d8160;  1 drivers
v0x7fffdf6c3910_0 .net "s", 0 0, L_0x7fffdf6d80c0;  1 drivers
S_0x7fffdf6c3a30 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d84a0 .functor OR 1, L_0x7fffdf6d8560, L_0x7fffdf6d8690, C4<0>, C4<0>;
v0x7fffdf6c3c80_0 .net "e1", 0 0, L_0x7fffdf6d8560;  1 drivers
v0x7fffdf6c3d40_0 .net "e2", 0 0, L_0x7fffdf6d8690;  1 drivers
v0x7fffdf6c3e00_0 .net "s", 0 0, L_0x7fffdf6d84a0;  alias, 1 drivers
S_0x7fffdf6c3f50 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d7a80 .functor XOR 1, L_0x7fffdf6d8870, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6c4170_0 .net "e1", 0 0, L_0x7fffdf6d8870;  alias, 1 drivers
v0x7fffdf6c4250_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6c4310_0 .net "s", 0 0, L_0x7fffdf6d7a80;  1 drivers
S_0x7fffdf6c4460 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d7b70 .functor XOR 1, L_0x7fffdf6d8780, L_0x7fffdf6d7c10, C4<0>, C4<0>;
v0x7fffdf6c46d0_0 .net "e1", 0 0, L_0x7fffdf6d8780;  alias, 1 drivers
v0x7fffdf6c4790_0 .net "e2", 0 0, L_0x7fffdf6d7c10;  1 drivers
v0x7fffdf6c4830_0 .net "s", 0 0, L_0x7fffdf6d7b70;  1 drivers
S_0x7fffdf6c4980 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6a7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d7d00 .functor XOR 1, L_0x7fffdf6d7a10, L_0x7fffdf6d7dc0, C4<0>, C4<0>;
v0x7fffdf6c4ba0_0 .net "e1", 0 0, L_0x7fffdf6d7a10;  alias, 1 drivers
v0x7fffdf6c4c90_0 .net "e2", 0 0, L_0x7fffdf6d7dc0;  1 drivers
v0x7fffdf6c4d30_0 .net "s", 0 0, L_0x7fffdf6d7d00;  alias, 1 drivers
S_0x7fffdf6c5490 .scope module, "add1" "add" 4 14, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6c75b0_0 .net "a", 0 0, L_0x7fffdf6d9600;  1 drivers
v0x7fffdf6c76a0_0 .net "b", 0 0, L_0x7fffdf6d96a0;  1 drivers
v0x7fffdf6c7760_0 .net "cin", 0 0, L_0x7fffdf6d9740;  1 drivers
v0x7fffdf6c7880_0 .net "cout", 0 0, L_0x7fffdf6d9320;  1 drivers
v0x7fffdf6c7920_0 .net "line", 3 0, L_0x7fffdf6d9190;  1 drivers
v0x7fffdf6c7a10_0 .net "s", 0 0, L_0x7fffdf6d8ba0;  1 drivers
v0x7fffdf6c7ab0_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6d8ab0 .part L_0x7fffdf6d9190, 0, 1;
L_0x7fffdf6d8c60 .part L_0x7fffdf6d9190, 1, 1;
L_0x7fffdf6d8ec0 .part L_0x7fffdf6d9190, 0, 1;
L_0x7fffdf6d9060 .part L_0x7fffdf6d9190, 1, 1;
L_0x7fffdf6d9190 .concat8 [ 1 1 1 1], L_0x7fffdf6d8960, L_0x7fffdf6d8a20, L_0x7fffdf6d8da0, L_0x7fffdf6d8f60;
L_0x7fffdf6d93e0 .part L_0x7fffdf6d9190, 3, 1;
L_0x7fffdf6d9510 .part L_0x7fffdf6d9190, 2, 1;
S_0x7fffdf6c5720 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d8da0 .functor AND 1, L_0x7fffdf6d9600, L_0x7fffdf6d8ec0, C4<1>, C4<1>;
v0x7fffdf6c5960_0 .net "e1", 0 0, L_0x7fffdf6d9600;  alias, 1 drivers
v0x7fffdf6c5a40_0 .net "e2", 0 0, L_0x7fffdf6d8ec0;  1 drivers
v0x7fffdf6c5b00_0 .net "s", 0 0, L_0x7fffdf6d8da0;  1 drivers
S_0x7fffdf6c5c50 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d8f60 .functor AND 1, L_0x7fffdf6d9740, L_0x7fffdf6d9060, C4<1>, C4<1>;
v0x7fffdf6c5e70_0 .net "e1", 0 0, L_0x7fffdf6d9740;  alias, 1 drivers
v0x7fffdf6c5f50_0 .net "e2", 0 0, L_0x7fffdf6d9060;  1 drivers
v0x7fffdf6c6010_0 .net "s", 0 0, L_0x7fffdf6d8f60;  1 drivers
S_0x7fffdf6c6160 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d9320 .functor OR 1, L_0x7fffdf6d93e0, L_0x7fffdf6d9510, C4<0>, C4<0>;
v0x7fffdf6c63b0_0 .net "e1", 0 0, L_0x7fffdf6d93e0;  1 drivers
v0x7fffdf6c6470_0 .net "e2", 0 0, L_0x7fffdf6d9510;  1 drivers
v0x7fffdf6c6530_0 .net "s", 0 0, L_0x7fffdf6d9320;  alias, 1 drivers
S_0x7fffdf6c6680 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d8960 .functor XOR 1, L_0x7fffdf6d96a0, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6c68a0_0 .net "e1", 0 0, L_0x7fffdf6d96a0;  alias, 1 drivers
v0x7fffdf6c6980_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6c6a90_0 .net "s", 0 0, L_0x7fffdf6d8960;  1 drivers
S_0x7fffdf6c6b90 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d8a20 .functor XOR 1, L_0x7fffdf6d9600, L_0x7fffdf6d8ab0, C4<0>, C4<0>;
v0x7fffdf6c6e00_0 .net "e1", 0 0, L_0x7fffdf6d9600;  alias, 1 drivers
v0x7fffdf6c6ec0_0 .net "e2", 0 0, L_0x7fffdf6d8ab0;  1 drivers
v0x7fffdf6c6f60_0 .net "s", 0 0, L_0x7fffdf6d8a20;  1 drivers
S_0x7fffdf6c70b0 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6c5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d8ba0 .functor XOR 1, L_0x7fffdf6d9740, L_0x7fffdf6d8c60, C4<0>, C4<0>;
v0x7fffdf6c72d0_0 .net "e1", 0 0, L_0x7fffdf6d9740;  alias, 1 drivers
v0x7fffdf6c73c0_0 .net "e2", 0 0, L_0x7fffdf6d8c60;  1 drivers
v0x7fffdf6c7460_0 .net "s", 0 0, L_0x7fffdf6d8ba0;  alias, 1 drivers
S_0x7fffdf6c7bb0 .scope module, "add2" "add" 4 15, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6c9c70_0 .net "a", 0 0, L_0x7fffdf6da440;  1 drivers
v0x7fffdf6c9d60_0 .net "b", 0 0, L_0x7fffdf6da5b0;  1 drivers
v0x7fffdf6c9e20_0 .net "cin", 0 0, L_0x7fffdf6da6e0;  1 drivers
v0x7fffdf6c9f40_0 .net "cout", 0 0, L_0x7fffdf6da160;  1 drivers
v0x7fffdf6c9fe0_0 .net "line", 3 0, L_0x7fffdf6d9fd0;  1 drivers
v0x7fffdf6ca0d0_0 .net "s", 0 0, L_0x7fffdf6d9a00;  1 drivers
v0x7fffdf6ca170_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6d9910 .part L_0x7fffdf6d9fd0, 0, 1;
L_0x7fffdf6d9ac0 .part L_0x7fffdf6d9fd0, 1, 1;
L_0x7fffdf6d9d00 .part L_0x7fffdf6d9fd0, 0, 1;
L_0x7fffdf6d9ea0 .part L_0x7fffdf6d9fd0, 1, 1;
L_0x7fffdf6d9fd0 .concat8 [ 1 1 1 1], L_0x7fffdf6d97e0, L_0x7fffdf6d98a0, L_0x7fffdf6d9c00, L_0x7fffdf6d9da0;
L_0x7fffdf6da220 .part L_0x7fffdf6d9fd0, 3, 1;
L_0x7fffdf6da350 .part L_0x7fffdf6d9fd0, 2, 1;
S_0x7fffdf6c7e50 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d9c00 .functor AND 1, L_0x7fffdf6da440, L_0x7fffdf6d9d00, C4<1>, C4<1>;
v0x7fffdf6c8090_0 .net "e1", 0 0, L_0x7fffdf6da440;  alias, 1 drivers
v0x7fffdf6c8170_0 .net "e2", 0 0, L_0x7fffdf6d9d00;  1 drivers
v0x7fffdf6c8230_0 .net "s", 0 0, L_0x7fffdf6d9c00;  1 drivers
S_0x7fffdf6c8380 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d9da0 .functor AND 1, L_0x7fffdf6da6e0, L_0x7fffdf6d9ea0, C4<1>, C4<1>;
v0x7fffdf6c85a0_0 .net "e1", 0 0, L_0x7fffdf6da6e0;  alias, 1 drivers
v0x7fffdf6c8680_0 .net "e2", 0 0, L_0x7fffdf6d9ea0;  1 drivers
v0x7fffdf6c8740_0 .net "s", 0 0, L_0x7fffdf6d9da0;  1 drivers
S_0x7fffdf6c8890 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6da160 .functor OR 1, L_0x7fffdf6da220, L_0x7fffdf6da350, C4<0>, C4<0>;
v0x7fffdf6c8ae0_0 .net "e1", 0 0, L_0x7fffdf6da220;  1 drivers
v0x7fffdf6c8ba0_0 .net "e2", 0 0, L_0x7fffdf6da350;  1 drivers
v0x7fffdf6c8c60_0 .net "s", 0 0, L_0x7fffdf6da160;  alias, 1 drivers
S_0x7fffdf6c8db0 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d97e0 .functor XOR 1, L_0x7fffdf6da5b0, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6c8fd0_0 .net "e1", 0 0, L_0x7fffdf6da5b0;  alias, 1 drivers
v0x7fffdf6c90b0_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6c9170_0 .net "s", 0 0, L_0x7fffdf6d97e0;  1 drivers
S_0x7fffdf6c92a0 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d98a0 .functor XOR 1, L_0x7fffdf6da440, L_0x7fffdf6d9910, C4<0>, C4<0>;
v0x7fffdf6c94c0_0 .net "e1", 0 0, L_0x7fffdf6da440;  alias, 1 drivers
v0x7fffdf6c9580_0 .net "e2", 0 0, L_0x7fffdf6d9910;  1 drivers
v0x7fffdf6c9620_0 .net "s", 0 0, L_0x7fffdf6d98a0;  1 drivers
S_0x7fffdf6c9770 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6c7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d9a00 .functor XOR 1, L_0x7fffdf6da6e0, L_0x7fffdf6d9ac0, C4<0>, C4<0>;
v0x7fffdf6c9990_0 .net "e1", 0 0, L_0x7fffdf6da6e0;  alias, 1 drivers
v0x7fffdf6c9a80_0 .net "e2", 0 0, L_0x7fffdf6d9ac0;  1 drivers
v0x7fffdf6c9b20_0 .net "s", 0 0, L_0x7fffdf6d9a00;  alias, 1 drivers
S_0x7fffdf6ca270 .scope module, "add3" "add" 4 16, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6cc370_0 .net "a", 0 0, L_0x7fffdf6db3e0;  1 drivers
v0x7fffdf6cc460_0 .net "b", 0 0, L_0x7fffdf6db480;  1 drivers
v0x7fffdf6cc520_0 .net "cin", 0 0, L_0x7fffdf6db580;  1 drivers
v0x7fffdf6cc640_0 .net "cout", 0 0, L_0x7fffdf6db100;  1 drivers
v0x7fffdf6cc6e0_0 .net "line", 3 0, L_0x7fffdf6daf70;  1 drivers
v0x7fffdf6cc7d0_0 .net "s", 0 0, L_0x7fffdf6da9a0;  1 drivers
v0x7fffdf6cc870_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6da8b0 .part L_0x7fffdf6daf70, 0, 1;
L_0x7fffdf6daa60 .part L_0x7fffdf6daf70, 1, 1;
L_0x7fffdf6daca0 .part L_0x7fffdf6daf70, 0, 1;
L_0x7fffdf6dae40 .part L_0x7fffdf6daf70, 1, 1;
L_0x7fffdf6daf70 .concat8 [ 1 1 1 1], L_0x7fffdf6da7d0, L_0x7fffdf6da840, L_0x7fffdf6daba0, L_0x7fffdf6dad40;
L_0x7fffdf6db1c0 .part L_0x7fffdf6daf70, 3, 1;
L_0x7fffdf6db2f0 .part L_0x7fffdf6daf70, 2, 1;
S_0x7fffdf6ca4e0 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6daba0 .functor AND 1, L_0x7fffdf6db3e0, L_0x7fffdf6daca0, C4<1>, C4<1>;
v0x7fffdf6ca740_0 .net "e1", 0 0, L_0x7fffdf6db3e0;  alias, 1 drivers
v0x7fffdf6ca820_0 .net "e2", 0 0, L_0x7fffdf6daca0;  1 drivers
v0x7fffdf6ca8e0_0 .net "s", 0 0, L_0x7fffdf6daba0;  1 drivers
S_0x7fffdf6caa30 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dad40 .functor AND 1, L_0x7fffdf6db580, L_0x7fffdf6dae40, C4<1>, C4<1>;
v0x7fffdf6cac50_0 .net "e1", 0 0, L_0x7fffdf6db580;  alias, 1 drivers
v0x7fffdf6cad30_0 .net "e2", 0 0, L_0x7fffdf6dae40;  1 drivers
v0x7fffdf6cadf0_0 .net "s", 0 0, L_0x7fffdf6dad40;  1 drivers
S_0x7fffdf6caf40 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6db100 .functor OR 1, L_0x7fffdf6db1c0, L_0x7fffdf6db2f0, C4<0>, C4<0>;
v0x7fffdf6cb190_0 .net "e1", 0 0, L_0x7fffdf6db1c0;  1 drivers
v0x7fffdf6cb250_0 .net "e2", 0 0, L_0x7fffdf6db2f0;  1 drivers
v0x7fffdf6cb310_0 .net "s", 0 0, L_0x7fffdf6db100;  alias, 1 drivers
S_0x7fffdf6cb460 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6da7d0 .functor XOR 1, L_0x7fffdf6db480, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6cb680_0 .net "e1", 0 0, L_0x7fffdf6db480;  alias, 1 drivers
v0x7fffdf6cb760_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6cb820_0 .net "s", 0 0, L_0x7fffdf6da7d0;  1 drivers
S_0x7fffdf6cb950 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6da840 .functor XOR 1, L_0x7fffdf6db3e0, L_0x7fffdf6da8b0, C4<0>, C4<0>;
v0x7fffdf6cbbc0_0 .net "e1", 0 0, L_0x7fffdf6db3e0;  alias, 1 drivers
v0x7fffdf6cbc80_0 .net "e2", 0 0, L_0x7fffdf6da8b0;  1 drivers
v0x7fffdf6cbd20_0 .net "s", 0 0, L_0x7fffdf6da840;  1 drivers
S_0x7fffdf6cbe70 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6ca270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6da9a0 .functor XOR 1, L_0x7fffdf6db580, L_0x7fffdf6daa60, C4<0>, C4<0>;
v0x7fffdf6cc090_0 .net "e1", 0 0, L_0x7fffdf6db580;  alias, 1 drivers
v0x7fffdf6cc180_0 .net "e2", 0 0, L_0x7fffdf6daa60;  1 drivers
v0x7fffdf6cc220_0 .net "s", 0 0, L_0x7fffdf6da9a0;  alias, 1 drivers
S_0x7fffdf6cc9b0 .scope module, "add4" "add" 4 17, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6cead0_0 .net "a", 0 0, L_0x7fffdf6dc250;  1 drivers
v0x7fffdf6cebc0_0 .net "b", 0 0, L_0x7fffdf6dc360;  1 drivers
v0x7fffdf6cec80_0 .net "cin", 0 0, L_0x7fffdf6dc400;  1 drivers
v0x7fffdf6ceda0_0 .net "cout", 0 0, L_0x7fffdf6dbf70;  1 drivers
v0x7fffdf6cee40_0 .net "line", 3 0, L_0x7fffdf6dbde0;  1 drivers
v0x7fffdf6cef30_0 .net "s", 0 0, L_0x7fffdf6db7f0;  1 drivers
v0x7fffdf6cefd0_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6db700 .part L_0x7fffdf6dbde0, 0, 1;
L_0x7fffdf6db8b0 .part L_0x7fffdf6dbde0, 1, 1;
L_0x7fffdf6dbb10 .part L_0x7fffdf6dbde0, 0, 1;
L_0x7fffdf6dbcb0 .part L_0x7fffdf6dbde0, 1, 1;
L_0x7fffdf6dbde0 .concat8 [ 1 1 1 1], L_0x7fffdf6db620, L_0x7fffdf6db690, L_0x7fffdf6db9f0, L_0x7fffdf6dbbb0;
L_0x7fffdf6dc030 .part L_0x7fffdf6dbde0, 3, 1;
L_0x7fffdf6dc160 .part L_0x7fffdf6dbde0, 2, 1;
S_0x7fffdf6ccc70 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6db9f0 .functor AND 1, L_0x7fffdf6dc250, L_0x7fffdf6dbb10, C4<1>, C4<1>;
v0x7fffdf6cced0_0 .net "e1", 0 0, L_0x7fffdf6dc250;  alias, 1 drivers
v0x7fffdf6ccfb0_0 .net "e2", 0 0, L_0x7fffdf6dbb10;  1 drivers
v0x7fffdf6cd070_0 .net "s", 0 0, L_0x7fffdf6db9f0;  1 drivers
S_0x7fffdf6cd190 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dbbb0 .functor AND 1, L_0x7fffdf6dc400, L_0x7fffdf6dbcb0, C4<1>, C4<1>;
v0x7fffdf6cd3b0_0 .net "e1", 0 0, L_0x7fffdf6dc400;  alias, 1 drivers
v0x7fffdf6cd490_0 .net "e2", 0 0, L_0x7fffdf6dbcb0;  1 drivers
v0x7fffdf6cd550_0 .net "s", 0 0, L_0x7fffdf6dbbb0;  1 drivers
S_0x7fffdf6cd6a0 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dbf70 .functor OR 1, L_0x7fffdf6dc030, L_0x7fffdf6dc160, C4<0>, C4<0>;
v0x7fffdf6cd8f0_0 .net "e1", 0 0, L_0x7fffdf6dc030;  1 drivers
v0x7fffdf6cd9b0_0 .net "e2", 0 0, L_0x7fffdf6dc160;  1 drivers
v0x7fffdf6cda70_0 .net "s", 0 0, L_0x7fffdf6dbf70;  alias, 1 drivers
S_0x7fffdf6cdbc0 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6db620 .functor XOR 1, L_0x7fffdf6dc360, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6cdde0_0 .net "e1", 0 0, L_0x7fffdf6dc360;  alias, 1 drivers
v0x7fffdf6cdec0_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6cdf80_0 .net "s", 0 0, L_0x7fffdf6db620;  1 drivers
S_0x7fffdf6ce0b0 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6db690 .functor XOR 1, L_0x7fffdf6dc250, L_0x7fffdf6db700, C4<0>, C4<0>;
v0x7fffdf6ce320_0 .net "e1", 0 0, L_0x7fffdf6dc250;  alias, 1 drivers
v0x7fffdf6ce3e0_0 .net "e2", 0 0, L_0x7fffdf6db700;  1 drivers
v0x7fffdf6ce480_0 .net "s", 0 0, L_0x7fffdf6db690;  1 drivers
S_0x7fffdf6ce5d0 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6cc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6db7f0 .functor XOR 1, L_0x7fffdf6dc400, L_0x7fffdf6db8b0, C4<0>, C4<0>;
v0x7fffdf6ce7f0_0 .net "e1", 0 0, L_0x7fffdf6dc400;  alias, 1 drivers
v0x7fffdf6ce8e0_0 .net "e2", 0 0, L_0x7fffdf6db8b0;  1 drivers
v0x7fffdf6ce980_0 .net "s", 0 0, L_0x7fffdf6db7f0;  alias, 1 drivers
S_0x7fffdf6cf110 .scope module, "add5" "add" 4 18, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6d1210_0 .net "a", 0 0, L_0x7fffdf6dd170;  1 drivers
v0x7fffdf6d1300_0 .net "b", 0 0, L_0x7fffdf6dd210;  1 drivers
v0x7fffdf6d13c0_0 .net "cin", 0 0, L_0x7fffdf6dd340;  1 drivers
v0x7fffdf6d14e0_0 .net "cout", 0 0, L_0x7fffdf6dce90;  1 drivers
v0x7fffdf6d1580_0 .net "line", 3 0, L_0x7fffdf6dcd00;  1 drivers
v0x7fffdf6d1670_0 .net "s", 0 0, L_0x7fffdf6dc710;  1 drivers
v0x7fffdf6d1710_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6dc620 .part L_0x7fffdf6dcd00, 0, 1;
L_0x7fffdf6dc7d0 .part L_0x7fffdf6dcd00, 1, 1;
L_0x7fffdf6dca30 .part L_0x7fffdf6dcd00, 0, 1;
L_0x7fffdf6dcbd0 .part L_0x7fffdf6dcd00, 1, 1;
L_0x7fffdf6dcd00 .concat8 [ 1 1 1 1], L_0x7fffdf6dc2f0, L_0x7fffdf6dc5b0, L_0x7fffdf6dc910, L_0x7fffdf6dcad0;
L_0x7fffdf6dcf50 .part L_0x7fffdf6dcd00, 3, 1;
L_0x7fffdf6dd080 .part L_0x7fffdf6dcd00, 2, 1;
S_0x7fffdf6cf380 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dc910 .functor AND 1, L_0x7fffdf6dd170, L_0x7fffdf6dca30, C4<1>, C4<1>;
v0x7fffdf6cf5e0_0 .net "e1", 0 0, L_0x7fffdf6dd170;  alias, 1 drivers
v0x7fffdf6cf6c0_0 .net "e2", 0 0, L_0x7fffdf6dca30;  1 drivers
v0x7fffdf6cf780_0 .net "s", 0 0, L_0x7fffdf6dc910;  1 drivers
S_0x7fffdf6cf8d0 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dcad0 .functor AND 1, L_0x7fffdf6dd340, L_0x7fffdf6dcbd0, C4<1>, C4<1>;
v0x7fffdf6cfaf0_0 .net "e1", 0 0, L_0x7fffdf6dd340;  alias, 1 drivers
v0x7fffdf6cfbd0_0 .net "e2", 0 0, L_0x7fffdf6dcbd0;  1 drivers
v0x7fffdf6cfc90_0 .net "s", 0 0, L_0x7fffdf6dcad0;  1 drivers
S_0x7fffdf6cfde0 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dce90 .functor OR 1, L_0x7fffdf6dcf50, L_0x7fffdf6dd080, C4<0>, C4<0>;
v0x7fffdf6d0030_0 .net "e1", 0 0, L_0x7fffdf6dcf50;  1 drivers
v0x7fffdf6d00f0_0 .net "e2", 0 0, L_0x7fffdf6dd080;  1 drivers
v0x7fffdf6d01b0_0 .net "s", 0 0, L_0x7fffdf6dce90;  alias, 1 drivers
S_0x7fffdf6d0300 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dc2f0 .functor XOR 1, L_0x7fffdf6dd210, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6d0520_0 .net "e1", 0 0, L_0x7fffdf6dd210;  alias, 1 drivers
v0x7fffdf6d0600_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6d06c0_0 .net "s", 0 0, L_0x7fffdf6dc2f0;  1 drivers
S_0x7fffdf6d07f0 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dc5b0 .functor XOR 1, L_0x7fffdf6dd170, L_0x7fffdf6dc620, C4<0>, C4<0>;
v0x7fffdf6d0a60_0 .net "e1", 0 0, L_0x7fffdf6dd170;  alias, 1 drivers
v0x7fffdf6d0b20_0 .net "e2", 0 0, L_0x7fffdf6dc620;  1 drivers
v0x7fffdf6d0bc0_0 .net "s", 0 0, L_0x7fffdf6dc5b0;  1 drivers
S_0x7fffdf6d0d10 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6cf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dc710 .functor XOR 1, L_0x7fffdf6dd340, L_0x7fffdf6dc7d0, C4<0>, C4<0>;
v0x7fffdf6d0f30_0 .net "e1", 0 0, L_0x7fffdf6dd340;  alias, 1 drivers
v0x7fffdf6d1020_0 .net "e2", 0 0, L_0x7fffdf6dc7d0;  1 drivers
v0x7fffdf6d10c0_0 .net "s", 0 0, L_0x7fffdf6dc710;  alias, 1 drivers
S_0x7fffdf6d1850 .scope module, "add6" "add" 4 19, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6d3950_0 .net "a", 0 0, L_0x7fffdf6de060;  1 drivers
v0x7fffdf6d3a40_0 .net "b", 0 0, L_0x7fffdf6de1a0;  1 drivers
v0x7fffdf6d3b00_0 .net "cin", 0 0, L_0x7fffdf6de240;  1 drivers
v0x7fffdf6d3c20_0 .net "cout", 0 0, L_0x7fffdf6ddd80;  1 drivers
v0x7fffdf6d3cc0_0 .net "line", 3 0, L_0x7fffdf6ddbf0;  1 drivers
v0x7fffdf6d3db0_0 .net "s", 0 0, L_0x7fffdf6dd600;  1 drivers
v0x7fffdf6d3e50_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6dd510 .part L_0x7fffdf6ddbf0, 0, 1;
L_0x7fffdf6dd6c0 .part L_0x7fffdf6ddbf0, 1, 1;
L_0x7fffdf6dd920 .part L_0x7fffdf6ddbf0, 0, 1;
L_0x7fffdf6ddac0 .part L_0x7fffdf6ddbf0, 1, 1;
L_0x7fffdf6ddbf0 .concat8 [ 1 1 1 1], L_0x7fffdf6dd3e0, L_0x7fffdf6dd4a0, L_0x7fffdf6dd800, L_0x7fffdf6dd9c0;
L_0x7fffdf6dde40 .part L_0x7fffdf6ddbf0, 3, 1;
L_0x7fffdf6ddf70 .part L_0x7fffdf6ddbf0, 2, 1;
S_0x7fffdf6d1ac0 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dd800 .functor AND 1, L_0x7fffdf6de060, L_0x7fffdf6dd920, C4<1>, C4<1>;
v0x7fffdf6d1d20_0 .net "e1", 0 0, L_0x7fffdf6de060;  alias, 1 drivers
v0x7fffdf6d1e00_0 .net "e2", 0 0, L_0x7fffdf6dd920;  1 drivers
v0x7fffdf6d1ec0_0 .net "s", 0 0, L_0x7fffdf6dd800;  1 drivers
S_0x7fffdf6d2010 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dd9c0 .functor AND 1, L_0x7fffdf6de240, L_0x7fffdf6ddac0, C4<1>, C4<1>;
v0x7fffdf6d2230_0 .net "e1", 0 0, L_0x7fffdf6de240;  alias, 1 drivers
v0x7fffdf6d2310_0 .net "e2", 0 0, L_0x7fffdf6ddac0;  1 drivers
v0x7fffdf6d23d0_0 .net "s", 0 0, L_0x7fffdf6dd9c0;  1 drivers
S_0x7fffdf6d2520 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6ddd80 .functor OR 1, L_0x7fffdf6dde40, L_0x7fffdf6ddf70, C4<0>, C4<0>;
v0x7fffdf6d2770_0 .net "e1", 0 0, L_0x7fffdf6dde40;  1 drivers
v0x7fffdf6d2830_0 .net "e2", 0 0, L_0x7fffdf6ddf70;  1 drivers
v0x7fffdf6d28f0_0 .net "s", 0 0, L_0x7fffdf6ddd80;  alias, 1 drivers
S_0x7fffdf6d2a40 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dd3e0 .functor XOR 1, L_0x7fffdf6de1a0, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6d2c60_0 .net "e1", 0 0, L_0x7fffdf6de1a0;  alias, 1 drivers
v0x7fffdf6d2d40_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6d2e00_0 .net "s", 0 0, L_0x7fffdf6dd3e0;  1 drivers
S_0x7fffdf6d2f30 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dd4a0 .functor XOR 1, L_0x7fffdf6de060, L_0x7fffdf6dd510, C4<0>, C4<0>;
v0x7fffdf6d31a0_0 .net "e1", 0 0, L_0x7fffdf6de060;  alias, 1 drivers
v0x7fffdf6d3260_0 .net "e2", 0 0, L_0x7fffdf6dd510;  1 drivers
v0x7fffdf6d3300_0 .net "s", 0 0, L_0x7fffdf6dd4a0;  1 drivers
S_0x7fffdf6d3450 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6d1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6dd600 .functor XOR 1, L_0x7fffdf6de240, L_0x7fffdf6dd6c0, C4<0>, C4<0>;
v0x7fffdf6d3670_0 .net "e1", 0 0, L_0x7fffdf6de240;  alias, 1 drivers
v0x7fffdf6d3760_0 .net "e2", 0 0, L_0x7fffdf6dd6c0;  1 drivers
v0x7fffdf6d3800_0 .net "s", 0 0, L_0x7fffdf6dd600;  alias, 1 drivers
S_0x7fffdf6d3f90 .scope module, "add7" "add" 4 20, 5 1 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffdf6d6090_0 .net "a", 0 0, L_0x7fffdf6deea0;  1 drivers
v0x7fffdf6d6180_0 .net "b", 0 0, L_0x7fffdf6df000;  1 drivers
v0x7fffdf6d6240_0 .net "cin", 0 0, L_0x7fffdf6df0a0;  1 drivers
v0x7fffdf6d6360_0 .net "cout", 0 0, L_0x7fffdf6debd0;  alias, 1 drivers
v0x7fffdf6d6400_0 .net "line", 3 0, L_0x7fffdf6dea40;  1 drivers
v0x7fffdf6d64f0_0 .net "s", 0 0, L_0x7fffdf6de600;  1 drivers
v0x7fffdf6d6590_0 .net "sub", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
L_0x7fffdf6de510 .part L_0x7fffdf6dea40, 0, 1;
L_0x7fffdf6de6c0 .part L_0x7fffdf6dea40, 1, 1;
L_0x7fffdf6de890 .part L_0x7fffdf6dea40, 0, 1;
L_0x7fffdf6de9a0 .part L_0x7fffdf6dea40, 1, 1;
L_0x7fffdf6dea40 .concat8 [ 1 1 1 1], L_0x7fffdf6de3e0, L_0x7fffdf6de4a0, L_0x7fffdf6de800, L_0x7fffdf6de930;
L_0x7fffdf6decd0 .part L_0x7fffdf6dea40, 3, 1;
L_0x7fffdf6dedb0 .part L_0x7fffdf6dea40, 2, 1;
S_0x7fffdf6d4200 .scope module, "and1" "gate_and" 5 17, 2 8 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6de800 .functor AND 1, L_0x7fffdf6deea0, L_0x7fffdf6de890, C4<1>, C4<1>;
v0x7fffdf6d4460_0 .net "e1", 0 0, L_0x7fffdf6deea0;  alias, 1 drivers
v0x7fffdf6d4540_0 .net "e2", 0 0, L_0x7fffdf6de890;  1 drivers
v0x7fffdf6d4600_0 .net "s", 0 0, L_0x7fffdf6de800;  1 drivers
S_0x7fffdf6d4750 .scope module, "and2" "gate_and" 5 18, 2 8 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6de930 .functor AND 1, L_0x7fffdf6df0a0, L_0x7fffdf6de9a0, C4<1>, C4<1>;
v0x7fffdf6d4970_0 .net "e1", 0 0, L_0x7fffdf6df0a0;  alias, 1 drivers
v0x7fffdf6d4a50_0 .net "e2", 0 0, L_0x7fffdf6de9a0;  1 drivers
v0x7fffdf6d4b10_0 .net "s", 0 0, L_0x7fffdf6de930;  1 drivers
S_0x7fffdf6d4c60 .scope module, "or3" "gate_or" 5 19, 2 16 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6debd0 .functor OR 1, L_0x7fffdf6decd0, L_0x7fffdf6dedb0, C4<0>, C4<0>;
v0x7fffdf6d4eb0_0 .net "e1", 0 0, L_0x7fffdf6decd0;  1 drivers
v0x7fffdf6d4f70_0 .net "e2", 0 0, L_0x7fffdf6dedb0;  1 drivers
v0x7fffdf6d5030_0 .net "s", 0 0, L_0x7fffdf6debd0;  alias, 1 drivers
S_0x7fffdf6d5180 .scope module, "xor0" "gate_xor" 5 14, 2 23 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6de3e0 .functor XOR 1, L_0x7fffdf6df000, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6d53a0_0 .net "e1", 0 0, L_0x7fffdf6df000;  alias, 1 drivers
v0x7fffdf6d5480_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6d5540_0 .net "s", 0 0, L_0x7fffdf6de3e0;  1 drivers
S_0x7fffdf6d5670 .scope module, "xor1" "gate_xor" 5 15, 2 23 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6de4a0 .functor XOR 1, L_0x7fffdf6deea0, L_0x7fffdf6de510, C4<0>, C4<0>;
v0x7fffdf6d58e0_0 .net "e1", 0 0, L_0x7fffdf6deea0;  alias, 1 drivers
v0x7fffdf6d59a0_0 .net "e2", 0 0, L_0x7fffdf6de510;  1 drivers
v0x7fffdf6d5a40_0 .net "s", 0 0, L_0x7fffdf6de4a0;  1 drivers
S_0x7fffdf6d5b90 .scope module, "xor2" "gate_xor" 5 16, 2 23 0, S_0x7fffdf6d3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6de600 .functor XOR 1, L_0x7fffdf6df0a0, L_0x7fffdf6de6c0, C4<0>, C4<0>;
v0x7fffdf6d5db0_0 .net "e1", 0 0, L_0x7fffdf6df0a0;  alias, 1 drivers
v0x7fffdf6d5ea0_0 .net "e2", 0 0, L_0x7fffdf6de6c0;  1 drivers
v0x7fffdf6d5f40_0 .net "s", 0 0, L_0x7fffdf6de600;  alias, 1 drivers
S_0x7fffdf6d66d0 .scope module, "or0" "gate_or" 4 11, 2 16 0, S_0x7fffdf6a2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffdf6d7a10 .functor OR 1, v0x7fffdf6d7470_0, v0x7fffdf6d76d0_0, C4<0>, C4<0>;
v0x7fffdf6d68c0_0 .net "e1", 0 0, v0x7fffdf6d7470_0;  alias, 1 drivers
v0x7fffdf6d69a0_0 .net "e2", 0 0, v0x7fffdf6d76d0_0;  alias, 1 drivers
v0x7fffdf6d6a60_0 .net "s", 0 0, L_0x7fffdf6d7a10;  alias, 1 drivers
    .scope S_0x7fffdf69db80;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 83, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 83, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x7fffdf6d72f0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x7fffdf6d73d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf6d7470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf6d76d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffdf69db80;
T_1 ;
    %vpi_call 3 53 "$dumpfile", "signal_add8.vcd" {0 0 0};
    %vpi_call 3 54 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffdf69db80;
T_2 ;
    %vpi_call 3 59 "$display", "\011\011time,\011a,\011b, \011cin, \011sub,\011s,\011cout" {0 0 0};
    %vpi_call 3 60 "$monitor", "%d \011%d \011%d \011%b \011%b \011%d \011%b", $time, v0x7fffdf6d72f0_0, v0x7fffdf6d73d0_0, v0x7fffdf6d7470_0, v0x7fffdf6d76d0_0, v0x7fffdf6d75e0_0, v0x7fffdf6d7540_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../primitive/gate.v";
    "test_add8.v";
    "add8.v";
    "add.v";
