Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Jul 18 18:36:47 2017
| Host         : laptop.crack-n-hack.org running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.589        0.000                      0                   87        0.201        0.000                      0                   87        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                5.589        0.000                      0                   87        0.201        0.000                      0                   87        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.883%)  route 2.956ns (78.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.865     9.368    controller0/disp_pulse_next
    SLICE_X2Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.122    controller0/GCLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[0]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.957    controller0/disp_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.883%)  route 2.956ns (78.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.865     9.368    controller0/disp_pulse_next
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.122    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[1]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    15.052    controller0/disp_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.883%)  route 2.956ns (78.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.865     9.368    controller0/disp_pulse_next
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.122    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[2]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    15.052    controller0/disp_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.883%)  route 2.956ns (78.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.865     9.368    controller0/disp_pulse_next
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.122    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[3]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    15.052    controller0/disp_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.883%)  route 2.956ns (78.117%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.865     9.368    controller0/disp_pulse_next
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.122    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[4]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    15.052    controller0/disp_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.708%)  route 2.986ns (78.292%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.895     9.399    controller0/disp_pulse_next
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.646    15.129    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[29]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    15.098    controller0/disp_cntr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.708%)  route 2.986ns (78.292%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.895     9.399    controller0/disp_pulse_next
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.646    15.129    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[30]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    15.098    controller0/disp_cntr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.708%)  route 2.986ns (78.292%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.895     9.399    controller0/disp_pulse_next
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.646    15.129    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[31]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    15.098    controller0/disp_cntr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.828ns (22.526%)  route 2.848ns (77.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.757     9.260    controller0/disp_pulse_next
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.645    15.128    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[25]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    controller0/disp_cntr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 controller0/disp_cntr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.828ns (22.526%)  route 2.848ns (77.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.822     5.584    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 f  controller0/disp_cntr_reg_reg[24]/Q
                         net (fo=3, routed)           0.833     6.874    controller0/disp_cntr_reg[24]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.998 f  controller0/disp_cntr_reg[31]_i_7/O
                         net (fo=1, routed)           0.452     7.450    controller0/disp_cntr_reg[31]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.574 f  controller0/disp_cntr_reg[31]_i_3/O
                         net (fo=1, routed)           0.806     8.379    controller0/disp_cntr_reg[31]_i_3_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.503 r  controller0/disp_cntr_reg[31]_i_1/O
                         net (fo=33, routed)          0.757     9.260    controller0/disp_pulse_next
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.645    15.128    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[26]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    controller0/disp_cntr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 controller0/an_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/segcode_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.687%)  route 0.148ns (44.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.619     1.566    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  controller0/an_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  controller0/an_reg_reg/Q
                         net (fo=13, routed)          0.148     1.855    controller0/AN_OBUF
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.900 r  controller0/segcode_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.900    controller0/segcode_next[6]
    SLICE_X2Y34          FDRE                                         r  controller0/segcode_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.887     2.081    controller0/GCLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  controller0/segcode_reg_reg[6]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.699    controller0/segcode_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.610     1.557    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  controller0/disp_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  controller0/disp_cntr_reg_reg[5]/Q
                         net (fo=3, routed)           0.067     1.765    controller0/disp_cntr_reg[5]
    SLICE_X3Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.889 r  controller0/disp_cntr_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.889    controller0/data0[6]
    SLICE_X3Y25          FDSE                                         r  controller0/disp_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.877     2.071    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y25          FDSE                                         r  controller0/disp_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.557    
    SLICE_X3Y25          FDSE (Hold_fdse_C_D)         0.105     1.662    controller0/disp_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.614     1.561    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  controller0/disp_cntr_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.780    controller0/disp_cntr_reg[21]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.904 r  controller0/disp_cntr_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.904    controller0/data0[22]
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.882     2.076    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[22]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105     1.666    controller0/disp_cntr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.611     1.558    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  controller0/disp_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141     1.699 r  controller0/disp_cntr_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.777    controller0/disp_cntr_reg[9]
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.901 r  controller0/disp_cntr_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.901    controller0/data0[10]
    SLICE_X3Y26          FDRE                                         r  controller0/disp_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.072    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  controller0/disp_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.663    controller0/disp_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.613     1.560    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y28          FDSE                                         r  controller0/disp_cntr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDSE (Prop_fdse_C_Q)         0.141     1.701 r  controller0/disp_cntr_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.779    controller0/disp_cntr_reg[17]
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.903 r  controller0/disp_cntr_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.903    controller0/data0[18]
    SLICE_X3Y28          FDSE                                         r  controller0/disp_cntr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.881     2.075    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y28          FDSE                                         r  controller0/disp_cntr_reg_reg[18]/C
                         clock pessimism             -0.515     1.560    
    SLICE_X3Y28          FDSE (Hold_fdse_C_D)         0.105     1.665    controller0/disp_cntr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.615     1.562    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller0/disp_cntr_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.781    controller0/disp_cntr_reg[25]
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.905 r  controller0/disp_cntr_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.905    controller0/data0[26]
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.883     2.077    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  controller0/disp_cntr_reg_reg[26]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.667    controller0/disp_cntr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.613     1.560    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  controller0/disp_cntr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  controller0/disp_cntr_reg_reg[13]/Q
                         net (fo=3, routed)           0.078     1.779    controller0/disp_cntr_reg[13]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.903 r  controller0/disp_cntr_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.903    controller0/data0[14]
    SLICE_X3Y27          FDSE                                         r  controller0/disp_cntr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.880     2.074    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y27          FDSE                                         r  controller0/disp_cntr_reg_reg[14]/C
                         clock pessimism             -0.514     1.560    
    SLICE_X3Y27          FDSE (Hold_fdse_C_D)         0.105     1.665    controller0/disp_cntr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.616     1.563    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  controller0/disp_cntr_reg_reg[29]/Q
                         net (fo=3, routed)           0.079     1.783    controller0/disp_cntr_reg[29]
    SLICE_X3Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.907 r  controller0/disp_cntr_next0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.907    controller0/data0[30]
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.884     2.078    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  controller0/disp_cntr_reg_reg[30]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.668    controller0/disp_cntr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.610     1.557    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  controller0/disp_cntr_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.776    controller0/disp_cntr_reg[3]
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.903 r  controller0/disp_cntr_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.903    controller0/data0[4]
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.877     2.071    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  controller0/disp_cntr_reg_reg[4]/C
                         clock pessimism             -0.514     1.557    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.662    controller0/disp_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 controller0/disp_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller0/disp_cntr_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.614     1.561    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  controller0/disp_cntr_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.780    controller0/disp_cntr_reg[23]
    SLICE_X3Y29          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.907 r  controller0/disp_cntr_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.907    controller0/data0[24]
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.882     2.076    controller0/GCLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  controller0/disp_cntr_reg_reg[24]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105     1.666    controller0/disp_cntr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    controller0/an_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    controller0/disp_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    controller0/disp_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    controller0/disp_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    controller0/disp_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    controller0/disp_cntr_reg_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    controller0/disp_cntr_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    controller0/disp_cntr_reg_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    controller0/disp_cntr_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    controller0/an_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    controller0/segcode_reg_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    controller0/disp_cntr_reg_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    controller0/disp_cntr_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    controller0/disp_cntr_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    controller0/disp_cntr_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    controller0/disp_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    controller0/disp_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    controller0/disp_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    controller0/disp_cntr_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    controller0/disp_cntr_reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    controller0/disp_cntr_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    controller0/disp_cntr_reg_reg[27]/C



