[2025-09-16 21:31:54] START suite=cs trace=cloud9_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3051399 heartbeat IPC: 3.277 cumulative IPC: 3.277 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5684030 heartbeat IPC: 3.798 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5684030 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5684030 cumulative IPC: 3.519 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 23263871 heartbeat IPC: 0.5688 cumulative IPC: 0.5688 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 39231106 heartbeat IPC: 0.6263 cumulative IPC: 0.5962 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 55762390 heartbeat IPC: 0.6049 cumulative IPC: 0.5991 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 73236023 heartbeat IPC: 0.5723 cumulative IPC: 0.5921 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 88991884 heartbeat IPC: 0.6347 cumulative IPC: 0.6002 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 103375170 heartbeat IPC: 0.6953 cumulative IPC: 0.6142 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 112142311 heartbeat IPC: 1.141 cumulative IPC: 0.6575 (Simulation time: 00 hr 11 min 41 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 120696770 heartbeat IPC: 1.169 cumulative IPC: 0.6956 (Simulation time: 00 hr 12 min 40 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 137640118 heartbeat IPC: 0.5902 cumulative IPC: 0.682 (Simulation time: 00 hr 14 min 17 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 147040723 cumulative IPC: 0.6801 (Simulation time: 00 hr 15 min 53 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 147040723 cumulative IPC: 0.6801 (Simulation time: 00 hr 15 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6801 instructions: 100000003 cycles: 147040723
CPU 0 Branch Prediction Accuracy: 95.73% MPKI: 0.9747 Average ROB Occupancy at Mispredict: 1790
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.8263
BRANCH_INDIRECT: 0.1462
BRANCH_CONDITIONAL: 0.00214
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1039221
LQ_STALL: 15336
SQ_STALL: 57995


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 145.90182
REPLAY_LOAD: 85.541855
NON_REPLAY_LOAD: 63.717323

== Total ==
ADDR_TRANS: 326966
REPLAY_LOAD: 403672
NON_REPLAY_LOAD: 308583

== Counts ==
ADDR_TRANS: 2241
REPLAY_LOAD: 4719
NON_REPLAY_LOAD: 4843

cpu0->cpu0_STLB TOTAL        ACCESS:     842413 HIT:     746841 MISS:      95572 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     842413 HIT:     746841 MISS:      95572 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 195.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2400365 HIT:    1513948 MISS:     886417 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1103584 HIT:     453327 MISS:     650257 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     249922 HIT:     185454 MISS:      64468 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     853495 HIT:     853097 MISS:        398 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     193364 HIT:      22070 MISS:     171294 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3061679 HIT:    3004662 MISS:      57017 MSHR_MERGE:      16127
cpu0->cpu0_L1I LOAD         ACCESS:    3061679 HIT:    3004662 MISS:      57017 MSHR_MERGE:      16127
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 29.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20637864 HIT:   18186666 MISS:    2451198 MSHR_MERGE:     945215
cpu0->cpu0_L1D LOAD         ACCESS:   13197385 HIT:   11692875 MISS:    1504510 MSHR_MERGE:     441816
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7236606 HIT:    6483807 MISS:     752799 MSHR_MERGE:     502874
cpu0->cpu0_L1D TRANSLATION  ACCESS:     203873 HIT:       9984 MISS:     193889 MSHR_MERGE:        525
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2546845 HIT:    2527448 MISS:      19397 MSHR_MERGE:       8300
cpu0->cpu0_ITLB LOAD         ACCESS:    2546845 HIT:    2527448 MISS:      19397 MSHR_MERGE:       8300
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 27.44 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20192928 HIT:   19243337 MISS:     949591 MSHR_MERGE:     118275
cpu0->cpu0_DTLB LOAD         ACCESS:   20192928 HIT:   19243337 MISS:     949591 MSHR_MERGE:     118275
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 26.98 cycles
cpu0->LLC TOTAL        ACCESS:    1405244 HIT:     725482 MISS:     679762 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     650257 HIT:     133719 MISS:     516538 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      64468 HIT:      21545 MISS:      42923 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     519225 HIT:     515479 MISS:       3746 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     171294 HIT:      54739 MISS:     116555 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.07 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4077
  ROW_BUFFER_MISS:     671931
  AVG DBUS CONGESTED CYCLE: 9.254
Channel 0 WQ ROW_BUFFER_HIT:     101979
  ROW_BUFFER_MISS:     335642
  FULL:          0
Channel 0 REFRESHES ISSUED:      12254

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       156147       161078        55837       205338
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           81         2254         5174         8931
  STLB miss resolved @ L2C                0          404         3067         5137        14432
  STLB miss resolved @ LLC                0          209         3873        10829        34617
  STLB miss resolved @ MEM                0          146        10401        37073        86018

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              12730          163         3357           24          475
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            5            8            6          193
  STLB miss resolved @ L2C                9            1            4            5           61
  STLB miss resolved @ LLC               12            0            3            7           57
  STLB miss resolved @ MEM               71            0           13           24         1037
[2025-09-16 21:47:48] END   suite=cs trace=cloud9_phase3_core0 (rc=0)
