$date
	Sat Oct 22 22:14:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#85435
b11001 !
1"
#85438
b11001 &
b11001 %
1$
#85439
0"
#85442
b1001100 &
b1001100 %
#85446
b100110 &
b100110 %
#85450
b10011 &
b10011 %
#85454
b111010 &
b111010 %
#85458
b11101 &
b11101 %
#85462
b1011000 &
b1011000 %
#85466
b101100 &
b101100 %
#85470
b10110 &
b10110 %
#85474
b1011 &
b1011 %
#85478
b100010 &
b100010 %
#85482
b10001 &
b10001 %
#85486
b110100 &
b110100 %
#85490
b11010 &
b11010 %
#85494
b1101 &
b1101 %
#85498
b101000 &
b101000 %
#85502
b10100 &
b10100 %
#85506
b1010 &
b1010 %
#85510
b101 &
b101 %
#85514
b10000 &
b10000 %
#85518
b1000 &
b1000 %
#85522
b100 &
b100 %
#85526
b10 &
b10 %
#85530
b1 &
b1 %
1#
#85534
b0 &
0#
b0 %
0$
#1125370
b10000 &
b10000 %
1$
b10000 !
1"
#1125371
0"
#1125374
b1000 &
b1000 %
#1125378
b100 &
b100 %
#1125382
b10 &
b10 %
#1125386
b1 &
b1 %
1#
#1125390
b0 &
0#
b0 %
0$
#2125095
1"
#2125098
b10000 &
b10000 %
1$
#2125099
0"
#2125102
b1000 &
b1000 %
#2125106
b100 &
b100 %
#2125110
b10 &
b10 %
#2125114
b1 &
b1 %
1#
#2125118
b0 &
0#
b0 %
0$
#4500012
