Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  8 16:00:05 2023
| Host         : LAPTOP-QGN0VRL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[18].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div1/clk_out_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: keyboardInput/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keyboardInput/transmitter/sent_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.974     -102.982                     18                  468        0.179        0.000                      0                  468        4.500        0.000                       0                   237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.974     -102.982                     18                  468        0.179        0.000                      0                  468        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -5.974ns,  Total Violation     -102.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 9.924ns (64.155%)  route 5.545ns (35.845%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.651    20.093    vga_render/rgbReg_reg[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    20.217 r  vga_render/rgbReg[1]_i_1/O
                         net (fo=3, routed)           0.340    20.557    animeLogic/rgbReg_reg[0]_0[0]
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    animeLogic/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_R)       -0.429    14.583    animeLogic/rgbReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -20.557    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 9.924ns (64.155%)  route 5.545ns (35.845%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.651    20.093    vga_render/rgbReg_reg[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    20.217 r  vga_render/rgbReg[1]_i_1/O
                         net (fo=3, routed)           0.340    20.557    animeLogic/rgbReg_reg[0]_0[0]
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    animeLogic/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_R)       -0.429    14.583    animeLogic/rgbReg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -20.557    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.974ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 9.924ns (64.155%)  route 5.545ns (35.845%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.651    20.093    vga_render/rgbReg_reg[2]
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    20.217 r  vga_render/rgbReg[1]_i_1/O
                         net (fo=3, routed)           0.340    20.557    animeLogic/rgbReg_reg[0]_0[0]
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    animeLogic/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_R)       -0.429    14.583    animeLogic/rgbReg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -20.557    
  -------------------------------------------------------------------
                         slack                                 -5.974    

Slack (VIOLATED) :        -5.902ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 9.924ns (64.782%)  route 5.395ns (35.218%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.432    19.875    vga_render/rgbReg_reg[2]
    SLICE_X15Y8          LUT5 (Prop_lut5_I3_O)        0.124    19.999 r  vga_render/rgbReg[2]_i_1/O
                         net (fo=6, routed)           0.408    20.407    animeLogic/rgbReg_reg[0]_0[1]
    SLICE_X14Y8          FDRE                                         r  animeLogic/rgbReg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.790    animeLogic/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  animeLogic/rgbReg_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    14.505    animeLogic/rgbReg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                 -5.902    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 9.924ns (65.033%)  route 5.336ns (34.967%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.432    19.875    vga_render/rgbReg_reg[2]
    SLICE_X15Y8          LUT5 (Prop_lut5_I3_O)        0.124    19.999 r  vga_render/rgbReg[2]_i_1/O
                         net (fo=6, routed)           0.349    20.348    animeLogic/rgbReg_reg[0]_0[1]
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.790    animeLogic/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    14.505    animeLogic/rgbReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 9.924ns (65.033%)  route 5.336ns (34.967%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.432    19.875    vga_render/rgbReg_reg[2]
    SLICE_X15Y8          LUT5 (Prop_lut5_I3_O)        0.124    19.999 r  vga_render/rgbReg[2]_i_1/O
                         net (fo=6, routed)           0.349    20.348    animeLogic/rgbReg_reg[0]_0[1]
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.790    animeLogic/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    14.505    animeLogic/rgbReg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 9.924ns (65.033%)  route 5.336ns (34.967%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.432    19.875    vga_render/rgbReg_reg[2]
    SLICE_X15Y8          LUT5 (Prop_lut5_I3_O)        0.124    19.999 r  vga_render/rgbReg[2]_i_1/O
                         net (fo=6, routed)           0.349    20.348    animeLogic/rgbReg_reg[0]_0[1]
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.790    animeLogic/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  animeLogic/rgbReg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    14.505    animeLogic/rgbReg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.807ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 9.924ns (64.782%)  route 5.395ns (35.218%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.305    18.561    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.685 r  animeLogic/rgbReg[2]_i_19/O
                         net (fo=1, routed)           0.633    19.318    animeLogic/rgbReg[2]_i_19_n_0
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.124    19.442 f  animeLogic/rgbReg[2]_i_6/O
                         net (fo=3, routed)           0.432    19.875    vga_render/rgbReg_reg[2]
    SLICE_X15Y8          LUT5 (Prop_lut5_I3_O)        0.124    19.999 r  vga_render/rgbReg[2]_i_1/O
                         net (fo=6, routed)           0.408    20.407    animeLogic/rgbReg_reg[0]_0[1]
    SLICE_X15Y8          FDRE                                         r  animeLogic/rgbReg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.790    animeLogic/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  animeLogic/rgbReg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    14.600    animeLogic/rgbReg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                 -5.807    

Slack (VIOLATED) :        -5.767ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 9.924ns (63.515%)  route 5.701ns (36.485%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.725    18.981    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    19.105 r  animeLogic/rgbReg[1]_i_5/O
                         net (fo=2, routed)           0.165    19.270    animeLogic/rgbReg[2]_i_34_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    19.394 r  animeLogic/rgbReg[1]_i_4/O
                         net (fo=2, routed)           0.415    19.809    vga_render/rgbReg_reg[1]
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.124    19.933 r  vga_render/rgbReg[1]_i_2/O
                         net (fo=3, routed)           0.780    20.713    animeLogic/D[1]
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    animeLogic/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)       -0.066    14.946    animeLogic/rgbReg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -20.713    
  -------------------------------------------------------------------
                         slack                                 -5.767    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 vga_render/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/rgbReg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 9.924ns (63.515%)  route 5.701ns (36.485%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.567     5.088    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  vga_render/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.678     6.185    vga_render/y[3]
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.296     6.481 r  vga_render/displayBall1_i_37/O
                         net (fo=1, routed)           0.000     6.481    vga_render/displayBall1_i_37_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.857 r  vga_render/displayBall1_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.857    vga_render/displayBall1_i_8_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  vga_render/displayBall1_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.974    vga_render/displayBall1_i_7_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  vga_render/displayBall1_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.091    animeLogic/displayBall1__1_0[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  animeLogic/displayBall1_i_5/O[2]
                         net (fo=4, routed)           0.630     7.960    animeLogic/displayBall1_i_5_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    12.173 r  animeLogic/displayBall1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    animeLogic/displayBall1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.693 r  animeLogic/displayBall1__1/P[0]
                         net (fo=2, routed)           0.746    14.439    animeLogic/displayBall1__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.563 r  animeLogic/displayBall1_carry_i_3/O
                         net (fo=1, routed)           0.000    14.563    animeLogic/displayBall1_carry_i_3_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.113 r  animeLogic/displayBall1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    animeLogic/displayBall1_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.447 r  animeLogic/displayBall1_carry__0/O[1]
                         net (fo=1, routed)           0.616    16.064    animeLogic/displayBall1_carry__0_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.303    16.367 r  animeLogic/displayBall0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.367    animeLogic/displayBall0_carry__4_i_3_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.007 r  animeLogic/displayBall0_carry__4/O[3]
                         net (fo=1, routed)           0.944    17.950    animeLogic/displayBall0[23]
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.306    18.256 r  animeLogic/rgbReg[2]_i_34/O
                         net (fo=2, routed)           0.725    18.981    animeLogic/rgbReg[2]_i_34_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    19.105 r  animeLogic/rgbReg[1]_i_5/O
                         net (fo=2, routed)           0.165    19.270    animeLogic/rgbReg[2]_i_34_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.124    19.394 r  animeLogic/rgbReg[1]_i_4/O
                         net (fo=2, routed)           0.415    19.809    vga_render/rgbReg_reg[1]
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.124    19.933 r  vga_render/rgbReg[1]_i_2/O
                         net (fo=3, routed)           0.780    20.713    animeLogic/D[1]
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    animeLogic/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  animeLogic/rgbReg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)       -0.054    14.958    animeLogic/rgbReg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -20.713    
  -------------------------------------------------------------------
                         slack                                 -5.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 player2Score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2Score_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  player2Score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player2Score_reg[4]/Q
                         net (fo=16, routed)          0.134     1.752    ps21[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.048     1.800 r  player2Score[7]_i_2/O
                         net (fo=1, routed)           0.000     1.800    player2Score0[3]
    SLICE_X2Y7           FDRE                                         r  player2Score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  player2Score_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.621    player2Score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_render/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_render/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.238%)  route 0.133ns (41.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.566     1.449    vga_render/vsync_reg_reg_0
    SLICE_X13Y6          FDRE                                         r  vga_render/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga_render/h_count_reg_reg[4]/Q
                         net (fo=16, routed)          0.133     1.724    vga_render/x[4]
    SLICE_X14Y6          LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  vga_render/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga_render/h_count_reg[5]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  vga_render/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.836     1.963    vga_render/vsync_reg_reg_0
    SLICE_X14Y6          FDRE                                         r  vga_render/h_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.121     1.586    vga_render/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 player2Score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2Score_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  player2Score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player2Score_reg[4]/Q
                         net (fo=16, routed)          0.134     1.752    ps21[0]
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  player2Score[6]_i_1/O
                         net (fo=1, routed)           0.000     1.797    player2Score0[2]
    SLICE_X2Y7           FDRE                                         r  player2Score_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  player2Score_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     1.610    player2Score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_render/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_render/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.190ns (53.894%)  route 0.163ns (46.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.448    vga_render/vsync_reg_reg_0
    SLICE_X13Y9          FDRE                                         r  vga_render/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga_render/v_count_reg_reg[0]/Q
                         net (fo=60, routed)          0.163     1.752    vga_render/y[0]
    SLICE_X15Y10         LUT5 (Prop_lut5_I1_O)        0.049     1.801 r  vga_render/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga_render/v_count_reg[3]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.834     1.961    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.107     1.570    vga_render/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_render/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_render/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.365%)  route 0.163ns (46.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.448    vga_render/vsync_reg_reg_0
    SLICE_X13Y9          FDRE                                         r  vga_render/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga_render/v_count_reg_reg[0]/Q
                         net (fo=60, routed)          0.163     1.752    vga_render/y[0]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  vga_render/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_render/v_count_reg[2]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.834     1.961    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.092     1.555    vga_render/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 player1Score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1Score_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.119%)  route 0.153ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  player1Score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  player1Score_reg[4]/Q
                         net (fo=15, routed)          0.153     1.795    ps11[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.048     1.843 r  player1Score[7]_i_2/O
                         net (fo=1, routed)           0.000     1.843    player1Score0[3]
    SLICE_X3Y5           FDRE                                         r  player1Score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  player1Score_reg[7]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.107     1.598    player1Score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 animeLogic/velocityYReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/velocityYReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.560     1.443    animeLogic/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  animeLogic/velocityYReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  animeLogic/velocityYReg_reg[31]/Q
                         net (fo=31, routed)          0.155     1.739    animeLogic/velocityYReg[31]
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  animeLogic/velocityYReg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.784    animeLogic/velocityYReg[31]_i_1_n_0
    SLICE_X13Y17         FDCE                                         r  animeLogic/velocityYReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.828     1.955    animeLogic/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  animeLogic/velocityYReg_reg[31]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.092     1.535    animeLogic/velocityYReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 animeLogic/refreshReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animeLogic/refreshReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.553     1.436    animeLogic/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  animeLogic/refreshReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  animeLogic/refreshReg_reg[0]/Q
                         net (fo=3, routed)           0.175     1.775    animeLogic/refreshReg[0]
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.818 r  animeLogic/refreshReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    animeLogic/refreshReg[0]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  animeLogic/refreshReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.820     1.947    animeLogic/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  animeLogic/refreshReg_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.133     1.569    animeLogic/refreshReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_render/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_render/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.566     1.449    vga_render/vsync_reg_reg_0
    SLICE_X12Y4          FDRE                                         r  vga_render/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga_render/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.174     1.787    vga_render/pixel_reg[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.043     1.830 r  vga_render/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_render/pixel_next[1]
    SLICE_X12Y4          FDRE                                         r  vga_render/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.836     1.963    vga_render/vsync_reg_reg_0
    SLICE_X12Y4          FDRE                                         r  vga_render/pixel_reg_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.131     1.580    vga_render/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_render/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_render/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.023%)  route 0.158ns (45.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.564     1.447    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_render/v_count_reg_reg[2]/Q
                         net (fo=64, routed)          0.158     1.746    vga_render/y[2]
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  vga_render/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_render/v_count_reg[6]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.834     1.961    vga_render/vsync_reg_reg_0
    SLICE_X15Y10         FDRE                                         r  vga_render/v_count_reg_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.091     1.538    vga_render/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y11   animeLogic/ballX_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y7    animeLogic/ballX_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y9    animeLogic/ballX_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12   animeLogic/ballX_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12   animeLogic/ballX_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12   animeLogic/ballX_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y9    animeLogic/ballX_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   animeLogic/ballX_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y11   animeLogic/ballX_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   animeLogic/ballX_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   animeLogic/ballX_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   animeLogic/ballX_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   animeLogic/ballX_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   animeLogic/ballX_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   animeLogic/ballX_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   animeLogic/ballX_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   animeLogic/ballX_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   animeLogic/ballX_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   animeLogic/ballX_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y7    animeLogic/ballX_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    animeLogic/ballX_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   animeLogic/ballX_reg[26]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   animeLogic/ballX_reg[30]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X15Y6    animeLogic/ballX_reg[8]/C



