Gate-level fault and logic simulation.

Includes:
- Computing the mapping between RTL and gate level FFs
- Gate level logicsim
- Gate level faultsim
