<stg><name>matrix_multiply</name>


<trans_list>

<trans id="3385" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
entry:2 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %store_ln0 = store i9 0, i9 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %store_ln0 = store i9 0, i9 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %store_ln0 = store i16 0, i16 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln0 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc22:0 %icmp_ln114 = phi i1 0, void %entry, i1 %icmp_ln11, void %for.inc22

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc22:2 %i2_load = load i9 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc22:3 %j3_load = load i9 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc22:4 %add_ln10 = add i9 %i2_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc22:7 %select_ln10 = select i1 %icmp_ln114, i9 0, i9 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc22:8 %i = select i1 %icmp_ln114, i9 %add_ln10, i9 %i2_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
for.inc22:9 %empty = trunc i9 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:10 %tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:11 %tmp_cast = zext i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:12 %A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:13 %tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:14 %tmp_1_cast = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:15 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:778 %temp_a = load i16 %A_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:779 %temp_a_1 = load i16 %A_addr_1

]]></Node>
<StgValue><ssdm name="temp_a_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="9">
<![CDATA[
for.inc22:1034 %zext_ln11 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="9">
<![CDATA[
for.inc22:1041 %zext_ln16_6 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_6"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1042 %B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc22:1043 %add_ln16 = add i10 %zext_ln16_6, i10 256

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:1044 %zext_ln16_7 = zext i10 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_7"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1045 %B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln16_7

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc22:1805 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i9, i9 %select_ln10, i9 8

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="9">
<![CDATA[
for.inc22:1807 %trunc_ln16 = trunc i9 %select_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1816 %temp_b = load i16 %B_addr

]]></Node>
<StgValue><ssdm name="temp_b"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1817 %temp_b_1 = load i16 %B_addr_1

]]></Node>
<StgValue><ssdm name="temp_b_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:2589 %store_ln10 = store i9 %i, i9 %i2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:16 %tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:17 %tmp_2_cast = zext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:18 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:19 %tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:20 %tmp_3_cast = zext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:21 %A_addr_3 = getelementptr i32 %A, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:778 %temp_a = load i16 %A_addr

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:779 %temp_a_1 = load i16 %A_addr_1

]]></Node>
<StgValue><ssdm name="temp_a_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:780 %temp_a_2 = load i16 %A_addr_2

]]></Node>
<StgValue><ssdm name="temp_a_2"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:781 %temp_a_3 = load i16 %A_addr_3

]]></Node>
<StgValue><ssdm name="temp_a_3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="11" op_0_bw="9">
<![CDATA[
for.inc22:1036 %zext_ln16_1 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc22:1046 %tmp_256_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="10">
<![CDATA[
for.inc22:1047 %zext_ln16_8 = zext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_8"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1048 %B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln16_8

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc22:1049 %add_ln16_1 = add i11 %zext_ln16_1, i11 768

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="11">
<![CDATA[
for.inc22:1050 %zext_ln16_9 = zext i11 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_9"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1051 %B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln16_9

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1816 %temp_b = load i16 %B_addr

]]></Node>
<StgValue><ssdm name="temp_b"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1817 %temp_b_1 = load i16 %B_addr_1

]]></Node>
<StgValue><ssdm name="temp_b_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1818 %temp_b_2 = load i16 %B_addr_2

]]></Node>
<StgValue><ssdm name="temp_b_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1819 %temp_b_3 = load i16 %B_addr_3

]]></Node>
<StgValue><ssdm name="temp_b_3"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2165 %mul_ln17_93 = mul i32 %temp_b, i32 %temp_a

]]></Node>
<StgValue><ssdm name="mul_ln17_93"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2260 %mul_ln17_188 = mul i32 %temp_b_1, i32 %temp_a_1

]]></Node>
<StgValue><ssdm name="mul_ln17_188"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:22 %tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:23 %tmp_4_cast = zext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:24 %A_addr_4 = getelementptr i32 %A, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:25 %tmp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:26 %tmp_5_cast = zext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:27 %A_addr_5 = getelementptr i32 %A, i64 0, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:780 %temp_a_2 = load i16 %A_addr_2

]]></Node>
<StgValue><ssdm name="temp_a_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:781 %temp_a_3 = load i16 %A_addr_3

]]></Node>
<StgValue><ssdm name="temp_a_3"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:782 %temp_a_4 = load i16 %A_addr_4

]]></Node>
<StgValue><ssdm name="temp_a_4"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:783 %temp_a_5 = load i16 %A_addr_5

]]></Node>
<StgValue><ssdm name="temp_a_5"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc22:1052 %tmp_257_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_257_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="11">
<![CDATA[
for.inc22:1053 %zext_ln16_10 = zext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_10"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1054 %B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln16_10

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc22:1055 %add_ln16_2 = add i11 %zext_ln16_1, i11 1280

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="11">
<![CDATA[
for.inc22:1056 %zext_ln16_11 = zext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_11"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1057 %B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln16_11

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1818 %temp_b_2 = load i16 %B_addr_2

]]></Node>
<StgValue><ssdm name="temp_b_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1819 %temp_b_3 = load i16 %B_addr_3

]]></Node>
<StgValue><ssdm name="temp_b_3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1820 %temp_b_4 = load i16 %B_addr_4

]]></Node>
<StgValue><ssdm name="temp_b_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1821 %temp_b_5 = load i16 %B_addr_5

]]></Node>
<StgValue><ssdm name="temp_b_5"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2243 %mul_ln17_171 = mul i32 %temp_b_3, i32 %temp_a_3

]]></Node>
<StgValue><ssdm name="mul_ln17_171"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2274 %mul_ln17_202 = mul i32 %temp_b_2, i32 %temp_a_2

]]></Node>
<StgValue><ssdm name="mul_ln17_202"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2328 %add_ln17 = add i32 %mul_ln17_188, i32 %mul_ln17_93

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2329 %add_ln17_1 = add i32 %mul_ln17_202, i32 %mul_ln17_171

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2330 %add_ln17_2 = add i32 %add_ln17_1, i32 %add_ln17

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:28 %tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:29 %tmp_6_cast = zext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:30 %A_addr_6 = getelementptr i32 %A, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:31 %tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:32 %tmp_7_cast = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:33 %A_addr_7 = getelementptr i32 %A, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:782 %temp_a_4 = load i16 %A_addr_4

]]></Node>
<StgValue><ssdm name="temp_a_4"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:783 %temp_a_5 = load i16 %A_addr_5

]]></Node>
<StgValue><ssdm name="temp_a_5"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:784 %temp_a_6 = load i16 %A_addr_6

]]></Node>
<StgValue><ssdm name="temp_a_6"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:785 %temp_a_7 = load i16 %A_addr_7

]]></Node>
<StgValue><ssdm name="temp_a_7"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="9">
<![CDATA[
for.inc22:1037 %zext_ln16_2 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="10">
<![CDATA[
for.inc22:1058 %sext_ln16 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="11">
<![CDATA[
for.inc22:1059 %zext_ln16_12 = zext i11 %sext_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_12"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1060 %B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln16_12

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22:1061 %add_ln16_3 = add i12 %zext_ln16_2, i12 1792

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1062 %zext_ln16_13 = zext i12 %add_ln16_3

]]></Node>
<StgValue><ssdm name="zext_ln16_13"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1063 %B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln16_13

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1820 %temp_b_4 = load i16 %B_addr_4

]]></Node>
<StgValue><ssdm name="temp_b_4"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1821 %temp_b_5 = load i16 %B_addr_5

]]></Node>
<StgValue><ssdm name="temp_b_5"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1822 %temp_b_6 = load i16 %B_addr_6

]]></Node>
<StgValue><ssdm name="temp_b_6"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1823 %temp_b_7 = load i16 %B_addr_7

]]></Node>
<StgValue><ssdm name="temp_b_7"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2212 %mul_ln17_140 = mul i32 %temp_b_4, i32 %temp_a_4

]]></Node>
<StgValue><ssdm name="mul_ln17_140"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2258 %mul_ln17_186 = mul i32 %temp_b_5, i32 %temp_a_5

]]></Node>
<StgValue><ssdm name="mul_ln17_186"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:34 %tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:35 %tmp_8_cast = zext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:36 %A_addr_8 = getelementptr i32 %A, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:37 %tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:38 %tmp_9_cast = zext i16 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:39 %A_addr_9 = getelementptr i32 %A, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:784 %temp_a_6 = load i16 %A_addr_6

]]></Node>
<StgValue><ssdm name="temp_a_6"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:785 %temp_a_7 = load i16 %A_addr_7

]]></Node>
<StgValue><ssdm name="temp_a_7"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:786 %temp_a_8 = load i16 %A_addr_8

]]></Node>
<StgValue><ssdm name="temp_a_8"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:787 %temp_a_9 = load i16 %A_addr_9

]]></Node>
<StgValue><ssdm name="temp_a_9"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.inc22:1064 %tmp_259_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1065 %zext_ln16_14 = zext i12 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_14"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1066 %B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln16_14

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22:1067 %add_ln16_4 = add i12 %zext_ln16_2, i12 2304

]]></Node>
<StgValue><ssdm name="add_ln16_4"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1068 %zext_ln16_15 = zext i12 %add_ln16_4

]]></Node>
<StgValue><ssdm name="zext_ln16_15"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1069 %B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln16_15

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1822 %temp_b_6 = load i16 %B_addr_6

]]></Node>
<StgValue><ssdm name="temp_b_6"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1823 %temp_b_7 = load i16 %B_addr_7

]]></Node>
<StgValue><ssdm name="temp_b_7"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1824 %temp_b_8 = load i16 %B_addr_8

]]></Node>
<StgValue><ssdm name="temp_b_8"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1825 %temp_b_9 = load i16 %B_addr_9

]]></Node>
<StgValue><ssdm name="temp_b_9"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2201 %mul_ln17_129 = mul i32 %temp_b_6, i32 %temp_a_6

]]></Node>
<StgValue><ssdm name="mul_ln17_129"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2316 %mul_ln17_244 = mul i32 %temp_b_7, i32 %temp_a_7

]]></Node>
<StgValue><ssdm name="mul_ln17_244"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2331 %add_ln17_3 = add i32 %mul_ln17_140, i32 %mul_ln17_186

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2332 %add_ln17_4 = add i32 %mul_ln17_129, i32 %mul_ln17_244

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2333 %add_ln17_5 = add i32 %add_ln17_4, i32 %add_ln17_3

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:40 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:41 %tmp_10_cast = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:42 %A_addr_10 = getelementptr i32 %A, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:43 %tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:44 %tmp_11_cast = zext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:45 %A_addr_11 = getelementptr i32 %A, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:786 %temp_a_8 = load i16 %A_addr_8

]]></Node>
<StgValue><ssdm name="temp_a_8"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:787 %temp_a_9 = load i16 %A_addr_9

]]></Node>
<StgValue><ssdm name="temp_a_9"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:788 %temp_a_10 = load i16 %A_addr_10

]]></Node>
<StgValue><ssdm name="temp_a_10"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:789 %temp_a_11 = load i16 %A_addr_11

]]></Node>
<StgValue><ssdm name="temp_a_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc22:1070 %tmp_260_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 5, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1071 %zext_ln16_16 = zext i12 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_16"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1072 %B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln16_16

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22:1073 %add_ln16_5 = add i12 %zext_ln16_2, i12 2816

]]></Node>
<StgValue><ssdm name="add_ln16_5"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1074 %zext_ln16_17 = zext i12 %add_ln16_5

]]></Node>
<StgValue><ssdm name="zext_ln16_17"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1075 %B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln16_17

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1824 %temp_b_8 = load i16 %B_addr_8

]]></Node>
<StgValue><ssdm name="temp_b_8"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1825 %temp_b_9 = load i16 %B_addr_9

]]></Node>
<StgValue><ssdm name="temp_b_9"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1826 %temp_b_10 = load i16 %B_addr_10

]]></Node>
<StgValue><ssdm name="temp_b_10"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1827 %temp_b_11 = load i16 %B_addr_11

]]></Node>
<StgValue><ssdm name="temp_b_11"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2125 %mul_ln17_53 = mul i32 %temp_b_9, i32 %temp_a_9

]]></Node>
<StgValue><ssdm name="mul_ln17_53"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2280 %mul_ln17_208 = mul i32 %temp_b_8, i32 %temp_a_8

]]></Node>
<StgValue><ssdm name="mul_ln17_208"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2335 %add_ln17_7 = add i32 %mul_ln17_208, i32 %mul_ln17_53

]]></Node>
<StgValue><ssdm name="add_ln17_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:46 %tmp_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:47 %tmp_12_cast = zext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:48 %A_addr_12 = getelementptr i32 %A, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:49 %tmp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:50 %tmp_13_cast = zext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:51 %A_addr_13 = getelementptr i32 %A, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:788 %temp_a_10 = load i16 %A_addr_10

]]></Node>
<StgValue><ssdm name="temp_a_10"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:789 %temp_a_11 = load i16 %A_addr_11

]]></Node>
<StgValue><ssdm name="temp_a_11"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:790 %temp_a_12 = load i16 %A_addr_12

]]></Node>
<StgValue><ssdm name="temp_a_12"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:791 %temp_a_13 = load i16 %A_addr_13

]]></Node>
<StgValue><ssdm name="temp_a_13"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="11">
<![CDATA[
for.inc22:1076 %sext_ln16_1 = sext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_1"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1077 %zext_ln16_18 = zext i12 %sext_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_18"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1078 %B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln16_18

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="11">
<![CDATA[
for.inc22:1079 %sext_ln16_2 = sext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_2"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1080 %zext_ln16_19 = zext i12 %sext_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_19"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1081 %B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln16_19

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1826 %temp_b_10 = load i16 %B_addr_10

]]></Node>
<StgValue><ssdm name="temp_b_10"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1827 %temp_b_11 = load i16 %B_addr_11

]]></Node>
<StgValue><ssdm name="temp_b_11"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1828 %temp_b_12 = load i16 %B_addr_12

]]></Node>
<StgValue><ssdm name="temp_b_12"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1829 %temp_b_13 = load i16 %B_addr_13

]]></Node>
<StgValue><ssdm name="temp_b_13"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2222 %mul_ln17_150 = mul i32 %temp_b_10, i32 %temp_a_10

]]></Node>
<StgValue><ssdm name="mul_ln17_150"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2284 %mul_ln17_212 = mul i32 %temp_b_11, i32 %temp_a_11

]]></Node>
<StgValue><ssdm name="mul_ln17_212"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2336 %add_ln17_8 = add i32 %mul_ln17_150, i32 %mul_ln17_212

]]></Node>
<StgValue><ssdm name="add_ln17_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:52 %tmp_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:53 %tmp_14_cast = zext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:54 %A_addr_14 = getelementptr i32 %A, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:55 %tmp_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:56 %tmp_15_cast = zext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:57 %A_addr_15 = getelementptr i32 %A, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:790 %temp_a_12 = load i16 %A_addr_12

]]></Node>
<StgValue><ssdm name="temp_a_12"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:791 %temp_a_13 = load i16 %A_addr_13

]]></Node>
<StgValue><ssdm name="temp_a_13"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:792 %temp_a_14 = load i16 %A_addr_14

]]></Node>
<StgValue><ssdm name="temp_a_14"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:793 %temp_a_15 = load i16 %A_addr_15

]]></Node>
<StgValue><ssdm name="temp_a_15"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="13" op_0_bw="9">
<![CDATA[
for.inc22:1038 %zext_ln16_3 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="10">
<![CDATA[
for.inc22:1082 %sext_ln16_3 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_3"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="12">
<![CDATA[
for.inc22:1083 %zext_ln16_20 = zext i12 %sext_ln16_3

]]></Node>
<StgValue><ssdm name="zext_ln16_20"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1084 %B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln16_20

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22:1085 %add_ln16_6 = add i13 %zext_ln16_3, i13 3840

]]></Node>
<StgValue><ssdm name="add_ln16_6"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1086 %zext_ln16_21 = zext i13 %add_ln16_6

]]></Node>
<StgValue><ssdm name="zext_ln16_21"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1087 %B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln16_21

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1828 %temp_b_12 = load i16 %B_addr_12

]]></Node>
<StgValue><ssdm name="temp_b_12"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1829 %temp_b_13 = load i16 %B_addr_13

]]></Node>
<StgValue><ssdm name="temp_b_13"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1830 %temp_b_14 = load i16 %B_addr_14

]]></Node>
<StgValue><ssdm name="temp_b_14"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1831 %temp_b_15 = load i16 %B_addr_15

]]></Node>
<StgValue><ssdm name="temp_b_15"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2205 %mul_ln17_133 = mul i32 %temp_b_13, i32 %temp_a_13

]]></Node>
<StgValue><ssdm name="mul_ln17_133"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2253 %mul_ln17_181 = mul i32 %temp_b_12, i32 %temp_a_12

]]></Node>
<StgValue><ssdm name="mul_ln17_181"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:58 %tmp_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:59 %tmp_16_cast = zext i16 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:60 %A_addr_16 = getelementptr i32 %A, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:61 %tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:62 %tmp_17_cast = zext i16 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:63 %A_addr_17 = getelementptr i32 %A, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:792 %temp_a_14 = load i16 %A_addr_14

]]></Node>
<StgValue><ssdm name="temp_a_14"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:793 %temp_a_15 = load i16 %A_addr_15

]]></Node>
<StgValue><ssdm name="temp_a_15"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:794 %temp_a_16 = load i16 %A_addr_16

]]></Node>
<StgValue><ssdm name="temp_a_16"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:795 %temp_a_17 = load i16 %A_addr_17

]]></Node>
<StgValue><ssdm name="temp_a_17"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
for.inc22:1088 %tmp_263_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1089 %zext_ln16_22 = zext i13 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_22"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1090 %B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln16_22

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22:1091 %add_ln16_7 = add i13 %zext_ln16_3, i13 4352

]]></Node>
<StgValue><ssdm name="add_ln16_7"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1092 %zext_ln16_23 = zext i13 %add_ln16_7

]]></Node>
<StgValue><ssdm name="zext_ln16_23"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1093 %B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln16_23

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1830 %temp_b_14 = load i16 %B_addr_14

]]></Node>
<StgValue><ssdm name="temp_b_14"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1831 %temp_b_15 = load i16 %B_addr_15

]]></Node>
<StgValue><ssdm name="temp_b_15"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1832 %temp_b_16 = load i16 %B_addr_16

]]></Node>
<StgValue><ssdm name="temp_b_16"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1833 %temp_b_17 = load i16 %B_addr_17

]]></Node>
<StgValue><ssdm name="temp_b_17"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2100 %mul_ln17_28 = mul i32 %temp_b_15, i32 %temp_a_15

]]></Node>
<StgValue><ssdm name="mul_ln17_28"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2164 %mul_ln17_92 = mul i32 %temp_b_14, i32 %temp_a_14

]]></Node>
<StgValue><ssdm name="mul_ln17_92"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2337 %add_ln17_9 = add i32 %add_ln17_8, i32 %add_ln17_7

]]></Node>
<StgValue><ssdm name="add_ln17_9"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2338 %add_ln17_10 = add i32 %mul_ln17_181, i32 %mul_ln17_133

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2339 %add_ln17_11 = add i32 %mul_ln17_92, i32 %mul_ln17_28

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2340 %add_ln17_12 = add i32 %add_ln17_11, i32 %add_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln17_12"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2341 %add_ln17_13 = add i32 %add_ln17_12, i32 %add_ln17_9

]]></Node>
<StgValue><ssdm name="add_ln17_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:64 %tmp_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 18

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:65 %tmp_18_cast = zext i16 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:66 %A_addr_18 = getelementptr i32 %A, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:67 %tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 19

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:68 %tmp_19_cast = zext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:69 %A_addr_19 = getelementptr i32 %A, i64 0, i64 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:794 %temp_a_16 = load i16 %A_addr_16

]]></Node>
<StgValue><ssdm name="temp_a_16"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:795 %temp_a_17 = load i16 %A_addr_17

]]></Node>
<StgValue><ssdm name="temp_a_17"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:796 %temp_a_18 = load i16 %A_addr_18

]]></Node>
<StgValue><ssdm name="temp_a_18"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:797 %temp_a_19 = load i16 %A_addr_19

]]></Node>
<StgValue><ssdm name="temp_a_19"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc22:1094 %tmp_264_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1095 %zext_ln16_24 = zext i13 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_24"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1096 %B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln16_24

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22:1097 %add_ln16_8 = add i13 %zext_ln16_3, i13 4864

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1098 %zext_ln16_25 = zext i13 %add_ln16_8

]]></Node>
<StgValue><ssdm name="zext_ln16_25"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1099 %B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln16_25

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1832 %temp_b_16 = load i16 %B_addr_16

]]></Node>
<StgValue><ssdm name="temp_b_16"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1833 %temp_b_17 = load i16 %B_addr_17

]]></Node>
<StgValue><ssdm name="temp_b_17"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1834 %temp_b_18 = load i16 %B_addr_18

]]></Node>
<StgValue><ssdm name="temp_b_18"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1835 %temp_b_19 = load i16 %B_addr_19

]]></Node>
<StgValue><ssdm name="temp_b_19"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2078 %mul_ln17_6 = mul i32 %temp_b_16, i32 %temp_a_16

]]></Node>
<StgValue><ssdm name="mul_ln17_6"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2115 %mul_ln17_43 = mul i32 %temp_b_17, i32 %temp_a_17

]]></Node>
<StgValue><ssdm name="mul_ln17_43"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2334 %add_ln17_6 = add i32 %add_ln17_5, i32 %add_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln17_6"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2342 %add_ln17_14 = add i32 %add_ln17_13, i32 %add_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln17_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:70 %tmp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 20

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:71 %tmp_20_cast = zext i16 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:72 %A_addr_20 = getelementptr i32 %A, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:73 %tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 21

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:74 %tmp_21_cast = zext i16 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:75 %A_addr_21 = getelementptr i32 %A, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:796 %temp_a_18 = load i16 %A_addr_18

]]></Node>
<StgValue><ssdm name="temp_a_18"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:797 %temp_a_19 = load i16 %A_addr_19

]]></Node>
<StgValue><ssdm name="temp_a_19"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:798 %temp_a_20 = load i16 %A_addr_20

]]></Node>
<StgValue><ssdm name="temp_a_20"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:799 %temp_a_21 = load i16 %A_addr_21

]]></Node>
<StgValue><ssdm name="temp_a_21"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc22:1100 %tmp_265_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1101 %zext_ln16_26 = zext i13 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_26"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1102 %B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln16_26

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22:1103 %add_ln16_9 = add i13 %zext_ln16_3, i13 5376

]]></Node>
<StgValue><ssdm name="add_ln16_9"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1104 %zext_ln16_27 = zext i13 %add_ln16_9

]]></Node>
<StgValue><ssdm name="zext_ln16_27"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1105 %B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln16_27

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1834 %temp_b_18 = load i16 %B_addr_18

]]></Node>
<StgValue><ssdm name="temp_b_18"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1835 %temp_b_19 = load i16 %B_addr_19

]]></Node>
<StgValue><ssdm name="temp_b_19"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1836 %temp_b_20 = load i16 %B_addr_20

]]></Node>
<StgValue><ssdm name="temp_b_20"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1837 %temp_b_21 = load i16 %B_addr_21

]]></Node>
<StgValue><ssdm name="temp_b_21"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2200 %mul_ln17_128 = mul i32 %temp_b_18, i32 %temp_a_18

]]></Node>
<StgValue><ssdm name="mul_ln17_128"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2244 %mul_ln17_172 = mul i32 %temp_b_19, i32 %temp_a_19

]]></Node>
<StgValue><ssdm name="mul_ln17_172"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2343 %add_ln17_15 = add i32 %mul_ln17_6, i32 %mul_ln17_43

]]></Node>
<StgValue><ssdm name="add_ln17_15"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2344 %add_ln17_16 = add i32 %mul_ln17_128, i32 %mul_ln17_172

]]></Node>
<StgValue><ssdm name="add_ln17_16"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2345 %add_ln17_17 = add i32 %add_ln17_16, i32 %add_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln17_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:76 %tmp_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 22

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:77 %tmp_22_cast = zext i16 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:78 %A_addr_22 = getelementptr i32 %A, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:79 %tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:80 %tmp_23_cast = zext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:81 %A_addr_23 = getelementptr i32 %A, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:798 %temp_a_20 = load i16 %A_addr_20

]]></Node>
<StgValue><ssdm name="temp_a_20"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:799 %temp_a_21 = load i16 %A_addr_21

]]></Node>
<StgValue><ssdm name="temp_a_21"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:800 %temp_a_22 = load i16 %A_addr_22

]]></Node>
<StgValue><ssdm name="temp_a_22"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:801 %temp_a_23 = load i16 %A_addr_23

]]></Node>
<StgValue><ssdm name="temp_a_23"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc22:1106 %tmp_266_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 11, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1107 %zext_ln16_28 = zext i13 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_28"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1108 %B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln16_28

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22:1109 %add_ln16_10 = add i13 %zext_ln16_3, i13 5888

]]></Node>
<StgValue><ssdm name="add_ln16_10"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1110 %zext_ln16_29 = zext i13 %add_ln16_10

]]></Node>
<StgValue><ssdm name="zext_ln16_29"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1111 %B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln16_29

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1836 %temp_b_20 = load i16 %B_addr_20

]]></Node>
<StgValue><ssdm name="temp_b_20"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1837 %temp_b_21 = load i16 %B_addr_21

]]></Node>
<StgValue><ssdm name="temp_b_21"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1838 %temp_b_22 = load i16 %B_addr_22

]]></Node>
<StgValue><ssdm name="temp_b_22"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1839 %temp_b_23 = load i16 %B_addr_23

]]></Node>
<StgValue><ssdm name="temp_b_23"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2073 %mul_ln17_1 = mul i32 %temp_b_20, i32 %temp_a_20

]]></Node>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2210 %mul_ln17_138 = mul i32 %temp_b_21, i32 %temp_a_21

]]></Node>
<StgValue><ssdm name="mul_ln17_138"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:82 %tmp_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 24

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:83 %tmp_24_cast = zext i16 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:84 %A_addr_24 = getelementptr i32 %A, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:85 %tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 25

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:86 %tmp_25_cast = zext i16 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:87 %A_addr_25 = getelementptr i32 %A, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:800 %temp_a_22 = load i16 %A_addr_22

]]></Node>
<StgValue><ssdm name="temp_a_22"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:801 %temp_a_23 = load i16 %A_addr_23

]]></Node>
<StgValue><ssdm name="temp_a_23"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:802 %temp_a_24 = load i16 %A_addr_24

]]></Node>
<StgValue><ssdm name="temp_a_24"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:803 %temp_a_25 = load i16 %A_addr_25

]]></Node>
<StgValue><ssdm name="temp_a_25"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="13" op_0_bw="12">
<![CDATA[
for.inc22:1112 %sext_ln16_4 = sext i12 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_4"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1113 %zext_ln16_30 = zext i13 %sext_ln16_4

]]></Node>
<StgValue><ssdm name="zext_ln16_30"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1114 %B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln16_30

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="13" op_0_bw="12">
<![CDATA[
for.inc22:1115 %sext_ln16_5 = sext i12 %add_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_5"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1116 %zext_ln16_31 = zext i13 %sext_ln16_5

]]></Node>
<StgValue><ssdm name="zext_ln16_31"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1117 %B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln16_31

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1838 %temp_b_22 = load i16 %B_addr_22

]]></Node>
<StgValue><ssdm name="temp_b_22"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1839 %temp_b_23 = load i16 %B_addr_23

]]></Node>
<StgValue><ssdm name="temp_b_23"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1840 %temp_b_24 = load i16 %B_addr_24

]]></Node>
<StgValue><ssdm name="temp_b_24"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1841 %temp_b_25 = load i16 %B_addr_25

]]></Node>
<StgValue><ssdm name="temp_b_25"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2223 %mul_ln17_151 = mul i32 %temp_b_23, i32 %temp_a_23

]]></Node>
<StgValue><ssdm name="mul_ln17_151"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2322 %mul_ln17_250 = mul i32 %temp_b_22, i32 %temp_a_22

]]></Node>
<StgValue><ssdm name="mul_ln17_250"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2346 %add_ln17_18 = add i32 %mul_ln17_1, i32 %mul_ln17_138

]]></Node>
<StgValue><ssdm name="add_ln17_18"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2347 %add_ln17_19 = add i32 %mul_ln17_250, i32 %mul_ln17_151

]]></Node>
<StgValue><ssdm name="add_ln17_19"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2348 %add_ln17_20 = add i32 %add_ln17_19, i32 %add_ln17_18

]]></Node>
<StgValue><ssdm name="add_ln17_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:88 %tmp_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:89 %tmp_26_cast = zext i16 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:90 %A_addr_26 = getelementptr i32 %A, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:91 %tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 27

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:92 %tmp_27_cast = zext i16 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:93 %A_addr_27 = getelementptr i32 %A, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:802 %temp_a_24 = load i16 %A_addr_24

]]></Node>
<StgValue><ssdm name="temp_a_24"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:803 %temp_a_25 = load i16 %A_addr_25

]]></Node>
<StgValue><ssdm name="temp_a_25"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:804 %temp_a_26 = load i16 %A_addr_26

]]></Node>
<StgValue><ssdm name="temp_a_26"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:805 %temp_a_27 = load i16 %A_addr_27

]]></Node>
<StgValue><ssdm name="temp_a_27"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="13" op_0_bw="12">
<![CDATA[
for.inc22:1118 %sext_ln16_6 = sext i12 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_6"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1119 %zext_ln16_32 = zext i13 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="zext_ln16_32"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1120 %B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln16_32

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="13" op_0_bw="12">
<![CDATA[
for.inc22:1121 %sext_ln16_7 = sext i12 %add_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_7"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1122 %zext_ln16_33 = zext i13 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="zext_ln16_33"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1123 %B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln16_33

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1840 %temp_b_24 = load i16 %B_addr_24

]]></Node>
<StgValue><ssdm name="temp_b_24"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1841 %temp_b_25 = load i16 %B_addr_25

]]></Node>
<StgValue><ssdm name="temp_b_25"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1842 %temp_b_26 = load i16 %B_addr_26

]]></Node>
<StgValue><ssdm name="temp_b_26"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1843 %temp_b_27 = load i16 %B_addr_27

]]></Node>
<StgValue><ssdm name="temp_b_27"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2140 %mul_ln17_68 = mul i32 %temp_b_24, i32 %temp_a_24

]]></Node>
<StgValue><ssdm name="mul_ln17_68"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2301 %mul_ln17_229 = mul i32 %temp_b_25, i32 %temp_a_25

]]></Node>
<StgValue><ssdm name="mul_ln17_229"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2350 %add_ln17_22 = add i32 %mul_ln17_68, i32 %mul_ln17_229

]]></Node>
<StgValue><ssdm name="add_ln17_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:94 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 28

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:95 %tmp_28_cast = zext i16 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:96 %A_addr_28 = getelementptr i32 %A, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:97 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 29

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:98 %tmp_29_cast = zext i16 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:99 %A_addr_29 = getelementptr i32 %A, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:804 %temp_a_26 = load i16 %A_addr_26

]]></Node>
<StgValue><ssdm name="temp_a_26"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:805 %temp_a_27 = load i16 %A_addr_27

]]></Node>
<StgValue><ssdm name="temp_a_27"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:806 %temp_a_28 = load i16 %A_addr_28

]]></Node>
<StgValue><ssdm name="temp_a_28"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:807 %temp_a_29 = load i16 %A_addr_29

]]></Node>
<StgValue><ssdm name="temp_a_29"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="13" op_0_bw="11">
<![CDATA[
for.inc22:1124 %sext_ln16_8 = sext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_8"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1125 %zext_ln16_34 = zext i13 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="zext_ln16_34"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1126 %B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln16_34

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="13" op_0_bw="11">
<![CDATA[
for.inc22:1127 %sext_ln16_9 = sext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_9"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1128 %zext_ln16_35 = zext i13 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="zext_ln16_35"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1129 %B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln16_35

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1842 %temp_b_26 = load i16 %B_addr_26

]]></Node>
<StgValue><ssdm name="temp_b_26"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1843 %temp_b_27 = load i16 %B_addr_27

]]></Node>
<StgValue><ssdm name="temp_b_27"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1844 %temp_b_28 = load i16 %B_addr_28

]]></Node>
<StgValue><ssdm name="temp_b_28"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1845 %temp_b_29 = load i16 %B_addr_29

]]></Node>
<StgValue><ssdm name="temp_b_29"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2211 %mul_ln17_139 = mul i32 %temp_b_27, i32 %temp_a_27

]]></Node>
<StgValue><ssdm name="mul_ln17_139"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2249 %mul_ln17_177 = mul i32 %temp_b_26, i32 %temp_a_26

]]></Node>
<StgValue><ssdm name="mul_ln17_177"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2351 %add_ln17_23 = add i32 %mul_ln17_177, i32 %mul_ln17_139

]]></Node>
<StgValue><ssdm name="add_ln17_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:100 %tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:101 %tmp_30_cast = zext i16 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:102 %A_addr_30 = getelementptr i32 %A, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:103 %tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:104 %tmp_31_cast = zext i16 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:105 %A_addr_31 = getelementptr i32 %A, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:806 %temp_a_28 = load i16 %A_addr_28

]]></Node>
<StgValue><ssdm name="temp_a_28"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:807 %temp_a_29 = load i16 %A_addr_29

]]></Node>
<StgValue><ssdm name="temp_a_29"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:808 %temp_a_30 = load i16 %A_addr_30

]]></Node>
<StgValue><ssdm name="temp_a_30"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:809 %temp_a_31 = load i16 %A_addr_31

]]></Node>
<StgValue><ssdm name="temp_a_31"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="14" op_0_bw="9">
<![CDATA[
for.inc22:1039 %zext_ln16_4 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_4"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="13" op_0_bw="10">
<![CDATA[
for.inc22:1130 %sext_ln16_10 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_10"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="13">
<![CDATA[
for.inc22:1131 %zext_ln16_36 = zext i13 %sext_ln16_10

]]></Node>
<StgValue><ssdm name="zext_ln16_36"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1132 %B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln16_36

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1133 %add_ln16_11 = add i14 %zext_ln16_4, i14 7936

]]></Node>
<StgValue><ssdm name="add_ln16_11"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1134 %zext_ln16_37 = zext i14 %add_ln16_11

]]></Node>
<StgValue><ssdm name="zext_ln16_37"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1135 %B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln16_37

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1844 %temp_b_28 = load i16 %B_addr_28

]]></Node>
<StgValue><ssdm name="temp_b_28"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1845 %temp_b_29 = load i16 %B_addr_29

]]></Node>
<StgValue><ssdm name="temp_b_29"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1846 %temp_b_30 = load i16 %B_addr_30

]]></Node>
<StgValue><ssdm name="temp_b_30"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1847 %temp_b_31 = load i16 %B_addr_31

]]></Node>
<StgValue><ssdm name="temp_b_31"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2130 %mul_ln17_58 = mul i32 %temp_b_29, i32 %temp_a_29

]]></Node>
<StgValue><ssdm name="mul_ln17_58"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2197 %mul_ln17_125 = mul i32 %temp_b_28, i32 %temp_a_28

]]></Node>
<StgValue><ssdm name="mul_ln17_125"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:106 %tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:107 %tmp_32_cast = zext i16 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:108 %A_addr_32 = getelementptr i32 %A, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:109 %tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 33

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:110 %tmp_33_cast = zext i16 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:111 %A_addr_33 = getelementptr i32 %A, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:808 %temp_a_30 = load i16 %A_addr_30

]]></Node>
<StgValue><ssdm name="temp_a_30"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:809 %temp_a_31 = load i16 %A_addr_31

]]></Node>
<StgValue><ssdm name="temp_a_31"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:810 %temp_a_32 = load i16 %A_addr_32

]]></Node>
<StgValue><ssdm name="temp_a_32"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:811 %temp_a_33 = load i16 %A_addr_33

]]></Node>
<StgValue><ssdm name="temp_a_33"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
for.inc22:1136 %tmp_271_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 1, i13 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1137 %zext_ln16_38 = zext i14 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_38"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1138 %B_addr_32 = getelementptr i32 %B, i64 0, i64 %zext_ln16_38

]]></Node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1139 %add_ln16_12 = add i14 %zext_ln16_4, i14 8448

]]></Node>
<StgValue><ssdm name="add_ln16_12"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1140 %zext_ln16_39 = zext i14 %add_ln16_12

]]></Node>
<StgValue><ssdm name="zext_ln16_39"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1141 %B_addr_33 = getelementptr i32 %B, i64 0, i64 %zext_ln16_39

]]></Node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1846 %temp_b_30 = load i16 %B_addr_30

]]></Node>
<StgValue><ssdm name="temp_b_30"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1847 %temp_b_31 = load i16 %B_addr_31

]]></Node>
<StgValue><ssdm name="temp_b_31"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1848 %temp_b_32 = load i16 %B_addr_32

]]></Node>
<StgValue><ssdm name="temp_b_32"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1849 %temp_b_33 = load i16 %B_addr_33

]]></Node>
<StgValue><ssdm name="temp_b_33"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2084 %mul_ln17_12 = mul i32 %temp_b_31, i32 %temp_a_31

]]></Node>
<StgValue><ssdm name="mul_ln17_12"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2113 %mul_ln17_41 = mul i32 %temp_b_30, i32 %temp_a_30

]]></Node>
<StgValue><ssdm name="mul_ln17_41"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2352 %add_ln17_24 = add i32 %add_ln17_23, i32 %add_ln17_22

]]></Node>
<StgValue><ssdm name="add_ln17_24"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2353 %add_ln17_25 = add i32 %mul_ln17_125, i32 %mul_ln17_58

]]></Node>
<StgValue><ssdm name="add_ln17_25"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2354 %add_ln17_26 = add i32 %mul_ln17_41, i32 %mul_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln17_26"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2355 %add_ln17_27 = add i32 %add_ln17_26, i32 %add_ln17_25

]]></Node>
<StgValue><ssdm name="add_ln17_27"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2356 %add_ln17_28 = add i32 %add_ln17_27, i32 %add_ln17_24

]]></Node>
<StgValue><ssdm name="add_ln17_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:112 %tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 34

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:113 %tmp_34_cast = zext i16 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:114 %A_addr_34 = getelementptr i32 %A, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:115 %tmp_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 35

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:116 %tmp_35_cast = zext i16 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:117 %A_addr_35 = getelementptr i32 %A, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:810 %temp_a_32 = load i16 %A_addr_32

]]></Node>
<StgValue><ssdm name="temp_a_32"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:811 %temp_a_33 = load i16 %A_addr_33

]]></Node>
<StgValue><ssdm name="temp_a_33"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:812 %temp_a_34 = load i16 %A_addr_34

]]></Node>
<StgValue><ssdm name="temp_a_34"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:813 %temp_a_35 = load i16 %A_addr_35

]]></Node>
<StgValue><ssdm name="temp_a_35"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.inc22:1142 %tmp_272_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 17, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1143 %zext_ln16_40 = zext i14 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_40"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1144 %B_addr_34 = getelementptr i32 %B, i64 0, i64 %zext_ln16_40

]]></Node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1145 %add_ln16_13 = add i14 %zext_ln16_4, i14 8960

]]></Node>
<StgValue><ssdm name="add_ln16_13"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1146 %zext_ln16_41 = zext i14 %add_ln16_13

]]></Node>
<StgValue><ssdm name="zext_ln16_41"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1147 %B_addr_35 = getelementptr i32 %B, i64 0, i64 %zext_ln16_41

]]></Node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1848 %temp_b_32 = load i16 %B_addr_32

]]></Node>
<StgValue><ssdm name="temp_b_32"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1849 %temp_b_33 = load i16 %B_addr_33

]]></Node>
<StgValue><ssdm name="temp_b_33"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1850 %temp_b_34 = load i16 %B_addr_34

]]></Node>
<StgValue><ssdm name="temp_b_34"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1851 %temp_b_35 = load i16 %B_addr_35

]]></Node>
<StgValue><ssdm name="temp_b_35"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2079 %mul_ln17_7 = mul i32 %temp_b_32, i32 %temp_a_32

]]></Node>
<StgValue><ssdm name="mul_ln17_7"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2094 %mul_ln17_22 = mul i32 %temp_b_33, i32 %temp_a_33

]]></Node>
<StgValue><ssdm name="mul_ln17_22"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2349 %add_ln17_21 = add i32 %add_ln17_20, i32 %add_ln17_17

]]></Node>
<StgValue><ssdm name="add_ln17_21"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2357 %add_ln17_29 = add i32 %add_ln17_28, i32 %add_ln17_21

]]></Node>
<StgValue><ssdm name="add_ln17_29"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2359 %add_ln17_31 = add i32 %mul_ln17_7, i32 %mul_ln17_22

]]></Node>
<StgValue><ssdm name="add_ln17_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:118 %tmp_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 36

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:119 %tmp_36_cast = zext i16 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:120 %A_addr_36 = getelementptr i32 %A, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:121 %tmp_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 37

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:122 %tmp_37_cast = zext i16 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:123 %A_addr_37 = getelementptr i32 %A, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:812 %temp_a_34 = load i16 %A_addr_34

]]></Node>
<StgValue><ssdm name="temp_a_34"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:813 %temp_a_35 = load i16 %A_addr_35

]]></Node>
<StgValue><ssdm name="temp_a_35"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:814 %temp_a_36 = load i16 %A_addr_36

]]></Node>
<StgValue><ssdm name="temp_a_36"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:815 %temp_a_37 = load i16 %A_addr_37

]]></Node>
<StgValue><ssdm name="temp_a_37"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc22:1148 %tmp_273_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 9, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1149 %zext_ln16_42 = zext i14 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_42"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1150 %B_addr_36 = getelementptr i32 %B, i64 0, i64 %zext_ln16_42

]]></Node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1151 %add_ln16_14 = add i14 %zext_ln16_4, i14 9472

]]></Node>
<StgValue><ssdm name="add_ln16_14"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1152 %zext_ln16_43 = zext i14 %add_ln16_14

]]></Node>
<StgValue><ssdm name="zext_ln16_43"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1153 %B_addr_37 = getelementptr i32 %B, i64 0, i64 %zext_ln16_43

]]></Node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1850 %temp_b_34 = load i16 %B_addr_34

]]></Node>
<StgValue><ssdm name="temp_b_34"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1851 %temp_b_35 = load i16 %B_addr_35

]]></Node>
<StgValue><ssdm name="temp_b_35"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1852 %temp_b_36 = load i16 %B_addr_36

]]></Node>
<StgValue><ssdm name="temp_b_36"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1853 %temp_b_37 = load i16 %B_addr_37

]]></Node>
<StgValue><ssdm name="temp_b_37"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2123 %mul_ln17_51 = mul i32 %temp_b_34, i32 %temp_a_34

]]></Node>
<StgValue><ssdm name="mul_ln17_51"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2182 %mul_ln17_110 = mul i32 %temp_b_35, i32 %temp_a_35

]]></Node>
<StgValue><ssdm name="mul_ln17_110"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2360 %add_ln17_32 = add i32 %mul_ln17_51, i32 %mul_ln17_110

]]></Node>
<StgValue><ssdm name="add_ln17_32"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="605" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:124 %tmp_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 38

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:125 %tmp_38_cast = zext i16 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:126 %A_addr_38 = getelementptr i32 %A, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:127 %tmp_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 39

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:128 %tmp_39_cast = zext i16 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:129 %A_addr_39 = getelementptr i32 %A, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:814 %temp_a_36 = load i16 %A_addr_36

]]></Node>
<StgValue><ssdm name="temp_a_36"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:815 %temp_a_37 = load i16 %A_addr_37

]]></Node>
<StgValue><ssdm name="temp_a_37"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:816 %temp_a_38 = load i16 %A_addr_38

]]></Node>
<StgValue><ssdm name="temp_a_38"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:817 %temp_a_39 = load i16 %A_addr_39

]]></Node>
<StgValue><ssdm name="temp_a_39"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.inc22:1154 %tmp_274_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 19, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1155 %zext_ln16_44 = zext i14 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_44"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1156 %B_addr_38 = getelementptr i32 %B, i64 0, i64 %zext_ln16_44

]]></Node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1157 %add_ln16_15 = add i14 %zext_ln16_4, i14 9984

]]></Node>
<StgValue><ssdm name="add_ln16_15"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1158 %zext_ln16_45 = zext i14 %add_ln16_15

]]></Node>
<StgValue><ssdm name="zext_ln16_45"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1159 %B_addr_39 = getelementptr i32 %B, i64 0, i64 %zext_ln16_45

]]></Node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1852 %temp_b_36 = load i16 %B_addr_36

]]></Node>
<StgValue><ssdm name="temp_b_36"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1853 %temp_b_37 = load i16 %B_addr_37

]]></Node>
<StgValue><ssdm name="temp_b_37"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1854 %temp_b_38 = load i16 %B_addr_38

]]></Node>
<StgValue><ssdm name="temp_b_38"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1855 %temp_b_39 = load i16 %B_addr_39

]]></Node>
<StgValue><ssdm name="temp_b_39"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2217 %mul_ln17_145 = mul i32 %temp_b_36, i32 %temp_a_36

]]></Node>
<StgValue><ssdm name="mul_ln17_145"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2278 %mul_ln17_206 = mul i32 %temp_b_37, i32 %temp_a_37

]]></Node>
<StgValue><ssdm name="mul_ln17_206"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="627" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:130 %tmp_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 40

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:131 %tmp_40_cast = zext i16 %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:132 %A_addr_40 = getelementptr i32 %A, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:133 %tmp_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 41

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:134 %tmp_41_cast = zext i16 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:135 %A_addr_41 = getelementptr i32 %A, i64 0, i64 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:816 %temp_a_38 = load i16 %A_addr_38

]]></Node>
<StgValue><ssdm name="temp_a_38"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:817 %temp_a_39 = load i16 %A_addr_39

]]></Node>
<StgValue><ssdm name="temp_a_39"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:818 %temp_a_40 = load i16 %A_addr_40

]]></Node>
<StgValue><ssdm name="temp_a_40"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:819 %temp_a_41 = load i16 %A_addr_41

]]></Node>
<StgValue><ssdm name="temp_a_41"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
for.inc22:1160 %tmp_275_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 5, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1161 %zext_ln16_46 = zext i14 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_46"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1162 %B_addr_40 = getelementptr i32 %B, i64 0, i64 %zext_ln16_46

]]></Node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1163 %add_ln16_16 = add i14 %zext_ln16_4, i14 10496

]]></Node>
<StgValue><ssdm name="add_ln16_16"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1164 %zext_ln16_47 = zext i14 %add_ln16_16

]]></Node>
<StgValue><ssdm name="zext_ln16_47"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1165 %B_addr_41 = getelementptr i32 %B, i64 0, i64 %zext_ln16_47

]]></Node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1854 %temp_b_38 = load i16 %B_addr_38

]]></Node>
<StgValue><ssdm name="temp_b_38"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1855 %temp_b_39 = load i16 %B_addr_39

]]></Node>
<StgValue><ssdm name="temp_b_39"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1856 %temp_b_40 = load i16 %B_addr_40

]]></Node>
<StgValue><ssdm name="temp_b_40"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1857 %temp_b_41 = load i16 %B_addr_41

]]></Node>
<StgValue><ssdm name="temp_b_41"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2102 %mul_ln17_30 = mul i32 %temp_b_38, i32 %temp_a_38

]]></Node>
<StgValue><ssdm name="mul_ln17_30"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2206 %mul_ln17_134 = mul i32 %temp_b_39, i32 %temp_a_39

]]></Node>
<StgValue><ssdm name="mul_ln17_134"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2361 %add_ln17_33 = add i32 %add_ln17_32, i32 %add_ln17_31

]]></Node>
<StgValue><ssdm name="add_ln17_33"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2362 %add_ln17_34 = add i32 %mul_ln17_145, i32 %mul_ln17_206

]]></Node>
<StgValue><ssdm name="add_ln17_34"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2363 %add_ln17_35 = add i32 %mul_ln17_30, i32 %mul_ln17_134

]]></Node>
<StgValue><ssdm name="add_ln17_35"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2364 %add_ln17_36 = add i32 %add_ln17_35, i32 %add_ln17_34

]]></Node>
<StgValue><ssdm name="add_ln17_36"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2365 %add_ln17_37 = add i32 %add_ln17_36, i32 %add_ln17_33

]]></Node>
<StgValue><ssdm name="add_ln17_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:136 %tmp_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 42

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:137 %tmp_42_cast = zext i16 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:138 %A_addr_42 = getelementptr i32 %A, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:139 %tmp_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 43

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:140 %tmp_43_cast = zext i16 %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:141 %A_addr_43 = getelementptr i32 %A, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:818 %temp_a_40 = load i16 %A_addr_40

]]></Node>
<StgValue><ssdm name="temp_a_40"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:819 %temp_a_41 = load i16 %A_addr_41

]]></Node>
<StgValue><ssdm name="temp_a_41"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:820 %temp_a_42 = load i16 %A_addr_42

]]></Node>
<StgValue><ssdm name="temp_a_42"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:821 %temp_a_43 = load i16 %A_addr_43

]]></Node>
<StgValue><ssdm name="temp_a_43"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.inc22:1166 %tmp_276_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 21, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1167 %zext_ln16_48 = zext i14 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_48"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1168 %B_addr_42 = getelementptr i32 %B, i64 0, i64 %zext_ln16_48

]]></Node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1169 %add_ln16_17 = add i14 %zext_ln16_4, i14 11008

]]></Node>
<StgValue><ssdm name="add_ln16_17"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1170 %zext_ln16_49 = zext i14 %add_ln16_17

]]></Node>
<StgValue><ssdm name="zext_ln16_49"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1171 %B_addr_43 = getelementptr i32 %B, i64 0, i64 %zext_ln16_49

]]></Node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1856 %temp_b_40 = load i16 %B_addr_40

]]></Node>
<StgValue><ssdm name="temp_b_40"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1857 %temp_b_41 = load i16 %B_addr_41

]]></Node>
<StgValue><ssdm name="temp_b_41"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1858 %temp_b_42 = load i16 %B_addr_42

]]></Node>
<StgValue><ssdm name="temp_b_42"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1859 %temp_b_43 = load i16 %B_addr_43

]]></Node>
<StgValue><ssdm name="temp_b_43"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2146 %mul_ln17_74 = mul i32 %temp_b_41, i32 %temp_a_41

]]></Node>
<StgValue><ssdm name="mul_ln17_74"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2283 %mul_ln17_211 = mul i32 %temp_b_40, i32 %temp_a_40

]]></Node>
<StgValue><ssdm name="mul_ln17_211"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2366 %add_ln17_38 = add i32 %mul_ln17_211, i32 %mul_ln17_74

]]></Node>
<StgValue><ssdm name="add_ln17_38"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:142 %tmp_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 44

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:143 %tmp_44_cast = zext i16 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:144 %A_addr_44 = getelementptr i32 %A, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:145 %tmp_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 45

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:146 %tmp_45_cast = zext i16 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:147 %A_addr_45 = getelementptr i32 %A, i64 0, i64 %tmp_45_cast

]]></Node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:820 %temp_a_42 = load i16 %A_addr_42

]]></Node>
<StgValue><ssdm name="temp_a_42"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:821 %temp_a_43 = load i16 %A_addr_43

]]></Node>
<StgValue><ssdm name="temp_a_43"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:822 %temp_a_44 = load i16 %A_addr_44

]]></Node>
<StgValue><ssdm name="temp_a_44"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:823 %temp_a_45 = load i16 %A_addr_45

]]></Node>
<StgValue><ssdm name="temp_a_45"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc22:1172 %tmp_277_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 11, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1173 %zext_ln16_50 = zext i14 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_50"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1174 %B_addr_44 = getelementptr i32 %B, i64 0, i64 %zext_ln16_50

]]></Node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1175 %add_ln16_18 = add i14 %zext_ln16_4, i14 11520

]]></Node>
<StgValue><ssdm name="add_ln16_18"/></StgValue>
</operation>

<operation id="691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1176 %zext_ln16_51 = zext i14 %add_ln16_18

]]></Node>
<StgValue><ssdm name="zext_ln16_51"/></StgValue>
</operation>

<operation id="692" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1177 %B_addr_45 = getelementptr i32 %B, i64 0, i64 %zext_ln16_51

]]></Node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1858 %temp_b_42 = load i16 %B_addr_42

]]></Node>
<StgValue><ssdm name="temp_b_42"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1859 %temp_b_43 = load i16 %B_addr_43

]]></Node>
<StgValue><ssdm name="temp_b_43"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1860 %temp_b_44 = load i16 %B_addr_44

]]></Node>
<StgValue><ssdm name="temp_b_44"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1861 %temp_b_45 = load i16 %B_addr_45

]]></Node>
<StgValue><ssdm name="temp_b_45"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2136 %mul_ln17_64 = mul i32 %temp_b_43, i32 %temp_a_43

]]></Node>
<StgValue><ssdm name="mul_ln17_64"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2259 %mul_ln17_187 = mul i32 %temp_b_42, i32 %temp_a_42

]]></Node>
<StgValue><ssdm name="mul_ln17_187"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2367 %add_ln17_39 = add i32 %mul_ln17_187, i32 %mul_ln17_64

]]></Node>
<StgValue><ssdm name="add_ln17_39"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:148 %tmp_45 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 46

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:149 %tmp_46_cast = zext i16 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:150 %A_addr_46 = getelementptr i32 %A, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:151 %tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 47

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:152 %tmp_47_cast = zext i16 %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:153 %A_addr_47 = getelementptr i32 %A, i64 0, i64 %tmp_47_cast

]]></Node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:822 %temp_a_44 = load i16 %A_addr_44

]]></Node>
<StgValue><ssdm name="temp_a_44"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:823 %temp_a_45 = load i16 %A_addr_45

]]></Node>
<StgValue><ssdm name="temp_a_45"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:824 %temp_a_46 = load i16 %A_addr_46

]]></Node>
<StgValue><ssdm name="temp_a_46"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:825 %temp_a_47 = load i16 %A_addr_47

]]></Node>
<StgValue><ssdm name="temp_a_47"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
for.inc22:1178 %tmp_278_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 23, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1179 %zext_ln16_52 = zext i14 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_52"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1180 %B_addr_46 = getelementptr i32 %B, i64 0, i64 %zext_ln16_52

]]></Node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc22:1181 %add_ln16_19 = add i14 %zext_ln16_4, i14 12032

]]></Node>
<StgValue><ssdm name="add_ln16_19"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1182 %zext_ln16_53 = zext i14 %add_ln16_19

]]></Node>
<StgValue><ssdm name="zext_ln16_53"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1183 %B_addr_47 = getelementptr i32 %B, i64 0, i64 %zext_ln16_53

]]></Node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1860 %temp_b_44 = load i16 %B_addr_44

]]></Node>
<StgValue><ssdm name="temp_b_44"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1861 %temp_b_45 = load i16 %B_addr_45

]]></Node>
<StgValue><ssdm name="temp_b_45"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1862 %temp_b_46 = load i16 %B_addr_46

]]></Node>
<StgValue><ssdm name="temp_b_46"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1863 %temp_b_47 = load i16 %B_addr_47

]]></Node>
<StgValue><ssdm name="temp_b_47"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2173 %mul_ln17_101 = mul i32 %temp_b_45, i32 %temp_a_45

]]></Node>
<StgValue><ssdm name="mul_ln17_101"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2267 %mul_ln17_195 = mul i32 %temp_b_44, i32 %temp_a_44

]]></Node>
<StgValue><ssdm name="mul_ln17_195"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:154 %tmp_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 48

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:155 %tmp_48_cast = zext i16 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:156 %A_addr_48 = getelementptr i32 %A, i64 0, i64 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:157 %tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 49

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:158 %tmp_49_cast = zext i16 %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:159 %A_addr_49 = getelementptr i32 %A, i64 0, i64 %tmp_49_cast

]]></Node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:824 %temp_a_46 = load i16 %A_addr_46

]]></Node>
<StgValue><ssdm name="temp_a_46"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:825 %temp_a_47 = load i16 %A_addr_47

]]></Node>
<StgValue><ssdm name="temp_a_47"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:826 %temp_a_48 = load i16 %A_addr_48

]]></Node>
<StgValue><ssdm name="temp_a_48"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:827 %temp_a_49 = load i16 %A_addr_49

]]></Node>
<StgValue><ssdm name="temp_a_49"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1184 %sext_ln16_11 = sext i13 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_11"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1185 %zext_ln16_54 = zext i14 %sext_ln16_11

]]></Node>
<StgValue><ssdm name="zext_ln16_54"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1186 %B_addr_48 = getelementptr i32 %B, i64 0, i64 %zext_ln16_54

]]></Node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1187 %sext_ln16_12 = sext i13 %add_ln16_7

]]></Node>
<StgValue><ssdm name="sext_ln16_12"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1188 %zext_ln16_55 = zext i14 %sext_ln16_12

]]></Node>
<StgValue><ssdm name="zext_ln16_55"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1189 %B_addr_49 = getelementptr i32 %B, i64 0, i64 %zext_ln16_55

]]></Node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1862 %temp_b_46 = load i16 %B_addr_46

]]></Node>
<StgValue><ssdm name="temp_b_46"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1863 %temp_b_47 = load i16 %B_addr_47

]]></Node>
<StgValue><ssdm name="temp_b_47"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1864 %temp_b_48 = load i16 %B_addr_48

]]></Node>
<StgValue><ssdm name="temp_b_48"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1865 %temp_b_49 = load i16 %B_addr_49

]]></Node>
<StgValue><ssdm name="temp_b_49"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2221 %mul_ln17_149 = mul i32 %temp_b_47, i32 %temp_a_47

]]></Node>
<StgValue><ssdm name="mul_ln17_149"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2319 %mul_ln17_247 = mul i32 %temp_b_46, i32 %temp_a_46

]]></Node>
<StgValue><ssdm name="mul_ln17_247"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2368 %add_ln17_40 = add i32 %add_ln17_39, i32 %add_ln17_38

]]></Node>
<StgValue><ssdm name="add_ln17_40"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2369 %add_ln17_41 = add i32 %mul_ln17_195, i32 %mul_ln17_101

]]></Node>
<StgValue><ssdm name="add_ln17_41"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2370 %add_ln17_42 = add i32 %mul_ln17_247, i32 %mul_ln17_149

]]></Node>
<StgValue><ssdm name="add_ln17_42"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2371 %add_ln17_43 = add i32 %add_ln17_42, i32 %add_ln17_41

]]></Node>
<StgValue><ssdm name="add_ln17_43"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2372 %add_ln17_44 = add i32 %add_ln17_43, i32 %add_ln17_40

]]></Node>
<StgValue><ssdm name="add_ln17_44"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="749" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:160 %tmp_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 50

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:161 %tmp_50_cast = zext i16 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:162 %A_addr_50 = getelementptr i32 %A, i64 0, i64 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="752" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:163 %tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 51

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:164 %tmp_51_cast = zext i16 %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:165 %A_addr_51 = getelementptr i32 %A, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:826 %temp_a_48 = load i16 %A_addr_48

]]></Node>
<StgValue><ssdm name="temp_a_48"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:827 %temp_a_49 = load i16 %A_addr_49

]]></Node>
<StgValue><ssdm name="temp_a_49"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:828 %temp_a_50 = load i16 %A_addr_50

]]></Node>
<StgValue><ssdm name="temp_a_50"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:829 %temp_a_51 = load i16 %A_addr_51

]]></Node>
<StgValue><ssdm name="temp_a_51"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1190 %sext_ln16_13 = sext i13 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_13"/></StgValue>
</operation>

<operation id="760" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1191 %zext_ln16_56 = zext i14 %sext_ln16_13

]]></Node>
<StgValue><ssdm name="zext_ln16_56"/></StgValue>
</operation>

<operation id="761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1192 %B_addr_50 = getelementptr i32 %B, i64 0, i64 %zext_ln16_56

]]></Node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1193 %sext_ln16_14 = sext i13 %add_ln16_8

]]></Node>
<StgValue><ssdm name="sext_ln16_14"/></StgValue>
</operation>

<operation id="763" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1194 %zext_ln16_57 = zext i14 %sext_ln16_14

]]></Node>
<StgValue><ssdm name="zext_ln16_57"/></StgValue>
</operation>

<operation id="764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1195 %B_addr_51 = getelementptr i32 %B, i64 0, i64 %zext_ln16_57

]]></Node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="765" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1864 %temp_b_48 = load i16 %B_addr_48

]]></Node>
<StgValue><ssdm name="temp_b_48"/></StgValue>
</operation>

<operation id="766" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1865 %temp_b_49 = load i16 %B_addr_49

]]></Node>
<StgValue><ssdm name="temp_b_49"/></StgValue>
</operation>

<operation id="767" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1866 %temp_b_50 = load i16 %B_addr_50

]]></Node>
<StgValue><ssdm name="temp_b_50"/></StgValue>
</operation>

<operation id="768" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1867 %temp_b_51 = load i16 %B_addr_51

]]></Node>
<StgValue><ssdm name="temp_b_51"/></StgValue>
</operation>

<operation id="769" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2133 %mul_ln17_61 = mul i32 %temp_b_48, i32 %temp_a_48

]]></Node>
<StgValue><ssdm name="mul_ln17_61"/></StgValue>
</operation>

<operation id="770" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2312 %mul_ln17_240 = mul i32 %temp_b_49, i32 %temp_a_49

]]></Node>
<StgValue><ssdm name="mul_ln17_240"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="771" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:166 %tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 52

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:167 %tmp_52_cast = zext i16 %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="773" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:168 %A_addr_52 = getelementptr i32 %A, i64 0, i64 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:169 %tmp_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 53

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:170 %tmp_53_cast = zext i16 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:171 %A_addr_53 = getelementptr i32 %A, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:828 %temp_a_50 = load i16 %A_addr_50

]]></Node>
<StgValue><ssdm name="temp_a_50"/></StgValue>
</operation>

<operation id="778" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:829 %temp_a_51 = load i16 %A_addr_51

]]></Node>
<StgValue><ssdm name="temp_a_51"/></StgValue>
</operation>

<operation id="779" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:830 %temp_a_52 = load i16 %A_addr_52

]]></Node>
<StgValue><ssdm name="temp_a_52"/></StgValue>
</operation>

<operation id="780" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:831 %temp_a_53 = load i16 %A_addr_53

]]></Node>
<StgValue><ssdm name="temp_a_53"/></StgValue>
</operation>

<operation id="781" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1196 %sext_ln16_15 = sext i13 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_15"/></StgValue>
</operation>

<operation id="782" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1197 %zext_ln16_58 = zext i14 %sext_ln16_15

]]></Node>
<StgValue><ssdm name="zext_ln16_58"/></StgValue>
</operation>

<operation id="783" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1198 %B_addr_52 = getelementptr i32 %B, i64 0, i64 %zext_ln16_58

]]></Node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="784" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1199 %sext_ln16_16 = sext i13 %add_ln16_9

]]></Node>
<StgValue><ssdm name="sext_ln16_16"/></StgValue>
</operation>

<operation id="785" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1200 %zext_ln16_59 = zext i14 %sext_ln16_16

]]></Node>
<StgValue><ssdm name="zext_ln16_59"/></StgValue>
</operation>

<operation id="786" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1201 %B_addr_53 = getelementptr i32 %B, i64 0, i64 %zext_ln16_59

]]></Node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="787" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1866 %temp_b_50 = load i16 %B_addr_50

]]></Node>
<StgValue><ssdm name="temp_b_50"/></StgValue>
</operation>

<operation id="788" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1867 %temp_b_51 = load i16 %B_addr_51

]]></Node>
<StgValue><ssdm name="temp_b_51"/></StgValue>
</operation>

<operation id="789" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1868 %temp_b_52 = load i16 %B_addr_52

]]></Node>
<StgValue><ssdm name="temp_b_52"/></StgValue>
</operation>

<operation id="790" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1869 %temp_b_53 = load i16 %B_addr_53

]]></Node>
<StgValue><ssdm name="temp_b_53"/></StgValue>
</operation>

<operation id="791" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2179 %mul_ln17_107 = mul i32 %temp_b_51, i32 %temp_a_51

]]></Node>
<StgValue><ssdm name="mul_ln17_107"/></StgValue>
</operation>

<operation id="792" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2231 %mul_ln17_159 = mul i32 %temp_b_50, i32 %temp_a_50

]]></Node>
<StgValue><ssdm name="mul_ln17_159"/></StgValue>
</operation>

<operation id="793" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2374 %add_ln17_46 = add i32 %mul_ln17_61, i32 %mul_ln17_240

]]></Node>
<StgValue><ssdm name="add_ln17_46"/></StgValue>
</operation>

<operation id="794" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2375 %add_ln17_47 = add i32 %mul_ln17_159, i32 %mul_ln17_107

]]></Node>
<StgValue><ssdm name="add_ln17_47"/></StgValue>
</operation>

<operation id="795" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2376 %add_ln17_48 = add i32 %add_ln17_47, i32 %add_ln17_46

]]></Node>
<StgValue><ssdm name="add_ln17_48"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:172 %tmp_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 54

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:173 %tmp_54_cast = zext i16 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:174 %A_addr_54 = getelementptr i32 %A, i64 0, i64 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:175 %tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 55

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:176 %tmp_55_cast = zext i16 %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:177 %A_addr_55 = getelementptr i32 %A, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="802" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:830 %temp_a_52 = load i16 %A_addr_52

]]></Node>
<StgValue><ssdm name="temp_a_52"/></StgValue>
</operation>

<operation id="803" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:831 %temp_a_53 = load i16 %A_addr_53

]]></Node>
<StgValue><ssdm name="temp_a_53"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:832 %temp_a_54 = load i16 %A_addr_54

]]></Node>
<StgValue><ssdm name="temp_a_54"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:833 %temp_a_55 = load i16 %A_addr_55

]]></Node>
<StgValue><ssdm name="temp_a_55"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1202 %sext_ln16_17 = sext i13 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_17"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1203 %zext_ln16_60 = zext i14 %sext_ln16_17

]]></Node>
<StgValue><ssdm name="zext_ln16_60"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1204 %B_addr_54 = getelementptr i32 %B, i64 0, i64 %zext_ln16_60

]]></Node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="14" op_0_bw="13">
<![CDATA[
for.inc22:1205 %sext_ln16_18 = sext i13 %add_ln16_10

]]></Node>
<StgValue><ssdm name="sext_ln16_18"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1206 %zext_ln16_61 = zext i14 %sext_ln16_18

]]></Node>
<StgValue><ssdm name="zext_ln16_61"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1207 %B_addr_55 = getelementptr i32 %B, i64 0, i64 %zext_ln16_61

]]></Node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1868 %temp_b_52 = load i16 %B_addr_52

]]></Node>
<StgValue><ssdm name="temp_b_52"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1869 %temp_b_53 = load i16 %B_addr_53

]]></Node>
<StgValue><ssdm name="temp_b_53"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1870 %temp_b_54 = load i16 %B_addr_54

]]></Node>
<StgValue><ssdm name="temp_b_54"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1871 %temp_b_55 = load i16 %B_addr_55

]]></Node>
<StgValue><ssdm name="temp_b_55"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2112 %mul_ln17_40 = mul i32 %temp_b_52, i32 %temp_a_52

]]></Node>
<StgValue><ssdm name="mul_ln17_40"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2305 %mul_ln17_233 = mul i32 %temp_b_53, i32 %temp_a_53

]]></Node>
<StgValue><ssdm name="mul_ln17_233"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="818" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:178 %tmp_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 56

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:179 %tmp_56_cast = zext i16 %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="820" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:180 %A_addr_56 = getelementptr i32 %A, i64 0, i64 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:181 %tmp_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 57

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="822" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:182 %tmp_57_cast = zext i16 %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="823" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:183 %A_addr_57 = getelementptr i32 %A, i64 0, i64 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="824" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:832 %temp_a_54 = load i16 %A_addr_54

]]></Node>
<StgValue><ssdm name="temp_a_54"/></StgValue>
</operation>

<operation id="825" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:833 %temp_a_55 = load i16 %A_addr_55

]]></Node>
<StgValue><ssdm name="temp_a_55"/></StgValue>
</operation>

<operation id="826" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:834 %temp_a_56 = load i16 %A_addr_56

]]></Node>
<StgValue><ssdm name="temp_a_56"/></StgValue>
</operation>

<operation id="827" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:835 %temp_a_57 = load i16 %A_addr_57

]]></Node>
<StgValue><ssdm name="temp_a_57"/></StgValue>
</operation>

<operation id="828" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="12">
<![CDATA[
for.inc22:1208 %sext_ln16_19 = sext i12 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_19"/></StgValue>
</operation>

<operation id="829" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1209 %zext_ln16_62 = zext i14 %sext_ln16_19

]]></Node>
<StgValue><ssdm name="zext_ln16_62"/></StgValue>
</operation>

<operation id="830" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1210 %B_addr_56 = getelementptr i32 %B, i64 0, i64 %zext_ln16_62

]]></Node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="831" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="14" op_0_bw="12">
<![CDATA[
for.inc22:1211 %sext_ln16_20 = sext i12 %add_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_20"/></StgValue>
</operation>

<operation id="832" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1212 %zext_ln16_63 = zext i14 %sext_ln16_20

]]></Node>
<StgValue><ssdm name="zext_ln16_63"/></StgValue>
</operation>

<operation id="833" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1213 %B_addr_57 = getelementptr i32 %B, i64 0, i64 %zext_ln16_63

]]></Node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1870 %temp_b_54 = load i16 %B_addr_54

]]></Node>
<StgValue><ssdm name="temp_b_54"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1871 %temp_b_55 = load i16 %B_addr_55

]]></Node>
<StgValue><ssdm name="temp_b_55"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1872 %temp_b_56 = load i16 %B_addr_56

]]></Node>
<StgValue><ssdm name="temp_b_56"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1873 %temp_b_57 = load i16 %B_addr_57

]]></Node>
<StgValue><ssdm name="temp_b_57"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2216 %mul_ln17_144 = mul i32 %temp_b_55, i32 %temp_a_55

]]></Node>
<StgValue><ssdm name="mul_ln17_144"/></StgValue>
</operation>

<operation id="839" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2257 %mul_ln17_185 = mul i32 %temp_b_54, i32 %temp_a_54

]]></Node>
<StgValue><ssdm name="mul_ln17_185"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2377 %add_ln17_49 = add i32 %mul_ln17_40, i32 %mul_ln17_233

]]></Node>
<StgValue><ssdm name="add_ln17_49"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2378 %add_ln17_50 = add i32 %mul_ln17_185, i32 %mul_ln17_144

]]></Node>
<StgValue><ssdm name="add_ln17_50"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2379 %add_ln17_51 = add i32 %add_ln17_50, i32 %add_ln17_49

]]></Node>
<StgValue><ssdm name="add_ln17_51"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="843" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:184 %tmp_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 58

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:185 %tmp_58_cast = zext i16 %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:186 %A_addr_58 = getelementptr i32 %A, i64 0, i64 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:187 %tmp_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 59

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:188 %tmp_59_cast = zext i16 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:189 %A_addr_59 = getelementptr i32 %A, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:834 %temp_a_56 = load i16 %A_addr_56

]]></Node>
<StgValue><ssdm name="temp_a_56"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:835 %temp_a_57 = load i16 %A_addr_57

]]></Node>
<StgValue><ssdm name="temp_a_57"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:836 %temp_a_58 = load i16 %A_addr_58

]]></Node>
<StgValue><ssdm name="temp_a_58"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:837 %temp_a_59 = load i16 %A_addr_59

]]></Node>
<StgValue><ssdm name="temp_a_59"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="12">
<![CDATA[
for.inc22:1214 %sext_ln16_21 = sext i12 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_21"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1215 %zext_ln16_64 = zext i14 %sext_ln16_21

]]></Node>
<StgValue><ssdm name="zext_ln16_64"/></StgValue>
</operation>

<operation id="855" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1216 %B_addr_58 = getelementptr i32 %B, i64 0, i64 %zext_ln16_64

]]></Node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="856" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="12">
<![CDATA[
for.inc22:1217 %sext_ln16_22 = sext i12 %add_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_22"/></StgValue>
</operation>

<operation id="857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1218 %zext_ln16_65 = zext i14 %sext_ln16_22

]]></Node>
<StgValue><ssdm name="zext_ln16_65"/></StgValue>
</operation>

<operation id="858" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1219 %B_addr_59 = getelementptr i32 %B, i64 0, i64 %zext_ln16_65

]]></Node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="859" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1872 %temp_b_56 = load i16 %B_addr_56

]]></Node>
<StgValue><ssdm name="temp_b_56"/></StgValue>
</operation>

<operation id="860" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1873 %temp_b_57 = load i16 %B_addr_57

]]></Node>
<StgValue><ssdm name="temp_b_57"/></StgValue>
</operation>

<operation id="861" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1874 %temp_b_58 = load i16 %B_addr_58

]]></Node>
<StgValue><ssdm name="temp_b_58"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1875 %temp_b_59 = load i16 %B_addr_59

]]></Node>
<StgValue><ssdm name="temp_b_59"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2139 %mul_ln17_67 = mul i32 %temp_b_57, i32 %temp_a_57

]]></Node>
<StgValue><ssdm name="mul_ln17_67"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2186 %mul_ln17_114 = mul i32 %temp_b_56, i32 %temp_a_56

]]></Node>
<StgValue><ssdm name="mul_ln17_114"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2381 %add_ln17_53 = add i32 %mul_ln17_114, i32 %mul_ln17_67

]]></Node>
<StgValue><ssdm name="add_ln17_53"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="866" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:190 %tmp_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 60

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="867" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:191 %tmp_60_cast = zext i16 %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="868" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:192 %A_addr_60 = getelementptr i32 %A, i64 0, i64 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="869" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:193 %tmp_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 61

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="870" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:194 %tmp_61_cast = zext i16 %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="871" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:195 %A_addr_61 = getelementptr i32 %A, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="872" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:836 %temp_a_58 = load i16 %A_addr_58

]]></Node>
<StgValue><ssdm name="temp_a_58"/></StgValue>
</operation>

<operation id="873" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:837 %temp_a_59 = load i16 %A_addr_59

]]></Node>
<StgValue><ssdm name="temp_a_59"/></StgValue>
</operation>

<operation id="874" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:838 %temp_a_60 = load i16 %A_addr_60

]]></Node>
<StgValue><ssdm name="temp_a_60"/></StgValue>
</operation>

<operation id="875" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:839 %temp_a_61 = load i16 %A_addr_61

]]></Node>
<StgValue><ssdm name="temp_a_61"/></StgValue>
</operation>

<operation id="876" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="14" op_0_bw="11">
<![CDATA[
for.inc22:1220 %sext_ln16_23 = sext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_23"/></StgValue>
</operation>

<operation id="877" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1221 %zext_ln16_66 = zext i14 %sext_ln16_23

]]></Node>
<StgValue><ssdm name="zext_ln16_66"/></StgValue>
</operation>

<operation id="878" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1222 %B_addr_60 = getelementptr i32 %B, i64 0, i64 %zext_ln16_66

]]></Node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="879" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="11">
<![CDATA[
for.inc22:1223 %sext_ln16_24 = sext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_24"/></StgValue>
</operation>

<operation id="880" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1224 %zext_ln16_67 = zext i14 %sext_ln16_24

]]></Node>
<StgValue><ssdm name="zext_ln16_67"/></StgValue>
</operation>

<operation id="881" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1225 %B_addr_61 = getelementptr i32 %B, i64 0, i64 %zext_ln16_67

]]></Node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="882" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1874 %temp_b_58 = load i16 %B_addr_58

]]></Node>
<StgValue><ssdm name="temp_b_58"/></StgValue>
</operation>

<operation id="883" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1875 %temp_b_59 = load i16 %B_addr_59

]]></Node>
<StgValue><ssdm name="temp_b_59"/></StgValue>
</operation>

<operation id="884" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1876 %temp_b_60 = load i16 %B_addr_60

]]></Node>
<StgValue><ssdm name="temp_b_60"/></StgValue>
</operation>

<operation id="885" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1877 %temp_b_61 = load i16 %B_addr_61

]]></Node>
<StgValue><ssdm name="temp_b_61"/></StgValue>
</operation>

<operation id="886" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2087 %mul_ln17_15 = mul i32 %temp_b_59, i32 %temp_a_59

]]></Node>
<StgValue><ssdm name="mul_ln17_15"/></StgValue>
</operation>

<operation id="887" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2114 %mul_ln17_42 = mul i32 %temp_b_58, i32 %temp_a_58

]]></Node>
<StgValue><ssdm name="mul_ln17_42"/></StgValue>
</operation>

<operation id="888" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2382 %add_ln17_54 = add i32 %mul_ln17_42, i32 %mul_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln17_54"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="889" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:196 %tmp_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 62

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:197 %tmp_62_cast = zext i16 %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:198 %A_addr_62 = getelementptr i32 %A, i64 0, i64 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:199 %tmp_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 63

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:200 %tmp_63_cast = zext i16 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:201 %A_addr_63 = getelementptr i32 %A, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="895" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:838 %temp_a_60 = load i16 %A_addr_60

]]></Node>
<StgValue><ssdm name="temp_a_60"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:839 %temp_a_61 = load i16 %A_addr_61

]]></Node>
<StgValue><ssdm name="temp_a_61"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:840 %temp_a_62 = load i16 %A_addr_62

]]></Node>
<StgValue><ssdm name="temp_a_62"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:841 %temp_a_63 = load i16 %A_addr_63

]]></Node>
<StgValue><ssdm name="temp_a_63"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="15" op_0_bw="9">
<![CDATA[
for.inc22:1040 %zext_ln16_5 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16_5"/></StgValue>
</operation>

<operation id="900" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="10">
<![CDATA[
for.inc22:1226 %sext_ln16_25 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_25"/></StgValue>
</operation>

<operation id="901" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="14">
<![CDATA[
for.inc22:1227 %zext_ln16_68 = zext i14 %sext_ln16_25

]]></Node>
<StgValue><ssdm name="zext_ln16_68"/></StgValue>
</operation>

<operation id="902" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1228 %B_addr_62 = getelementptr i32 %B, i64 0, i64 %zext_ln16_68

]]></Node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="903" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1229 %add_ln16_20 = add i15 %zext_ln16_5, i15 16128

]]></Node>
<StgValue><ssdm name="add_ln16_20"/></StgValue>
</operation>

<operation id="904" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1230 %zext_ln16_69 = zext i15 %add_ln16_20

]]></Node>
<StgValue><ssdm name="zext_ln16_69"/></StgValue>
</operation>

<operation id="905" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1231 %B_addr_63 = getelementptr i32 %B, i64 0, i64 %zext_ln16_69

]]></Node>
<StgValue><ssdm name="B_addr_63"/></StgValue>
</operation>

<operation id="906" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1876 %temp_b_60 = load i16 %B_addr_60

]]></Node>
<StgValue><ssdm name="temp_b_60"/></StgValue>
</operation>

<operation id="907" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1877 %temp_b_61 = load i16 %B_addr_61

]]></Node>
<StgValue><ssdm name="temp_b_61"/></StgValue>
</operation>

<operation id="908" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1878 %temp_b_62 = load i16 %B_addr_62

]]></Node>
<StgValue><ssdm name="temp_b_62"/></StgValue>
</operation>

<operation id="909" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1879 %temp_b_63 = load i16 %B_addr_63

]]></Node>
<StgValue><ssdm name="temp_b_63"/></StgValue>
</operation>

<operation id="910" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2315 %mul_ln17_243 = mul i32 %temp_b_61, i32 %temp_a_61

]]></Node>
<StgValue><ssdm name="mul_ln17_243"/></StgValue>
</operation>

<operation id="911" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2327 %mul_ln17_255 = mul i32 %temp_b_60, i32 %temp_a_60

]]></Node>
<StgValue><ssdm name="mul_ln17_255"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:202 %tmp_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:203 %tmp_64_cast = zext i16 %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:204 %A_addr_64 = getelementptr i32 %A, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="A_addr_64"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:205 %tmp_64 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 65

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:206 %tmp_65_cast = zext i16 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:207 %A_addr_65 = getelementptr i32 %A, i64 0, i64 %tmp_65_cast

]]></Node>
<StgValue><ssdm name="A_addr_65"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:840 %temp_a_62 = load i16 %A_addr_62

]]></Node>
<StgValue><ssdm name="temp_a_62"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:841 %temp_a_63 = load i16 %A_addr_63

]]></Node>
<StgValue><ssdm name="temp_a_63"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:842 %temp_a_64 = load i16 %A_addr_64

]]></Node>
<StgValue><ssdm name="temp_a_64"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:843 %temp_a_65 = load i16 %A_addr_65

]]></Node>
<StgValue><ssdm name="temp_a_65"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="15" op_0_bw="15" op_1_bw="1" op_2_bw="14">
<![CDATA[
for.inc22:1232 %tmp_287_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i14, i1 1, i14 %zext_ln16_4

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1233 %zext_ln16_70 = zext i15 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_70"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1234 %B_addr_64 = getelementptr i32 %B, i64 0, i64 %zext_ln16_70

]]></Node>
<StgValue><ssdm name="B_addr_64"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1235 %add_ln16_21 = add i15 %zext_ln16_5, i15 16640

]]></Node>
<StgValue><ssdm name="add_ln16_21"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1236 %zext_ln16_71 = zext i15 %add_ln16_21

]]></Node>
<StgValue><ssdm name="zext_ln16_71"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1237 %B_addr_65 = getelementptr i32 %B, i64 0, i64 %zext_ln16_71

]]></Node>
<StgValue><ssdm name="B_addr_65"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1878 %temp_b_62 = load i16 %B_addr_62

]]></Node>
<StgValue><ssdm name="temp_b_62"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1879 %temp_b_63 = load i16 %B_addr_63

]]></Node>
<StgValue><ssdm name="temp_b_63"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1880 %temp_b_64 = load i16 %B_addr_64

]]></Node>
<StgValue><ssdm name="temp_b_64"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1881 %temp_b_65 = load i16 %B_addr_65

]]></Node>
<StgValue><ssdm name="temp_b_65"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2294 %mul_ln17_222 = mul i32 %temp_b_63, i32 %temp_a_63

]]></Node>
<StgValue><ssdm name="mul_ln17_222"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2303 %mul_ln17_231 = mul i32 %temp_b_62, i32 %temp_a_62

]]></Node>
<StgValue><ssdm name="mul_ln17_231"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2383 %add_ln17_55 = add i32 %add_ln17_54, i32 %add_ln17_53

]]></Node>
<StgValue><ssdm name="add_ln17_55"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2384 %add_ln17_56 = add i32 %mul_ln17_255, i32 %mul_ln17_243

]]></Node>
<StgValue><ssdm name="add_ln17_56"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2385 %add_ln17_57 = add i32 %mul_ln17_231, i32 %mul_ln17_222

]]></Node>
<StgValue><ssdm name="add_ln17_57"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2386 %add_ln17_58 = add i32 %add_ln17_57, i32 %add_ln17_56

]]></Node>
<StgValue><ssdm name="add_ln17_58"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2387 %add_ln17_59 = add i32 %add_ln17_58, i32 %add_ln17_55

]]></Node>
<StgValue><ssdm name="add_ln17_59"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="939" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:208 %tmp_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 66

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="940" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:209 %tmp_66_cast = zext i16 %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="941" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:210 %A_addr_66 = getelementptr i32 %A, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="A_addr_66"/></StgValue>
</operation>

<operation id="942" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:211 %tmp_66 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 67

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="943" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:212 %tmp_67_cast = zext i16 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="944" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:213 %A_addr_67 = getelementptr i32 %A, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="A_addr_67"/></StgValue>
</operation>

<operation id="945" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:842 %temp_a_64 = load i16 %A_addr_64

]]></Node>
<StgValue><ssdm name="temp_a_64"/></StgValue>
</operation>

<operation id="946" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:843 %temp_a_65 = load i16 %A_addr_65

]]></Node>
<StgValue><ssdm name="temp_a_65"/></StgValue>
</operation>

<operation id="947" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:844 %temp_a_66 = load i16 %A_addr_66

]]></Node>
<StgValue><ssdm name="temp_a_66"/></StgValue>
</operation>

<operation id="948" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:845 %temp_a_67 = load i16 %A_addr_67

]]></Node>
<StgValue><ssdm name="temp_a_67"/></StgValue>
</operation>

<operation id="949" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1238 %tmp_288_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 33, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1239 %zext_ln16_72 = zext i15 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_72"/></StgValue>
</operation>

<operation id="951" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1240 %B_addr_66 = getelementptr i32 %B, i64 0, i64 %zext_ln16_72

]]></Node>
<StgValue><ssdm name="B_addr_66"/></StgValue>
</operation>

<operation id="952" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1241 %add_ln16_22 = add i15 %zext_ln16_5, i15 17152

]]></Node>
<StgValue><ssdm name="add_ln16_22"/></StgValue>
</operation>

<operation id="953" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1242 %zext_ln16_73 = zext i15 %add_ln16_22

]]></Node>
<StgValue><ssdm name="zext_ln16_73"/></StgValue>
</operation>

<operation id="954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1243 %B_addr_67 = getelementptr i32 %B, i64 0, i64 %zext_ln16_73

]]></Node>
<StgValue><ssdm name="B_addr_67"/></StgValue>
</operation>

<operation id="955" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1880 %temp_b_64 = load i16 %B_addr_64

]]></Node>
<StgValue><ssdm name="temp_b_64"/></StgValue>
</operation>

<operation id="956" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1881 %temp_b_65 = load i16 %B_addr_65

]]></Node>
<StgValue><ssdm name="temp_b_65"/></StgValue>
</operation>

<operation id="957" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1882 %temp_b_66 = load i16 %B_addr_66

]]></Node>
<StgValue><ssdm name="temp_b_66"/></StgValue>
</operation>

<operation id="958" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1883 %temp_b_67 = load i16 %B_addr_67

]]></Node>
<StgValue><ssdm name="temp_b_67"/></StgValue>
</operation>

<operation id="959" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2287 %mul_ln17_215 = mul i32 %temp_b_64, i32 %temp_a_64

]]></Node>
<StgValue><ssdm name="mul_ln17_215"/></StgValue>
</operation>

<operation id="960" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2296 %mul_ln17_224 = mul i32 %temp_b_65, i32 %temp_a_65

]]></Node>
<StgValue><ssdm name="mul_ln17_224"/></StgValue>
</operation>

<operation id="961" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2358 %add_ln17_30 = add i32 %add_ln17_29, i32 %add_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln17_30"/></StgValue>
</operation>

<operation id="962" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2373 %add_ln17_45 = add i32 %add_ln17_44, i32 %add_ln17_37

]]></Node>
<StgValue><ssdm name="add_ln17_45"/></StgValue>
</operation>

<operation id="963" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2380 %add_ln17_52 = add i32 %add_ln17_51, i32 %add_ln17_48

]]></Node>
<StgValue><ssdm name="add_ln17_52"/></StgValue>
</operation>

<operation id="964" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2388 %add_ln17_60 = add i32 %add_ln17_59, i32 %add_ln17_52

]]></Node>
<StgValue><ssdm name="add_ln17_60"/></StgValue>
</operation>

<operation id="965" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2389 %add_ln17_61 = add i32 %add_ln17_60, i32 %add_ln17_45

]]></Node>
<StgValue><ssdm name="add_ln17_61"/></StgValue>
</operation>

<operation id="966" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2390 %add_ln17_62 = add i32 %add_ln17_61, i32 %add_ln17_30

]]></Node>
<StgValue><ssdm name="add_ln17_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="967" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:214 %tmp_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 68

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="968" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:215 %tmp_68_cast = zext i16 %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="969" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:216 %A_addr_68 = getelementptr i32 %A, i64 0, i64 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="A_addr_68"/></StgValue>
</operation>

<operation id="970" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:217 %tmp_68 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 69

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="971" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:218 %tmp_69_cast = zext i16 %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="972" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:219 %A_addr_69 = getelementptr i32 %A, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="A_addr_69"/></StgValue>
</operation>

<operation id="973" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:844 %temp_a_66 = load i16 %A_addr_66

]]></Node>
<StgValue><ssdm name="temp_a_66"/></StgValue>
</operation>

<operation id="974" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:845 %temp_a_67 = load i16 %A_addr_67

]]></Node>
<StgValue><ssdm name="temp_a_67"/></StgValue>
</operation>

<operation id="975" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:846 %temp_a_68 = load i16 %A_addr_68

]]></Node>
<StgValue><ssdm name="temp_a_68"/></StgValue>
</operation>

<operation id="976" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:847 %temp_a_69 = load i16 %A_addr_69

]]></Node>
<StgValue><ssdm name="temp_a_69"/></StgValue>
</operation>

<operation id="977" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
for.inc22:1244 %tmp_289_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 17, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="978" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1245 %zext_ln16_74 = zext i15 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_74"/></StgValue>
</operation>

<operation id="979" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1246 %B_addr_68 = getelementptr i32 %B, i64 0, i64 %zext_ln16_74

]]></Node>
<StgValue><ssdm name="B_addr_68"/></StgValue>
</operation>

<operation id="980" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1247 %add_ln16_23 = add i15 %zext_ln16_5, i15 17664

]]></Node>
<StgValue><ssdm name="add_ln16_23"/></StgValue>
</operation>

<operation id="981" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1248 %zext_ln16_75 = zext i15 %add_ln16_23

]]></Node>
<StgValue><ssdm name="zext_ln16_75"/></StgValue>
</operation>

<operation id="982" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1249 %B_addr_69 = getelementptr i32 %B, i64 0, i64 %zext_ln16_75

]]></Node>
<StgValue><ssdm name="B_addr_69"/></StgValue>
</operation>

<operation id="983" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1882 %temp_b_66 = load i16 %B_addr_66

]]></Node>
<StgValue><ssdm name="temp_b_66"/></StgValue>
</operation>

<operation id="984" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1883 %temp_b_67 = load i16 %B_addr_67

]]></Node>
<StgValue><ssdm name="temp_b_67"/></StgValue>
</operation>

<operation id="985" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1884 %temp_b_68 = load i16 %B_addr_68

]]></Node>
<StgValue><ssdm name="temp_b_68"/></StgValue>
</operation>

<operation id="986" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1885 %temp_b_69 = load i16 %B_addr_69

]]></Node>
<StgValue><ssdm name="temp_b_69"/></StgValue>
</operation>

<operation id="987" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2308 %mul_ln17_236 = mul i32 %temp_b_66, i32 %temp_a_66

]]></Node>
<StgValue><ssdm name="mul_ln17_236"/></StgValue>
</operation>

<operation id="988" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2325 %mul_ln17_253 = mul i32 %temp_b_67, i32 %temp_a_67

]]></Node>
<StgValue><ssdm name="mul_ln17_253"/></StgValue>
</operation>

<operation id="989" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2391 %add_ln17_63 = add i32 %mul_ln17_215, i32 %mul_ln17_224

]]></Node>
<StgValue><ssdm name="add_ln17_63"/></StgValue>
</operation>

<operation id="990" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2392 %add_ln17_64 = add i32 %mul_ln17_236, i32 %mul_ln17_253

]]></Node>
<StgValue><ssdm name="add_ln17_64"/></StgValue>
</operation>

<operation id="991" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2393 %add_ln17_65 = add i32 %add_ln17_64, i32 %add_ln17_63

]]></Node>
<StgValue><ssdm name="add_ln17_65"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="992" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:220 %tmp_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 70

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="993" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:221 %tmp_70_cast = zext i16 %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="994" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:222 %A_addr_70 = getelementptr i32 %A, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="A_addr_70"/></StgValue>
</operation>

<operation id="995" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:223 %tmp_70 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 71

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="996" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:224 %tmp_71_cast = zext i16 %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="997" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:225 %A_addr_71 = getelementptr i32 %A, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="A_addr_71"/></StgValue>
</operation>

<operation id="998" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:846 %temp_a_68 = load i16 %A_addr_68

]]></Node>
<StgValue><ssdm name="temp_a_68"/></StgValue>
</operation>

<operation id="999" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:847 %temp_a_69 = load i16 %A_addr_69

]]></Node>
<StgValue><ssdm name="temp_a_69"/></StgValue>
</operation>

<operation id="1000" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:848 %temp_a_70 = load i16 %A_addr_70

]]></Node>
<StgValue><ssdm name="temp_a_70"/></StgValue>
</operation>

<operation id="1001" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:849 %temp_a_71 = load i16 %A_addr_71

]]></Node>
<StgValue><ssdm name="temp_a_71"/></StgValue>
</operation>

<operation id="1002" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1250 %tmp_290_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 35, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="1003" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1251 %zext_ln16_76 = zext i15 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_76"/></StgValue>
</operation>

<operation id="1004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1252 %B_addr_70 = getelementptr i32 %B, i64 0, i64 %zext_ln16_76

]]></Node>
<StgValue><ssdm name="B_addr_70"/></StgValue>
</operation>

<operation id="1005" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1253 %add_ln16_24 = add i15 %zext_ln16_5, i15 18176

]]></Node>
<StgValue><ssdm name="add_ln16_24"/></StgValue>
</operation>

<operation id="1006" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1254 %zext_ln16_77 = zext i15 %add_ln16_24

]]></Node>
<StgValue><ssdm name="zext_ln16_77"/></StgValue>
</operation>

<operation id="1007" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1255 %B_addr_71 = getelementptr i32 %B, i64 0, i64 %zext_ln16_77

]]></Node>
<StgValue><ssdm name="B_addr_71"/></StgValue>
</operation>

<operation id="1008" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1884 %temp_b_68 = load i16 %B_addr_68

]]></Node>
<StgValue><ssdm name="temp_b_68"/></StgValue>
</operation>

<operation id="1009" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1885 %temp_b_69 = load i16 %B_addr_69

]]></Node>
<StgValue><ssdm name="temp_b_69"/></StgValue>
</operation>

<operation id="1010" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1886 %temp_b_70 = load i16 %B_addr_70

]]></Node>
<StgValue><ssdm name="temp_b_70"/></StgValue>
</operation>

<operation id="1011" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1887 %temp_b_71 = load i16 %B_addr_71

]]></Node>
<StgValue><ssdm name="temp_b_71"/></StgValue>
</operation>

<operation id="1012" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2096 %mul_ln17_24 = mul i32 %temp_b_68, i32 %temp_a_68

]]></Node>
<StgValue><ssdm name="mul_ln17_24"/></StgValue>
</operation>

<operation id="1013" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2131 %mul_ln17_59 = mul i32 %temp_b_69, i32 %temp_a_69

]]></Node>
<StgValue><ssdm name="mul_ln17_59"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1014" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:226 %tmp_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 72

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:227 %tmp_72_cast = zext i16 %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:228 %A_addr_72 = getelementptr i32 %A, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="A_addr_72"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:229 %tmp_72 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 73

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:230 %tmp_73_cast = zext i16 %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:231 %A_addr_73 = getelementptr i32 %A, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="A_addr_73"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:848 %temp_a_70 = load i16 %A_addr_70

]]></Node>
<StgValue><ssdm name="temp_a_70"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:849 %temp_a_71 = load i16 %A_addr_71

]]></Node>
<StgValue><ssdm name="temp_a_71"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:850 %temp_a_72 = load i16 %A_addr_72

]]></Node>
<StgValue><ssdm name="temp_a_72"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:851 %temp_a_73 = load i16 %A_addr_73

]]></Node>
<StgValue><ssdm name="temp_a_73"/></StgValue>
</operation>

<operation id="1024" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
for.inc22:1256 %tmp_291_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 9, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="1025" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1257 %zext_ln16_78 = zext i15 %tmp_291_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_78"/></StgValue>
</operation>

<operation id="1026" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1258 %B_addr_72 = getelementptr i32 %B, i64 0, i64 %zext_ln16_78

]]></Node>
<StgValue><ssdm name="B_addr_72"/></StgValue>
</operation>

<operation id="1027" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1259 %add_ln16_25 = add i15 %zext_ln16_5, i15 18688

]]></Node>
<StgValue><ssdm name="add_ln16_25"/></StgValue>
</operation>

<operation id="1028" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1260 %zext_ln16_79 = zext i15 %add_ln16_25

]]></Node>
<StgValue><ssdm name="zext_ln16_79"/></StgValue>
</operation>

<operation id="1029" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1261 %B_addr_73 = getelementptr i32 %B, i64 0, i64 %zext_ln16_79

]]></Node>
<StgValue><ssdm name="B_addr_73"/></StgValue>
</operation>

<operation id="1030" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1886 %temp_b_70 = load i16 %B_addr_70

]]></Node>
<StgValue><ssdm name="temp_b_70"/></StgValue>
</operation>

<operation id="1031" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1887 %temp_b_71 = load i16 %B_addr_71

]]></Node>
<StgValue><ssdm name="temp_b_71"/></StgValue>
</operation>

<operation id="1032" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1888 %temp_b_72 = load i16 %B_addr_72

]]></Node>
<StgValue><ssdm name="temp_b_72"/></StgValue>
</operation>

<operation id="1033" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1889 %temp_b_73 = load i16 %B_addr_73

]]></Node>
<StgValue><ssdm name="temp_b_73"/></StgValue>
</operation>

<operation id="1034" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2189 %mul_ln17_117 = mul i32 %temp_b_70, i32 %temp_a_70

]]></Node>
<StgValue><ssdm name="mul_ln17_117"/></StgValue>
</operation>

<operation id="1035" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2225 %mul_ln17_153 = mul i32 %temp_b_71, i32 %temp_a_71

]]></Node>
<StgValue><ssdm name="mul_ln17_153"/></StgValue>
</operation>

<operation id="1036" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2394 %add_ln17_66 = add i32 %mul_ln17_24, i32 %mul_ln17_59

]]></Node>
<StgValue><ssdm name="add_ln17_66"/></StgValue>
</operation>

<operation id="1037" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2395 %add_ln17_67 = add i32 %mul_ln17_117, i32 %mul_ln17_153

]]></Node>
<StgValue><ssdm name="add_ln17_67"/></StgValue>
</operation>

<operation id="1038" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2396 %add_ln17_68 = add i32 %add_ln17_67, i32 %add_ln17_66

]]></Node>
<StgValue><ssdm name="add_ln17_68"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1039" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:232 %tmp_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 74

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:233 %tmp_74_cast = zext i16 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:234 %A_addr_74 = getelementptr i32 %A, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="A_addr_74"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:235 %tmp_74 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 75

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:236 %tmp_75_cast = zext i16 %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:237 %A_addr_75 = getelementptr i32 %A, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="A_addr_75"/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:850 %temp_a_72 = load i16 %A_addr_72

]]></Node>
<StgValue><ssdm name="temp_a_72"/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:851 %temp_a_73 = load i16 %A_addr_73

]]></Node>
<StgValue><ssdm name="temp_a_73"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:852 %temp_a_74 = load i16 %A_addr_74

]]></Node>
<StgValue><ssdm name="temp_a_74"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:853 %temp_a_75 = load i16 %A_addr_75

]]></Node>
<StgValue><ssdm name="temp_a_75"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1262 %tmp_292_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 37, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_292_cast"/></StgValue>
</operation>

<operation id="1050" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1263 %zext_ln16_80 = zext i15 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_80"/></StgValue>
</operation>

<operation id="1051" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1264 %B_addr_74 = getelementptr i32 %B, i64 0, i64 %zext_ln16_80

]]></Node>
<StgValue><ssdm name="B_addr_74"/></StgValue>
</operation>

<operation id="1052" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1265 %add_ln16_26 = add i15 %zext_ln16_5, i15 19200

]]></Node>
<StgValue><ssdm name="add_ln16_26"/></StgValue>
</operation>

<operation id="1053" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1266 %zext_ln16_81 = zext i15 %add_ln16_26

]]></Node>
<StgValue><ssdm name="zext_ln16_81"/></StgValue>
</operation>

<operation id="1054" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1267 %B_addr_75 = getelementptr i32 %B, i64 0, i64 %zext_ln16_81

]]></Node>
<StgValue><ssdm name="B_addr_75"/></StgValue>
</operation>

<operation id="1055" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1888 %temp_b_72 = load i16 %B_addr_72

]]></Node>
<StgValue><ssdm name="temp_b_72"/></StgValue>
</operation>

<operation id="1056" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1889 %temp_b_73 = load i16 %B_addr_73

]]></Node>
<StgValue><ssdm name="temp_b_73"/></StgValue>
</operation>

<operation id="1057" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1890 %temp_b_74 = load i16 %B_addr_74

]]></Node>
<StgValue><ssdm name="temp_b_74"/></StgValue>
</operation>

<operation id="1058" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1891 %temp_b_75 = load i16 %B_addr_75

]]></Node>
<StgValue><ssdm name="temp_b_75"/></StgValue>
</operation>

<operation id="1059" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2083 %mul_ln17_11 = mul i32 %temp_b_73, i32 %temp_a_73

]]></Node>
<StgValue><ssdm name="mul_ln17_11"/></StgValue>
</operation>

<operation id="1060" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2286 %mul_ln17_214 = mul i32 %temp_b_72, i32 %temp_a_72

]]></Node>
<StgValue><ssdm name="mul_ln17_214"/></StgValue>
</operation>

<operation id="1061" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2398 %add_ln17_70 = add i32 %mul_ln17_214, i32 %mul_ln17_11

]]></Node>
<StgValue><ssdm name="add_ln17_70"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1062" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:238 %tmp_75 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 76

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1063" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:239 %tmp_76_cast = zext i16 %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="1064" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:240 %A_addr_76 = getelementptr i32 %A, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="A_addr_76"/></StgValue>
</operation>

<operation id="1065" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:241 %tmp_76 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 77

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1066" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:242 %tmp_77_cast = zext i16 %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="1067" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:243 %A_addr_77 = getelementptr i32 %A, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="A_addr_77"/></StgValue>
</operation>

<operation id="1068" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:852 %temp_a_74 = load i16 %A_addr_74

]]></Node>
<StgValue><ssdm name="temp_a_74"/></StgValue>
</operation>

<operation id="1069" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:853 %temp_a_75 = load i16 %A_addr_75

]]></Node>
<StgValue><ssdm name="temp_a_75"/></StgValue>
</operation>

<operation id="1070" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:854 %temp_a_76 = load i16 %A_addr_76

]]></Node>
<StgValue><ssdm name="temp_a_76"/></StgValue>
</operation>

<operation id="1071" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:855 %temp_a_77 = load i16 %A_addr_77

]]></Node>
<StgValue><ssdm name="temp_a_77"/></StgValue>
</operation>

<operation id="1072" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
for.inc22:1268 %tmp_293_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 19, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="1073" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1269 %zext_ln16_82 = zext i15 %tmp_293_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_82"/></StgValue>
</operation>

<operation id="1074" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1270 %B_addr_76 = getelementptr i32 %B, i64 0, i64 %zext_ln16_82

]]></Node>
<StgValue><ssdm name="B_addr_76"/></StgValue>
</operation>

<operation id="1075" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1271 %add_ln16_27 = add i15 %zext_ln16_5, i15 19712

]]></Node>
<StgValue><ssdm name="add_ln16_27"/></StgValue>
</operation>

<operation id="1076" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1272 %zext_ln16_83 = zext i15 %add_ln16_27

]]></Node>
<StgValue><ssdm name="zext_ln16_83"/></StgValue>
</operation>

<operation id="1077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1273 %B_addr_77 = getelementptr i32 %B, i64 0, i64 %zext_ln16_83

]]></Node>
<StgValue><ssdm name="B_addr_77"/></StgValue>
</operation>

<operation id="1078" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1890 %temp_b_74 = load i16 %B_addr_74

]]></Node>
<StgValue><ssdm name="temp_b_74"/></StgValue>
</operation>

<operation id="1079" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1891 %temp_b_75 = load i16 %B_addr_75

]]></Node>
<StgValue><ssdm name="temp_b_75"/></StgValue>
</operation>

<operation id="1080" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1892 %temp_b_76 = load i16 %B_addr_76

]]></Node>
<StgValue><ssdm name="temp_b_76"/></StgValue>
</operation>

<operation id="1081" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1893 %temp_b_77 = load i16 %B_addr_77

]]></Node>
<StgValue><ssdm name="temp_b_77"/></StgValue>
</operation>

<operation id="1082" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2161 %mul_ln17_89 = mul i32 %temp_b_74, i32 %temp_a_74

]]></Node>
<StgValue><ssdm name="mul_ln17_89"/></StgValue>
</operation>

<operation id="1083" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2228 %mul_ln17_156 = mul i32 %temp_b_75, i32 %temp_a_75

]]></Node>
<StgValue><ssdm name="mul_ln17_156"/></StgValue>
</operation>

<operation id="1084" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2399 %add_ln17_71 = add i32 %mul_ln17_89, i32 %mul_ln17_156

]]></Node>
<StgValue><ssdm name="add_ln17_71"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1085" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:244 %tmp_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 78

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:245 %tmp_78_cast = zext i16 %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="1087" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:246 %A_addr_78 = getelementptr i32 %A, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="A_addr_78"/></StgValue>
</operation>

<operation id="1088" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:247 %tmp_78 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 79

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1089" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:248 %tmp_79_cast = zext i16 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="1090" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:249 %A_addr_79 = getelementptr i32 %A, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="A_addr_79"/></StgValue>
</operation>

<operation id="1091" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:854 %temp_a_76 = load i16 %A_addr_76

]]></Node>
<StgValue><ssdm name="temp_a_76"/></StgValue>
</operation>

<operation id="1092" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:855 %temp_a_77 = load i16 %A_addr_77

]]></Node>
<StgValue><ssdm name="temp_a_77"/></StgValue>
</operation>

<operation id="1093" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:856 %temp_a_78 = load i16 %A_addr_78

]]></Node>
<StgValue><ssdm name="temp_a_78"/></StgValue>
</operation>

<operation id="1094" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:857 %temp_a_79 = load i16 %A_addr_79

]]></Node>
<StgValue><ssdm name="temp_a_79"/></StgValue>
</operation>

<operation id="1095" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1274 %tmp_294_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 39, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="1096" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1275 %zext_ln16_84 = zext i15 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_84"/></StgValue>
</operation>

<operation id="1097" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1276 %B_addr_78 = getelementptr i32 %B, i64 0, i64 %zext_ln16_84

]]></Node>
<StgValue><ssdm name="B_addr_78"/></StgValue>
</operation>

<operation id="1098" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1277 %add_ln16_28 = add i15 %zext_ln16_5, i15 20224

]]></Node>
<StgValue><ssdm name="add_ln16_28"/></StgValue>
</operation>

<operation id="1099" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1278 %zext_ln16_85 = zext i15 %add_ln16_28

]]></Node>
<StgValue><ssdm name="zext_ln16_85"/></StgValue>
</operation>

<operation id="1100" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1279 %B_addr_79 = getelementptr i32 %B, i64 0, i64 %zext_ln16_85

]]></Node>
<StgValue><ssdm name="B_addr_79"/></StgValue>
</operation>

<operation id="1101" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1892 %temp_b_76 = load i16 %B_addr_76

]]></Node>
<StgValue><ssdm name="temp_b_76"/></StgValue>
</operation>

<operation id="1102" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1893 %temp_b_77 = load i16 %B_addr_77

]]></Node>
<StgValue><ssdm name="temp_b_77"/></StgValue>
</operation>

<operation id="1103" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1894 %temp_b_78 = load i16 %B_addr_78

]]></Node>
<StgValue><ssdm name="temp_b_78"/></StgValue>
</operation>

<operation id="1104" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1895 %temp_b_79 = load i16 %B_addr_79

]]></Node>
<StgValue><ssdm name="temp_b_79"/></StgValue>
</operation>

<operation id="1105" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2132 %mul_ln17_60 = mul i32 %temp_b_77, i32 %temp_a_77

]]></Node>
<StgValue><ssdm name="mul_ln17_60"/></StgValue>
</operation>

<operation id="1106" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2311 %mul_ln17_239 = mul i32 %temp_b_76, i32 %temp_a_76

]]></Node>
<StgValue><ssdm name="mul_ln17_239"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1107" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:250 %tmp_79 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 80

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:251 %tmp_80_cast = zext i16 %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:252 %A_addr_80 = getelementptr i32 %A, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="A_addr_80"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:253 %tmp_80 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 81

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:254 %tmp_81_cast = zext i16 %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:255 %A_addr_81 = getelementptr i32 %A, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="A_addr_81"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:856 %temp_a_78 = load i16 %A_addr_78

]]></Node>
<StgValue><ssdm name="temp_a_78"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:857 %temp_a_79 = load i16 %A_addr_79

]]></Node>
<StgValue><ssdm name="temp_a_79"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:858 %temp_a_80 = load i16 %A_addr_80

]]></Node>
<StgValue><ssdm name="temp_a_80"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:859 %temp_a_81 = load i16 %A_addr_81

]]></Node>
<StgValue><ssdm name="temp_a_81"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
for.inc22:1280 %tmp_295_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i3.i12, i3 5, i12 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="tmp_295_cast"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1281 %zext_ln16_86 = zext i15 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_86"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1282 %B_addr_80 = getelementptr i32 %B, i64 0, i64 %zext_ln16_86

]]></Node>
<StgValue><ssdm name="B_addr_80"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1283 %add_ln16_29 = add i15 %zext_ln16_5, i15 20736

]]></Node>
<StgValue><ssdm name="add_ln16_29"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1284 %zext_ln16_87 = zext i15 %add_ln16_29

]]></Node>
<StgValue><ssdm name="zext_ln16_87"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1285 %B_addr_81 = getelementptr i32 %B, i64 0, i64 %zext_ln16_87

]]></Node>
<StgValue><ssdm name="B_addr_81"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1894 %temp_b_78 = load i16 %B_addr_78

]]></Node>
<StgValue><ssdm name="temp_b_78"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1895 %temp_b_79 = load i16 %B_addr_79

]]></Node>
<StgValue><ssdm name="temp_b_79"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1896 %temp_b_80 = load i16 %B_addr_80

]]></Node>
<StgValue><ssdm name="temp_b_80"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1897 %temp_b_81 = load i16 %B_addr_81

]]></Node>
<StgValue><ssdm name="temp_b_81"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2227 %mul_ln17_155 = mul i32 %temp_b_78, i32 %temp_a_78

]]></Node>
<StgValue><ssdm name="mul_ln17_155"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2320 %mul_ln17_248 = mul i32 %temp_b_79, i32 %temp_a_79

]]></Node>
<StgValue><ssdm name="mul_ln17_248"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2400 %add_ln17_72 = add i32 %add_ln17_71, i32 %add_ln17_70

]]></Node>
<StgValue><ssdm name="add_ln17_72"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2401 %add_ln17_73 = add i32 %mul_ln17_239, i32 %mul_ln17_60

]]></Node>
<StgValue><ssdm name="add_ln17_73"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2402 %add_ln17_74 = add i32 %mul_ln17_155, i32 %mul_ln17_248

]]></Node>
<StgValue><ssdm name="add_ln17_74"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2403 %add_ln17_75 = add i32 %add_ln17_74, i32 %add_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln17_75"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2404 %add_ln17_76 = add i32 %add_ln17_75, i32 %add_ln17_72

]]></Node>
<StgValue><ssdm name="add_ln17_76"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1134" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:256 %tmp_81 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 82

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1135" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:257 %tmp_82_cast = zext i16 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="1136" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:258 %A_addr_82 = getelementptr i32 %A, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="A_addr_82"/></StgValue>
</operation>

<operation id="1137" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:259 %tmp_82 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 83

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1138" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:260 %tmp_83_cast = zext i16 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:261 %A_addr_83 = getelementptr i32 %A, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="A_addr_83"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:858 %temp_a_80 = load i16 %A_addr_80

]]></Node>
<StgValue><ssdm name="temp_a_80"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:859 %temp_a_81 = load i16 %A_addr_81

]]></Node>
<StgValue><ssdm name="temp_a_81"/></StgValue>
</operation>

<operation id="1142" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:860 %temp_a_82 = load i16 %A_addr_82

]]></Node>
<StgValue><ssdm name="temp_a_82"/></StgValue>
</operation>

<operation id="1143" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:861 %temp_a_83 = load i16 %A_addr_83

]]></Node>
<StgValue><ssdm name="temp_a_83"/></StgValue>
</operation>

<operation id="1144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1286 %tmp_296_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 41, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="1145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1287 %zext_ln16_88 = zext i15 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_88"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1288 %B_addr_82 = getelementptr i32 %B, i64 0, i64 %zext_ln16_88

]]></Node>
<StgValue><ssdm name="B_addr_82"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1289 %add_ln16_30 = add i15 %zext_ln16_5, i15 21248

]]></Node>
<StgValue><ssdm name="add_ln16_30"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1290 %zext_ln16_89 = zext i15 %add_ln16_30

]]></Node>
<StgValue><ssdm name="zext_ln16_89"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1291 %B_addr_83 = getelementptr i32 %B, i64 0, i64 %zext_ln16_89

]]></Node>
<StgValue><ssdm name="B_addr_83"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1896 %temp_b_80 = load i16 %B_addr_80

]]></Node>
<StgValue><ssdm name="temp_b_80"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1897 %temp_b_81 = load i16 %B_addr_81

]]></Node>
<StgValue><ssdm name="temp_b_81"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1898 %temp_b_82 = load i16 %B_addr_82

]]></Node>
<StgValue><ssdm name="temp_b_82"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1899 %temp_b_83 = load i16 %B_addr_83

]]></Node>
<StgValue><ssdm name="temp_b_83"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2178 %mul_ln17_106 = mul i32 %temp_b_80, i32 %temp_a_80

]]></Node>
<StgValue><ssdm name="mul_ln17_106"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2282 %mul_ln17_210 = mul i32 %temp_b_81, i32 %temp_a_81

]]></Node>
<StgValue><ssdm name="mul_ln17_210"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2397 %add_ln17_69 = add i32 %add_ln17_68, i32 %add_ln17_65

]]></Node>
<StgValue><ssdm name="add_ln17_69"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2405 %add_ln17_77 = add i32 %add_ln17_76, i32 %add_ln17_69

]]></Node>
<StgValue><ssdm name="add_ln17_77"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:262 %tmp_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 84

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1159" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:263 %tmp_84_cast = zext i16 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="1160" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:264 %A_addr_84 = getelementptr i32 %A, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="A_addr_84"/></StgValue>
</operation>

<operation id="1161" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:265 %tmp_84 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 85

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1162" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:266 %tmp_85_cast = zext i16 %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="1163" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:267 %A_addr_85 = getelementptr i32 %A, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="A_addr_85"/></StgValue>
</operation>

<operation id="1164" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:860 %temp_a_82 = load i16 %A_addr_82

]]></Node>
<StgValue><ssdm name="temp_a_82"/></StgValue>
</operation>

<operation id="1165" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:861 %temp_a_83 = load i16 %A_addr_83

]]></Node>
<StgValue><ssdm name="temp_a_83"/></StgValue>
</operation>

<operation id="1166" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:862 %temp_a_84 = load i16 %A_addr_84

]]></Node>
<StgValue><ssdm name="temp_a_84"/></StgValue>
</operation>

<operation id="1167" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:863 %temp_a_85 = load i16 %A_addr_85

]]></Node>
<StgValue><ssdm name="temp_a_85"/></StgValue>
</operation>

<operation id="1168" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
for.inc22:1292 %tmp_297_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 21, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1293 %zext_ln16_90 = zext i15 %tmp_297_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_90"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1294 %B_addr_84 = getelementptr i32 %B, i64 0, i64 %zext_ln16_90

]]></Node>
<StgValue><ssdm name="B_addr_84"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1295 %add_ln16_31 = add i15 %zext_ln16_5, i15 21760

]]></Node>
<StgValue><ssdm name="add_ln16_31"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1296 %zext_ln16_91 = zext i15 %add_ln16_31

]]></Node>
<StgValue><ssdm name="zext_ln16_91"/></StgValue>
</operation>

<operation id="1173" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1297 %B_addr_85 = getelementptr i32 %B, i64 0, i64 %zext_ln16_91

]]></Node>
<StgValue><ssdm name="B_addr_85"/></StgValue>
</operation>

<operation id="1174" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1898 %temp_b_82 = load i16 %B_addr_82

]]></Node>
<StgValue><ssdm name="temp_b_82"/></StgValue>
</operation>

<operation id="1175" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1899 %temp_b_83 = load i16 %B_addr_83

]]></Node>
<StgValue><ssdm name="temp_b_83"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1900 %temp_b_84 = load i16 %B_addr_84

]]></Node>
<StgValue><ssdm name="temp_b_84"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1901 %temp_b_85 = load i16 %B_addr_85

]]></Node>
<StgValue><ssdm name="temp_b_85"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2128 %mul_ln17_56 = mul i32 %temp_b_82, i32 %temp_a_82

]]></Node>
<StgValue><ssdm name="mul_ln17_56"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2252 %mul_ln17_180 = mul i32 %temp_b_83, i32 %temp_a_83

]]></Node>
<StgValue><ssdm name="mul_ln17_180"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2406 %add_ln17_78 = add i32 %mul_ln17_106, i32 %mul_ln17_210

]]></Node>
<StgValue><ssdm name="add_ln17_78"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2407 %add_ln17_79 = add i32 %mul_ln17_56, i32 %mul_ln17_180

]]></Node>
<StgValue><ssdm name="add_ln17_79"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2408 %add_ln17_80 = add i32 %add_ln17_79, i32 %add_ln17_78

]]></Node>
<StgValue><ssdm name="add_ln17_80"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1183" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:268 %tmp_85 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 86

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1184" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:269 %tmp_86_cast = zext i16 %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="1185" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:270 %A_addr_86 = getelementptr i32 %A, i64 0, i64 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="A_addr_86"/></StgValue>
</operation>

<operation id="1186" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:271 %tmp_86 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 87

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1187" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:272 %tmp_87_cast = zext i16 %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="1188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:273 %A_addr_87 = getelementptr i32 %A, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="A_addr_87"/></StgValue>
</operation>

<operation id="1189" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:862 %temp_a_84 = load i16 %A_addr_84

]]></Node>
<StgValue><ssdm name="temp_a_84"/></StgValue>
</operation>

<operation id="1190" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:863 %temp_a_85 = load i16 %A_addr_85

]]></Node>
<StgValue><ssdm name="temp_a_85"/></StgValue>
</operation>

<operation id="1191" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:864 %temp_a_86 = load i16 %A_addr_86

]]></Node>
<StgValue><ssdm name="temp_a_86"/></StgValue>
</operation>

<operation id="1192" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:865 %temp_a_87 = load i16 %A_addr_87

]]></Node>
<StgValue><ssdm name="temp_a_87"/></StgValue>
</operation>

<operation id="1193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1298 %tmp_298_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 43, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="1194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1299 %zext_ln16_92 = zext i15 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_92"/></StgValue>
</operation>

<operation id="1195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1300 %B_addr_86 = getelementptr i32 %B, i64 0, i64 %zext_ln16_92

]]></Node>
<StgValue><ssdm name="B_addr_86"/></StgValue>
</operation>

<operation id="1196" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1301 %add_ln16_32 = add i15 %zext_ln16_5, i15 22272

]]></Node>
<StgValue><ssdm name="add_ln16_32"/></StgValue>
</operation>

<operation id="1197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1302 %zext_ln16_93 = zext i15 %add_ln16_32

]]></Node>
<StgValue><ssdm name="zext_ln16_93"/></StgValue>
</operation>

<operation id="1198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1303 %B_addr_87 = getelementptr i32 %B, i64 0, i64 %zext_ln16_93

]]></Node>
<StgValue><ssdm name="B_addr_87"/></StgValue>
</operation>

<operation id="1199" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1900 %temp_b_84 = load i16 %B_addr_84

]]></Node>
<StgValue><ssdm name="temp_b_84"/></StgValue>
</operation>

<operation id="1200" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1901 %temp_b_85 = load i16 %B_addr_85

]]></Node>
<StgValue><ssdm name="temp_b_85"/></StgValue>
</operation>

<operation id="1201" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1902 %temp_b_86 = load i16 %B_addr_86

]]></Node>
<StgValue><ssdm name="temp_b_86"/></StgValue>
</operation>

<operation id="1202" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1903 %temp_b_87 = load i16 %B_addr_87

]]></Node>
<StgValue><ssdm name="temp_b_87"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2111 %mul_ln17_39 = mul i32 %temp_b_84, i32 %temp_a_84

]]></Node>
<StgValue><ssdm name="mul_ln17_39"/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2236 %mul_ln17_164 = mul i32 %temp_b_85, i32 %temp_a_85

]]></Node>
<StgValue><ssdm name="mul_ln17_164"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:274 %tmp_87 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 88

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:275 %tmp_88_cast = zext i16 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:276 %A_addr_88 = getelementptr i32 %A, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="A_addr_88"/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:277 %tmp_88 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 89

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:278 %tmp_89_cast = zext i16 %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:279 %A_addr_89 = getelementptr i32 %A, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="A_addr_89"/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:864 %temp_a_86 = load i16 %A_addr_86

]]></Node>
<StgValue><ssdm name="temp_a_86"/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:865 %temp_a_87 = load i16 %A_addr_87

]]></Node>
<StgValue><ssdm name="temp_a_87"/></StgValue>
</operation>

<operation id="1213" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:866 %temp_a_88 = load i16 %A_addr_88

]]></Node>
<StgValue><ssdm name="temp_a_88"/></StgValue>
</operation>

<operation id="1214" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:867 %temp_a_89 = load i16 %A_addr_89

]]></Node>
<StgValue><ssdm name="temp_a_89"/></StgValue>
</operation>

<operation id="1215" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
for.inc22:1304 %tmp_299_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 11, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="1216" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1305 %zext_ln16_94 = zext i15 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_94"/></StgValue>
</operation>

<operation id="1217" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1306 %B_addr_88 = getelementptr i32 %B, i64 0, i64 %zext_ln16_94

]]></Node>
<StgValue><ssdm name="B_addr_88"/></StgValue>
</operation>

<operation id="1218" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1307 %add_ln16_33 = add i15 %zext_ln16_5, i15 22784

]]></Node>
<StgValue><ssdm name="add_ln16_33"/></StgValue>
</operation>

<operation id="1219" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1308 %zext_ln16_95 = zext i15 %add_ln16_33

]]></Node>
<StgValue><ssdm name="zext_ln16_95"/></StgValue>
</operation>

<operation id="1220" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1309 %B_addr_89 = getelementptr i32 %B, i64 0, i64 %zext_ln16_95

]]></Node>
<StgValue><ssdm name="B_addr_89"/></StgValue>
</operation>

<operation id="1221" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1902 %temp_b_86 = load i16 %B_addr_86

]]></Node>
<StgValue><ssdm name="temp_b_86"/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1903 %temp_b_87 = load i16 %B_addr_87

]]></Node>
<StgValue><ssdm name="temp_b_87"/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1904 %temp_b_88 = load i16 %B_addr_88

]]></Node>
<StgValue><ssdm name="temp_b_88"/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1905 %temp_b_89 = load i16 %B_addr_89

]]></Node>
<StgValue><ssdm name="temp_b_89"/></StgValue>
</operation>

<operation id="1225" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2103 %mul_ln17_31 = mul i32 %temp_b_86, i32 %temp_a_86

]]></Node>
<StgValue><ssdm name="mul_ln17_31"/></StgValue>
</operation>

<operation id="1226" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2247 %mul_ln17_175 = mul i32 %temp_b_87, i32 %temp_a_87

]]></Node>
<StgValue><ssdm name="mul_ln17_175"/></StgValue>
</operation>

<operation id="1227" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2409 %add_ln17_81 = add i32 %mul_ln17_39, i32 %mul_ln17_164

]]></Node>
<StgValue><ssdm name="add_ln17_81"/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2410 %add_ln17_82 = add i32 %mul_ln17_31, i32 %mul_ln17_175

]]></Node>
<StgValue><ssdm name="add_ln17_82"/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2411 %add_ln17_83 = add i32 %add_ln17_82, i32 %add_ln17_81

]]></Node>
<StgValue><ssdm name="add_ln17_83"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:280 %tmp_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 90

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1231" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:281 %tmp_90_cast = zext i16 %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="1232" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:282 %A_addr_90 = getelementptr i32 %A, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="A_addr_90"/></StgValue>
</operation>

<operation id="1233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:283 %tmp_90 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 91

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:284 %tmp_91_cast = zext i16 %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="1235" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:285 %A_addr_91 = getelementptr i32 %A, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="A_addr_91"/></StgValue>
</operation>

<operation id="1236" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:866 %temp_a_88 = load i16 %A_addr_88

]]></Node>
<StgValue><ssdm name="temp_a_88"/></StgValue>
</operation>

<operation id="1237" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:867 %temp_a_89 = load i16 %A_addr_89

]]></Node>
<StgValue><ssdm name="temp_a_89"/></StgValue>
</operation>

<operation id="1238" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:868 %temp_a_90 = load i16 %A_addr_90

]]></Node>
<StgValue><ssdm name="temp_a_90"/></StgValue>
</operation>

<operation id="1239" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:869 %temp_a_91 = load i16 %A_addr_91

]]></Node>
<StgValue><ssdm name="temp_a_91"/></StgValue>
</operation>

<operation id="1240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1310 %tmp_300_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 45, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="1241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1311 %zext_ln16_96 = zext i15 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_96"/></StgValue>
</operation>

<operation id="1242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1312 %B_addr_90 = getelementptr i32 %B, i64 0, i64 %zext_ln16_96

]]></Node>
<StgValue><ssdm name="B_addr_90"/></StgValue>
</operation>

<operation id="1243" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1313 %add_ln16_34 = add i15 %zext_ln16_5, i15 23296

]]></Node>
<StgValue><ssdm name="add_ln16_34"/></StgValue>
</operation>

<operation id="1244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1314 %zext_ln16_97 = zext i15 %add_ln16_34

]]></Node>
<StgValue><ssdm name="zext_ln16_97"/></StgValue>
</operation>

<operation id="1245" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1315 %B_addr_91 = getelementptr i32 %B, i64 0, i64 %zext_ln16_97

]]></Node>
<StgValue><ssdm name="B_addr_91"/></StgValue>
</operation>

<operation id="1246" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1904 %temp_b_88 = load i16 %B_addr_88

]]></Node>
<StgValue><ssdm name="temp_b_88"/></StgValue>
</operation>

<operation id="1247" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1905 %temp_b_89 = load i16 %B_addr_89

]]></Node>
<StgValue><ssdm name="temp_b_89"/></StgValue>
</operation>

<operation id="1248" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1906 %temp_b_90 = load i16 %B_addr_90

]]></Node>
<StgValue><ssdm name="temp_b_90"/></StgValue>
</operation>

<operation id="1249" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1907 %temp_b_91 = load i16 %B_addr_91

]]></Node>
<StgValue><ssdm name="temp_b_91"/></StgValue>
</operation>

<operation id="1250" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2117 %mul_ln17_45 = mul i32 %temp_b_88, i32 %temp_a_88

]]></Node>
<StgValue><ssdm name="mul_ln17_45"/></StgValue>
</operation>

<operation id="1251" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2270 %mul_ln17_198 = mul i32 %temp_b_89, i32 %temp_a_89

]]></Node>
<StgValue><ssdm name="mul_ln17_198"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2413 %add_ln17_85 = add i32 %mul_ln17_45, i32 %mul_ln17_198

]]></Node>
<StgValue><ssdm name="add_ln17_85"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1253" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:286 %tmp_91 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 92

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1254" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:287 %tmp_92_cast = zext i16 %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="1255" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:288 %A_addr_92 = getelementptr i32 %A, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="A_addr_92"/></StgValue>
</operation>

<operation id="1256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:289 %tmp_92 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 93

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:290 %tmp_93_cast = zext i16 %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="1258" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:291 %A_addr_93 = getelementptr i32 %A, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="A_addr_93"/></StgValue>
</operation>

<operation id="1259" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:868 %temp_a_90 = load i16 %A_addr_90

]]></Node>
<StgValue><ssdm name="temp_a_90"/></StgValue>
</operation>

<operation id="1260" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:869 %temp_a_91 = load i16 %A_addr_91

]]></Node>
<StgValue><ssdm name="temp_a_91"/></StgValue>
</operation>

<operation id="1261" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:870 %temp_a_92 = load i16 %A_addr_92

]]></Node>
<StgValue><ssdm name="temp_a_92"/></StgValue>
</operation>

<operation id="1262" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:871 %temp_a_93 = load i16 %A_addr_93

]]></Node>
<StgValue><ssdm name="temp_a_93"/></StgValue>
</operation>

<operation id="1263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
for.inc22:1316 %tmp_301_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 23, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="1264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1317 %zext_ln16_98 = zext i15 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_98"/></StgValue>
</operation>

<operation id="1265" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1318 %B_addr_92 = getelementptr i32 %B, i64 0, i64 %zext_ln16_98

]]></Node>
<StgValue><ssdm name="B_addr_92"/></StgValue>
</operation>

<operation id="1266" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1319 %add_ln16_35 = add i15 %zext_ln16_5, i15 23808

]]></Node>
<StgValue><ssdm name="add_ln16_35"/></StgValue>
</operation>

<operation id="1267" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1320 %zext_ln16_99 = zext i15 %add_ln16_35

]]></Node>
<StgValue><ssdm name="zext_ln16_99"/></StgValue>
</operation>

<operation id="1268" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1321 %B_addr_93 = getelementptr i32 %B, i64 0, i64 %zext_ln16_99

]]></Node>
<StgValue><ssdm name="B_addr_93"/></StgValue>
</operation>

<operation id="1269" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1906 %temp_b_90 = load i16 %B_addr_90

]]></Node>
<StgValue><ssdm name="temp_b_90"/></StgValue>
</operation>

<operation id="1270" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1907 %temp_b_91 = load i16 %B_addr_91

]]></Node>
<StgValue><ssdm name="temp_b_91"/></StgValue>
</operation>

<operation id="1271" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1908 %temp_b_92 = load i16 %B_addr_92

]]></Node>
<StgValue><ssdm name="temp_b_92"/></StgValue>
</operation>

<operation id="1272" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1909 %temp_b_93 = load i16 %B_addr_93

]]></Node>
<StgValue><ssdm name="temp_b_93"/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2155 %mul_ln17_83 = mul i32 %temp_b_90, i32 %temp_a_90

]]></Node>
<StgValue><ssdm name="mul_ln17_83"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2309 %mul_ln17_237 = mul i32 %temp_b_91, i32 %temp_a_91

]]></Node>
<StgValue><ssdm name="mul_ln17_237"/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2414 %add_ln17_86 = add i32 %mul_ln17_83, i32 %mul_ln17_237

]]></Node>
<StgValue><ssdm name="add_ln17_86"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1276" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:292 %tmp_93 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 94

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:293 %tmp_94_cast = zext i16 %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:294 %A_addr_94 = getelementptr i32 %A, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="A_addr_94"/></StgValue>
</operation>

<operation id="1279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:295 %tmp_94 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 95

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1280" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:296 %tmp_95_cast = zext i16 %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="1281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:297 %A_addr_95 = getelementptr i32 %A, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="A_addr_95"/></StgValue>
</operation>

<operation id="1282" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:870 %temp_a_92 = load i16 %A_addr_92

]]></Node>
<StgValue><ssdm name="temp_a_92"/></StgValue>
</operation>

<operation id="1283" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:871 %temp_a_93 = load i16 %A_addr_93

]]></Node>
<StgValue><ssdm name="temp_a_93"/></StgValue>
</operation>

<operation id="1284" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:872 %temp_a_94 = load i16 %A_addr_94

]]></Node>
<StgValue><ssdm name="temp_a_94"/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:873 %temp_a_95 = load i16 %A_addr_95

]]></Node>
<StgValue><ssdm name="temp_a_95"/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="9">
<![CDATA[
for.inc22:1322 %tmp_302_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 47, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1323 %zext_ln16_100 = zext i15 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_100"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1324 %B_addr_94 = getelementptr i32 %B, i64 0, i64 %zext_ln16_100

]]></Node>
<StgValue><ssdm name="B_addr_94"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22:1325 %add_ln16_36 = add i15 %zext_ln16_5, i15 24320

]]></Node>
<StgValue><ssdm name="add_ln16_36"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1326 %zext_ln16_101 = zext i15 %add_ln16_36

]]></Node>
<StgValue><ssdm name="zext_ln16_101"/></StgValue>
</operation>

<operation id="1291" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1327 %B_addr_95 = getelementptr i32 %B, i64 0, i64 %zext_ln16_101

]]></Node>
<StgValue><ssdm name="B_addr_95"/></StgValue>
</operation>

<operation id="1292" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1908 %temp_b_92 = load i16 %B_addr_92

]]></Node>
<StgValue><ssdm name="temp_b_92"/></StgValue>
</operation>

<operation id="1293" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1909 %temp_b_93 = load i16 %B_addr_93

]]></Node>
<StgValue><ssdm name="temp_b_93"/></StgValue>
</operation>

<operation id="1294" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1910 %temp_b_94 = load i16 %B_addr_94

]]></Node>
<StgValue><ssdm name="temp_b_94"/></StgValue>
</operation>

<operation id="1295" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1911 %temp_b_95 = load i16 %B_addr_95

]]></Node>
<StgValue><ssdm name="temp_b_95"/></StgValue>
</operation>

<operation id="1296" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2106 %mul_ln17_34 = mul i32 %temp_b_93, i32 %temp_a_93

]]></Node>
<StgValue><ssdm name="mul_ln17_34"/></StgValue>
</operation>

<operation id="1297" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2214 %mul_ln17_142 = mul i32 %temp_b_92, i32 %temp_a_92

]]></Node>
<StgValue><ssdm name="mul_ln17_142"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:298 %tmp_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 96

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1299" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:299 %tmp_96_cast = zext i16 %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="1300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:300 %A_addr_96 = getelementptr i32 %A, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="A_addr_96"/></StgValue>
</operation>

<operation id="1301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:301 %tmp_96 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 97

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1302" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:302 %tmp_97_cast = zext i16 %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="1303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:303 %A_addr_97 = getelementptr i32 %A, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="A_addr_97"/></StgValue>
</operation>

<operation id="1304" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:872 %temp_a_94 = load i16 %A_addr_94

]]></Node>
<StgValue><ssdm name="temp_a_94"/></StgValue>
</operation>

<operation id="1305" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:873 %temp_a_95 = load i16 %A_addr_95

]]></Node>
<StgValue><ssdm name="temp_a_95"/></StgValue>
</operation>

<operation id="1306" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:874 %temp_a_96 = load i16 %A_addr_96

]]></Node>
<StgValue><ssdm name="temp_a_96"/></StgValue>
</operation>

<operation id="1307" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:875 %temp_a_97 = load i16 %A_addr_97

]]></Node>
<StgValue><ssdm name="temp_a_97"/></StgValue>
</operation>

<operation id="1308" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1328 %sext_ln16_26 = sext i14 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_26"/></StgValue>
</operation>

<operation id="1309" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1329 %zext_ln16_102 = zext i15 %sext_ln16_26

]]></Node>
<StgValue><ssdm name="zext_ln16_102"/></StgValue>
</operation>

<operation id="1310" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1330 %B_addr_96 = getelementptr i32 %B, i64 0, i64 %zext_ln16_102

]]></Node>
<StgValue><ssdm name="B_addr_96"/></StgValue>
</operation>

<operation id="1311" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1331 %sext_ln16_27 = sext i14 %add_ln16_12

]]></Node>
<StgValue><ssdm name="sext_ln16_27"/></StgValue>
</operation>

<operation id="1312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1332 %zext_ln16_103 = zext i15 %sext_ln16_27

]]></Node>
<StgValue><ssdm name="zext_ln16_103"/></StgValue>
</operation>

<operation id="1313" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1333 %B_addr_97 = getelementptr i32 %B, i64 0, i64 %zext_ln16_103

]]></Node>
<StgValue><ssdm name="B_addr_97"/></StgValue>
</operation>

<operation id="1314" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1910 %temp_b_94 = load i16 %B_addr_94

]]></Node>
<StgValue><ssdm name="temp_b_94"/></StgValue>
</operation>

<operation id="1315" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1911 %temp_b_95 = load i16 %B_addr_95

]]></Node>
<StgValue><ssdm name="temp_b_95"/></StgValue>
</operation>

<operation id="1316" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1912 %temp_b_96 = load i16 %B_addr_96

]]></Node>
<StgValue><ssdm name="temp_b_96"/></StgValue>
</operation>

<operation id="1317" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1913 %temp_b_97 = load i16 %B_addr_97

]]></Node>
<StgValue><ssdm name="temp_b_97"/></StgValue>
</operation>

<operation id="1318" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2188 %mul_ln17_116 = mul i32 %temp_b_95, i32 %temp_a_95

]]></Node>
<StgValue><ssdm name="mul_ln17_116"/></StgValue>
</operation>

<operation id="1319" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2275 %mul_ln17_203 = mul i32 %temp_b_94, i32 %temp_a_94

]]></Node>
<StgValue><ssdm name="mul_ln17_203"/></StgValue>
</operation>

<operation id="1320" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2415 %add_ln17_87 = add i32 %add_ln17_86, i32 %add_ln17_85

]]></Node>
<StgValue><ssdm name="add_ln17_87"/></StgValue>
</operation>

<operation id="1321" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2416 %add_ln17_88 = add i32 %mul_ln17_142, i32 %mul_ln17_34

]]></Node>
<StgValue><ssdm name="add_ln17_88"/></StgValue>
</operation>

<operation id="1322" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2417 %add_ln17_89 = add i32 %mul_ln17_203, i32 %mul_ln17_116

]]></Node>
<StgValue><ssdm name="add_ln17_89"/></StgValue>
</operation>

<operation id="1323" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2418 %add_ln17_90 = add i32 %add_ln17_89, i32 %add_ln17_88

]]></Node>
<StgValue><ssdm name="add_ln17_90"/></StgValue>
</operation>

<operation id="1324" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2419 %add_ln17_91 = add i32 %add_ln17_90, i32 %add_ln17_87

]]></Node>
<StgValue><ssdm name="add_ln17_91"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:304 %tmp_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 98

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1326" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:305 %tmp_98_cast = zext i16 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="1327" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:306 %A_addr_98 = getelementptr i32 %A, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="A_addr_98"/></StgValue>
</operation>

<operation id="1328" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:307 %tmp_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 99

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1329" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:308 %tmp_99_cast = zext i16 %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="1330" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:309 %A_addr_99 = getelementptr i32 %A, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="A_addr_99"/></StgValue>
</operation>

<operation id="1331" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:874 %temp_a_96 = load i16 %A_addr_96

]]></Node>
<StgValue><ssdm name="temp_a_96"/></StgValue>
</operation>

<operation id="1332" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:875 %temp_a_97 = load i16 %A_addr_97

]]></Node>
<StgValue><ssdm name="temp_a_97"/></StgValue>
</operation>

<operation id="1333" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:876 %temp_a_98 = load i16 %A_addr_98

]]></Node>
<StgValue><ssdm name="temp_a_98"/></StgValue>
</operation>

<operation id="1334" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:877 %temp_a_99 = load i16 %A_addr_99

]]></Node>
<StgValue><ssdm name="temp_a_99"/></StgValue>
</operation>

<operation id="1335" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1334 %sext_ln16_28 = sext i14 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_28"/></StgValue>
</operation>

<operation id="1336" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1335 %zext_ln16_104 = zext i15 %sext_ln16_28

]]></Node>
<StgValue><ssdm name="zext_ln16_104"/></StgValue>
</operation>

<operation id="1337" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1336 %B_addr_98 = getelementptr i32 %B, i64 0, i64 %zext_ln16_104

]]></Node>
<StgValue><ssdm name="B_addr_98"/></StgValue>
</operation>

<operation id="1338" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1337 %sext_ln16_29 = sext i14 %add_ln16_13

]]></Node>
<StgValue><ssdm name="sext_ln16_29"/></StgValue>
</operation>

<operation id="1339" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1338 %zext_ln16_105 = zext i15 %sext_ln16_29

]]></Node>
<StgValue><ssdm name="zext_ln16_105"/></StgValue>
</operation>

<operation id="1340" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1339 %B_addr_99 = getelementptr i32 %B, i64 0, i64 %zext_ln16_105

]]></Node>
<StgValue><ssdm name="B_addr_99"/></StgValue>
</operation>

<operation id="1341" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1912 %temp_b_96 = load i16 %B_addr_96

]]></Node>
<StgValue><ssdm name="temp_b_96"/></StgValue>
</operation>

<operation id="1342" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1913 %temp_b_97 = load i16 %B_addr_97

]]></Node>
<StgValue><ssdm name="temp_b_97"/></StgValue>
</operation>

<operation id="1343" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1914 %temp_b_98 = load i16 %B_addr_98

]]></Node>
<StgValue><ssdm name="temp_b_98"/></StgValue>
</operation>

<operation id="1344" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1915 %temp_b_99 = load i16 %B_addr_99

]]></Node>
<StgValue><ssdm name="temp_b_99"/></StgValue>
</operation>

<operation id="1345" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2090 %mul_ln17_18 = mul i32 %temp_b_96, i32 %temp_a_96

]]></Node>
<StgValue><ssdm name="mul_ln17_18"/></StgValue>
</operation>

<operation id="1346" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2272 %mul_ln17_200 = mul i32 %temp_b_97, i32 %temp_a_97

]]></Node>
<StgValue><ssdm name="mul_ln17_200"/></StgValue>
</operation>

<operation id="1347" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2412 %add_ln17_84 = add i32 %add_ln17_83, i32 %add_ln17_80

]]></Node>
<StgValue><ssdm name="add_ln17_84"/></StgValue>
</operation>

<operation id="1348" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2420 %add_ln17_92 = add i32 %add_ln17_91, i32 %add_ln17_84

]]></Node>
<StgValue><ssdm name="add_ln17_92"/></StgValue>
</operation>

<operation id="1349" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2422 %add_ln17_94 = add i32 %mul_ln17_18, i32 %mul_ln17_200

]]></Node>
<StgValue><ssdm name="add_ln17_94"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1350" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:310 %tmp_99 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 100

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1351" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:311 %tmp_100_cast = zext i16 %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="1352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:312 %A_addr_100 = getelementptr i32 %A, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="A_addr_100"/></StgValue>
</operation>

<operation id="1353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:313 %tmp_100 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 101

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1354" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:314 %tmp_101_cast = zext i16 %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="1355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:315 %A_addr_101 = getelementptr i32 %A, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="A_addr_101"/></StgValue>
</operation>

<operation id="1356" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:876 %temp_a_98 = load i16 %A_addr_98

]]></Node>
<StgValue><ssdm name="temp_a_98"/></StgValue>
</operation>

<operation id="1357" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:877 %temp_a_99 = load i16 %A_addr_99

]]></Node>
<StgValue><ssdm name="temp_a_99"/></StgValue>
</operation>

<operation id="1358" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:878 %temp_a_100 = load i16 %A_addr_100

]]></Node>
<StgValue><ssdm name="temp_a_100"/></StgValue>
</operation>

<operation id="1359" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:879 %temp_a_101 = load i16 %A_addr_101

]]></Node>
<StgValue><ssdm name="temp_a_101"/></StgValue>
</operation>

<operation id="1360" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1340 %sext_ln16_30 = sext i14 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_30"/></StgValue>
</operation>

<operation id="1361" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1341 %zext_ln16_106 = zext i15 %sext_ln16_30

]]></Node>
<StgValue><ssdm name="zext_ln16_106"/></StgValue>
</operation>

<operation id="1362" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1342 %B_addr_100 = getelementptr i32 %B, i64 0, i64 %zext_ln16_106

]]></Node>
<StgValue><ssdm name="B_addr_100"/></StgValue>
</operation>

<operation id="1363" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1343 %sext_ln16_31 = sext i14 %add_ln16_14

]]></Node>
<StgValue><ssdm name="sext_ln16_31"/></StgValue>
</operation>

<operation id="1364" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1344 %zext_ln16_107 = zext i15 %sext_ln16_31

]]></Node>
<StgValue><ssdm name="zext_ln16_107"/></StgValue>
</operation>

<operation id="1365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1345 %B_addr_101 = getelementptr i32 %B, i64 0, i64 %zext_ln16_107

]]></Node>
<StgValue><ssdm name="B_addr_101"/></StgValue>
</operation>

<operation id="1366" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1914 %temp_b_98 = load i16 %B_addr_98

]]></Node>
<StgValue><ssdm name="temp_b_98"/></StgValue>
</operation>

<operation id="1367" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1915 %temp_b_99 = load i16 %B_addr_99

]]></Node>
<StgValue><ssdm name="temp_b_99"/></StgValue>
</operation>

<operation id="1368" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1916 %temp_b_100 = load i16 %B_addr_100

]]></Node>
<StgValue><ssdm name="temp_b_100"/></StgValue>
</operation>

<operation id="1369" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1917 %temp_b_101 = load i16 %B_addr_101

]]></Node>
<StgValue><ssdm name="temp_b_101"/></StgValue>
</operation>

<operation id="1370" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2109 %mul_ln17_37 = mul i32 %temp_b_99, i32 %temp_a_99

]]></Node>
<StgValue><ssdm name="mul_ln17_37"/></StgValue>
</operation>

<operation id="1371" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2199 %mul_ln17_127 = mul i32 %temp_b_98, i32 %temp_a_98

]]></Node>
<StgValue><ssdm name="mul_ln17_127"/></StgValue>
</operation>

<operation id="1372" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2423 %add_ln17_95 = add i32 %mul_ln17_127, i32 %mul_ln17_37

]]></Node>
<StgValue><ssdm name="add_ln17_95"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1373" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:316 %tmp_101 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 102

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1374" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:317 %tmp_102_cast = zext i16 %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="1375" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:318 %A_addr_102 = getelementptr i32 %A, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="A_addr_102"/></StgValue>
</operation>

<operation id="1376" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:319 %tmp_102 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 103

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1377" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:320 %tmp_103_cast = zext i16 %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="1378" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:321 %A_addr_103 = getelementptr i32 %A, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="A_addr_103"/></StgValue>
</operation>

<operation id="1379" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:878 %temp_a_100 = load i16 %A_addr_100

]]></Node>
<StgValue><ssdm name="temp_a_100"/></StgValue>
</operation>

<operation id="1380" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:879 %temp_a_101 = load i16 %A_addr_101

]]></Node>
<StgValue><ssdm name="temp_a_101"/></StgValue>
</operation>

<operation id="1381" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:880 %temp_a_102 = load i16 %A_addr_102

]]></Node>
<StgValue><ssdm name="temp_a_102"/></StgValue>
</operation>

<operation id="1382" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:881 %temp_a_103 = load i16 %A_addr_103

]]></Node>
<StgValue><ssdm name="temp_a_103"/></StgValue>
</operation>

<operation id="1383" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1346 %sext_ln16_32 = sext i14 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_32"/></StgValue>
</operation>

<operation id="1384" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1347 %zext_ln16_108 = zext i15 %sext_ln16_32

]]></Node>
<StgValue><ssdm name="zext_ln16_108"/></StgValue>
</operation>

<operation id="1385" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1348 %B_addr_102 = getelementptr i32 %B, i64 0, i64 %zext_ln16_108

]]></Node>
<StgValue><ssdm name="B_addr_102"/></StgValue>
</operation>

<operation id="1386" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1349 %sext_ln16_33 = sext i14 %add_ln16_15

]]></Node>
<StgValue><ssdm name="sext_ln16_33"/></StgValue>
</operation>

<operation id="1387" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1350 %zext_ln16_109 = zext i15 %sext_ln16_33

]]></Node>
<StgValue><ssdm name="zext_ln16_109"/></StgValue>
</operation>

<operation id="1388" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1351 %B_addr_103 = getelementptr i32 %B, i64 0, i64 %zext_ln16_109

]]></Node>
<StgValue><ssdm name="B_addr_103"/></StgValue>
</operation>

<operation id="1389" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1916 %temp_b_100 = load i16 %B_addr_100

]]></Node>
<StgValue><ssdm name="temp_b_100"/></StgValue>
</operation>

<operation id="1390" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1917 %temp_b_101 = load i16 %B_addr_101

]]></Node>
<StgValue><ssdm name="temp_b_101"/></StgValue>
</operation>

<operation id="1391" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1918 %temp_b_102 = load i16 %B_addr_102

]]></Node>
<StgValue><ssdm name="temp_b_102"/></StgValue>
</operation>

<operation id="1392" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1919 %temp_b_103 = load i16 %B_addr_103

]]></Node>
<StgValue><ssdm name="temp_b_103"/></StgValue>
</operation>

<operation id="1393" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2226 %mul_ln17_154 = mul i32 %temp_b_101, i32 %temp_a_101

]]></Node>
<StgValue><ssdm name="mul_ln17_154"/></StgValue>
</operation>

<operation id="1394" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2295 %mul_ln17_223 = mul i32 %temp_b_100, i32 %temp_a_100

]]></Node>
<StgValue><ssdm name="mul_ln17_223"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1395" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:322 %tmp_103 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 104

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1396" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:323 %tmp_104_cast = zext i16 %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="1397" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:324 %A_addr_104 = getelementptr i32 %A, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="A_addr_104"/></StgValue>
</operation>

<operation id="1398" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:325 %tmp_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 105

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1399" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:326 %tmp_105_cast = zext i16 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="1400" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:327 %A_addr_105 = getelementptr i32 %A, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="A_addr_105"/></StgValue>
</operation>

<operation id="1401" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:880 %temp_a_102 = load i16 %A_addr_102

]]></Node>
<StgValue><ssdm name="temp_a_102"/></StgValue>
</operation>

<operation id="1402" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:881 %temp_a_103 = load i16 %A_addr_103

]]></Node>
<StgValue><ssdm name="temp_a_103"/></StgValue>
</operation>

<operation id="1403" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:882 %temp_a_104 = load i16 %A_addr_104

]]></Node>
<StgValue><ssdm name="temp_a_104"/></StgValue>
</operation>

<operation id="1404" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:883 %temp_a_105 = load i16 %A_addr_105

]]></Node>
<StgValue><ssdm name="temp_a_105"/></StgValue>
</operation>

<operation id="1405" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1352 %sext_ln16_34 = sext i14 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_34"/></StgValue>
</operation>

<operation id="1406" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1353 %zext_ln16_110 = zext i15 %sext_ln16_34

]]></Node>
<StgValue><ssdm name="zext_ln16_110"/></StgValue>
</operation>

<operation id="1407" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1354 %B_addr_104 = getelementptr i32 %B, i64 0, i64 %zext_ln16_110

]]></Node>
<StgValue><ssdm name="B_addr_104"/></StgValue>
</operation>

<operation id="1408" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1355 %sext_ln16_35 = sext i14 %add_ln16_16

]]></Node>
<StgValue><ssdm name="sext_ln16_35"/></StgValue>
</operation>

<operation id="1409" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1356 %zext_ln16_111 = zext i15 %sext_ln16_35

]]></Node>
<StgValue><ssdm name="zext_ln16_111"/></StgValue>
</operation>

<operation id="1410" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1357 %B_addr_105 = getelementptr i32 %B, i64 0, i64 %zext_ln16_111

]]></Node>
<StgValue><ssdm name="B_addr_105"/></StgValue>
</operation>

<operation id="1411" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1918 %temp_b_102 = load i16 %B_addr_102

]]></Node>
<StgValue><ssdm name="temp_b_102"/></StgValue>
</operation>

<operation id="1412" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1919 %temp_b_103 = load i16 %B_addr_103

]]></Node>
<StgValue><ssdm name="temp_b_103"/></StgValue>
</operation>

<operation id="1413" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1920 %temp_b_104 = load i16 %B_addr_104

]]></Node>
<StgValue><ssdm name="temp_b_104"/></StgValue>
</operation>

<operation id="1414" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1921 %temp_b_105 = load i16 %B_addr_105

]]></Node>
<StgValue><ssdm name="temp_b_105"/></StgValue>
</operation>

<operation id="1415" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2093 %mul_ln17_21 = mul i32 %temp_b_103, i32 %temp_a_103

]]></Node>
<StgValue><ssdm name="mul_ln17_21"/></StgValue>
</operation>

<operation id="1416" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2158 %mul_ln17_86 = mul i32 %temp_b_102, i32 %temp_a_102

]]></Node>
<StgValue><ssdm name="mul_ln17_86"/></StgValue>
</operation>

<operation id="1417" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2424 %add_ln17_96 = add i32 %add_ln17_95, i32 %add_ln17_94

]]></Node>
<StgValue><ssdm name="add_ln17_96"/></StgValue>
</operation>

<operation id="1418" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2425 %add_ln17_97 = add i32 %mul_ln17_223, i32 %mul_ln17_154

]]></Node>
<StgValue><ssdm name="add_ln17_97"/></StgValue>
</operation>

<operation id="1419" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2426 %add_ln17_98 = add i32 %mul_ln17_86, i32 %mul_ln17_21

]]></Node>
<StgValue><ssdm name="add_ln17_98"/></StgValue>
</operation>

<operation id="1420" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2427 %add_ln17_99 = add i32 %add_ln17_98, i32 %add_ln17_97

]]></Node>
<StgValue><ssdm name="add_ln17_99"/></StgValue>
</operation>

<operation id="1421" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2428 %add_ln17_100 = add i32 %add_ln17_99, i32 %add_ln17_96

]]></Node>
<StgValue><ssdm name="add_ln17_100"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:328 %tmp_105 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 106

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1423" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:329 %tmp_106_cast = zext i16 %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="1424" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:330 %A_addr_106 = getelementptr i32 %A, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="A_addr_106"/></StgValue>
</operation>

<operation id="1425" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:331 %tmp_106 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 107

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1426" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:332 %tmp_107_cast = zext i16 %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="1427" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:333 %A_addr_107 = getelementptr i32 %A, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="A_addr_107"/></StgValue>
</operation>

<operation id="1428" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:882 %temp_a_104 = load i16 %A_addr_104

]]></Node>
<StgValue><ssdm name="temp_a_104"/></StgValue>
</operation>

<operation id="1429" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:883 %temp_a_105 = load i16 %A_addr_105

]]></Node>
<StgValue><ssdm name="temp_a_105"/></StgValue>
</operation>

<operation id="1430" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:884 %temp_a_106 = load i16 %A_addr_106

]]></Node>
<StgValue><ssdm name="temp_a_106"/></StgValue>
</operation>

<operation id="1431" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:885 %temp_a_107 = load i16 %A_addr_107

]]></Node>
<StgValue><ssdm name="temp_a_107"/></StgValue>
</operation>

<operation id="1432" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1358 %sext_ln16_36 = sext i14 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_36"/></StgValue>
</operation>

<operation id="1433" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1359 %zext_ln16_112 = zext i15 %sext_ln16_36

]]></Node>
<StgValue><ssdm name="zext_ln16_112"/></StgValue>
</operation>

<operation id="1434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1360 %B_addr_106 = getelementptr i32 %B, i64 0, i64 %zext_ln16_112

]]></Node>
<StgValue><ssdm name="B_addr_106"/></StgValue>
</operation>

<operation id="1435" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1361 %sext_ln16_37 = sext i14 %add_ln16_17

]]></Node>
<StgValue><ssdm name="sext_ln16_37"/></StgValue>
</operation>

<operation id="1436" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1362 %zext_ln16_113 = zext i15 %sext_ln16_37

]]></Node>
<StgValue><ssdm name="zext_ln16_113"/></StgValue>
</operation>

<operation id="1437" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1363 %B_addr_107 = getelementptr i32 %B, i64 0, i64 %zext_ln16_113

]]></Node>
<StgValue><ssdm name="B_addr_107"/></StgValue>
</operation>

<operation id="1438" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1920 %temp_b_104 = load i16 %B_addr_104

]]></Node>
<StgValue><ssdm name="temp_b_104"/></StgValue>
</operation>

<operation id="1439" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1921 %temp_b_105 = load i16 %B_addr_105

]]></Node>
<StgValue><ssdm name="temp_b_105"/></StgValue>
</operation>

<operation id="1440" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1922 %temp_b_106 = load i16 %B_addr_106

]]></Node>
<StgValue><ssdm name="temp_b_106"/></StgValue>
</operation>

<operation id="1441" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1923 %temp_b_107 = load i16 %B_addr_107

]]></Node>
<StgValue><ssdm name="temp_b_107"/></StgValue>
</operation>

<operation id="1442" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2235 %mul_ln17_163 = mul i32 %temp_b_105, i32 %temp_a_105

]]></Node>
<StgValue><ssdm name="mul_ln17_163"/></StgValue>
</operation>

<operation id="1443" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2292 %mul_ln17_220 = mul i32 %temp_b_104, i32 %temp_a_104

]]></Node>
<StgValue><ssdm name="mul_ln17_220"/></StgValue>
</operation>

<operation id="1444" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2429 %add_ln17_101 = add i32 %mul_ln17_220, i32 %mul_ln17_163

]]></Node>
<StgValue><ssdm name="add_ln17_101"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1445" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:334 %tmp_107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 108

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1446" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:335 %tmp_108_cast = zext i16 %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="1447" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:336 %A_addr_108 = getelementptr i32 %A, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="A_addr_108"/></StgValue>
</operation>

<operation id="1448" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:337 %tmp_108 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 109

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1449" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:338 %tmp_109_cast = zext i16 %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="1450" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:339 %A_addr_109 = getelementptr i32 %A, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="A_addr_109"/></StgValue>
</operation>

<operation id="1451" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:884 %temp_a_106 = load i16 %A_addr_106

]]></Node>
<StgValue><ssdm name="temp_a_106"/></StgValue>
</operation>

<operation id="1452" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:885 %temp_a_107 = load i16 %A_addr_107

]]></Node>
<StgValue><ssdm name="temp_a_107"/></StgValue>
</operation>

<operation id="1453" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:886 %temp_a_108 = load i16 %A_addr_108

]]></Node>
<StgValue><ssdm name="temp_a_108"/></StgValue>
</operation>

<operation id="1454" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:887 %temp_a_109 = load i16 %A_addr_109

]]></Node>
<StgValue><ssdm name="temp_a_109"/></StgValue>
</operation>

<operation id="1455" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1364 %sext_ln16_38 = sext i14 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_38"/></StgValue>
</operation>

<operation id="1456" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1365 %zext_ln16_114 = zext i15 %sext_ln16_38

]]></Node>
<StgValue><ssdm name="zext_ln16_114"/></StgValue>
</operation>

<operation id="1457" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1366 %B_addr_108 = getelementptr i32 %B, i64 0, i64 %zext_ln16_114

]]></Node>
<StgValue><ssdm name="B_addr_108"/></StgValue>
</operation>

<operation id="1458" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1367 %sext_ln16_39 = sext i14 %add_ln16_18

]]></Node>
<StgValue><ssdm name="sext_ln16_39"/></StgValue>
</operation>

<operation id="1459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1368 %zext_ln16_115 = zext i15 %sext_ln16_39

]]></Node>
<StgValue><ssdm name="zext_ln16_115"/></StgValue>
</operation>

<operation id="1460" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1369 %B_addr_109 = getelementptr i32 %B, i64 0, i64 %zext_ln16_115

]]></Node>
<StgValue><ssdm name="B_addr_109"/></StgValue>
</operation>

<operation id="1461" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1922 %temp_b_106 = load i16 %B_addr_106

]]></Node>
<StgValue><ssdm name="temp_b_106"/></StgValue>
</operation>

<operation id="1462" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1923 %temp_b_107 = load i16 %B_addr_107

]]></Node>
<StgValue><ssdm name="temp_b_107"/></StgValue>
</operation>

<operation id="1463" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1924 %temp_b_108 = load i16 %B_addr_108

]]></Node>
<StgValue><ssdm name="temp_b_108"/></StgValue>
</operation>

<operation id="1464" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1925 %temp_b_109 = load i16 %B_addr_109

]]></Node>
<StgValue><ssdm name="temp_b_109"/></StgValue>
</operation>

<operation id="1465" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2118 %mul_ln17_46 = mul i32 %temp_b_107, i32 %temp_a_107

]]></Node>
<StgValue><ssdm name="mul_ln17_46"/></StgValue>
</operation>

<operation id="1466" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2187 %mul_ln17_115 = mul i32 %temp_b_106, i32 %temp_a_106

]]></Node>
<StgValue><ssdm name="mul_ln17_115"/></StgValue>
</operation>

<operation id="1467" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2430 %add_ln17_102 = add i32 %mul_ln17_115, i32 %mul_ln17_46

]]></Node>
<StgValue><ssdm name="add_ln17_102"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1468" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:340 %tmp_109 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 110

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1469" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:341 %tmp_110_cast = zext i16 %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="1470" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:342 %A_addr_110 = getelementptr i32 %A, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="A_addr_110"/></StgValue>
</operation>

<operation id="1471" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:343 %tmp_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 111

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1472" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:344 %tmp_111_cast = zext i16 %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="1473" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:345 %A_addr_111 = getelementptr i32 %A, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="A_addr_111"/></StgValue>
</operation>

<operation id="1474" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:886 %temp_a_108 = load i16 %A_addr_108

]]></Node>
<StgValue><ssdm name="temp_a_108"/></StgValue>
</operation>

<operation id="1475" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:887 %temp_a_109 = load i16 %A_addr_109

]]></Node>
<StgValue><ssdm name="temp_a_109"/></StgValue>
</operation>

<operation id="1476" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:888 %temp_a_110 = load i16 %A_addr_110

]]></Node>
<StgValue><ssdm name="temp_a_110"/></StgValue>
</operation>

<operation id="1477" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:889 %temp_a_111 = load i16 %A_addr_111

]]></Node>
<StgValue><ssdm name="temp_a_111"/></StgValue>
</operation>

<operation id="1478" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1370 %sext_ln16_40 = sext i14 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_40"/></StgValue>
</operation>

<operation id="1479" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1371 %zext_ln16_116 = zext i15 %sext_ln16_40

]]></Node>
<StgValue><ssdm name="zext_ln16_116"/></StgValue>
</operation>

<operation id="1480" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1372 %B_addr_110 = getelementptr i32 %B, i64 0, i64 %zext_ln16_116

]]></Node>
<StgValue><ssdm name="B_addr_110"/></StgValue>
</operation>

<operation id="1481" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="15" op_0_bw="14">
<![CDATA[
for.inc22:1373 %sext_ln16_41 = sext i14 %add_ln16_19

]]></Node>
<StgValue><ssdm name="sext_ln16_41"/></StgValue>
</operation>

<operation id="1482" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1374 %zext_ln16_117 = zext i15 %sext_ln16_41

]]></Node>
<StgValue><ssdm name="zext_ln16_117"/></StgValue>
</operation>

<operation id="1483" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1375 %B_addr_111 = getelementptr i32 %B, i64 0, i64 %zext_ln16_117

]]></Node>
<StgValue><ssdm name="B_addr_111"/></StgValue>
</operation>

<operation id="1484" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1924 %temp_b_108 = load i16 %B_addr_108

]]></Node>
<StgValue><ssdm name="temp_b_108"/></StgValue>
</operation>

<operation id="1485" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1925 %temp_b_109 = load i16 %B_addr_109

]]></Node>
<StgValue><ssdm name="temp_b_109"/></StgValue>
</operation>

<operation id="1486" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1926 %temp_b_110 = load i16 %B_addr_110

]]></Node>
<StgValue><ssdm name="temp_b_110"/></StgValue>
</operation>

<operation id="1487" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1927 %temp_b_111 = load i16 %B_addr_111

]]></Node>
<StgValue><ssdm name="temp_b_111"/></StgValue>
</operation>

<operation id="1488" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2075 %mul_ln17_3 = mul i32 %temp_b_108, i32 %temp_a_108

]]></Node>
<StgValue><ssdm name="mul_ln17_3"/></StgValue>
</operation>

<operation id="1489" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2290 %mul_ln17_218 = mul i32 %temp_b_109, i32 %temp_a_109

]]></Node>
<StgValue><ssdm name="mul_ln17_218"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1490" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:346 %tmp_111 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 112

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1491" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:347 %tmp_112_cast = zext i16 %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="1492" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:348 %A_addr_112 = getelementptr i32 %A, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="A_addr_112"/></StgValue>
</operation>

<operation id="1493" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:349 %tmp_112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 113

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1494" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:350 %tmp_113_cast = zext i16 %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="1495" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:351 %A_addr_113 = getelementptr i32 %A, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="A_addr_113"/></StgValue>
</operation>

<operation id="1496" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:888 %temp_a_110 = load i16 %A_addr_110

]]></Node>
<StgValue><ssdm name="temp_a_110"/></StgValue>
</operation>

<operation id="1497" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:889 %temp_a_111 = load i16 %A_addr_111

]]></Node>
<StgValue><ssdm name="temp_a_111"/></StgValue>
</operation>

<operation id="1498" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:890 %temp_a_112 = load i16 %A_addr_112

]]></Node>
<StgValue><ssdm name="temp_a_112"/></StgValue>
</operation>

<operation id="1499" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:891 %temp_a_113 = load i16 %A_addr_113

]]></Node>
<StgValue><ssdm name="temp_a_113"/></StgValue>
</operation>

<operation id="1500" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1376 %sext_ln16_42 = sext i13 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_42"/></StgValue>
</operation>

<operation id="1501" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1377 %zext_ln16_118 = zext i15 %sext_ln16_42

]]></Node>
<StgValue><ssdm name="zext_ln16_118"/></StgValue>
</operation>

<operation id="1502" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1378 %B_addr_112 = getelementptr i32 %B, i64 0, i64 %zext_ln16_118

]]></Node>
<StgValue><ssdm name="B_addr_112"/></StgValue>
</operation>

<operation id="1503" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1379 %sext_ln16_43 = sext i13 %add_ln16_7

]]></Node>
<StgValue><ssdm name="sext_ln16_43"/></StgValue>
</operation>

<operation id="1504" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1380 %zext_ln16_119 = zext i15 %sext_ln16_43

]]></Node>
<StgValue><ssdm name="zext_ln16_119"/></StgValue>
</operation>

<operation id="1505" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1381 %B_addr_113 = getelementptr i32 %B, i64 0, i64 %zext_ln16_119

]]></Node>
<StgValue><ssdm name="B_addr_113"/></StgValue>
</operation>

<operation id="1506" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1926 %temp_b_110 = load i16 %B_addr_110

]]></Node>
<StgValue><ssdm name="temp_b_110"/></StgValue>
</operation>

<operation id="1507" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1927 %temp_b_111 = load i16 %B_addr_111

]]></Node>
<StgValue><ssdm name="temp_b_111"/></StgValue>
</operation>

<operation id="1508" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1928 %temp_b_112 = load i16 %B_addr_112

]]></Node>
<StgValue><ssdm name="temp_b_112"/></StgValue>
</operation>

<operation id="1509" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1929 %temp_b_113 = load i16 %B_addr_113

]]></Node>
<StgValue><ssdm name="temp_b_113"/></StgValue>
</operation>

<operation id="1510" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2213 %mul_ln17_141 = mul i32 %temp_b_111, i32 %temp_a_111

]]></Node>
<StgValue><ssdm name="mul_ln17_141"/></StgValue>
</operation>

<operation id="1511" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2251 %mul_ln17_179 = mul i32 %temp_b_110, i32 %temp_a_110

]]></Node>
<StgValue><ssdm name="mul_ln17_179"/></StgValue>
</operation>

<operation id="1512" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2431 %add_ln17_103 = add i32 %add_ln17_102, i32 %add_ln17_101

]]></Node>
<StgValue><ssdm name="add_ln17_103"/></StgValue>
</operation>

<operation id="1513" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2432 %add_ln17_104 = add i32 %mul_ln17_3, i32 %mul_ln17_218

]]></Node>
<StgValue><ssdm name="add_ln17_104"/></StgValue>
</operation>

<operation id="1514" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2433 %add_ln17_105 = add i32 %mul_ln17_179, i32 %mul_ln17_141

]]></Node>
<StgValue><ssdm name="add_ln17_105"/></StgValue>
</operation>

<operation id="1515" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2434 %add_ln17_106 = add i32 %add_ln17_105, i32 %add_ln17_104

]]></Node>
<StgValue><ssdm name="add_ln17_106"/></StgValue>
</operation>

<operation id="1516" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2435 %add_ln17_107 = add i32 %add_ln17_106, i32 %add_ln17_103

]]></Node>
<StgValue><ssdm name="add_ln17_107"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1517" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:352 %tmp_113 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 114

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1518" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:353 %tmp_114_cast = zext i16 %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="1519" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:354 %A_addr_114 = getelementptr i32 %A, i64 0, i64 %tmp_114_cast

]]></Node>
<StgValue><ssdm name="A_addr_114"/></StgValue>
</operation>

<operation id="1520" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:355 %tmp_114 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 115

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1521" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:356 %tmp_115_cast = zext i16 %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="1522" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:357 %A_addr_115 = getelementptr i32 %A, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="A_addr_115"/></StgValue>
</operation>

<operation id="1523" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:890 %temp_a_112 = load i16 %A_addr_112

]]></Node>
<StgValue><ssdm name="temp_a_112"/></StgValue>
</operation>

<operation id="1524" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:891 %temp_a_113 = load i16 %A_addr_113

]]></Node>
<StgValue><ssdm name="temp_a_113"/></StgValue>
</operation>

<operation id="1525" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:892 %temp_a_114 = load i16 %A_addr_114

]]></Node>
<StgValue><ssdm name="temp_a_114"/></StgValue>
</operation>

<operation id="1526" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:893 %temp_a_115 = load i16 %A_addr_115

]]></Node>
<StgValue><ssdm name="temp_a_115"/></StgValue>
</operation>

<operation id="1527" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1382 %sext_ln16_44 = sext i13 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_44"/></StgValue>
</operation>

<operation id="1528" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1383 %zext_ln16_120 = zext i15 %sext_ln16_44

]]></Node>
<StgValue><ssdm name="zext_ln16_120"/></StgValue>
</operation>

<operation id="1529" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1384 %B_addr_114 = getelementptr i32 %B, i64 0, i64 %zext_ln16_120

]]></Node>
<StgValue><ssdm name="B_addr_114"/></StgValue>
</operation>

<operation id="1530" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1385 %sext_ln16_45 = sext i13 %add_ln16_8

]]></Node>
<StgValue><ssdm name="sext_ln16_45"/></StgValue>
</operation>

<operation id="1531" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1386 %zext_ln16_121 = zext i15 %sext_ln16_45

]]></Node>
<StgValue><ssdm name="zext_ln16_121"/></StgValue>
</operation>

<operation id="1532" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1387 %B_addr_115 = getelementptr i32 %B, i64 0, i64 %zext_ln16_121

]]></Node>
<StgValue><ssdm name="B_addr_115"/></StgValue>
</operation>

<operation id="1533" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1928 %temp_b_112 = load i16 %B_addr_112

]]></Node>
<StgValue><ssdm name="temp_b_112"/></StgValue>
</operation>

<operation id="1534" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1929 %temp_b_113 = load i16 %B_addr_113

]]></Node>
<StgValue><ssdm name="temp_b_113"/></StgValue>
</operation>

<operation id="1535" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1930 %temp_b_114 = load i16 %B_addr_114

]]></Node>
<StgValue><ssdm name="temp_b_114"/></StgValue>
</operation>

<operation id="1536" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1931 %temp_b_115 = load i16 %B_addr_115

]]></Node>
<StgValue><ssdm name="temp_b_115"/></StgValue>
</operation>

<operation id="1537" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2127 %mul_ln17_55 = mul i32 %temp_b_113, i32 %temp_a_113

]]></Node>
<StgValue><ssdm name="mul_ln17_55"/></StgValue>
</operation>

<operation id="1538" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2174 %mul_ln17_102 = mul i32 %temp_b_112, i32 %temp_a_112

]]></Node>
<StgValue><ssdm name="mul_ln17_102"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1539" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:358 %tmp_115 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 116

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1540" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:359 %tmp_116_cast = zext i16 %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="1541" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:360 %A_addr_116 = getelementptr i32 %A, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="A_addr_116"/></StgValue>
</operation>

<operation id="1542" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:361 %tmp_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 117

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1543" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:362 %tmp_117_cast = zext i16 %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="1544" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:363 %A_addr_117 = getelementptr i32 %A, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="A_addr_117"/></StgValue>
</operation>

<operation id="1545" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:892 %temp_a_114 = load i16 %A_addr_114

]]></Node>
<StgValue><ssdm name="temp_a_114"/></StgValue>
</operation>

<operation id="1546" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:893 %temp_a_115 = load i16 %A_addr_115

]]></Node>
<StgValue><ssdm name="temp_a_115"/></StgValue>
</operation>

<operation id="1547" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:894 %temp_a_116 = load i16 %A_addr_116

]]></Node>
<StgValue><ssdm name="temp_a_116"/></StgValue>
</operation>

<operation id="1548" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:895 %temp_a_117 = load i16 %A_addr_117

]]></Node>
<StgValue><ssdm name="temp_a_117"/></StgValue>
</operation>

<operation id="1549" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1388 %sext_ln16_46 = sext i13 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_46"/></StgValue>
</operation>

<operation id="1550" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1389 %zext_ln16_122 = zext i15 %sext_ln16_46

]]></Node>
<StgValue><ssdm name="zext_ln16_122"/></StgValue>
</operation>

<operation id="1551" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1390 %B_addr_116 = getelementptr i32 %B, i64 0, i64 %zext_ln16_122

]]></Node>
<StgValue><ssdm name="B_addr_116"/></StgValue>
</operation>

<operation id="1552" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1391 %sext_ln16_47 = sext i13 %add_ln16_9

]]></Node>
<StgValue><ssdm name="sext_ln16_47"/></StgValue>
</operation>

<operation id="1553" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1392 %zext_ln16_123 = zext i15 %sext_ln16_47

]]></Node>
<StgValue><ssdm name="zext_ln16_123"/></StgValue>
</operation>

<operation id="1554" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1393 %B_addr_117 = getelementptr i32 %B, i64 0, i64 %zext_ln16_123

]]></Node>
<StgValue><ssdm name="B_addr_117"/></StgValue>
</operation>

<operation id="1555" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1930 %temp_b_114 = load i16 %B_addr_114

]]></Node>
<StgValue><ssdm name="temp_b_114"/></StgValue>
</operation>

<operation id="1556" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1931 %temp_b_115 = load i16 %B_addr_115

]]></Node>
<StgValue><ssdm name="temp_b_115"/></StgValue>
</operation>

<operation id="1557" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1932 %temp_b_116 = load i16 %B_addr_116

]]></Node>
<StgValue><ssdm name="temp_b_116"/></StgValue>
</operation>

<operation id="1558" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1933 %temp_b_117 = load i16 %B_addr_117

]]></Node>
<StgValue><ssdm name="temp_b_117"/></StgValue>
</operation>

<operation id="1559" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2098 %mul_ln17_26 = mul i32 %temp_b_114, i32 %temp_a_114

]]></Node>
<StgValue><ssdm name="mul_ln17_26"/></StgValue>
</operation>

<operation id="1560" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2323 %mul_ln17_251 = mul i32 %temp_b_115, i32 %temp_a_115

]]></Node>
<StgValue><ssdm name="mul_ln17_251"/></StgValue>
</operation>

<operation id="1561" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2437 %add_ln17_109 = add i32 %mul_ln17_102, i32 %mul_ln17_55

]]></Node>
<StgValue><ssdm name="add_ln17_109"/></StgValue>
</operation>

<operation id="1562" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2438 %add_ln17_110 = add i32 %mul_ln17_26, i32 %mul_ln17_251

]]></Node>
<StgValue><ssdm name="add_ln17_110"/></StgValue>
</operation>

<operation id="1563" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2439 %add_ln17_111 = add i32 %add_ln17_110, i32 %add_ln17_109

]]></Node>
<StgValue><ssdm name="add_ln17_111"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:364 %tmp_117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 118

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:365 %tmp_118_cast = zext i16 %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="1566" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:366 %A_addr_118 = getelementptr i32 %A, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="A_addr_118"/></StgValue>
</operation>

<operation id="1567" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:367 %tmp_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 119

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1568" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:368 %tmp_119_cast = zext i16 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="1569" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:369 %A_addr_119 = getelementptr i32 %A, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="A_addr_119"/></StgValue>
</operation>

<operation id="1570" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:894 %temp_a_116 = load i16 %A_addr_116

]]></Node>
<StgValue><ssdm name="temp_a_116"/></StgValue>
</operation>

<operation id="1571" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:895 %temp_a_117 = load i16 %A_addr_117

]]></Node>
<StgValue><ssdm name="temp_a_117"/></StgValue>
</operation>

<operation id="1572" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:896 %temp_a_118 = load i16 %A_addr_118

]]></Node>
<StgValue><ssdm name="temp_a_118"/></StgValue>
</operation>

<operation id="1573" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:897 %temp_a_119 = load i16 %A_addr_119

]]></Node>
<StgValue><ssdm name="temp_a_119"/></StgValue>
</operation>

<operation id="1574" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1394 %sext_ln16_48 = sext i13 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_48"/></StgValue>
</operation>

<operation id="1575" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1395 %zext_ln16_124 = zext i15 %sext_ln16_48

]]></Node>
<StgValue><ssdm name="zext_ln16_124"/></StgValue>
</operation>

<operation id="1576" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1396 %B_addr_118 = getelementptr i32 %B, i64 0, i64 %zext_ln16_124

]]></Node>
<StgValue><ssdm name="B_addr_118"/></StgValue>
</operation>

<operation id="1577" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="15" op_0_bw="13">
<![CDATA[
for.inc22:1397 %sext_ln16_49 = sext i13 %add_ln16_10

]]></Node>
<StgValue><ssdm name="sext_ln16_49"/></StgValue>
</operation>

<operation id="1578" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1398 %zext_ln16_125 = zext i15 %sext_ln16_49

]]></Node>
<StgValue><ssdm name="zext_ln16_125"/></StgValue>
</operation>

<operation id="1579" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1399 %B_addr_119 = getelementptr i32 %B, i64 0, i64 %zext_ln16_125

]]></Node>
<StgValue><ssdm name="B_addr_119"/></StgValue>
</operation>

<operation id="1580" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1932 %temp_b_116 = load i16 %B_addr_116

]]></Node>
<StgValue><ssdm name="temp_b_116"/></StgValue>
</operation>

<operation id="1581" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1933 %temp_b_117 = load i16 %B_addr_117

]]></Node>
<StgValue><ssdm name="temp_b_117"/></StgValue>
</operation>

<operation id="1582" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1934 %temp_b_118 = load i16 %B_addr_118

]]></Node>
<StgValue><ssdm name="temp_b_118"/></StgValue>
</operation>

<operation id="1583" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1935 %temp_b_119 = load i16 %B_addr_119

]]></Node>
<StgValue><ssdm name="temp_b_119"/></StgValue>
</operation>

<operation id="1584" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2279 %mul_ln17_207 = mul i32 %temp_b_117, i32 %temp_a_117

]]></Node>
<StgValue><ssdm name="mul_ln17_207"/></StgValue>
</operation>

<operation id="1585" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2297 %mul_ln17_225 = mul i32 %temp_b_116, i32 %temp_a_116

]]></Node>
<StgValue><ssdm name="mul_ln17_225"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1586" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:370 %tmp_119 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 120

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1587" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:371 %tmp_120_cast = zext i16 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="1588" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:372 %A_addr_120 = getelementptr i32 %A, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="A_addr_120"/></StgValue>
</operation>

<operation id="1589" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:373 %tmp_120 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 121

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1590" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:374 %tmp_121_cast = zext i16 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="1591" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:375 %A_addr_121 = getelementptr i32 %A, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="A_addr_121"/></StgValue>
</operation>

<operation id="1592" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:896 %temp_a_118 = load i16 %A_addr_118

]]></Node>
<StgValue><ssdm name="temp_a_118"/></StgValue>
</operation>

<operation id="1593" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:897 %temp_a_119 = load i16 %A_addr_119

]]></Node>
<StgValue><ssdm name="temp_a_119"/></StgValue>
</operation>

<operation id="1594" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:898 %temp_a_120 = load i16 %A_addr_120

]]></Node>
<StgValue><ssdm name="temp_a_120"/></StgValue>
</operation>

<operation id="1595" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:899 %temp_a_121 = load i16 %A_addr_121

]]></Node>
<StgValue><ssdm name="temp_a_121"/></StgValue>
</operation>

<operation id="1596" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="15" op_0_bw="12">
<![CDATA[
for.inc22:1400 %sext_ln16_50 = sext i12 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_50"/></StgValue>
</operation>

<operation id="1597" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1401 %zext_ln16_126 = zext i15 %sext_ln16_50

]]></Node>
<StgValue><ssdm name="zext_ln16_126"/></StgValue>
</operation>

<operation id="1598" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1402 %B_addr_120 = getelementptr i32 %B, i64 0, i64 %zext_ln16_126

]]></Node>
<StgValue><ssdm name="B_addr_120"/></StgValue>
</operation>

<operation id="1599" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="15" op_0_bw="12">
<![CDATA[
for.inc22:1403 %sext_ln16_51 = sext i12 %add_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_51"/></StgValue>
</operation>

<operation id="1600" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1404 %zext_ln16_127 = zext i15 %sext_ln16_51

]]></Node>
<StgValue><ssdm name="zext_ln16_127"/></StgValue>
</operation>

<operation id="1601" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1405 %B_addr_121 = getelementptr i32 %B, i64 0, i64 %zext_ln16_127

]]></Node>
<StgValue><ssdm name="B_addr_121"/></StgValue>
</operation>

<operation id="1602" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1934 %temp_b_118 = load i16 %B_addr_118

]]></Node>
<StgValue><ssdm name="temp_b_118"/></StgValue>
</operation>

<operation id="1603" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1935 %temp_b_119 = load i16 %B_addr_119

]]></Node>
<StgValue><ssdm name="temp_b_119"/></StgValue>
</operation>

<operation id="1604" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1936 %temp_b_120 = load i16 %B_addr_120

]]></Node>
<StgValue><ssdm name="temp_b_120"/></StgValue>
</operation>

<operation id="1605" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1937 %temp_b_121 = load i16 %B_addr_121

]]></Node>
<StgValue><ssdm name="temp_b_121"/></StgValue>
</operation>

<operation id="1606" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2232 %mul_ln17_160 = mul i32 %temp_b_119, i32 %temp_a_119

]]></Node>
<StgValue><ssdm name="mul_ln17_160"/></StgValue>
</operation>

<operation id="1607" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2254 %mul_ln17_182 = mul i32 %temp_b_118, i32 %temp_a_118

]]></Node>
<StgValue><ssdm name="mul_ln17_182"/></StgValue>
</operation>

<operation id="1608" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2440 %add_ln17_112 = add i32 %mul_ln17_225, i32 %mul_ln17_207

]]></Node>
<StgValue><ssdm name="add_ln17_112"/></StgValue>
</operation>

<operation id="1609" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2441 %add_ln17_113 = add i32 %mul_ln17_182, i32 %mul_ln17_160

]]></Node>
<StgValue><ssdm name="add_ln17_113"/></StgValue>
</operation>

<operation id="1610" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2442 %add_ln17_114 = add i32 %add_ln17_113, i32 %add_ln17_112

]]></Node>
<StgValue><ssdm name="add_ln17_114"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1611" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:376 %tmp_121 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 122

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1612" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:377 %tmp_122_cast = zext i16 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="1613" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:378 %A_addr_122 = getelementptr i32 %A, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="A_addr_122"/></StgValue>
</operation>

<operation id="1614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:379 %tmp_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 123

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:380 %tmp_123_cast = zext i16 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="1616" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:381 %A_addr_123 = getelementptr i32 %A, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="A_addr_123"/></StgValue>
</operation>

<operation id="1617" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:898 %temp_a_120 = load i16 %A_addr_120

]]></Node>
<StgValue><ssdm name="temp_a_120"/></StgValue>
</operation>

<operation id="1618" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:899 %temp_a_121 = load i16 %A_addr_121

]]></Node>
<StgValue><ssdm name="temp_a_121"/></StgValue>
</operation>

<operation id="1619" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:900 %temp_a_122 = load i16 %A_addr_122

]]></Node>
<StgValue><ssdm name="temp_a_122"/></StgValue>
</operation>

<operation id="1620" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:901 %temp_a_123 = load i16 %A_addr_123

]]></Node>
<StgValue><ssdm name="temp_a_123"/></StgValue>
</operation>

<operation id="1621" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="15" op_0_bw="12">
<![CDATA[
for.inc22:1406 %sext_ln16_52 = sext i12 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_52"/></StgValue>
</operation>

<operation id="1622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1407 %zext_ln16_128 = zext i15 %sext_ln16_52

]]></Node>
<StgValue><ssdm name="zext_ln16_128"/></StgValue>
</operation>

<operation id="1623" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1408 %B_addr_122 = getelementptr i32 %B, i64 0, i64 %zext_ln16_128

]]></Node>
<StgValue><ssdm name="B_addr_122"/></StgValue>
</operation>

<operation id="1624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="15" op_0_bw="12">
<![CDATA[
for.inc22:1409 %sext_ln16_53 = sext i12 %add_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_53"/></StgValue>
</operation>

<operation id="1625" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1410 %zext_ln16_129 = zext i15 %sext_ln16_53

]]></Node>
<StgValue><ssdm name="zext_ln16_129"/></StgValue>
</operation>

<operation id="1626" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1411 %B_addr_123 = getelementptr i32 %B, i64 0, i64 %zext_ln16_129

]]></Node>
<StgValue><ssdm name="B_addr_123"/></StgValue>
</operation>

<operation id="1627" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1936 %temp_b_120 = load i16 %B_addr_120

]]></Node>
<StgValue><ssdm name="temp_b_120"/></StgValue>
</operation>

<operation id="1628" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1937 %temp_b_121 = load i16 %B_addr_121

]]></Node>
<StgValue><ssdm name="temp_b_121"/></StgValue>
</operation>

<operation id="1629" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1938 %temp_b_122 = load i16 %B_addr_122

]]></Node>
<StgValue><ssdm name="temp_b_122"/></StgValue>
</operation>

<operation id="1630" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1939 %temp_b_123 = load i16 %B_addr_123

]]></Node>
<StgValue><ssdm name="temp_b_123"/></StgValue>
</operation>

<operation id="1631" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2208 %mul_ln17_136 = mul i32 %temp_b_121, i32 %temp_a_121

]]></Node>
<StgValue><ssdm name="mul_ln17_136"/></StgValue>
</operation>

<operation id="1632" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2219 %mul_ln17_147 = mul i32 %temp_b_120, i32 %temp_a_120

]]></Node>
<StgValue><ssdm name="mul_ln17_147"/></StgValue>
</operation>

<operation id="1633" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2444 %add_ln17_116 = add i32 %mul_ln17_147, i32 %mul_ln17_136

]]></Node>
<StgValue><ssdm name="add_ln17_116"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1634" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:382 %tmp_123 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 124

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1635" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:383 %tmp_124_cast = zext i16 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="1636" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:384 %A_addr_124 = getelementptr i32 %A, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="A_addr_124"/></StgValue>
</operation>

<operation id="1637" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:385 %tmp_124 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 125

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1638" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:386 %tmp_125_cast = zext i16 %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="1639" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:387 %A_addr_125 = getelementptr i32 %A, i64 0, i64 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="A_addr_125"/></StgValue>
</operation>

<operation id="1640" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:900 %temp_a_122 = load i16 %A_addr_122

]]></Node>
<StgValue><ssdm name="temp_a_122"/></StgValue>
</operation>

<operation id="1641" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:901 %temp_a_123 = load i16 %A_addr_123

]]></Node>
<StgValue><ssdm name="temp_a_123"/></StgValue>
</operation>

<operation id="1642" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:902 %temp_a_124 = load i16 %A_addr_124

]]></Node>
<StgValue><ssdm name="temp_a_124"/></StgValue>
</operation>

<operation id="1643" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:903 %temp_a_125 = load i16 %A_addr_125

]]></Node>
<StgValue><ssdm name="temp_a_125"/></StgValue>
</operation>

<operation id="1644" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="15" op_0_bw="11">
<![CDATA[
for.inc22:1412 %sext_ln16_54 = sext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_54"/></StgValue>
</operation>

<operation id="1645" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1413 %zext_ln16_130 = zext i15 %sext_ln16_54

]]></Node>
<StgValue><ssdm name="zext_ln16_130"/></StgValue>
</operation>

<operation id="1646" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1414 %B_addr_124 = getelementptr i32 %B, i64 0, i64 %zext_ln16_130

]]></Node>
<StgValue><ssdm name="B_addr_124"/></StgValue>
</operation>

<operation id="1647" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="15" op_0_bw="11">
<![CDATA[
for.inc22:1415 %sext_ln16_55 = sext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_55"/></StgValue>
</operation>

<operation id="1648" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1416 %zext_ln16_131 = zext i15 %sext_ln16_55

]]></Node>
<StgValue><ssdm name="zext_ln16_131"/></StgValue>
</operation>

<operation id="1649" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1417 %B_addr_125 = getelementptr i32 %B, i64 0, i64 %zext_ln16_131

]]></Node>
<StgValue><ssdm name="B_addr_125"/></StgValue>
</operation>

<operation id="1650" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1938 %temp_b_122 = load i16 %B_addr_122

]]></Node>
<StgValue><ssdm name="temp_b_122"/></StgValue>
</operation>

<operation id="1651" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1939 %temp_b_123 = load i16 %B_addr_123

]]></Node>
<StgValue><ssdm name="temp_b_123"/></StgValue>
</operation>

<operation id="1652" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1940 %temp_b_124 = load i16 %B_addr_124

]]></Node>
<StgValue><ssdm name="temp_b_124"/></StgValue>
</operation>

<operation id="1653" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1941 %temp_b_125 = load i16 %B_addr_125

]]></Node>
<StgValue><ssdm name="temp_b_125"/></StgValue>
</operation>

<operation id="1654" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2181 %mul_ln17_109 = mul i32 %temp_b_123, i32 %temp_a_123

]]></Node>
<StgValue><ssdm name="mul_ln17_109"/></StgValue>
</operation>

<operation id="1655" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2192 %mul_ln17_120 = mul i32 %temp_b_122, i32 %temp_a_122

]]></Node>
<StgValue><ssdm name="mul_ln17_120"/></StgValue>
</operation>

<operation id="1656" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2445 %add_ln17_117 = add i32 %mul_ln17_120, i32 %mul_ln17_109

]]></Node>
<StgValue><ssdm name="add_ln17_117"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1657" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:388 %tmp_125 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 126

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1658" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:389 %tmp_126_cast = zext i16 %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="1659" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:390 %A_addr_126 = getelementptr i32 %A, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="A_addr_126"/></StgValue>
</operation>

<operation id="1660" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:391 %tmp_126 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 127

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1661" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:392 %tmp_127_cast = zext i16 %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="1662" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:393 %A_addr_127 = getelementptr i32 %A, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="A_addr_127"/></StgValue>
</operation>

<operation id="1663" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:902 %temp_a_124 = load i16 %A_addr_124

]]></Node>
<StgValue><ssdm name="temp_a_124"/></StgValue>
</operation>

<operation id="1664" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:903 %temp_a_125 = load i16 %A_addr_125

]]></Node>
<StgValue><ssdm name="temp_a_125"/></StgValue>
</operation>

<operation id="1665" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:904 %temp_a_126 = load i16 %A_addr_126

]]></Node>
<StgValue><ssdm name="temp_a_126"/></StgValue>
</operation>

<operation id="1666" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:905 %temp_a_127 = load i16 %A_addr_127

]]></Node>
<StgValue><ssdm name="temp_a_127"/></StgValue>
</operation>

<operation id="1667" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="9">
<![CDATA[
for.inc22:1035 %zext_ln16 = zext i9 %select_ln10

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="1668" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="15" op_0_bw="10">
<![CDATA[
for.inc22:1418 %sext_ln16_56 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_56"/></StgValue>
</operation>

<operation id="1669" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="15">
<![CDATA[
for.inc22:1419 %zext_ln16_132 = zext i15 %sext_ln16_56

]]></Node>
<StgValue><ssdm name="zext_ln16_132"/></StgValue>
</operation>

<operation id="1670" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1420 %B_addr_126 = getelementptr i32 %B, i64 0, i64 %zext_ln16_132

]]></Node>
<StgValue><ssdm name="B_addr_126"/></StgValue>
</operation>

<operation id="1671" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1421 %add_ln16_37 = add i16 %zext_ln16, i16 32512

]]></Node>
<StgValue><ssdm name="add_ln16_37"/></StgValue>
</operation>

<operation id="1672" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1422 %zext_ln16_133 = zext i16 %add_ln16_37

]]></Node>
<StgValue><ssdm name="zext_ln16_133"/></StgValue>
</operation>

<operation id="1673" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1423 %B_addr_127 = getelementptr i32 %B, i64 0, i64 %zext_ln16_133

]]></Node>
<StgValue><ssdm name="B_addr_127"/></StgValue>
</operation>

<operation id="1674" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1940 %temp_b_124 = load i16 %B_addr_124

]]></Node>
<StgValue><ssdm name="temp_b_124"/></StgValue>
</operation>

<operation id="1675" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1941 %temp_b_125 = load i16 %B_addr_125

]]></Node>
<StgValue><ssdm name="temp_b_125"/></StgValue>
</operation>

<operation id="1676" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1942 %temp_b_126 = load i16 %B_addr_126

]]></Node>
<StgValue><ssdm name="temp_b_126"/></StgValue>
</operation>

<operation id="1677" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1943 %temp_b_127 = load i16 %B_addr_127

]]></Node>
<StgValue><ssdm name="temp_b_127"/></StgValue>
</operation>

<operation id="1678" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2159 %mul_ln17_87 = mul i32 %temp_b_125, i32 %temp_a_125

]]></Node>
<StgValue><ssdm name="mul_ln17_87"/></StgValue>
</operation>

<operation id="1679" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2167 %mul_ln17_95 = mul i32 %temp_b_124, i32 %temp_a_124

]]></Node>
<StgValue><ssdm name="mul_ln17_95"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1680" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:394 %tmp_127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 128

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1681" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:395 %tmp_128_cast = zext i16 %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="1682" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:396 %A_addr_128 = getelementptr i32 %A, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="A_addr_128"/></StgValue>
</operation>

<operation id="1683" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:397 %tmp_128 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 129

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1684" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:398 %tmp_129_cast = zext i16 %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="1685" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:399 %A_addr_129 = getelementptr i32 %A, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="A_addr_129"/></StgValue>
</operation>

<operation id="1686" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:904 %temp_a_126 = load i16 %A_addr_126

]]></Node>
<StgValue><ssdm name="temp_a_126"/></StgValue>
</operation>

<operation id="1687" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:905 %temp_a_127 = load i16 %A_addr_127

]]></Node>
<StgValue><ssdm name="temp_a_127"/></StgValue>
</operation>

<operation id="1688" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:906 %temp_a_128 = load i16 %A_addr_128

]]></Node>
<StgValue><ssdm name="temp_a_128"/></StgValue>
</operation>

<operation id="1689" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:907 %temp_a_129 = load i16 %A_addr_129

]]></Node>
<StgValue><ssdm name="temp_a_129"/></StgValue>
</operation>

<operation id="1690" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc22:1424 %tmp_319_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 1, i15 %zext_ln16_5

]]></Node>
<StgValue><ssdm name="tmp_319_cast"/></StgValue>
</operation>

<operation id="1691" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1425 %zext_ln16_134 = zext i16 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_134"/></StgValue>
</operation>

<operation id="1692" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1426 %B_addr_128 = getelementptr i32 %B, i64 0, i64 %zext_ln16_134

]]></Node>
<StgValue><ssdm name="B_addr_128"/></StgValue>
</operation>

<operation id="1693" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1427 %add_ln16_38 = add i16 %zext_ln16, i16 33024

]]></Node>
<StgValue><ssdm name="add_ln16_38"/></StgValue>
</operation>

<operation id="1694" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1428 %zext_ln16_135 = zext i16 %add_ln16_38

]]></Node>
<StgValue><ssdm name="zext_ln16_135"/></StgValue>
</operation>

<operation id="1695" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1429 %B_addr_129 = getelementptr i32 %B, i64 0, i64 %zext_ln16_135

]]></Node>
<StgValue><ssdm name="B_addr_129"/></StgValue>
</operation>

<operation id="1696" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1942 %temp_b_126 = load i16 %B_addr_126

]]></Node>
<StgValue><ssdm name="temp_b_126"/></StgValue>
</operation>

<operation id="1697" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1943 %temp_b_127 = load i16 %B_addr_127

]]></Node>
<StgValue><ssdm name="temp_b_127"/></StgValue>
</operation>

<operation id="1698" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1944 %temp_b_128 = load i16 %B_addr_128

]]></Node>
<StgValue><ssdm name="temp_b_128"/></StgValue>
</operation>

<operation id="1699" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1945 %temp_b_129 = load i16 %B_addr_129

]]></Node>
<StgValue><ssdm name="temp_b_129"/></StgValue>
</operation>

<operation id="1700" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2144 %mul_ln17_72 = mul i32 %temp_b_127, i32 %temp_a_127

]]></Node>
<StgValue><ssdm name="mul_ln17_72"/></StgValue>
</operation>

<operation id="1701" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2148 %mul_ln17_76 = mul i32 %temp_b_126, i32 %temp_a_126

]]></Node>
<StgValue><ssdm name="mul_ln17_76"/></StgValue>
</operation>

<operation id="1702" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2446 %add_ln17_118 = add i32 %add_ln17_117, i32 %add_ln17_116

]]></Node>
<StgValue><ssdm name="add_ln17_118"/></StgValue>
</operation>

<operation id="1703" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2447 %add_ln17_119 = add i32 %mul_ln17_95, i32 %mul_ln17_87

]]></Node>
<StgValue><ssdm name="add_ln17_119"/></StgValue>
</operation>

<operation id="1704" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2448 %add_ln17_120 = add i32 %mul_ln17_76, i32 %mul_ln17_72

]]></Node>
<StgValue><ssdm name="add_ln17_120"/></StgValue>
</operation>

<operation id="1705" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2449 %add_ln17_121 = add i32 %add_ln17_120, i32 %add_ln17_119

]]></Node>
<StgValue><ssdm name="add_ln17_121"/></StgValue>
</operation>

<operation id="1706" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2450 %add_ln17_122 = add i32 %add_ln17_121, i32 %add_ln17_118

]]></Node>
<StgValue><ssdm name="add_ln17_122"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1707" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:400 %tmp_129 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 130

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1708" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:401 %tmp_130_cast = zext i16 %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="1709" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:402 %A_addr_130 = getelementptr i32 %A, i64 0, i64 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="A_addr_130"/></StgValue>
</operation>

<operation id="1710" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:403 %tmp_130 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 131

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1711" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:404 %tmp_131_cast = zext i16 %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="1712" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:405 %A_addr_131 = getelementptr i32 %A, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="A_addr_131"/></StgValue>
</operation>

<operation id="1713" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:906 %temp_a_128 = load i16 %A_addr_128

]]></Node>
<StgValue><ssdm name="temp_a_128"/></StgValue>
</operation>

<operation id="1714" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:907 %temp_a_129 = load i16 %A_addr_129

]]></Node>
<StgValue><ssdm name="temp_a_129"/></StgValue>
</operation>

<operation id="1715" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:908 %temp_a_130 = load i16 %A_addr_130

]]></Node>
<StgValue><ssdm name="temp_a_130"/></StgValue>
</operation>

<operation id="1716" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:909 %temp_a_131 = load i16 %A_addr_131

]]></Node>
<StgValue><ssdm name="temp_a_131"/></StgValue>
</operation>

<operation id="1717" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1430 %tmp_320_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 65, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="1718" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1431 %zext_ln16_136 = zext i16 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_136"/></StgValue>
</operation>

<operation id="1719" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1432 %B_addr_130 = getelementptr i32 %B, i64 0, i64 %zext_ln16_136

]]></Node>
<StgValue><ssdm name="B_addr_130"/></StgValue>
</operation>

<operation id="1720" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1433 %add_ln16_39 = add i16 %zext_ln16, i16 33536

]]></Node>
<StgValue><ssdm name="add_ln16_39"/></StgValue>
</operation>

<operation id="1721" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1434 %zext_ln16_137 = zext i16 %add_ln16_39

]]></Node>
<StgValue><ssdm name="zext_ln16_137"/></StgValue>
</operation>

<operation id="1722" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1435 %B_addr_131 = getelementptr i32 %B, i64 0, i64 %zext_ln16_137

]]></Node>
<StgValue><ssdm name="B_addr_131"/></StgValue>
</operation>

<operation id="1723" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1944 %temp_b_128 = load i16 %B_addr_128

]]></Node>
<StgValue><ssdm name="temp_b_128"/></StgValue>
</operation>

<operation id="1724" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1945 %temp_b_129 = load i16 %B_addr_129

]]></Node>
<StgValue><ssdm name="temp_b_129"/></StgValue>
</operation>

<operation id="1725" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1946 %temp_b_130 = load i16 %B_addr_130

]]></Node>
<StgValue><ssdm name="temp_b_130"/></StgValue>
</operation>

<operation id="1726" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1947 %temp_b_131 = load i16 %B_addr_131

]]></Node>
<StgValue><ssdm name="temp_b_131"/></StgValue>
</operation>

<operation id="1727" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2143 %mul_ln17_71 = mul i32 %temp_b_128, i32 %temp_a_128

]]></Node>
<StgValue><ssdm name="mul_ln17_71"/></StgValue>
</operation>

<operation id="1728" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2145 %mul_ln17_73 = mul i32 %temp_b_129, i32 %temp_a_129

]]></Node>
<StgValue><ssdm name="mul_ln17_73"/></StgValue>
</operation>

<operation id="1729" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2421 %add_ln17_93 = add i32 %add_ln17_92, i32 %add_ln17_77

]]></Node>
<StgValue><ssdm name="add_ln17_93"/></StgValue>
</operation>

<operation id="1730" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2436 %add_ln17_108 = add i32 %add_ln17_107, i32 %add_ln17_100

]]></Node>
<StgValue><ssdm name="add_ln17_108"/></StgValue>
</operation>

<operation id="1731" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2443 %add_ln17_115 = add i32 %add_ln17_114, i32 %add_ln17_111

]]></Node>
<StgValue><ssdm name="add_ln17_115"/></StgValue>
</operation>

<operation id="1732" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2451 %add_ln17_123 = add i32 %add_ln17_122, i32 %add_ln17_115

]]></Node>
<StgValue><ssdm name="add_ln17_123"/></StgValue>
</operation>

<operation id="1733" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2452 %add_ln17_124 = add i32 %add_ln17_123, i32 %add_ln17_108

]]></Node>
<StgValue><ssdm name="add_ln17_124"/></StgValue>
</operation>

<operation id="1734" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2453 %add_ln17_125 = add i32 %add_ln17_124, i32 %add_ln17_93

]]></Node>
<StgValue><ssdm name="add_ln17_125"/></StgValue>
</operation>

<operation id="1735" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2455 %add_ln17_127 = add i32 %mul_ln17_71, i32 %mul_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln17_127"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1736" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:406 %tmp_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 132

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1737" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:407 %tmp_132_cast = zext i16 %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="1738" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:408 %A_addr_132 = getelementptr i32 %A, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="A_addr_132"/></StgValue>
</operation>

<operation id="1739" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:409 %tmp_132 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 133

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1740" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:410 %tmp_133_cast = zext i16 %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="1741" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:411 %A_addr_133 = getelementptr i32 %A, i64 0, i64 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="A_addr_133"/></StgValue>
</operation>

<operation id="1742" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:908 %temp_a_130 = load i16 %A_addr_130

]]></Node>
<StgValue><ssdm name="temp_a_130"/></StgValue>
</operation>

<operation id="1743" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:909 %temp_a_131 = load i16 %A_addr_131

]]></Node>
<StgValue><ssdm name="temp_a_131"/></StgValue>
</operation>

<operation id="1744" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:910 %temp_a_132 = load i16 %A_addr_132

]]></Node>
<StgValue><ssdm name="temp_a_132"/></StgValue>
</operation>

<operation id="1745" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:911 %temp_a_133 = load i16 %A_addr_133

]]></Node>
<StgValue><ssdm name="temp_a_133"/></StgValue>
</operation>

<operation id="1746" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1436 %tmp_321_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 33, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_321_cast"/></StgValue>
</operation>

<operation id="1747" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1437 %zext_ln16_138 = zext i16 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_138"/></StgValue>
</operation>

<operation id="1748" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1438 %B_addr_132 = getelementptr i32 %B, i64 0, i64 %zext_ln16_138

]]></Node>
<StgValue><ssdm name="B_addr_132"/></StgValue>
</operation>

<operation id="1749" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1439 %add_ln16_40 = add i16 %zext_ln16, i16 34048

]]></Node>
<StgValue><ssdm name="add_ln16_40"/></StgValue>
</operation>

<operation id="1750" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1440 %zext_ln16_139 = zext i16 %add_ln16_40

]]></Node>
<StgValue><ssdm name="zext_ln16_139"/></StgValue>
</operation>

<operation id="1751" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1441 %B_addr_133 = getelementptr i32 %B, i64 0, i64 %zext_ln16_139

]]></Node>
<StgValue><ssdm name="B_addr_133"/></StgValue>
</operation>

<operation id="1752" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1946 %temp_b_130 = load i16 %B_addr_130

]]></Node>
<StgValue><ssdm name="temp_b_130"/></StgValue>
</operation>

<operation id="1753" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1947 %temp_b_131 = load i16 %B_addr_131

]]></Node>
<StgValue><ssdm name="temp_b_131"/></StgValue>
</operation>

<operation id="1754" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1948 %temp_b_132 = load i16 %B_addr_132

]]></Node>
<StgValue><ssdm name="temp_b_132"/></StgValue>
</operation>

<operation id="1755" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1949 %temp_b_133 = load i16 %B_addr_133

]]></Node>
<StgValue><ssdm name="temp_b_133"/></StgValue>
</operation>

<operation id="1756" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2156 %mul_ln17_84 = mul i32 %temp_b_130, i32 %temp_a_130

]]></Node>
<StgValue><ssdm name="mul_ln17_84"/></StgValue>
</operation>

<operation id="1757" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2166 %mul_ln17_94 = mul i32 %temp_b_131, i32 %temp_a_131

]]></Node>
<StgValue><ssdm name="mul_ln17_94"/></StgValue>
</operation>

<operation id="1758" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2456 %add_ln17_128 = add i32 %mul_ln17_84, i32 %mul_ln17_94

]]></Node>
<StgValue><ssdm name="add_ln17_128"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1759" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:412 %tmp_133 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 134

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1760" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:413 %tmp_134_cast = zext i16 %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="1761" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:414 %A_addr_134 = getelementptr i32 %A, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="A_addr_134"/></StgValue>
</operation>

<operation id="1762" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:415 %tmp_134 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 135

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1763" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:416 %tmp_135_cast = zext i16 %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="1764" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:417 %A_addr_135 = getelementptr i32 %A, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="A_addr_135"/></StgValue>
</operation>

<operation id="1765" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:910 %temp_a_132 = load i16 %A_addr_132

]]></Node>
<StgValue><ssdm name="temp_a_132"/></StgValue>
</operation>

<operation id="1766" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:911 %temp_a_133 = load i16 %A_addr_133

]]></Node>
<StgValue><ssdm name="temp_a_133"/></StgValue>
</operation>

<operation id="1767" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:912 %temp_a_134 = load i16 %A_addr_134

]]></Node>
<StgValue><ssdm name="temp_a_134"/></StgValue>
</operation>

<operation id="1768" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:913 %temp_a_135 = load i16 %A_addr_135

]]></Node>
<StgValue><ssdm name="temp_a_135"/></StgValue>
</operation>

<operation id="1769" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1442 %tmp_322_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 67, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="1770" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1443 %zext_ln16_140 = zext i16 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_140"/></StgValue>
</operation>

<operation id="1771" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1444 %B_addr_134 = getelementptr i32 %B, i64 0, i64 %zext_ln16_140

]]></Node>
<StgValue><ssdm name="B_addr_134"/></StgValue>
</operation>

<operation id="1772" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1445 %add_ln16_41 = add i16 %zext_ln16, i16 34560

]]></Node>
<StgValue><ssdm name="add_ln16_41"/></StgValue>
</operation>

<operation id="1773" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1446 %zext_ln16_141 = zext i16 %add_ln16_41

]]></Node>
<StgValue><ssdm name="zext_ln16_141"/></StgValue>
</operation>

<operation id="1774" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1447 %B_addr_135 = getelementptr i32 %B, i64 0, i64 %zext_ln16_141

]]></Node>
<StgValue><ssdm name="B_addr_135"/></StgValue>
</operation>

<operation id="1775" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1948 %temp_b_132 = load i16 %B_addr_132

]]></Node>
<StgValue><ssdm name="temp_b_132"/></StgValue>
</operation>

<operation id="1776" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1949 %temp_b_133 = load i16 %B_addr_133

]]></Node>
<StgValue><ssdm name="temp_b_133"/></StgValue>
</operation>

<operation id="1777" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1950 %temp_b_134 = load i16 %B_addr_134

]]></Node>
<StgValue><ssdm name="temp_b_134"/></StgValue>
</operation>

<operation id="1778" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1951 %temp_b_135 = load i16 %B_addr_135

]]></Node>
<StgValue><ssdm name="temp_b_135"/></StgValue>
</operation>

<operation id="1779" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2185 %mul_ln17_113 = mul i32 %temp_b_132, i32 %temp_a_132

]]></Node>
<StgValue><ssdm name="mul_ln17_113"/></StgValue>
</operation>

<operation id="1780" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2202 %mul_ln17_130 = mul i32 %temp_b_133, i32 %temp_a_133

]]></Node>
<StgValue><ssdm name="mul_ln17_130"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1781" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:418 %tmp_135 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 136

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1782" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:419 %tmp_136_cast = zext i16 %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="1783" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:420 %A_addr_136 = getelementptr i32 %A, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="A_addr_136"/></StgValue>
</operation>

<operation id="1784" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:421 %tmp_136 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 137

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1785" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:422 %tmp_137_cast = zext i16 %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="1786" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:423 %A_addr_137 = getelementptr i32 %A, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="A_addr_137"/></StgValue>
</operation>

<operation id="1787" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:912 %temp_a_134 = load i16 %A_addr_134

]]></Node>
<StgValue><ssdm name="temp_a_134"/></StgValue>
</operation>

<operation id="1788" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:913 %temp_a_135 = load i16 %A_addr_135

]]></Node>
<StgValue><ssdm name="temp_a_135"/></StgValue>
</operation>

<operation id="1789" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:914 %temp_a_136 = load i16 %A_addr_136

]]></Node>
<StgValue><ssdm name="temp_a_136"/></StgValue>
</operation>

<operation id="1790" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:915 %temp_a_137 = load i16 %A_addr_137

]]></Node>
<StgValue><ssdm name="temp_a_137"/></StgValue>
</operation>

<operation id="1791" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
for.inc22:1448 %tmp_323_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 17, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="1792" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1449 %zext_ln16_142 = zext i16 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_142"/></StgValue>
</operation>

<operation id="1793" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1450 %B_addr_136 = getelementptr i32 %B, i64 0, i64 %zext_ln16_142

]]></Node>
<StgValue><ssdm name="B_addr_136"/></StgValue>
</operation>

<operation id="1794" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1451 %add_ln16_42 = add i16 %zext_ln16, i16 35072

]]></Node>
<StgValue><ssdm name="add_ln16_42"/></StgValue>
</operation>

<operation id="1795" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1452 %zext_ln16_143 = zext i16 %add_ln16_42

]]></Node>
<StgValue><ssdm name="zext_ln16_143"/></StgValue>
</operation>

<operation id="1796" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1453 %B_addr_137 = getelementptr i32 %B, i64 0, i64 %zext_ln16_143

]]></Node>
<StgValue><ssdm name="B_addr_137"/></StgValue>
</operation>

<operation id="1797" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1950 %temp_b_134 = load i16 %B_addr_134

]]></Node>
<StgValue><ssdm name="temp_b_134"/></StgValue>
</operation>

<operation id="1798" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1951 %temp_b_135 = load i16 %B_addr_135

]]></Node>
<StgValue><ssdm name="temp_b_135"/></StgValue>
</operation>

<operation id="1799" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1952 %temp_b_136 = load i16 %B_addr_136

]]></Node>
<StgValue><ssdm name="temp_b_136"/></StgValue>
</operation>

<operation id="1800" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1953 %temp_b_137 = load i16 %B_addr_137

]]></Node>
<StgValue><ssdm name="temp_b_137"/></StgValue>
</operation>

<operation id="1801" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2220 %mul_ln17_148 = mul i32 %temp_b_134, i32 %temp_a_134

]]></Node>
<StgValue><ssdm name="mul_ln17_148"/></StgValue>
</operation>

<operation id="1802" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2246 %mul_ln17_174 = mul i32 %temp_b_135, i32 %temp_a_135

]]></Node>
<StgValue><ssdm name="mul_ln17_174"/></StgValue>
</operation>

<operation id="1803" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2457 %add_ln17_129 = add i32 %add_ln17_128, i32 %add_ln17_127

]]></Node>
<StgValue><ssdm name="add_ln17_129"/></StgValue>
</operation>

<operation id="1804" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2458 %add_ln17_130 = add i32 %mul_ln17_113, i32 %mul_ln17_130

]]></Node>
<StgValue><ssdm name="add_ln17_130"/></StgValue>
</operation>

<operation id="1805" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2459 %add_ln17_131 = add i32 %mul_ln17_148, i32 %mul_ln17_174

]]></Node>
<StgValue><ssdm name="add_ln17_131"/></StgValue>
</operation>

<operation id="1806" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2460 %add_ln17_132 = add i32 %add_ln17_131, i32 %add_ln17_130

]]></Node>
<StgValue><ssdm name="add_ln17_132"/></StgValue>
</operation>

<operation id="1807" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2461 %add_ln17_133 = add i32 %add_ln17_132, i32 %add_ln17_129

]]></Node>
<StgValue><ssdm name="add_ln17_133"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1808" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:424 %tmp_137 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 138

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1809" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:425 %tmp_138_cast = zext i16 %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="1810" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:426 %A_addr_138 = getelementptr i32 %A, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="A_addr_138"/></StgValue>
</operation>

<operation id="1811" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:427 %tmp_138 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 139

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1812" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:428 %tmp_139_cast = zext i16 %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="1813" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:429 %A_addr_139 = getelementptr i32 %A, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="A_addr_139"/></StgValue>
</operation>

<operation id="1814" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:914 %temp_a_136 = load i16 %A_addr_136

]]></Node>
<StgValue><ssdm name="temp_a_136"/></StgValue>
</operation>

<operation id="1815" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:915 %temp_a_137 = load i16 %A_addr_137

]]></Node>
<StgValue><ssdm name="temp_a_137"/></StgValue>
</operation>

<operation id="1816" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:916 %temp_a_138 = load i16 %A_addr_138

]]></Node>
<StgValue><ssdm name="temp_a_138"/></StgValue>
</operation>

<operation id="1817" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:917 %temp_a_139 = load i16 %A_addr_139

]]></Node>
<StgValue><ssdm name="temp_a_139"/></StgValue>
</operation>

<operation id="1818" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1454 %tmp_324_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 69, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="1819" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1455 %zext_ln16_144 = zext i16 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_144"/></StgValue>
</operation>

<operation id="1820" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1456 %B_addr_138 = getelementptr i32 %B, i64 0, i64 %zext_ln16_144

]]></Node>
<StgValue><ssdm name="B_addr_138"/></StgValue>
</operation>

<operation id="1821" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1457 %add_ln16_43 = add i16 %zext_ln16, i16 35584

]]></Node>
<StgValue><ssdm name="add_ln16_43"/></StgValue>
</operation>

<operation id="1822" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1458 %zext_ln16_145 = zext i16 %add_ln16_43

]]></Node>
<StgValue><ssdm name="zext_ln16_145"/></StgValue>
</operation>

<operation id="1823" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1459 %B_addr_139 = getelementptr i32 %B, i64 0, i64 %zext_ln16_145

]]></Node>
<StgValue><ssdm name="B_addr_139"/></StgValue>
</operation>

<operation id="1824" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1952 %temp_b_136 = load i16 %B_addr_136

]]></Node>
<StgValue><ssdm name="temp_b_136"/></StgValue>
</operation>

<operation id="1825" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1953 %temp_b_137 = load i16 %B_addr_137

]]></Node>
<StgValue><ssdm name="temp_b_137"/></StgValue>
</operation>

<operation id="1826" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1954 %temp_b_138 = load i16 %B_addr_138

]]></Node>
<StgValue><ssdm name="temp_b_138"/></StgValue>
</operation>

<operation id="1827" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1955 %temp_b_139 = load i16 %B_addr_139

]]></Node>
<StgValue><ssdm name="temp_b_139"/></StgValue>
</operation>

<operation id="1828" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2277 %mul_ln17_205 = mul i32 %temp_b_136, i32 %temp_a_136

]]></Node>
<StgValue><ssdm name="mul_ln17_205"/></StgValue>
</operation>

<operation id="1829" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2307 %mul_ln17_235 = mul i32 %temp_b_137, i32 %temp_a_137

]]></Node>
<StgValue><ssdm name="mul_ln17_235"/></StgValue>
</operation>

<operation id="1830" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2462 %add_ln17_134 = add i32 %mul_ln17_205, i32 %mul_ln17_235

]]></Node>
<StgValue><ssdm name="add_ln17_134"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1831" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:430 %tmp_139 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 140

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1832" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:431 %tmp_140_cast = zext i16 %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1833" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:432 %A_addr_140 = getelementptr i32 %A, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="A_addr_140"/></StgValue>
</operation>

<operation id="1834" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:433 %tmp_140 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 141

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1835" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:434 %tmp_141_cast = zext i16 %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="1836" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:435 %A_addr_141 = getelementptr i32 %A, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="A_addr_141"/></StgValue>
</operation>

<operation id="1837" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:916 %temp_a_138 = load i16 %A_addr_138

]]></Node>
<StgValue><ssdm name="temp_a_138"/></StgValue>
</operation>

<operation id="1838" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:917 %temp_a_139 = load i16 %A_addr_139

]]></Node>
<StgValue><ssdm name="temp_a_139"/></StgValue>
</operation>

<operation id="1839" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:918 %temp_a_140 = load i16 %A_addr_140

]]></Node>
<StgValue><ssdm name="temp_a_140"/></StgValue>
</operation>

<operation id="1840" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:919 %temp_a_141 = load i16 %A_addr_141

]]></Node>
<StgValue><ssdm name="temp_a_141"/></StgValue>
</operation>

<operation id="1841" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1460 %tmp_325_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 35, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_325_cast"/></StgValue>
</operation>

<operation id="1842" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1461 %zext_ln16_146 = zext i16 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_146"/></StgValue>
</operation>

<operation id="1843" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1462 %B_addr_140 = getelementptr i32 %B, i64 0, i64 %zext_ln16_146

]]></Node>
<StgValue><ssdm name="B_addr_140"/></StgValue>
</operation>

<operation id="1844" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1463 %add_ln16_44 = add i16 %zext_ln16, i16 36096

]]></Node>
<StgValue><ssdm name="add_ln16_44"/></StgValue>
</operation>

<operation id="1845" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1464 %zext_ln16_147 = zext i16 %add_ln16_44

]]></Node>
<StgValue><ssdm name="zext_ln16_147"/></StgValue>
</operation>

<operation id="1846" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1465 %B_addr_141 = getelementptr i32 %B, i64 0, i64 %zext_ln16_147

]]></Node>
<StgValue><ssdm name="B_addr_141"/></StgValue>
</operation>

<operation id="1847" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1954 %temp_b_138 = load i16 %B_addr_138

]]></Node>
<StgValue><ssdm name="temp_b_138"/></StgValue>
</operation>

<operation id="1848" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1955 %temp_b_139 = load i16 %B_addr_139

]]></Node>
<StgValue><ssdm name="temp_b_139"/></StgValue>
</operation>

<operation id="1849" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1956 %temp_b_140 = load i16 %B_addr_140

]]></Node>
<StgValue><ssdm name="temp_b_140"/></StgValue>
</operation>

<operation id="1850" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1957 %temp_b_141 = load i16 %B_addr_141

]]></Node>
<StgValue><ssdm name="temp_b_141"/></StgValue>
</operation>

<operation id="1851" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2089 %mul_ln17_17 = mul i32 %temp_b_138, i32 %temp_a_138

]]></Node>
<StgValue><ssdm name="mul_ln17_17"/></StgValue>
</operation>

<operation id="1852" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2129 %mul_ln17_57 = mul i32 %temp_b_139, i32 %temp_a_139

]]></Node>
<StgValue><ssdm name="mul_ln17_57"/></StgValue>
</operation>

<operation id="1853" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2463 %add_ln17_135 = add i32 %mul_ln17_17, i32 %mul_ln17_57

]]></Node>
<StgValue><ssdm name="add_ln17_135"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1854" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:436 %tmp_141 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 142

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1855" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:437 %tmp_142_cast = zext i16 %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="1856" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:438 %A_addr_142 = getelementptr i32 %A, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="A_addr_142"/></StgValue>
</operation>

<operation id="1857" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:439 %tmp_142 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 143

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1858" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:440 %tmp_143_cast = zext i16 %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="1859" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:441 %A_addr_143 = getelementptr i32 %A, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="A_addr_143"/></StgValue>
</operation>

<operation id="1860" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:918 %temp_a_140 = load i16 %A_addr_140

]]></Node>
<StgValue><ssdm name="temp_a_140"/></StgValue>
</operation>

<operation id="1861" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:919 %temp_a_141 = load i16 %A_addr_141

]]></Node>
<StgValue><ssdm name="temp_a_141"/></StgValue>
</operation>

<operation id="1862" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:920 %temp_a_142 = load i16 %A_addr_142

]]></Node>
<StgValue><ssdm name="temp_a_142"/></StgValue>
</operation>

<operation id="1863" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:921 %temp_a_143 = load i16 %A_addr_143

]]></Node>
<StgValue><ssdm name="temp_a_143"/></StgValue>
</operation>

<operation id="1864" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1466 %tmp_326_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 71, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_326_cast"/></StgValue>
</operation>

<operation id="1865" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1467 %zext_ln16_148 = zext i16 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_148"/></StgValue>
</operation>

<operation id="1866" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1468 %B_addr_142 = getelementptr i32 %B, i64 0, i64 %zext_ln16_148

]]></Node>
<StgValue><ssdm name="B_addr_142"/></StgValue>
</operation>

<operation id="1867" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1469 %add_ln16_45 = add i16 %zext_ln16, i16 36608

]]></Node>
<StgValue><ssdm name="add_ln16_45"/></StgValue>
</operation>

<operation id="1868" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1470 %zext_ln16_149 = zext i16 %add_ln16_45

]]></Node>
<StgValue><ssdm name="zext_ln16_149"/></StgValue>
</operation>

<operation id="1869" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1471 %B_addr_143 = getelementptr i32 %B, i64 0, i64 %zext_ln16_149

]]></Node>
<StgValue><ssdm name="B_addr_143"/></StgValue>
</operation>

<operation id="1870" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1956 %temp_b_140 = load i16 %B_addr_140

]]></Node>
<StgValue><ssdm name="temp_b_140"/></StgValue>
</operation>

<operation id="1871" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1957 %temp_b_141 = load i16 %B_addr_141

]]></Node>
<StgValue><ssdm name="temp_b_141"/></StgValue>
</operation>

<operation id="1872" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1958 %temp_b_142 = load i16 %B_addr_142

]]></Node>
<StgValue><ssdm name="temp_b_142"/></StgValue>
</operation>

<operation id="1873" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1959 %temp_b_143 = load i16 %B_addr_143

]]></Node>
<StgValue><ssdm name="temp_b_143"/></StgValue>
</operation>

<operation id="1874" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2177 %mul_ln17_105 = mul i32 %temp_b_140, i32 %temp_a_140

]]></Node>
<StgValue><ssdm name="mul_ln17_105"/></StgValue>
</operation>

<operation id="1875" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2218 %mul_ln17_146 = mul i32 %temp_b_141, i32 %temp_a_141

]]></Node>
<StgValue><ssdm name="mul_ln17_146"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1876" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:442 %tmp_143 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 144

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1877" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:443 %tmp_144_cast = zext i16 %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="1878" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:444 %A_addr_144 = getelementptr i32 %A, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="A_addr_144"/></StgValue>
</operation>

<operation id="1879" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:445 %tmp_144 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 145

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1880" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:446 %tmp_145_cast = zext i16 %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="1881" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:447 %A_addr_145 = getelementptr i32 %A, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="A_addr_145"/></StgValue>
</operation>

<operation id="1882" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:920 %temp_a_142 = load i16 %A_addr_142

]]></Node>
<StgValue><ssdm name="temp_a_142"/></StgValue>
</operation>

<operation id="1883" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:921 %temp_a_143 = load i16 %A_addr_143

]]></Node>
<StgValue><ssdm name="temp_a_143"/></StgValue>
</operation>

<operation id="1884" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:922 %temp_a_144 = load i16 %A_addr_144

]]></Node>
<StgValue><ssdm name="temp_a_144"/></StgValue>
</operation>

<operation id="1885" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:923 %temp_a_145 = load i16 %A_addr_145

]]></Node>
<StgValue><ssdm name="temp_a_145"/></StgValue>
</operation>

<operation id="1886" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc22:1472 %tmp_327_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 9, i12 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="tmp_327_cast"/></StgValue>
</operation>

<operation id="1887" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1473 %zext_ln16_150 = zext i16 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_150"/></StgValue>
</operation>

<operation id="1888" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1474 %B_addr_144 = getelementptr i32 %B, i64 0, i64 %zext_ln16_150

]]></Node>
<StgValue><ssdm name="B_addr_144"/></StgValue>
</operation>

<operation id="1889" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1475 %add_ln16_46 = add i16 %zext_ln16, i16 37120

]]></Node>
<StgValue><ssdm name="add_ln16_46"/></StgValue>
</operation>

<operation id="1890" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1476 %zext_ln16_151 = zext i16 %add_ln16_46

]]></Node>
<StgValue><ssdm name="zext_ln16_151"/></StgValue>
</operation>

<operation id="1891" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1477 %B_addr_145 = getelementptr i32 %B, i64 0, i64 %zext_ln16_151

]]></Node>
<StgValue><ssdm name="B_addr_145"/></StgValue>
</operation>

<operation id="1892" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1958 %temp_b_142 = load i16 %B_addr_142

]]></Node>
<StgValue><ssdm name="temp_b_142"/></StgValue>
</operation>

<operation id="1893" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1959 %temp_b_143 = load i16 %B_addr_143

]]></Node>
<StgValue><ssdm name="temp_b_143"/></StgValue>
</operation>

<operation id="1894" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1960 %temp_b_144 = load i16 %B_addr_144

]]></Node>
<StgValue><ssdm name="temp_b_144"/></StgValue>
</operation>

<operation id="1895" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1961 %temp_b_145 = load i16 %B_addr_145

]]></Node>
<StgValue><ssdm name="temp_b_145"/></StgValue>
</operation>

<operation id="1896" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2268 %mul_ln17_196 = mul i32 %temp_b_142, i32 %temp_a_142

]]></Node>
<StgValue><ssdm name="mul_ln17_196"/></StgValue>
</operation>

<operation id="1897" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2318 %mul_ln17_246 = mul i32 %temp_b_143, i32 %temp_a_143

]]></Node>
<StgValue><ssdm name="mul_ln17_246"/></StgValue>
</operation>

<operation id="1898" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2464 %add_ln17_136 = add i32 %add_ln17_135, i32 %add_ln17_134

]]></Node>
<StgValue><ssdm name="add_ln17_136"/></StgValue>
</operation>

<operation id="1899" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2465 %add_ln17_137 = add i32 %mul_ln17_105, i32 %mul_ln17_146

]]></Node>
<StgValue><ssdm name="add_ln17_137"/></StgValue>
</operation>

<operation id="1900" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2466 %add_ln17_138 = add i32 %mul_ln17_196, i32 %mul_ln17_246

]]></Node>
<StgValue><ssdm name="add_ln17_138"/></StgValue>
</operation>

<operation id="1901" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2467 %add_ln17_139 = add i32 %add_ln17_138, i32 %add_ln17_137

]]></Node>
<StgValue><ssdm name="add_ln17_139"/></StgValue>
</operation>

<operation id="1902" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2468 %add_ln17_140 = add i32 %add_ln17_139, i32 %add_ln17_136

]]></Node>
<StgValue><ssdm name="add_ln17_140"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1903" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:448 %tmp_145 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 146

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1904" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:449 %tmp_146_cast = zext i16 %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="1905" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:450 %A_addr_146 = getelementptr i32 %A, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="A_addr_146"/></StgValue>
</operation>

<operation id="1906" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:451 %tmp_146 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 147

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1907" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:452 %tmp_147_cast = zext i16 %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="1908" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:453 %A_addr_147 = getelementptr i32 %A, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="A_addr_147"/></StgValue>
</operation>

<operation id="1909" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:922 %temp_a_144 = load i16 %A_addr_144

]]></Node>
<StgValue><ssdm name="temp_a_144"/></StgValue>
</operation>

<operation id="1910" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:923 %temp_a_145 = load i16 %A_addr_145

]]></Node>
<StgValue><ssdm name="temp_a_145"/></StgValue>
</operation>

<operation id="1911" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:924 %temp_a_146 = load i16 %A_addr_146

]]></Node>
<StgValue><ssdm name="temp_a_146"/></StgValue>
</operation>

<operation id="1912" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:925 %temp_a_147 = load i16 %A_addr_147

]]></Node>
<StgValue><ssdm name="temp_a_147"/></StgValue>
</operation>

<operation id="1913" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1478 %tmp_328_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 73, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="1914" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1479 %zext_ln16_152 = zext i16 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_152"/></StgValue>
</operation>

<operation id="1915" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1480 %B_addr_146 = getelementptr i32 %B, i64 0, i64 %zext_ln16_152

]]></Node>
<StgValue><ssdm name="B_addr_146"/></StgValue>
</operation>

<operation id="1916" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1481 %add_ln16_47 = add i16 %zext_ln16, i16 37632

]]></Node>
<StgValue><ssdm name="add_ln16_47"/></StgValue>
</operation>

<operation id="1917" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1482 %zext_ln16_153 = zext i16 %add_ln16_47

]]></Node>
<StgValue><ssdm name="zext_ln16_153"/></StgValue>
</operation>

<operation id="1918" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1483 %B_addr_147 = getelementptr i32 %B, i64 0, i64 %zext_ln16_153

]]></Node>
<StgValue><ssdm name="B_addr_147"/></StgValue>
</operation>

<operation id="1919" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1960 %temp_b_144 = load i16 %B_addr_144

]]></Node>
<StgValue><ssdm name="temp_b_144"/></StgValue>
</operation>

<operation id="1920" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1961 %temp_b_145 = load i16 %B_addr_145

]]></Node>
<StgValue><ssdm name="temp_b_145"/></StgValue>
</operation>

<operation id="1921" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1962 %temp_b_146 = load i16 %B_addr_146

]]></Node>
<StgValue><ssdm name="temp_b_146"/></StgValue>
</operation>

<operation id="1922" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1963 %temp_b_147 = load i16 %B_addr_147

]]></Node>
<StgValue><ssdm name="temp_b_147"/></StgValue>
</operation>

<operation id="1923" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2122 %mul_ln17_50 = mul i32 %temp_b_144, i32 %temp_a_144

]]></Node>
<StgValue><ssdm name="mul_ln17_50"/></StgValue>
</operation>

<operation id="1924" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2183 %mul_ln17_111 = mul i32 %temp_b_145, i32 %temp_a_145

]]></Node>
<StgValue><ssdm name="mul_ln17_111"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1925" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:454 %tmp_147 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 148

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1926" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:455 %tmp_148_cast = zext i16 %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="1927" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:456 %A_addr_148 = getelementptr i32 %A, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="A_addr_148"/></StgValue>
</operation>

<operation id="1928" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:457 %tmp_148 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 149

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1929" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:458 %tmp_149_cast = zext i16 %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="1930" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:459 %A_addr_149 = getelementptr i32 %A, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="A_addr_149"/></StgValue>
</operation>

<operation id="1931" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:924 %temp_a_146 = load i16 %A_addr_146

]]></Node>
<StgValue><ssdm name="temp_a_146"/></StgValue>
</operation>

<operation id="1932" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:925 %temp_a_147 = load i16 %A_addr_147

]]></Node>
<StgValue><ssdm name="temp_a_147"/></StgValue>
</operation>

<operation id="1933" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:926 %temp_a_148 = load i16 %A_addr_148

]]></Node>
<StgValue><ssdm name="temp_a_148"/></StgValue>
</operation>

<operation id="1934" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:927 %temp_a_149 = load i16 %A_addr_149

]]></Node>
<StgValue><ssdm name="temp_a_149"/></StgValue>
</operation>

<operation id="1935" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1484 %tmp_329_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 37, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="1936" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1485 %zext_ln16_154 = zext i16 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_154"/></StgValue>
</operation>

<operation id="1937" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1486 %B_addr_148 = getelementptr i32 %B, i64 0, i64 %zext_ln16_154

]]></Node>
<StgValue><ssdm name="B_addr_148"/></StgValue>
</operation>

<operation id="1938" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1487 %add_ln16_48 = add i16 %zext_ln16, i16 38144

]]></Node>
<StgValue><ssdm name="add_ln16_48"/></StgValue>
</operation>

<operation id="1939" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1488 %zext_ln16_155 = zext i16 %add_ln16_48

]]></Node>
<StgValue><ssdm name="zext_ln16_155"/></StgValue>
</operation>

<operation id="1940" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1489 %B_addr_149 = getelementptr i32 %B, i64 0, i64 %zext_ln16_155

]]></Node>
<StgValue><ssdm name="B_addr_149"/></StgValue>
</operation>

<operation id="1941" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1962 %temp_b_146 = load i16 %B_addr_146

]]></Node>
<StgValue><ssdm name="temp_b_146"/></StgValue>
</operation>

<operation id="1942" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1963 %temp_b_147 = load i16 %B_addr_147

]]></Node>
<StgValue><ssdm name="temp_b_147"/></StgValue>
</operation>

<operation id="1943" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1964 %temp_b_148 = load i16 %B_addr_148

]]></Node>
<StgValue><ssdm name="temp_b_148"/></StgValue>
</operation>

<operation id="1944" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1965 %temp_b_149 = load i16 %B_addr_149

]]></Node>
<StgValue><ssdm name="temp_b_149"/></StgValue>
</operation>

<operation id="1945" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2237 %mul_ln17_165 = mul i32 %temp_b_146, i32 %temp_a_146

]]></Node>
<StgValue><ssdm name="mul_ln17_165"/></StgValue>
</operation>

<operation id="1946" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2306 %mul_ln17_234 = mul i32 %temp_b_147, i32 %temp_a_147

]]></Node>
<StgValue><ssdm name="mul_ln17_234"/></StgValue>
</operation>

<operation id="1947" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2470 %add_ln17_142 = add i32 %mul_ln17_50, i32 %mul_ln17_111

]]></Node>
<StgValue><ssdm name="add_ln17_142"/></StgValue>
</operation>

<operation id="1948" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2471 %add_ln17_143 = add i32 %mul_ln17_165, i32 %mul_ln17_234

]]></Node>
<StgValue><ssdm name="add_ln17_143"/></StgValue>
</operation>

<operation id="1949" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2472 %add_ln17_144 = add i32 %add_ln17_143, i32 %add_ln17_142

]]></Node>
<StgValue><ssdm name="add_ln17_144"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1950" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:460 %tmp_149 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 150

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1951" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:461 %tmp_150_cast = zext i16 %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="1952" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:462 %A_addr_150 = getelementptr i32 %A, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="A_addr_150"/></StgValue>
</operation>

<operation id="1953" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:463 %tmp_150 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 151

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1954" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:464 %tmp_151_cast = zext i16 %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="1955" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:465 %A_addr_151 = getelementptr i32 %A, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="A_addr_151"/></StgValue>
</operation>

<operation id="1956" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:926 %temp_a_148 = load i16 %A_addr_148

]]></Node>
<StgValue><ssdm name="temp_a_148"/></StgValue>
</operation>

<operation id="1957" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:927 %temp_a_149 = load i16 %A_addr_149

]]></Node>
<StgValue><ssdm name="temp_a_149"/></StgValue>
</operation>

<operation id="1958" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:928 %temp_a_150 = load i16 %A_addr_150

]]></Node>
<StgValue><ssdm name="temp_a_150"/></StgValue>
</operation>

<operation id="1959" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:929 %temp_a_151 = load i16 %A_addr_151

]]></Node>
<StgValue><ssdm name="temp_a_151"/></StgValue>
</operation>

<operation id="1960" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1490 %tmp_330_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 75, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="1961" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1491 %zext_ln16_156 = zext i16 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_156"/></StgValue>
</operation>

<operation id="1962" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1492 %B_addr_150 = getelementptr i32 %B, i64 0, i64 %zext_ln16_156

]]></Node>
<StgValue><ssdm name="B_addr_150"/></StgValue>
</operation>

<operation id="1963" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1493 %add_ln16_49 = add i16 %zext_ln16, i16 38656

]]></Node>
<StgValue><ssdm name="add_ln16_49"/></StgValue>
</operation>

<operation id="1964" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1494 %zext_ln16_157 = zext i16 %add_ln16_49

]]></Node>
<StgValue><ssdm name="zext_ln16_157"/></StgValue>
</operation>

<operation id="1965" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1495 %B_addr_151 = getelementptr i32 %B, i64 0, i64 %zext_ln16_157

]]></Node>
<StgValue><ssdm name="B_addr_151"/></StgValue>
</operation>

<operation id="1966" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1964 %temp_b_148 = load i16 %B_addr_148

]]></Node>
<StgValue><ssdm name="temp_b_148"/></StgValue>
</operation>

<operation id="1967" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1965 %temp_b_149 = load i16 %B_addr_149

]]></Node>
<StgValue><ssdm name="temp_b_149"/></StgValue>
</operation>

<operation id="1968" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1966 %temp_b_150 = load i16 %B_addr_150

]]></Node>
<StgValue><ssdm name="temp_b_150"/></StgValue>
</operation>

<operation id="1969" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1967 %temp_b_151 = load i16 %B_addr_151

]]></Node>
<StgValue><ssdm name="temp_b_151"/></StgValue>
</operation>

<operation id="1970" st_id="76" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2121 %mul_ln17_49 = mul i32 %temp_b_148, i32 %temp_a_148

]]></Node>
<StgValue><ssdm name="mul_ln17_49"/></StgValue>
</operation>

<operation id="1971" st_id="76" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2193 %mul_ln17_121 = mul i32 %temp_b_149, i32 %temp_a_149

]]></Node>
<StgValue><ssdm name="mul_ln17_121"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1972" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:466 %tmp_151 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 152

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1973" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:467 %tmp_152_cast = zext i16 %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="1974" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:468 %A_addr_152 = getelementptr i32 %A, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="A_addr_152"/></StgValue>
</operation>

<operation id="1975" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:469 %tmp_152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 153

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1976" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:470 %tmp_153_cast = zext i16 %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="1977" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:471 %A_addr_153 = getelementptr i32 %A, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="A_addr_153"/></StgValue>
</operation>

<operation id="1978" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:928 %temp_a_150 = load i16 %A_addr_150

]]></Node>
<StgValue><ssdm name="temp_a_150"/></StgValue>
</operation>

<operation id="1979" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:929 %temp_a_151 = load i16 %A_addr_151

]]></Node>
<StgValue><ssdm name="temp_a_151"/></StgValue>
</operation>

<operation id="1980" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:930 %temp_a_152 = load i16 %A_addr_152

]]></Node>
<StgValue><ssdm name="temp_a_152"/></StgValue>
</operation>

<operation id="1981" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:931 %temp_a_153 = load i16 %A_addr_153

]]></Node>
<StgValue><ssdm name="temp_a_153"/></StgValue>
</operation>

<operation id="1982" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
for.inc22:1496 %tmp_331_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 19, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="1983" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1497 %zext_ln16_158 = zext i16 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_158"/></StgValue>
</operation>

<operation id="1984" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1498 %B_addr_152 = getelementptr i32 %B, i64 0, i64 %zext_ln16_158

]]></Node>
<StgValue><ssdm name="B_addr_152"/></StgValue>
</operation>

<operation id="1985" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1499 %add_ln16_50 = add i16 %zext_ln16, i16 39168

]]></Node>
<StgValue><ssdm name="add_ln16_50"/></StgValue>
</operation>

<operation id="1986" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1500 %zext_ln16_159 = zext i16 %add_ln16_50

]]></Node>
<StgValue><ssdm name="zext_ln16_159"/></StgValue>
</operation>

<operation id="1987" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1501 %B_addr_153 = getelementptr i32 %B, i64 0, i64 %zext_ln16_159

]]></Node>
<StgValue><ssdm name="B_addr_153"/></StgValue>
</operation>

<operation id="1988" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1966 %temp_b_150 = load i16 %B_addr_150

]]></Node>
<StgValue><ssdm name="temp_b_150"/></StgValue>
</operation>

<operation id="1989" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1967 %temp_b_151 = load i16 %B_addr_151

]]></Node>
<StgValue><ssdm name="temp_b_151"/></StgValue>
</operation>

<operation id="1990" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1968 %temp_b_152 = load i16 %B_addr_152

]]></Node>
<StgValue><ssdm name="temp_b_152"/></StgValue>
</operation>

<operation id="1991" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1969 %temp_b_153 = load i16 %B_addr_153

]]></Node>
<StgValue><ssdm name="temp_b_153"/></StgValue>
</operation>

<operation id="1992" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2085 %mul_ln17_13 = mul i32 %temp_b_151, i32 %temp_a_151

]]></Node>
<StgValue><ssdm name="mul_ln17_13"/></StgValue>
</operation>

<operation id="1993" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2265 %mul_ln17_193 = mul i32 %temp_b_150, i32 %temp_a_150

]]></Node>
<StgValue><ssdm name="mul_ln17_193"/></StgValue>
</operation>

<operation id="1994" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2473 %add_ln17_145 = add i32 %mul_ln17_49, i32 %mul_ln17_121

]]></Node>
<StgValue><ssdm name="add_ln17_145"/></StgValue>
</operation>

<operation id="1995" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2474 %add_ln17_146 = add i32 %mul_ln17_193, i32 %mul_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln17_146"/></StgValue>
</operation>

<operation id="1996" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2475 %add_ln17_147 = add i32 %add_ln17_146, i32 %add_ln17_145

]]></Node>
<StgValue><ssdm name="add_ln17_147"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1997" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:472 %tmp_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 154

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1998" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:473 %tmp_154_cast = zext i16 %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="1999" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:474 %A_addr_154 = getelementptr i32 %A, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="A_addr_154"/></StgValue>
</operation>

<operation id="2000" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:475 %tmp_154 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 155

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2001" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:476 %tmp_155_cast = zext i16 %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="2002" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:477 %A_addr_155 = getelementptr i32 %A, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="A_addr_155"/></StgValue>
</operation>

<operation id="2003" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:930 %temp_a_152 = load i16 %A_addr_152

]]></Node>
<StgValue><ssdm name="temp_a_152"/></StgValue>
</operation>

<operation id="2004" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:931 %temp_a_153 = load i16 %A_addr_153

]]></Node>
<StgValue><ssdm name="temp_a_153"/></StgValue>
</operation>

<operation id="2005" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:932 %temp_a_154 = load i16 %A_addr_154

]]></Node>
<StgValue><ssdm name="temp_a_154"/></StgValue>
</operation>

<operation id="2006" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:933 %temp_a_155 = load i16 %A_addr_155

]]></Node>
<StgValue><ssdm name="temp_a_155"/></StgValue>
</operation>

<operation id="2007" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1502 %tmp_332_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 77, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="2008" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1503 %zext_ln16_160 = zext i16 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_160"/></StgValue>
</operation>

<operation id="2009" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1504 %B_addr_154 = getelementptr i32 %B, i64 0, i64 %zext_ln16_160

]]></Node>
<StgValue><ssdm name="B_addr_154"/></StgValue>
</operation>

<operation id="2010" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1505 %add_ln16_51 = add i16 %zext_ln16, i16 39680

]]></Node>
<StgValue><ssdm name="add_ln16_51"/></StgValue>
</operation>

<operation id="2011" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1506 %zext_ln16_161 = zext i16 %add_ln16_51

]]></Node>
<StgValue><ssdm name="zext_ln16_161"/></StgValue>
</operation>

<operation id="2012" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1507 %B_addr_155 = getelementptr i32 %B, i64 0, i64 %zext_ln16_161

]]></Node>
<StgValue><ssdm name="B_addr_155"/></StgValue>
</operation>

<operation id="2013" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1968 %temp_b_152 = load i16 %B_addr_152

]]></Node>
<StgValue><ssdm name="temp_b_152"/></StgValue>
</operation>

<operation id="2014" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1969 %temp_b_153 = load i16 %B_addr_153

]]></Node>
<StgValue><ssdm name="temp_b_153"/></StgValue>
</operation>

<operation id="2015" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1970 %temp_b_154 = load i16 %B_addr_154

]]></Node>
<StgValue><ssdm name="temp_b_154"/></StgValue>
</operation>

<operation id="2016" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1971 %temp_b_155 = load i16 %B_addr_155

]]></Node>
<StgValue><ssdm name="temp_b_155"/></StgValue>
</operation>

<operation id="2017" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2169 %mul_ln17_97 = mul i32 %temp_b_152, i32 %temp_a_152

]]></Node>
<StgValue><ssdm name="mul_ln17_97"/></StgValue>
</operation>

<operation id="2018" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2248 %mul_ln17_176 = mul i32 %temp_b_153, i32 %temp_a_153

]]></Node>
<StgValue><ssdm name="mul_ln17_176"/></StgValue>
</operation>

<operation id="2019" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2477 %add_ln17_149 = add i32 %mul_ln17_97, i32 %mul_ln17_176

]]></Node>
<StgValue><ssdm name="add_ln17_149"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2020" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:478 %tmp_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 156

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2021" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:479 %tmp_156_cast = zext i16 %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="2022" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:480 %A_addr_156 = getelementptr i32 %A, i64 0, i64 %tmp_156_cast

]]></Node>
<StgValue><ssdm name="A_addr_156"/></StgValue>
</operation>

<operation id="2023" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:481 %tmp_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 157

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2024" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:482 %tmp_157_cast = zext i16 %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="2025" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:483 %A_addr_157 = getelementptr i32 %A, i64 0, i64 %tmp_157_cast

]]></Node>
<StgValue><ssdm name="A_addr_157"/></StgValue>
</operation>

<operation id="2026" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:932 %temp_a_154 = load i16 %A_addr_154

]]></Node>
<StgValue><ssdm name="temp_a_154"/></StgValue>
</operation>

<operation id="2027" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:933 %temp_a_155 = load i16 %A_addr_155

]]></Node>
<StgValue><ssdm name="temp_a_155"/></StgValue>
</operation>

<operation id="2028" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:934 %temp_a_156 = load i16 %A_addr_156

]]></Node>
<StgValue><ssdm name="temp_a_156"/></StgValue>
</operation>

<operation id="2029" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:935 %temp_a_157 = load i16 %A_addr_157

]]></Node>
<StgValue><ssdm name="temp_a_157"/></StgValue>
</operation>

<operation id="2030" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1508 %tmp_333_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 39, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="2031" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1509 %zext_ln16_162 = zext i16 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_162"/></StgValue>
</operation>

<operation id="2032" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1510 %B_addr_156 = getelementptr i32 %B, i64 0, i64 %zext_ln16_162

]]></Node>
<StgValue><ssdm name="B_addr_156"/></StgValue>
</operation>

<operation id="2033" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1511 %add_ln16_52 = add i16 %zext_ln16, i16 40192

]]></Node>
<StgValue><ssdm name="add_ln16_52"/></StgValue>
</operation>

<operation id="2034" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1512 %zext_ln16_163 = zext i16 %add_ln16_52

]]></Node>
<StgValue><ssdm name="zext_ln16_163"/></StgValue>
</operation>

<operation id="2035" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1513 %B_addr_157 = getelementptr i32 %B, i64 0, i64 %zext_ln16_163

]]></Node>
<StgValue><ssdm name="B_addr_157"/></StgValue>
</operation>

<operation id="2036" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1970 %temp_b_154 = load i16 %B_addr_154

]]></Node>
<StgValue><ssdm name="temp_b_154"/></StgValue>
</operation>

<operation id="2037" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1971 %temp_b_155 = load i16 %B_addr_155

]]></Node>
<StgValue><ssdm name="temp_b_155"/></StgValue>
</operation>

<operation id="2038" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1972 %temp_b_156 = load i16 %B_addr_156

]]></Node>
<StgValue><ssdm name="temp_b_156"/></StgValue>
</operation>

<operation id="2039" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1973 %temp_b_157 = load i16 %B_addr_157

]]></Node>
<StgValue><ssdm name="temp_b_157"/></StgValue>
</operation>

<operation id="2040" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2076 %mul_ln17_4 = mul i32 %temp_b_154, i32 %temp_a_154

]]></Node>
<StgValue><ssdm name="mul_ln17_4"/></StgValue>
</operation>

<operation id="2041" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2172 %mul_ln17_100 = mul i32 %temp_b_155, i32 %temp_a_155

]]></Node>
<StgValue><ssdm name="mul_ln17_100"/></StgValue>
</operation>

<operation id="2042" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2478 %add_ln17_150 = add i32 %mul_ln17_4, i32 %mul_ln17_100

]]></Node>
<StgValue><ssdm name="add_ln17_150"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="2043" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:484 %tmp_157 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 158

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:485 %tmp_158_cast = zext i16 %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="2045" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:486 %A_addr_158 = getelementptr i32 %A, i64 0, i64 %tmp_158_cast

]]></Node>
<StgValue><ssdm name="A_addr_158"/></StgValue>
</operation>

<operation id="2046" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:487 %tmp_158 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 159

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2047" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:488 %tmp_159_cast = zext i16 %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="2048" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:489 %A_addr_159 = getelementptr i32 %A, i64 0, i64 %tmp_159_cast

]]></Node>
<StgValue><ssdm name="A_addr_159"/></StgValue>
</operation>

<operation id="2049" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:934 %temp_a_156 = load i16 %A_addr_156

]]></Node>
<StgValue><ssdm name="temp_a_156"/></StgValue>
</operation>

<operation id="2050" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:935 %temp_a_157 = load i16 %A_addr_157

]]></Node>
<StgValue><ssdm name="temp_a_157"/></StgValue>
</operation>

<operation id="2051" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:936 %temp_a_158 = load i16 %A_addr_158

]]></Node>
<StgValue><ssdm name="temp_a_158"/></StgValue>
</operation>

<operation id="2052" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:937 %temp_a_159 = load i16 %A_addr_159

]]></Node>
<StgValue><ssdm name="temp_a_159"/></StgValue>
</operation>

<operation id="2053" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1514 %tmp_334_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 79, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_334_cast"/></StgValue>
</operation>

<operation id="2054" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1515 %zext_ln16_164 = zext i16 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_164"/></StgValue>
</operation>

<operation id="2055" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1516 %B_addr_158 = getelementptr i32 %B, i64 0, i64 %zext_ln16_164

]]></Node>
<StgValue><ssdm name="B_addr_158"/></StgValue>
</operation>

<operation id="2056" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1517 %add_ln16_53 = add i16 %zext_ln16, i16 40704

]]></Node>
<StgValue><ssdm name="add_ln16_53"/></StgValue>
</operation>

<operation id="2057" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1518 %zext_ln16_165 = zext i16 %add_ln16_53

]]></Node>
<StgValue><ssdm name="zext_ln16_165"/></StgValue>
</operation>

<operation id="2058" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1519 %B_addr_159 = getelementptr i32 %B, i64 0, i64 %zext_ln16_165

]]></Node>
<StgValue><ssdm name="B_addr_159"/></StgValue>
</operation>

<operation id="2059" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1972 %temp_b_156 = load i16 %B_addr_156

]]></Node>
<StgValue><ssdm name="temp_b_156"/></StgValue>
</operation>

<operation id="2060" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1973 %temp_b_157 = load i16 %B_addr_157

]]></Node>
<StgValue><ssdm name="temp_b_157"/></StgValue>
</operation>

<operation id="2061" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1974 %temp_b_158 = load i16 %B_addr_158

]]></Node>
<StgValue><ssdm name="temp_b_158"/></StgValue>
</operation>

<operation id="2062" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1975 %temp_b_159 = load i16 %B_addr_159

]]></Node>
<StgValue><ssdm name="temp_b_159"/></StgValue>
</operation>

<operation id="2063" st_id="80" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2095 %mul_ln17_23 = mul i32 %temp_b_157, i32 %temp_a_157

]]></Node>
<StgValue><ssdm name="mul_ln17_23"/></StgValue>
</operation>

<operation id="2064" st_id="80" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2256 %mul_ln17_184 = mul i32 %temp_b_156, i32 %temp_a_156

]]></Node>
<StgValue><ssdm name="mul_ln17_184"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="2065" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:490 %tmp_159 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 160

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:491 %tmp_160_cast = zext i16 %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="2067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:492 %A_addr_160 = getelementptr i32 %A, i64 0, i64 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="A_addr_160"/></StgValue>
</operation>

<operation id="2068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:493 %tmp_160 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 161

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2069" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:494 %tmp_161_cast = zext i16 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="2070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:495 %A_addr_161 = getelementptr i32 %A, i64 0, i64 %tmp_161_cast

]]></Node>
<StgValue><ssdm name="A_addr_161"/></StgValue>
</operation>

<operation id="2071" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:936 %temp_a_158 = load i16 %A_addr_158

]]></Node>
<StgValue><ssdm name="temp_a_158"/></StgValue>
</operation>

<operation id="2072" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:937 %temp_a_159 = load i16 %A_addr_159

]]></Node>
<StgValue><ssdm name="temp_a_159"/></StgValue>
</operation>

<operation id="2073" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:938 %temp_a_160 = load i16 %A_addr_160

]]></Node>
<StgValue><ssdm name="temp_a_160"/></StgValue>
</operation>

<operation id="2074" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:939 %temp_a_161 = load i16 %A_addr_161

]]></Node>
<StgValue><ssdm name="temp_a_161"/></StgValue>
</operation>

<operation id="2075" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
for.inc22:1520 %tmp_335_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 5, i13 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="tmp_335_cast"/></StgValue>
</operation>

<operation id="2076" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1521 %zext_ln16_166 = zext i16 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_166"/></StgValue>
</operation>

<operation id="2077" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1522 %B_addr_160 = getelementptr i32 %B, i64 0, i64 %zext_ln16_166

]]></Node>
<StgValue><ssdm name="B_addr_160"/></StgValue>
</operation>

<operation id="2078" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1523 %add_ln16_54 = add i16 %zext_ln16, i16 41216

]]></Node>
<StgValue><ssdm name="add_ln16_54"/></StgValue>
</operation>

<operation id="2079" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1524 %zext_ln16_167 = zext i16 %add_ln16_54

]]></Node>
<StgValue><ssdm name="zext_ln16_167"/></StgValue>
</operation>

<operation id="2080" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1525 %B_addr_161 = getelementptr i32 %B, i64 0, i64 %zext_ln16_167

]]></Node>
<StgValue><ssdm name="B_addr_161"/></StgValue>
</operation>

<operation id="2081" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1974 %temp_b_158 = load i16 %B_addr_158

]]></Node>
<StgValue><ssdm name="temp_b_158"/></StgValue>
</operation>

<operation id="2082" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1975 %temp_b_159 = load i16 %B_addr_159

]]></Node>
<StgValue><ssdm name="temp_b_159"/></StgValue>
</operation>

<operation id="2083" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1976 %temp_b_160 = load i16 %B_addr_160

]]></Node>
<StgValue><ssdm name="temp_b_160"/></StgValue>
</operation>

<operation id="2084" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1977 %temp_b_161 = load i16 %B_addr_161

]]></Node>
<StgValue><ssdm name="temp_b_161"/></StgValue>
</operation>

<operation id="2085" st_id="81" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2194 %mul_ln17_122 = mul i32 %temp_b_158, i32 %temp_a_158

]]></Node>
<StgValue><ssdm name="mul_ln17_122"/></StgValue>
</operation>

<operation id="2086" st_id="81" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2288 %mul_ln17_216 = mul i32 %temp_b_159, i32 %temp_a_159

]]></Node>
<StgValue><ssdm name="mul_ln17_216"/></StgValue>
</operation>

<operation id="2087" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2479 %add_ln17_151 = add i32 %add_ln17_150, i32 %add_ln17_149

]]></Node>
<StgValue><ssdm name="add_ln17_151"/></StgValue>
</operation>

<operation id="2088" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2480 %add_ln17_152 = add i32 %mul_ln17_184, i32 %mul_ln17_23

]]></Node>
<StgValue><ssdm name="add_ln17_152"/></StgValue>
</operation>

<operation id="2089" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2481 %add_ln17_153 = add i32 %mul_ln17_122, i32 %mul_ln17_216

]]></Node>
<StgValue><ssdm name="add_ln17_153"/></StgValue>
</operation>

<operation id="2090" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2482 %add_ln17_154 = add i32 %add_ln17_153, i32 %add_ln17_152

]]></Node>
<StgValue><ssdm name="add_ln17_154"/></StgValue>
</operation>

<operation id="2091" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2483 %add_ln17_155 = add i32 %add_ln17_154, i32 %add_ln17_151

]]></Node>
<StgValue><ssdm name="add_ln17_155"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="2092" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:496 %tmp_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 162

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2093" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:497 %tmp_162_cast = zext i16 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="2094" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:498 %A_addr_162 = getelementptr i32 %A, i64 0, i64 %tmp_162_cast

]]></Node>
<StgValue><ssdm name="A_addr_162"/></StgValue>
</operation>

<operation id="2095" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:499 %tmp_162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 163

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2096" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:500 %tmp_163_cast = zext i16 %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="2097" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:501 %A_addr_163 = getelementptr i32 %A, i64 0, i64 %tmp_163_cast

]]></Node>
<StgValue><ssdm name="A_addr_163"/></StgValue>
</operation>

<operation id="2098" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:938 %temp_a_160 = load i16 %A_addr_160

]]></Node>
<StgValue><ssdm name="temp_a_160"/></StgValue>
</operation>

<operation id="2099" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:939 %temp_a_161 = load i16 %A_addr_161

]]></Node>
<StgValue><ssdm name="temp_a_161"/></StgValue>
</operation>

<operation id="2100" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:940 %temp_a_162 = load i16 %A_addr_162

]]></Node>
<StgValue><ssdm name="temp_a_162"/></StgValue>
</operation>

<operation id="2101" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:941 %temp_a_163 = load i16 %A_addr_163

]]></Node>
<StgValue><ssdm name="temp_a_163"/></StgValue>
</operation>

<operation id="2102" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1526 %tmp_336_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 81, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_336_cast"/></StgValue>
</operation>

<operation id="2103" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1527 %zext_ln16_168 = zext i16 %tmp_336_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_168"/></StgValue>
</operation>

<operation id="2104" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1528 %B_addr_162 = getelementptr i32 %B, i64 0, i64 %zext_ln16_168

]]></Node>
<StgValue><ssdm name="B_addr_162"/></StgValue>
</operation>

<operation id="2105" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1529 %add_ln16_55 = add i16 %zext_ln16, i16 41728

]]></Node>
<StgValue><ssdm name="add_ln16_55"/></StgValue>
</operation>

<operation id="2106" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1530 %zext_ln16_169 = zext i16 %add_ln16_55

]]></Node>
<StgValue><ssdm name="zext_ln16_169"/></StgValue>
</operation>

<operation id="2107" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1531 %B_addr_163 = getelementptr i32 %B, i64 0, i64 %zext_ln16_169

]]></Node>
<StgValue><ssdm name="B_addr_163"/></StgValue>
</operation>

<operation id="2108" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1976 %temp_b_160 = load i16 %B_addr_160

]]></Node>
<StgValue><ssdm name="temp_b_160"/></StgValue>
</operation>

<operation id="2109" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1977 %temp_b_161 = load i16 %B_addr_161

]]></Node>
<StgValue><ssdm name="temp_b_161"/></StgValue>
</operation>

<operation id="2110" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1978 %temp_b_162 = load i16 %B_addr_162

]]></Node>
<StgValue><ssdm name="temp_b_162"/></StgValue>
</operation>

<operation id="2111" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1979 %temp_b_163 = load i16 %B_addr_163

]]></Node>
<StgValue><ssdm name="temp_b_163"/></StgValue>
</operation>

<operation id="2112" st_id="82" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2134 %mul_ln17_62 = mul i32 %temp_b_160, i32 %temp_a_160

]]></Node>
<StgValue><ssdm name="mul_ln17_62"/></StgValue>
</operation>

<operation id="2113" st_id="82" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2241 %mul_ln17_169 = mul i32 %temp_b_161, i32 %temp_a_161

]]></Node>
<StgValue><ssdm name="mul_ln17_169"/></StgValue>
</operation>

<operation id="2114" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2469 %add_ln17_141 = add i32 %add_ln17_140, i32 %add_ln17_133

]]></Node>
<StgValue><ssdm name="add_ln17_141"/></StgValue>
</operation>

<operation id="2115" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2476 %add_ln17_148 = add i32 %add_ln17_147, i32 %add_ln17_144

]]></Node>
<StgValue><ssdm name="add_ln17_148"/></StgValue>
</operation>

<operation id="2116" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2484 %add_ln17_156 = add i32 %add_ln17_155, i32 %add_ln17_148

]]></Node>
<StgValue><ssdm name="add_ln17_156"/></StgValue>
</operation>

<operation id="2117" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2485 %add_ln17_157 = add i32 %add_ln17_156, i32 %add_ln17_141

]]></Node>
<StgValue><ssdm name="add_ln17_157"/></StgValue>
</operation>

<operation id="2118" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2486 %add_ln17_158 = add i32 %mul_ln17_62, i32 %mul_ln17_169

]]></Node>
<StgValue><ssdm name="add_ln17_158"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="2119" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:502 %tmp_163 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 164

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2120" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:503 %tmp_164_cast = zext i16 %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="2121" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:504 %A_addr_164 = getelementptr i32 %A, i64 0, i64 %tmp_164_cast

]]></Node>
<StgValue><ssdm name="A_addr_164"/></StgValue>
</operation>

<operation id="2122" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:505 %tmp_164 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 165

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2123" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:506 %tmp_165_cast = zext i16 %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="2124" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:507 %A_addr_165 = getelementptr i32 %A, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="A_addr_165"/></StgValue>
</operation>

<operation id="2125" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:940 %temp_a_162 = load i16 %A_addr_162

]]></Node>
<StgValue><ssdm name="temp_a_162"/></StgValue>
</operation>

<operation id="2126" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:941 %temp_a_163 = load i16 %A_addr_163

]]></Node>
<StgValue><ssdm name="temp_a_163"/></StgValue>
</operation>

<operation id="2127" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:942 %temp_a_164 = load i16 %A_addr_164

]]></Node>
<StgValue><ssdm name="temp_a_164"/></StgValue>
</operation>

<operation id="2128" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:943 %temp_a_165 = load i16 %A_addr_165

]]></Node>
<StgValue><ssdm name="temp_a_165"/></StgValue>
</operation>

<operation id="2129" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1532 %tmp_337_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 41, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_337_cast"/></StgValue>
</operation>

<operation id="2130" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1533 %zext_ln16_170 = zext i16 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_170"/></StgValue>
</operation>

<operation id="2131" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1534 %B_addr_164 = getelementptr i32 %B, i64 0, i64 %zext_ln16_170

]]></Node>
<StgValue><ssdm name="B_addr_164"/></StgValue>
</operation>

<operation id="2132" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1535 %add_ln16_56 = add i16 %zext_ln16, i16 42240

]]></Node>
<StgValue><ssdm name="add_ln16_56"/></StgValue>
</operation>

<operation id="2133" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1536 %zext_ln16_171 = zext i16 %add_ln16_56

]]></Node>
<StgValue><ssdm name="zext_ln16_171"/></StgValue>
</operation>

<operation id="2134" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1537 %B_addr_165 = getelementptr i32 %B, i64 0, i64 %zext_ln16_171

]]></Node>
<StgValue><ssdm name="B_addr_165"/></StgValue>
</operation>

<operation id="2135" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1978 %temp_b_162 = load i16 %B_addr_162

]]></Node>
<StgValue><ssdm name="temp_b_162"/></StgValue>
</operation>

<operation id="2136" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1979 %temp_b_163 = load i16 %B_addr_163

]]></Node>
<StgValue><ssdm name="temp_b_163"/></StgValue>
</operation>

<operation id="2137" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1980 %temp_b_164 = load i16 %B_addr_164

]]></Node>
<StgValue><ssdm name="temp_b_164"/></StgValue>
</operation>

<operation id="2138" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1981 %temp_b_165 = load i16 %B_addr_165

]]></Node>
<StgValue><ssdm name="temp_b_165"/></StgValue>
</operation>

<operation id="2139" st_id="83" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2091 %mul_ln17_19 = mul i32 %temp_b_162, i32 %temp_a_162

]]></Node>
<StgValue><ssdm name="mul_ln17_19"/></StgValue>
</operation>

<operation id="2140" st_id="83" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2203 %mul_ln17_131 = mul i32 %temp_b_163, i32 %temp_a_163

]]></Node>
<StgValue><ssdm name="mul_ln17_131"/></StgValue>
</operation>

<operation id="2141" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2487 %add_ln17_159 = add i32 %mul_ln17_19, i32 %mul_ln17_131

]]></Node>
<StgValue><ssdm name="add_ln17_159"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="2142" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:508 %tmp_165 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 166

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2143" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:509 %tmp_166_cast = zext i16 %tmp_165

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="2144" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:510 %A_addr_166 = getelementptr i32 %A, i64 0, i64 %tmp_166_cast

]]></Node>
<StgValue><ssdm name="A_addr_166"/></StgValue>
</operation>

<operation id="2145" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:511 %tmp_166 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 167

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2146" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:512 %tmp_167_cast = zext i16 %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="2147" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:513 %A_addr_167 = getelementptr i32 %A, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="A_addr_167"/></StgValue>
</operation>

<operation id="2148" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:942 %temp_a_164 = load i16 %A_addr_164

]]></Node>
<StgValue><ssdm name="temp_a_164"/></StgValue>
</operation>

<operation id="2149" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:943 %temp_a_165 = load i16 %A_addr_165

]]></Node>
<StgValue><ssdm name="temp_a_165"/></StgValue>
</operation>

<operation id="2150" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:944 %temp_a_166 = load i16 %A_addr_166

]]></Node>
<StgValue><ssdm name="temp_a_166"/></StgValue>
</operation>

<operation id="2151" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:945 %temp_a_167 = load i16 %A_addr_167

]]></Node>
<StgValue><ssdm name="temp_a_167"/></StgValue>
</operation>

<operation id="2152" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1538 %tmp_338_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 83, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_338_cast"/></StgValue>
</operation>

<operation id="2153" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1539 %zext_ln16_172 = zext i16 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_172"/></StgValue>
</operation>

<operation id="2154" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1540 %B_addr_166 = getelementptr i32 %B, i64 0, i64 %zext_ln16_172

]]></Node>
<StgValue><ssdm name="B_addr_166"/></StgValue>
</operation>

<operation id="2155" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1541 %add_ln16_57 = add i16 %zext_ln16, i16 42752

]]></Node>
<StgValue><ssdm name="add_ln16_57"/></StgValue>
</operation>

<operation id="2156" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1542 %zext_ln16_173 = zext i16 %add_ln16_57

]]></Node>
<StgValue><ssdm name="zext_ln16_173"/></StgValue>
</operation>

<operation id="2157" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1543 %B_addr_167 = getelementptr i32 %B, i64 0, i64 %zext_ln16_173

]]></Node>
<StgValue><ssdm name="B_addr_167"/></StgValue>
</operation>

<operation id="2158" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1980 %temp_b_164 = load i16 %B_addr_164

]]></Node>
<StgValue><ssdm name="temp_b_164"/></StgValue>
</operation>

<operation id="2159" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1981 %temp_b_165 = load i16 %B_addr_165

]]></Node>
<StgValue><ssdm name="temp_b_165"/></StgValue>
</operation>

<operation id="2160" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1982 %temp_b_166 = load i16 %B_addr_166

]]></Node>
<StgValue><ssdm name="temp_b_166"/></StgValue>
</operation>

<operation id="2161" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1983 %temp_b_167 = load i16 %B_addr_167

]]></Node>
<StgValue><ssdm name="temp_b_167"/></StgValue>
</operation>

<operation id="2162" st_id="84" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2175 %mul_ln17_103 = mul i32 %temp_b_165, i32 %temp_a_165

]]></Node>
<StgValue><ssdm name="mul_ln17_103"/></StgValue>
</operation>

<operation id="2163" st_id="84" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2310 %mul_ln17_238 = mul i32 %temp_b_164, i32 %temp_a_164

]]></Node>
<StgValue><ssdm name="mul_ln17_238"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="2164" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:514 %tmp_167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 168

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2165" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:515 %tmp_168_cast = zext i16 %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="2166" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:516 %A_addr_168 = getelementptr i32 %A, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="A_addr_168"/></StgValue>
</operation>

<operation id="2167" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:517 %tmp_168 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 169

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2168" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:518 %tmp_169_cast = zext i16 %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="2169" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:519 %A_addr_169 = getelementptr i32 %A, i64 0, i64 %tmp_169_cast

]]></Node>
<StgValue><ssdm name="A_addr_169"/></StgValue>
</operation>

<operation id="2170" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:944 %temp_a_166 = load i16 %A_addr_166

]]></Node>
<StgValue><ssdm name="temp_a_166"/></StgValue>
</operation>

<operation id="2171" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:945 %temp_a_167 = load i16 %A_addr_167

]]></Node>
<StgValue><ssdm name="temp_a_167"/></StgValue>
</operation>

<operation id="2172" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:946 %temp_a_168 = load i16 %A_addr_168

]]></Node>
<StgValue><ssdm name="temp_a_168"/></StgValue>
</operation>

<operation id="2173" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:947 %temp_a_169 = load i16 %A_addr_169

]]></Node>
<StgValue><ssdm name="temp_a_169"/></StgValue>
</operation>

<operation id="2174" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
for.inc22:1544 %tmp_339_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 21, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_339_cast"/></StgValue>
</operation>

<operation id="2175" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1545 %zext_ln16_174 = zext i16 %tmp_339_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_174"/></StgValue>
</operation>

<operation id="2176" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1546 %B_addr_168 = getelementptr i32 %B, i64 0, i64 %zext_ln16_174

]]></Node>
<StgValue><ssdm name="B_addr_168"/></StgValue>
</operation>

<operation id="2177" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1547 %add_ln16_58 = add i16 %zext_ln16, i16 43264

]]></Node>
<StgValue><ssdm name="add_ln16_58"/></StgValue>
</operation>

<operation id="2178" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1548 %zext_ln16_175 = zext i16 %add_ln16_58

]]></Node>
<StgValue><ssdm name="zext_ln16_175"/></StgValue>
</operation>

<operation id="2179" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1549 %B_addr_169 = getelementptr i32 %B, i64 0, i64 %zext_ln16_175

]]></Node>
<StgValue><ssdm name="B_addr_169"/></StgValue>
</operation>

<operation id="2180" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1982 %temp_b_166 = load i16 %B_addr_166

]]></Node>
<StgValue><ssdm name="temp_b_166"/></StgValue>
</operation>

<operation id="2181" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1983 %temp_b_167 = load i16 %B_addr_167

]]></Node>
<StgValue><ssdm name="temp_b_167"/></StgValue>
</operation>

<operation id="2182" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1984 %temp_b_168 = load i16 %B_addr_168

]]></Node>
<StgValue><ssdm name="temp_b_168"/></StgValue>
</operation>

<operation id="2183" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1985 %temp_b_169 = load i16 %B_addr_169

]]></Node>
<StgValue><ssdm name="temp_b_169"/></StgValue>
</operation>

<operation id="2184" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2154 %mul_ln17_82 = mul i32 %temp_b_167, i32 %temp_a_167

]]></Node>
<StgValue><ssdm name="mul_ln17_82"/></StgValue>
</operation>

<operation id="2185" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2285 %mul_ln17_213 = mul i32 %temp_b_166, i32 %temp_a_166

]]></Node>
<StgValue><ssdm name="mul_ln17_213"/></StgValue>
</operation>

<operation id="2186" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2488 %add_ln17_160 = add i32 %add_ln17_159, i32 %add_ln17_158

]]></Node>
<StgValue><ssdm name="add_ln17_160"/></StgValue>
</operation>

<operation id="2187" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2489 %add_ln17_161 = add i32 %mul_ln17_238, i32 %mul_ln17_103

]]></Node>
<StgValue><ssdm name="add_ln17_161"/></StgValue>
</operation>

<operation id="2188" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2490 %add_ln17_162 = add i32 %mul_ln17_213, i32 %mul_ln17_82

]]></Node>
<StgValue><ssdm name="add_ln17_162"/></StgValue>
</operation>

<operation id="2189" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2491 %add_ln17_163 = add i32 %add_ln17_162, i32 %add_ln17_161

]]></Node>
<StgValue><ssdm name="add_ln17_163"/></StgValue>
</operation>

<operation id="2190" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2492 %add_ln17_164 = add i32 %add_ln17_163, i32 %add_ln17_160

]]></Node>
<StgValue><ssdm name="add_ln17_164"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="2191" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:520 %tmp_169 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 170

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2192" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:521 %tmp_170_cast = zext i16 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="2193" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:522 %A_addr_170 = getelementptr i32 %A, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="A_addr_170"/></StgValue>
</operation>

<operation id="2194" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:523 %tmp_170 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 171

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2195" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:524 %tmp_171_cast = zext i16 %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="2196" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:525 %A_addr_171 = getelementptr i32 %A, i64 0, i64 %tmp_171_cast

]]></Node>
<StgValue><ssdm name="A_addr_171"/></StgValue>
</operation>

<operation id="2197" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:946 %temp_a_168 = load i16 %A_addr_168

]]></Node>
<StgValue><ssdm name="temp_a_168"/></StgValue>
</operation>

<operation id="2198" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:947 %temp_a_169 = load i16 %A_addr_169

]]></Node>
<StgValue><ssdm name="temp_a_169"/></StgValue>
</operation>

<operation id="2199" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:948 %temp_a_170 = load i16 %A_addr_170

]]></Node>
<StgValue><ssdm name="temp_a_170"/></StgValue>
</operation>

<operation id="2200" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:949 %temp_a_171 = load i16 %A_addr_171

]]></Node>
<StgValue><ssdm name="temp_a_171"/></StgValue>
</operation>

<operation id="2201" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1550 %tmp_340_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 85, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_340_cast"/></StgValue>
</operation>

<operation id="2202" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1551 %zext_ln16_176 = zext i16 %tmp_340_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_176"/></StgValue>
</operation>

<operation id="2203" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1552 %B_addr_170 = getelementptr i32 %B, i64 0, i64 %zext_ln16_176

]]></Node>
<StgValue><ssdm name="B_addr_170"/></StgValue>
</operation>

<operation id="2204" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1553 %add_ln16_59 = add i16 %zext_ln16, i16 43776

]]></Node>
<StgValue><ssdm name="add_ln16_59"/></StgValue>
</operation>

<operation id="2205" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1554 %zext_ln16_177 = zext i16 %add_ln16_59

]]></Node>
<StgValue><ssdm name="zext_ln16_177"/></StgValue>
</operation>

<operation id="2206" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1555 %B_addr_171 = getelementptr i32 %B, i64 0, i64 %zext_ln16_177

]]></Node>
<StgValue><ssdm name="B_addr_171"/></StgValue>
</operation>

<operation id="2207" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1984 %temp_b_168 = load i16 %B_addr_168

]]></Node>
<StgValue><ssdm name="temp_b_168"/></StgValue>
</operation>

<operation id="2208" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1985 %temp_b_169 = load i16 %B_addr_169

]]></Node>
<StgValue><ssdm name="temp_b_169"/></StgValue>
</operation>

<operation id="2209" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1986 %temp_b_170 = load i16 %B_addr_170

]]></Node>
<StgValue><ssdm name="temp_b_170"/></StgValue>
</operation>

<operation id="2210" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1987 %temp_b_171 = load i16 %B_addr_171

]]></Node>
<StgValue><ssdm name="temp_b_171"/></StgValue>
</operation>

<operation id="2211" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2138 %mul_ln17_66 = mul i32 %temp_b_169, i32 %temp_a_169

]]></Node>
<StgValue><ssdm name="mul_ln17_66"/></StgValue>
</operation>

<operation id="2212" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2271 %mul_ln17_199 = mul i32 %temp_b_168, i32 %temp_a_168

]]></Node>
<StgValue><ssdm name="mul_ln17_199"/></StgValue>
</operation>

<operation id="2213" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2493 %add_ln17_165 = add i32 %mul_ln17_199, i32 %mul_ln17_66

]]></Node>
<StgValue><ssdm name="add_ln17_165"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="2214" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:526 %tmp_171 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 172

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2215" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:527 %tmp_172_cast = zext i16 %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="2216" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:528 %A_addr_172 = getelementptr i32 %A, i64 0, i64 %tmp_172_cast

]]></Node>
<StgValue><ssdm name="A_addr_172"/></StgValue>
</operation>

<operation id="2217" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:529 %tmp_172 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 173

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2218" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:530 %tmp_173_cast = zext i16 %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="2219" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:531 %A_addr_173 = getelementptr i32 %A, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="A_addr_173"/></StgValue>
</operation>

<operation id="2220" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:948 %temp_a_170 = load i16 %A_addr_170

]]></Node>
<StgValue><ssdm name="temp_a_170"/></StgValue>
</operation>

<operation id="2221" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:949 %temp_a_171 = load i16 %A_addr_171

]]></Node>
<StgValue><ssdm name="temp_a_171"/></StgValue>
</operation>

<operation id="2222" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:950 %temp_a_172 = load i16 %A_addr_172

]]></Node>
<StgValue><ssdm name="temp_a_172"/></StgValue>
</operation>

<operation id="2223" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:951 %temp_a_173 = load i16 %A_addr_173

]]></Node>
<StgValue><ssdm name="temp_a_173"/></StgValue>
</operation>

<operation id="2224" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1556 %tmp_341_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 43, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_341_cast"/></StgValue>
</operation>

<operation id="2225" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1557 %zext_ln16_178 = zext i16 %tmp_341_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_178"/></StgValue>
</operation>

<operation id="2226" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1558 %B_addr_172 = getelementptr i32 %B, i64 0, i64 %zext_ln16_178

]]></Node>
<StgValue><ssdm name="B_addr_172"/></StgValue>
</operation>

<operation id="2227" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1559 %add_ln16_60 = add i16 %zext_ln16, i16 44288

]]></Node>
<StgValue><ssdm name="add_ln16_60"/></StgValue>
</operation>

<operation id="2228" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1560 %zext_ln16_179 = zext i16 %add_ln16_60

]]></Node>
<StgValue><ssdm name="zext_ln16_179"/></StgValue>
</operation>

<operation id="2229" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1561 %B_addr_173 = getelementptr i32 %B, i64 0, i64 %zext_ln16_179

]]></Node>
<StgValue><ssdm name="B_addr_173"/></StgValue>
</operation>

<operation id="2230" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1986 %temp_b_170 = load i16 %B_addr_170

]]></Node>
<StgValue><ssdm name="temp_b_170"/></StgValue>
</operation>

<operation id="2231" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1987 %temp_b_171 = load i16 %B_addr_171

]]></Node>
<StgValue><ssdm name="temp_b_171"/></StgValue>
</operation>

<operation id="2232" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1988 %temp_b_172 = load i16 %B_addr_172

]]></Node>
<StgValue><ssdm name="temp_b_172"/></StgValue>
</operation>

<operation id="2233" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1989 %temp_b_173 = load i16 %B_addr_173

]]></Node>
<StgValue><ssdm name="temp_b_173"/></StgValue>
</operation>

<operation id="2234" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2135 %mul_ln17_63 = mul i32 %temp_b_171, i32 %temp_a_171

]]></Node>
<StgValue><ssdm name="mul_ln17_63"/></StgValue>
</operation>

<operation id="2235" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2264 %mul_ln17_192 = mul i32 %temp_b_170, i32 %temp_a_170

]]></Node>
<StgValue><ssdm name="mul_ln17_192"/></StgValue>
</operation>

<operation id="2236" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2494 %add_ln17_166 = add i32 %mul_ln17_192, i32 %mul_ln17_63

]]></Node>
<StgValue><ssdm name="add_ln17_166"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="2237" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:532 %tmp_173 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 174

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2238" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:533 %tmp_174_cast = zext i16 %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="2239" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:534 %A_addr_174 = getelementptr i32 %A, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="A_addr_174"/></StgValue>
</operation>

<operation id="2240" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:535 %tmp_174 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 175

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2241" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:536 %tmp_175_cast = zext i16 %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="2242" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:537 %A_addr_175 = getelementptr i32 %A, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="A_addr_175"/></StgValue>
</operation>

<operation id="2243" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:950 %temp_a_172 = load i16 %A_addr_172

]]></Node>
<StgValue><ssdm name="temp_a_172"/></StgValue>
</operation>

<operation id="2244" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:951 %temp_a_173 = load i16 %A_addr_173

]]></Node>
<StgValue><ssdm name="temp_a_173"/></StgValue>
</operation>

<operation id="2245" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:952 %temp_a_174 = load i16 %A_addr_174

]]></Node>
<StgValue><ssdm name="temp_a_174"/></StgValue>
</operation>

<operation id="2246" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:953 %temp_a_175 = load i16 %A_addr_175

]]></Node>
<StgValue><ssdm name="temp_a_175"/></StgValue>
</operation>

<operation id="2247" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1562 %tmp_342_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 87, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="2248" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1563 %zext_ln16_180 = zext i16 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_180"/></StgValue>
</operation>

<operation id="2249" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1564 %B_addr_174 = getelementptr i32 %B, i64 0, i64 %zext_ln16_180

]]></Node>
<StgValue><ssdm name="B_addr_174"/></StgValue>
</operation>

<operation id="2250" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1565 %add_ln16_61 = add i16 %zext_ln16, i16 44800

]]></Node>
<StgValue><ssdm name="add_ln16_61"/></StgValue>
</operation>

<operation id="2251" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1566 %zext_ln16_181 = zext i16 %add_ln16_61

]]></Node>
<StgValue><ssdm name="zext_ln16_181"/></StgValue>
</operation>

<operation id="2252" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1567 %B_addr_175 = getelementptr i32 %B, i64 0, i64 %zext_ln16_181

]]></Node>
<StgValue><ssdm name="B_addr_175"/></StgValue>
</operation>

<operation id="2253" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1988 %temp_b_172 = load i16 %B_addr_172

]]></Node>
<StgValue><ssdm name="temp_b_172"/></StgValue>
</operation>

<operation id="2254" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1989 %temp_b_173 = load i16 %B_addr_173

]]></Node>
<StgValue><ssdm name="temp_b_173"/></StgValue>
</operation>

<operation id="2255" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1990 %temp_b_174 = load i16 %B_addr_174

]]></Node>
<StgValue><ssdm name="temp_b_174"/></StgValue>
</operation>

<operation id="2256" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1991 %temp_b_175 = load i16 %B_addr_175

]]></Node>
<StgValue><ssdm name="temp_b_175"/></StgValue>
</operation>

<operation id="2257" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2141 %mul_ln17_69 = mul i32 %temp_b_173, i32 %temp_a_173

]]></Node>
<StgValue><ssdm name="mul_ln17_69"/></StgValue>
</operation>

<operation id="2258" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2266 %mul_ln17_194 = mul i32 %temp_b_172, i32 %temp_a_172

]]></Node>
<StgValue><ssdm name="mul_ln17_194"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="2259" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:538 %tmp_175 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 176

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2260" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:539 %tmp_176_cast = zext i16 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="2261" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:540 %A_addr_176 = getelementptr i32 %A, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="A_addr_176"/></StgValue>
</operation>

<operation id="2262" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:541 %tmp_176 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 177

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2263" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:542 %tmp_177_cast = zext i16 %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="2264" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:543 %A_addr_177 = getelementptr i32 %A, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="A_addr_177"/></StgValue>
</operation>

<operation id="2265" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:952 %temp_a_174 = load i16 %A_addr_174

]]></Node>
<StgValue><ssdm name="temp_a_174"/></StgValue>
</operation>

<operation id="2266" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:953 %temp_a_175 = load i16 %A_addr_175

]]></Node>
<StgValue><ssdm name="temp_a_175"/></StgValue>
</operation>

<operation id="2267" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:954 %temp_a_176 = load i16 %A_addr_176

]]></Node>
<StgValue><ssdm name="temp_a_176"/></StgValue>
</operation>

<operation id="2268" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:955 %temp_a_177 = load i16 %A_addr_177

]]></Node>
<StgValue><ssdm name="temp_a_177"/></StgValue>
</operation>

<operation id="2269" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc22:1568 %tmp_343_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 11, i12 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="tmp_343_cast"/></StgValue>
</operation>

<operation id="2270" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1569 %zext_ln16_182 = zext i16 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_182"/></StgValue>
</operation>

<operation id="2271" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1570 %B_addr_176 = getelementptr i32 %B, i64 0, i64 %zext_ln16_182

]]></Node>
<StgValue><ssdm name="B_addr_176"/></StgValue>
</operation>

<operation id="2272" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1571 %add_ln16_62 = add i16 %zext_ln16, i16 45312

]]></Node>
<StgValue><ssdm name="add_ln16_62"/></StgValue>
</operation>

<operation id="2273" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1572 %zext_ln16_183 = zext i16 %add_ln16_62

]]></Node>
<StgValue><ssdm name="zext_ln16_183"/></StgValue>
</operation>

<operation id="2274" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1573 %B_addr_177 = getelementptr i32 %B, i64 0, i64 %zext_ln16_183

]]></Node>
<StgValue><ssdm name="B_addr_177"/></StgValue>
</operation>

<operation id="2275" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1990 %temp_b_174 = load i16 %B_addr_174

]]></Node>
<StgValue><ssdm name="temp_b_174"/></StgValue>
</operation>

<operation id="2276" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1991 %temp_b_175 = load i16 %B_addr_175

]]></Node>
<StgValue><ssdm name="temp_b_175"/></StgValue>
</operation>

<operation id="2277" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1992 %temp_b_176 = load i16 %B_addr_176

]]></Node>
<StgValue><ssdm name="temp_b_176"/></StgValue>
</operation>

<operation id="2278" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1993 %temp_b_177 = load i16 %B_addr_177

]]></Node>
<StgValue><ssdm name="temp_b_177"/></StgValue>
</operation>

<operation id="2279" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2160 %mul_ln17_88 = mul i32 %temp_b_175, i32 %temp_a_175

]]></Node>
<StgValue><ssdm name="mul_ln17_88"/></StgValue>
</operation>

<operation id="2280" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2276 %mul_ln17_204 = mul i32 %temp_b_174, i32 %temp_a_174

]]></Node>
<StgValue><ssdm name="mul_ln17_204"/></StgValue>
</operation>

<operation id="2281" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2495 %add_ln17_167 = add i32 %add_ln17_166, i32 %add_ln17_165

]]></Node>
<StgValue><ssdm name="add_ln17_167"/></StgValue>
</operation>

<operation id="2282" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2496 %add_ln17_168 = add i32 %mul_ln17_194, i32 %mul_ln17_69

]]></Node>
<StgValue><ssdm name="add_ln17_168"/></StgValue>
</operation>

<operation id="2283" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2497 %add_ln17_169 = add i32 %mul_ln17_204, i32 %mul_ln17_88

]]></Node>
<StgValue><ssdm name="add_ln17_169"/></StgValue>
</operation>

<operation id="2284" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2498 %add_ln17_170 = add i32 %add_ln17_169, i32 %add_ln17_168

]]></Node>
<StgValue><ssdm name="add_ln17_170"/></StgValue>
</operation>

<operation id="2285" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2499 %add_ln17_171 = add i32 %add_ln17_170, i32 %add_ln17_167

]]></Node>
<StgValue><ssdm name="add_ln17_171"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="2286" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:544 %tmp_177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 178

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2287" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:545 %tmp_178_cast = zext i16 %tmp_177

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="2288" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:546 %A_addr_178 = getelementptr i32 %A, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="A_addr_178"/></StgValue>
</operation>

<operation id="2289" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:547 %tmp_178 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 179

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2290" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:548 %tmp_179_cast = zext i16 %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="2291" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:549 %A_addr_179 = getelementptr i32 %A, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="A_addr_179"/></StgValue>
</operation>

<operation id="2292" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:954 %temp_a_176 = load i16 %A_addr_176

]]></Node>
<StgValue><ssdm name="temp_a_176"/></StgValue>
</operation>

<operation id="2293" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:955 %temp_a_177 = load i16 %A_addr_177

]]></Node>
<StgValue><ssdm name="temp_a_177"/></StgValue>
</operation>

<operation id="2294" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:956 %temp_a_178 = load i16 %A_addr_178

]]></Node>
<StgValue><ssdm name="temp_a_178"/></StgValue>
</operation>

<operation id="2295" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:957 %temp_a_179 = load i16 %A_addr_179

]]></Node>
<StgValue><ssdm name="temp_a_179"/></StgValue>
</operation>

<operation id="2296" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1574 %tmp_344_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 89, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_344_cast"/></StgValue>
</operation>

<operation id="2297" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1575 %zext_ln16_184 = zext i16 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_184"/></StgValue>
</operation>

<operation id="2298" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1576 %B_addr_178 = getelementptr i32 %B, i64 0, i64 %zext_ln16_184

]]></Node>
<StgValue><ssdm name="B_addr_178"/></StgValue>
</operation>

<operation id="2299" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1577 %add_ln16_63 = add i16 %zext_ln16, i16 45824

]]></Node>
<StgValue><ssdm name="add_ln16_63"/></StgValue>
</operation>

<operation id="2300" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1578 %zext_ln16_185 = zext i16 %add_ln16_63

]]></Node>
<StgValue><ssdm name="zext_ln16_185"/></StgValue>
</operation>

<operation id="2301" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1579 %B_addr_179 = getelementptr i32 %B, i64 0, i64 %zext_ln16_185

]]></Node>
<StgValue><ssdm name="B_addr_179"/></StgValue>
</operation>

<operation id="2302" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1992 %temp_b_176 = load i16 %B_addr_176

]]></Node>
<StgValue><ssdm name="temp_b_176"/></StgValue>
</operation>

<operation id="2303" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1993 %temp_b_177 = load i16 %B_addr_177

]]></Node>
<StgValue><ssdm name="temp_b_177"/></StgValue>
</operation>

<operation id="2304" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1994 %temp_b_178 = load i16 %B_addr_178

]]></Node>
<StgValue><ssdm name="temp_b_178"/></StgValue>
</operation>

<operation id="2305" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1995 %temp_b_179 = load i16 %B_addr_179

]]></Node>
<StgValue><ssdm name="temp_b_179"/></StgValue>
</operation>

<operation id="2306" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2184 %mul_ln17_112 = mul i32 %temp_b_177, i32 %temp_a_177

]]></Node>
<StgValue><ssdm name="mul_ln17_112"/></StgValue>
</operation>

<operation id="2307" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2293 %mul_ln17_221 = mul i32 %temp_b_176, i32 %temp_a_176

]]></Node>
<StgValue><ssdm name="mul_ln17_221"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="2308" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:550 %tmp_179 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 180

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2309" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:551 %tmp_180_cast = zext i16 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="2310" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:552 %A_addr_180 = getelementptr i32 %A, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="A_addr_180"/></StgValue>
</operation>

<operation id="2311" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:553 %tmp_180 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 181

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2312" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:554 %tmp_181_cast = zext i16 %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="2313" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:555 %A_addr_181 = getelementptr i32 %A, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="A_addr_181"/></StgValue>
</operation>

<operation id="2314" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:956 %temp_a_178 = load i16 %A_addr_178

]]></Node>
<StgValue><ssdm name="temp_a_178"/></StgValue>
</operation>

<operation id="2315" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:957 %temp_a_179 = load i16 %A_addr_179

]]></Node>
<StgValue><ssdm name="temp_a_179"/></StgValue>
</operation>

<operation id="2316" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:958 %temp_a_180 = load i16 %A_addr_180

]]></Node>
<StgValue><ssdm name="temp_a_180"/></StgValue>
</operation>

<operation id="2317" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:959 %temp_a_181 = load i16 %A_addr_181

]]></Node>
<StgValue><ssdm name="temp_a_181"/></StgValue>
</operation>

<operation id="2318" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1580 %tmp_345_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 45, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_345_cast"/></StgValue>
</operation>

<operation id="2319" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1581 %zext_ln16_186 = zext i16 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_186"/></StgValue>
</operation>

<operation id="2320" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1582 %B_addr_180 = getelementptr i32 %B, i64 0, i64 %zext_ln16_186

]]></Node>
<StgValue><ssdm name="B_addr_180"/></StgValue>
</operation>

<operation id="2321" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1583 %add_ln16_64 = add i16 %zext_ln16, i16 46336

]]></Node>
<StgValue><ssdm name="add_ln16_64"/></StgValue>
</operation>

<operation id="2322" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1584 %zext_ln16_187 = zext i16 %add_ln16_64

]]></Node>
<StgValue><ssdm name="zext_ln16_187"/></StgValue>
</operation>

<operation id="2323" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1585 %B_addr_181 = getelementptr i32 %B, i64 0, i64 %zext_ln16_187

]]></Node>
<StgValue><ssdm name="B_addr_181"/></StgValue>
</operation>

<operation id="2324" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1994 %temp_b_178 = load i16 %B_addr_178

]]></Node>
<StgValue><ssdm name="temp_b_178"/></StgValue>
</operation>

<operation id="2325" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1995 %temp_b_179 = load i16 %B_addr_179

]]></Node>
<StgValue><ssdm name="temp_b_179"/></StgValue>
</operation>

<operation id="2326" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1996 %temp_b_180 = load i16 %B_addr_180

]]></Node>
<StgValue><ssdm name="temp_b_180"/></StgValue>
</operation>

<operation id="2327" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1997 %temp_b_181 = load i16 %B_addr_181

]]></Node>
<StgValue><ssdm name="temp_b_181"/></StgValue>
</operation>

<operation id="2328" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2215 %mul_ln17_143 = mul i32 %temp_b_179, i32 %temp_a_179

]]></Node>
<StgValue><ssdm name="mul_ln17_143"/></StgValue>
</operation>

<operation id="2329" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2321 %mul_ln17_249 = mul i32 %temp_b_178, i32 %temp_a_178

]]></Node>
<StgValue><ssdm name="mul_ln17_249"/></StgValue>
</operation>

<operation id="2330" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2501 %add_ln17_173 = add i32 %mul_ln17_221, i32 %mul_ln17_112

]]></Node>
<StgValue><ssdm name="add_ln17_173"/></StgValue>
</operation>

<operation id="2331" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2502 %add_ln17_174 = add i32 %mul_ln17_249, i32 %mul_ln17_143

]]></Node>
<StgValue><ssdm name="add_ln17_174"/></StgValue>
</operation>

<operation id="2332" st_id="91" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2503 %add_ln17_175 = add i32 %add_ln17_174, i32 %add_ln17_173

]]></Node>
<StgValue><ssdm name="add_ln17_175"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="2333" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:556 %tmp_181 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 182

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2334" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:557 %tmp_182_cast = zext i16 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="2335" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:558 %A_addr_182 = getelementptr i32 %A, i64 0, i64 %tmp_182_cast

]]></Node>
<StgValue><ssdm name="A_addr_182"/></StgValue>
</operation>

<operation id="2336" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:559 %tmp_182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 183

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2337" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:560 %tmp_183_cast = zext i16 %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="2338" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:561 %A_addr_183 = getelementptr i32 %A, i64 0, i64 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="A_addr_183"/></StgValue>
</operation>

<operation id="2339" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:958 %temp_a_180 = load i16 %A_addr_180

]]></Node>
<StgValue><ssdm name="temp_a_180"/></StgValue>
</operation>

<operation id="2340" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:959 %temp_a_181 = load i16 %A_addr_181

]]></Node>
<StgValue><ssdm name="temp_a_181"/></StgValue>
</operation>

<operation id="2341" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:960 %temp_a_182 = load i16 %A_addr_182

]]></Node>
<StgValue><ssdm name="temp_a_182"/></StgValue>
</operation>

<operation id="2342" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:961 %temp_a_183 = load i16 %A_addr_183

]]></Node>
<StgValue><ssdm name="temp_a_183"/></StgValue>
</operation>

<operation id="2343" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1586 %tmp_346_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 91, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_346_cast"/></StgValue>
</operation>

<operation id="2344" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1587 %zext_ln16_188 = zext i16 %tmp_346_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_188"/></StgValue>
</operation>

<operation id="2345" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1588 %B_addr_182 = getelementptr i32 %B, i64 0, i64 %zext_ln16_188

]]></Node>
<StgValue><ssdm name="B_addr_182"/></StgValue>
</operation>

<operation id="2346" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1589 %add_ln16_65 = add i16 %zext_ln16, i16 46848

]]></Node>
<StgValue><ssdm name="add_ln16_65"/></StgValue>
</operation>

<operation id="2347" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1590 %zext_ln16_189 = zext i16 %add_ln16_65

]]></Node>
<StgValue><ssdm name="zext_ln16_189"/></StgValue>
</operation>

<operation id="2348" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1591 %B_addr_183 = getelementptr i32 %B, i64 0, i64 %zext_ln16_189

]]></Node>
<StgValue><ssdm name="B_addr_183"/></StgValue>
</operation>

<operation id="2349" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1996 %temp_b_180 = load i16 %B_addr_180

]]></Node>
<StgValue><ssdm name="temp_b_180"/></StgValue>
</operation>

<operation id="2350" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1997 %temp_b_181 = load i16 %B_addr_181

]]></Node>
<StgValue><ssdm name="temp_b_181"/></StgValue>
</operation>

<operation id="2351" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1998 %temp_b_182 = load i16 %B_addr_182

]]></Node>
<StgValue><ssdm name="temp_b_182"/></StgValue>
</operation>

<operation id="2352" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1999 %temp_b_183 = load i16 %B_addr_183

]]></Node>
<StgValue><ssdm name="temp_b_183"/></StgValue>
</operation>

<operation id="2353" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2108 %mul_ln17_36 = mul i32 %temp_b_180, i32 %temp_a_180

]]></Node>
<StgValue><ssdm name="mul_ln17_36"/></StgValue>
</operation>

<operation id="2354" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2255 %mul_ln17_183 = mul i32 %temp_b_181, i32 %temp_a_181

]]></Node>
<StgValue><ssdm name="mul_ln17_183"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="2355" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:562 %tmp_183 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 184

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2356" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:563 %tmp_184_cast = zext i16 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="2357" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:564 %A_addr_184 = getelementptr i32 %A, i64 0, i64 %tmp_184_cast

]]></Node>
<StgValue><ssdm name="A_addr_184"/></StgValue>
</operation>

<operation id="2358" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:565 %tmp_184 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 185

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2359" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:566 %tmp_185_cast = zext i16 %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="2360" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:567 %A_addr_185 = getelementptr i32 %A, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="A_addr_185"/></StgValue>
</operation>

<operation id="2361" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:960 %temp_a_182 = load i16 %A_addr_182

]]></Node>
<StgValue><ssdm name="temp_a_182"/></StgValue>
</operation>

<operation id="2362" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:961 %temp_a_183 = load i16 %A_addr_183

]]></Node>
<StgValue><ssdm name="temp_a_183"/></StgValue>
</operation>

<operation id="2363" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:962 %temp_a_184 = load i16 %A_addr_184

]]></Node>
<StgValue><ssdm name="temp_a_184"/></StgValue>
</operation>

<operation id="2364" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:963 %temp_a_185 = load i16 %A_addr_185

]]></Node>
<StgValue><ssdm name="temp_a_185"/></StgValue>
</operation>

<operation id="2365" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
for.inc22:1592 %tmp_347_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 23, i11 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_347_cast"/></StgValue>
</operation>

<operation id="2366" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1593 %zext_ln16_190 = zext i16 %tmp_347_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_190"/></StgValue>
</operation>

<operation id="2367" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1594 %B_addr_184 = getelementptr i32 %B, i64 0, i64 %zext_ln16_190

]]></Node>
<StgValue><ssdm name="B_addr_184"/></StgValue>
</operation>

<operation id="2368" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1595 %add_ln16_66 = add i16 %zext_ln16, i16 47360

]]></Node>
<StgValue><ssdm name="add_ln16_66"/></StgValue>
</operation>

<operation id="2369" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1596 %zext_ln16_191 = zext i16 %add_ln16_66

]]></Node>
<StgValue><ssdm name="zext_ln16_191"/></StgValue>
</operation>

<operation id="2370" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1597 %B_addr_185 = getelementptr i32 %B, i64 0, i64 %zext_ln16_191

]]></Node>
<StgValue><ssdm name="B_addr_185"/></StgValue>
</operation>

<operation id="2371" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1998 %temp_b_182 = load i16 %B_addr_182

]]></Node>
<StgValue><ssdm name="temp_b_182"/></StgValue>
</operation>

<operation id="2372" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1999 %temp_b_183 = load i16 %B_addr_183

]]></Node>
<StgValue><ssdm name="temp_b_183"/></StgValue>
</operation>

<operation id="2373" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2000 %temp_b_184 = load i16 %B_addr_184

]]></Node>
<StgValue><ssdm name="temp_b_184"/></StgValue>
</operation>

<operation id="2374" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2001 %temp_b_185 = load i16 %B_addr_185

]]></Node>
<StgValue><ssdm name="temp_b_185"/></StgValue>
</operation>

<operation id="2375" st_id="93" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2153 %mul_ln17_81 = mul i32 %temp_b_182, i32 %temp_a_182

]]></Node>
<StgValue><ssdm name="mul_ln17_81"/></StgValue>
</operation>

<operation id="2376" st_id="93" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2298 %mul_ln17_226 = mul i32 %temp_b_183, i32 %temp_a_183

]]></Node>
<StgValue><ssdm name="mul_ln17_226"/></StgValue>
</operation>

<operation id="2377" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2504 %add_ln17_176 = add i32 %mul_ln17_36, i32 %mul_ln17_183

]]></Node>
<StgValue><ssdm name="add_ln17_176"/></StgValue>
</operation>

<operation id="2378" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2505 %add_ln17_177 = add i32 %mul_ln17_81, i32 %mul_ln17_226

]]></Node>
<StgValue><ssdm name="add_ln17_177"/></StgValue>
</operation>

<operation id="2379" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2506 %add_ln17_178 = add i32 %add_ln17_177, i32 %add_ln17_176

]]></Node>
<StgValue><ssdm name="add_ln17_178"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="2380" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:568 %tmp_185 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 186

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2381" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:569 %tmp_186_cast = zext i16 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="2382" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:570 %A_addr_186 = getelementptr i32 %A, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="A_addr_186"/></StgValue>
</operation>

<operation id="2383" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:571 %tmp_186 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 187

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:572 %tmp_187_cast = zext i16 %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="2385" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:573 %A_addr_187 = getelementptr i32 %A, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="A_addr_187"/></StgValue>
</operation>

<operation id="2386" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:962 %temp_a_184 = load i16 %A_addr_184

]]></Node>
<StgValue><ssdm name="temp_a_184"/></StgValue>
</operation>

<operation id="2387" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:963 %temp_a_185 = load i16 %A_addr_185

]]></Node>
<StgValue><ssdm name="temp_a_185"/></StgValue>
</operation>

<operation id="2388" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:964 %temp_a_186 = load i16 %A_addr_186

]]></Node>
<StgValue><ssdm name="temp_a_186"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:965 %temp_a_187 = load i16 %A_addr_187

]]></Node>
<StgValue><ssdm name="temp_a_187"/></StgValue>
</operation>

<operation id="2390" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1598 %tmp_348_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 93, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_348_cast"/></StgValue>
</operation>

<operation id="2391" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1599 %zext_ln16_192 = zext i16 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_192"/></StgValue>
</operation>

<operation id="2392" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1600 %B_addr_186 = getelementptr i32 %B, i64 0, i64 %zext_ln16_192

]]></Node>
<StgValue><ssdm name="B_addr_186"/></StgValue>
</operation>

<operation id="2393" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1601 %add_ln16_67 = add i16 %zext_ln16, i16 47872

]]></Node>
<StgValue><ssdm name="add_ln16_67"/></StgValue>
</operation>

<operation id="2394" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1602 %zext_ln16_193 = zext i16 %add_ln16_67

]]></Node>
<StgValue><ssdm name="zext_ln16_193"/></StgValue>
</operation>

<operation id="2395" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1603 %B_addr_187 = getelementptr i32 %B, i64 0, i64 %zext_ln16_193

]]></Node>
<StgValue><ssdm name="B_addr_187"/></StgValue>
</operation>

<operation id="2396" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2000 %temp_b_184 = load i16 %B_addr_184

]]></Node>
<StgValue><ssdm name="temp_b_184"/></StgValue>
</operation>

<operation id="2397" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2001 %temp_b_185 = load i16 %B_addr_185

]]></Node>
<StgValue><ssdm name="temp_b_185"/></StgValue>
</operation>

<operation id="2398" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2002 %temp_b_186 = load i16 %B_addr_186

]]></Node>
<StgValue><ssdm name="temp_b_186"/></StgValue>
</operation>

<operation id="2399" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2003 %temp_b_187 = load i16 %B_addr_187

]]></Node>
<StgValue><ssdm name="temp_b_187"/></StgValue>
</operation>

<operation id="2400" st_id="94" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2104 %mul_ln17_32 = mul i32 %temp_b_185, i32 %temp_a_185

]]></Node>
<StgValue><ssdm name="mul_ln17_32"/></StgValue>
</operation>

<operation id="2401" st_id="94" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2204 %mul_ln17_132 = mul i32 %temp_b_184, i32 %temp_a_184

]]></Node>
<StgValue><ssdm name="mul_ln17_132"/></StgValue>
</operation>

<operation id="2402" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2508 %add_ln17_180 = add i32 %mul_ln17_132, i32 %mul_ln17_32

]]></Node>
<StgValue><ssdm name="add_ln17_180"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="2403" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:574 %tmp_187 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 188

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2404" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:575 %tmp_188_cast = zext i16 %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="2405" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:576 %A_addr_188 = getelementptr i32 %A, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="A_addr_188"/></StgValue>
</operation>

<operation id="2406" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:577 %tmp_188 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 189

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2407" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:578 %tmp_189_cast = zext i16 %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="2408" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:579 %A_addr_189 = getelementptr i32 %A, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="A_addr_189"/></StgValue>
</operation>

<operation id="2409" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:964 %temp_a_186 = load i16 %A_addr_186

]]></Node>
<StgValue><ssdm name="temp_a_186"/></StgValue>
</operation>

<operation id="2410" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:965 %temp_a_187 = load i16 %A_addr_187

]]></Node>
<StgValue><ssdm name="temp_a_187"/></StgValue>
</operation>

<operation id="2411" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:966 %temp_a_188 = load i16 %A_addr_188

]]></Node>
<StgValue><ssdm name="temp_a_188"/></StgValue>
</operation>

<operation id="2412" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:967 %temp_a_189 = load i16 %A_addr_189

]]></Node>
<StgValue><ssdm name="temp_a_189"/></StgValue>
</operation>

<operation id="2413" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc22:1604 %tmp_349_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 47, i10 %zext_ln16_6

]]></Node>
<StgValue><ssdm name="tmp_349_cast"/></StgValue>
</operation>

<operation id="2414" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1605 %zext_ln16_194 = zext i16 %tmp_349_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_194"/></StgValue>
</operation>

<operation id="2415" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1606 %B_addr_188 = getelementptr i32 %B, i64 0, i64 %zext_ln16_194

]]></Node>
<StgValue><ssdm name="B_addr_188"/></StgValue>
</operation>

<operation id="2416" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1607 %add_ln16_68 = add i16 %zext_ln16, i16 48384

]]></Node>
<StgValue><ssdm name="add_ln16_68"/></StgValue>
</operation>

<operation id="2417" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1608 %zext_ln16_195 = zext i16 %add_ln16_68

]]></Node>
<StgValue><ssdm name="zext_ln16_195"/></StgValue>
</operation>

<operation id="2418" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1609 %B_addr_189 = getelementptr i32 %B, i64 0, i64 %zext_ln16_195

]]></Node>
<StgValue><ssdm name="B_addr_189"/></StgValue>
</operation>

<operation id="2419" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2002 %temp_b_186 = load i16 %B_addr_186

]]></Node>
<StgValue><ssdm name="temp_b_186"/></StgValue>
</operation>

<operation id="2420" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2003 %temp_b_187 = load i16 %B_addr_187

]]></Node>
<StgValue><ssdm name="temp_b_187"/></StgValue>
</operation>

<operation id="2421" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2004 %temp_b_188 = load i16 %B_addr_188

]]></Node>
<StgValue><ssdm name="temp_b_188"/></StgValue>
</operation>

<operation id="2422" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2005 %temp_b_189 = load i16 %B_addr_189

]]></Node>
<StgValue><ssdm name="temp_b_189"/></StgValue>
</operation>

<operation id="2423" st_id="95" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2171 %mul_ln17_99 = mul i32 %temp_b_187, i32 %temp_a_187

]]></Node>
<StgValue><ssdm name="mul_ln17_99"/></StgValue>
</operation>

<operation id="2424" st_id="95" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2262 %mul_ln17_190 = mul i32 %temp_b_186, i32 %temp_a_186

]]></Node>
<StgValue><ssdm name="mul_ln17_190"/></StgValue>
</operation>

<operation id="2425" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2509 %add_ln17_181 = add i32 %mul_ln17_190, i32 %mul_ln17_99

]]></Node>
<StgValue><ssdm name="add_ln17_181"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="2426" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:580 %tmp_189 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 190

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2427" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:581 %tmp_190_cast = zext i16 %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="2428" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:582 %A_addr_190 = getelementptr i32 %A, i64 0, i64 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="A_addr_190"/></StgValue>
</operation>

<operation id="2429" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:583 %tmp_190 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 191

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2430" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:584 %tmp_191_cast = zext i16 %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="2431" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:585 %A_addr_191 = getelementptr i32 %A, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="A_addr_191"/></StgValue>
</operation>

<operation id="2432" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:966 %temp_a_188 = load i16 %A_addr_188

]]></Node>
<StgValue><ssdm name="temp_a_188"/></StgValue>
</operation>

<operation id="2433" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:967 %temp_a_189 = load i16 %A_addr_189

]]></Node>
<StgValue><ssdm name="temp_a_189"/></StgValue>
</operation>

<operation id="2434" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:968 %temp_a_190 = load i16 %A_addr_190

]]></Node>
<StgValue><ssdm name="temp_a_190"/></StgValue>
</operation>

<operation id="2435" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:969 %temp_a_191 = load i16 %A_addr_191

]]></Node>
<StgValue><ssdm name="temp_a_191"/></StgValue>
</operation>

<operation id="2436" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
for.inc22:1610 %tmp_350_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 95, i9 %select_ln10

]]></Node>
<StgValue><ssdm name="tmp_350_cast"/></StgValue>
</operation>

<operation id="2437" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1611 %zext_ln16_196 = zext i16 %tmp_350_cast

]]></Node>
<StgValue><ssdm name="zext_ln16_196"/></StgValue>
</operation>

<operation id="2438" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1612 %B_addr_190 = getelementptr i32 %B, i64 0, i64 %zext_ln16_196

]]></Node>
<StgValue><ssdm name="B_addr_190"/></StgValue>
</operation>

<operation id="2439" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1613 %add_ln16_69 = add i16 %zext_ln16, i16 48896

]]></Node>
<StgValue><ssdm name="add_ln16_69"/></StgValue>
</operation>

<operation id="2440" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1614 %zext_ln16_197 = zext i16 %add_ln16_69

]]></Node>
<StgValue><ssdm name="zext_ln16_197"/></StgValue>
</operation>

<operation id="2441" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1615 %B_addr_191 = getelementptr i32 %B, i64 0, i64 %zext_ln16_197

]]></Node>
<StgValue><ssdm name="B_addr_191"/></StgValue>
</operation>

<operation id="2442" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:1812 %add_ln19 = add i16 %tmp, i16 %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="2443" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2004 %temp_b_188 = load i16 %B_addr_188

]]></Node>
<StgValue><ssdm name="temp_b_188"/></StgValue>
</operation>

<operation id="2444" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2005 %temp_b_189 = load i16 %B_addr_189

]]></Node>
<StgValue><ssdm name="temp_b_189"/></StgValue>
</operation>

<operation id="2445" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2006 %temp_b_190 = load i16 %B_addr_190

]]></Node>
<StgValue><ssdm name="temp_b_190"/></StgValue>
</operation>

<operation id="2446" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2007 %temp_b_191 = load i16 %B_addr_191

]]></Node>
<StgValue><ssdm name="temp_b_191"/></StgValue>
</operation>

<operation id="2447" st_id="96" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2239 %mul_ln17_167 = mul i32 %temp_b_189, i32 %temp_a_189

]]></Node>
<StgValue><ssdm name="mul_ln17_167"/></StgValue>
</operation>

<operation id="2448" st_id="96" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2326 %mul_ln17_254 = mul i32 %temp_b_188, i32 %temp_a_188

]]></Node>
<StgValue><ssdm name="mul_ln17_254"/></StgValue>
</operation>

<operation id="2449" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc22:2584 %j = add i9 %select_ln10, i9 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2450" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc22:2586 %icmp_ln11 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="2451" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:2588 %store_ln11 = store i9 %j, i9 %j3

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="2452" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:586 %tmp_191 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 192

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2453" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:587 %tmp_192_cast = zext i16 %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="2454" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:588 %A_addr_192 = getelementptr i32 %A, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="A_addr_192"/></StgValue>
</operation>

<operation id="2455" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:589 %tmp_192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 193

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2456" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:590 %tmp_193_cast = zext i16 %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="2457" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:591 %A_addr_193 = getelementptr i32 %A, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="A_addr_193"/></StgValue>
</operation>

<operation id="2458" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:968 %temp_a_190 = load i16 %A_addr_190

]]></Node>
<StgValue><ssdm name="temp_a_190"/></StgValue>
</operation>

<operation id="2459" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:969 %temp_a_191 = load i16 %A_addr_191

]]></Node>
<StgValue><ssdm name="temp_a_191"/></StgValue>
</operation>

<operation id="2460" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:970 %temp_a_192 = load i16 %A_addr_192

]]></Node>
<StgValue><ssdm name="temp_a_192"/></StgValue>
</operation>

<operation id="2461" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:971 %temp_a_193 = load i16 %A_addr_193

]]></Node>
<StgValue><ssdm name="temp_a_193"/></StgValue>
</operation>

<operation id="2462" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1616 %sext_ln16_57 = sext i15 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_57"/></StgValue>
</operation>

<operation id="2463" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1617 %zext_ln16_198 = zext i16 %sext_ln16_57

]]></Node>
<StgValue><ssdm name="zext_ln16_198"/></StgValue>
</operation>

<operation id="2464" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1618 %B_addr_192 = getelementptr i32 %B, i64 0, i64 %zext_ln16_198

]]></Node>
<StgValue><ssdm name="B_addr_192"/></StgValue>
</operation>

<operation id="2465" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1619 %sext_ln16_58 = sext i15 %add_ln16_21

]]></Node>
<StgValue><ssdm name="sext_ln16_58"/></StgValue>
</operation>

<operation id="2466" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1620 %zext_ln16_199 = zext i16 %sext_ln16_58

]]></Node>
<StgValue><ssdm name="zext_ln16_199"/></StgValue>
</operation>

<operation id="2467" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1621 %B_addr_193 = getelementptr i32 %B, i64 0, i64 %zext_ln16_199

]]></Node>
<StgValue><ssdm name="B_addr_193"/></StgValue>
</operation>

<operation id="2468" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2006 %temp_b_190 = load i16 %B_addr_190

]]></Node>
<StgValue><ssdm name="temp_b_190"/></StgValue>
</operation>

<operation id="2469" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2007 %temp_b_191 = load i16 %B_addr_191

]]></Node>
<StgValue><ssdm name="temp_b_191"/></StgValue>
</operation>

<operation id="2470" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2008 %temp_b_192 = load i16 %B_addr_192

]]></Node>
<StgValue><ssdm name="temp_b_192"/></StgValue>
</operation>

<operation id="2471" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2009 %temp_b_193 = load i16 %B_addr_193

]]></Node>
<StgValue><ssdm name="temp_b_193"/></StgValue>
</operation>

<operation id="2472" st_id="97" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2150 %mul_ln17_78 = mul i32 %temp_b_190, i32 %temp_a_190

]]></Node>
<StgValue><ssdm name="mul_ln17_78"/></StgValue>
</operation>

<operation id="2473" st_id="97" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2314 %mul_ln17_242 = mul i32 %temp_b_191, i32 %temp_a_191

]]></Node>
<StgValue><ssdm name="mul_ln17_242"/></StgValue>
</operation>

<operation id="2474" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2510 %add_ln17_182 = add i32 %add_ln17_181, i32 %add_ln17_180

]]></Node>
<StgValue><ssdm name="add_ln17_182"/></StgValue>
</operation>

<operation id="2475" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2511 %add_ln17_183 = add i32 %mul_ln17_254, i32 %mul_ln17_167

]]></Node>
<StgValue><ssdm name="add_ln17_183"/></StgValue>
</operation>

<operation id="2476" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2512 %add_ln17_184 = add i32 %mul_ln17_78, i32 %mul_ln17_242

]]></Node>
<StgValue><ssdm name="add_ln17_184"/></StgValue>
</operation>

<operation id="2477" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2513 %add_ln17_185 = add i32 %add_ln17_184, i32 %add_ln17_183

]]></Node>
<StgValue><ssdm name="add_ln17_185"/></StgValue>
</operation>

<operation id="2478" st_id="97" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2514 %add_ln17_186 = add i32 %add_ln17_185, i32 %add_ln17_182

]]></Node>
<StgValue><ssdm name="add_ln17_186"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="2479" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:592 %tmp_193 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 194

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2480" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:593 %tmp_194_cast = zext i16 %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="2481" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:594 %A_addr_194 = getelementptr i32 %A, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="A_addr_194"/></StgValue>
</operation>

<operation id="2482" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:595 %tmp_194 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 195

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2483" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:596 %tmp_195_cast = zext i16 %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="2484" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:597 %A_addr_195 = getelementptr i32 %A, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="A_addr_195"/></StgValue>
</operation>

<operation id="2485" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:970 %temp_a_192 = load i16 %A_addr_192

]]></Node>
<StgValue><ssdm name="temp_a_192"/></StgValue>
</operation>

<operation id="2486" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:971 %temp_a_193 = load i16 %A_addr_193

]]></Node>
<StgValue><ssdm name="temp_a_193"/></StgValue>
</operation>

<operation id="2487" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:972 %temp_a_194 = load i16 %A_addr_194

]]></Node>
<StgValue><ssdm name="temp_a_194"/></StgValue>
</operation>

<operation id="2488" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:973 %temp_a_195 = load i16 %A_addr_195

]]></Node>
<StgValue><ssdm name="temp_a_195"/></StgValue>
</operation>

<operation id="2489" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1622 %sext_ln16_59 = sext i15 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_59"/></StgValue>
</operation>

<operation id="2490" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1623 %zext_ln16_200 = zext i16 %sext_ln16_59

]]></Node>
<StgValue><ssdm name="zext_ln16_200"/></StgValue>
</operation>

<operation id="2491" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1624 %B_addr_194 = getelementptr i32 %B, i64 0, i64 %zext_ln16_200

]]></Node>
<StgValue><ssdm name="B_addr_194"/></StgValue>
</operation>

<operation id="2492" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1625 %sext_ln16_60 = sext i15 %add_ln16_22

]]></Node>
<StgValue><ssdm name="sext_ln16_60"/></StgValue>
</operation>

<operation id="2493" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1626 %zext_ln16_201 = zext i16 %sext_ln16_60

]]></Node>
<StgValue><ssdm name="zext_ln16_201"/></StgValue>
</operation>

<operation id="2494" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1627 %B_addr_195 = getelementptr i32 %B, i64 0, i64 %zext_ln16_201

]]></Node>
<StgValue><ssdm name="B_addr_195"/></StgValue>
</operation>

<operation id="2495" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2008 %temp_b_192 = load i16 %B_addr_192

]]></Node>
<StgValue><ssdm name="temp_b_192"/></StgValue>
</operation>

<operation id="2496" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2009 %temp_b_193 = load i16 %B_addr_193

]]></Node>
<StgValue><ssdm name="temp_b_193"/></StgValue>
</operation>

<operation id="2497" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2010 %temp_b_194 = load i16 %B_addr_194

]]></Node>
<StgValue><ssdm name="temp_b_194"/></StgValue>
</operation>

<operation id="2498" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2011 %temp_b_195 = load i16 %B_addr_195

]]></Node>
<StgValue><ssdm name="temp_b_195"/></StgValue>
</operation>

<operation id="2499" st_id="98" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2147 %mul_ln17_75 = mul i32 %temp_b_193, i32 %temp_a_193

]]></Node>
<StgValue><ssdm name="mul_ln17_75"/></StgValue>
</operation>

<operation id="2500" st_id="98" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2230 %mul_ln17_158 = mul i32 %temp_b_192, i32 %temp_a_192

]]></Node>
<StgValue><ssdm name="mul_ln17_158"/></StgValue>
</operation>

<operation id="2501" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2500 %add_ln17_172 = add i32 %add_ln17_171, i32 %add_ln17_164

]]></Node>
<StgValue><ssdm name="add_ln17_172"/></StgValue>
</operation>

<operation id="2502" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2507 %add_ln17_179 = add i32 %add_ln17_178, i32 %add_ln17_175

]]></Node>
<StgValue><ssdm name="add_ln17_179"/></StgValue>
</operation>

<operation id="2503" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2515 %add_ln17_187 = add i32 %add_ln17_186, i32 %add_ln17_179

]]></Node>
<StgValue><ssdm name="add_ln17_187"/></StgValue>
</operation>

<operation id="2504" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2516 %add_ln17_188 = add i32 %add_ln17_187, i32 %add_ln17_172

]]></Node>
<StgValue><ssdm name="add_ln17_188"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="2505" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:598 %tmp_195 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 196

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2506" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:599 %tmp_196_cast = zext i16 %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="2507" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:600 %A_addr_196 = getelementptr i32 %A, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="A_addr_196"/></StgValue>
</operation>

<operation id="2508" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:601 %tmp_196 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 197

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2509" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:602 %tmp_197_cast = zext i16 %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="2510" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:603 %A_addr_197 = getelementptr i32 %A, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="A_addr_197"/></StgValue>
</operation>

<operation id="2511" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:972 %temp_a_194 = load i16 %A_addr_194

]]></Node>
<StgValue><ssdm name="temp_a_194"/></StgValue>
</operation>

<operation id="2512" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:973 %temp_a_195 = load i16 %A_addr_195

]]></Node>
<StgValue><ssdm name="temp_a_195"/></StgValue>
</operation>

<operation id="2513" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:974 %temp_a_196 = load i16 %A_addr_196

]]></Node>
<StgValue><ssdm name="temp_a_196"/></StgValue>
</operation>

<operation id="2514" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:975 %temp_a_197 = load i16 %A_addr_197

]]></Node>
<StgValue><ssdm name="temp_a_197"/></StgValue>
</operation>

<operation id="2515" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1628 %sext_ln16_61 = sext i15 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_61"/></StgValue>
</operation>

<operation id="2516" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1629 %zext_ln16_202 = zext i16 %sext_ln16_61

]]></Node>
<StgValue><ssdm name="zext_ln16_202"/></StgValue>
</operation>

<operation id="2517" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1630 %B_addr_196 = getelementptr i32 %B, i64 0, i64 %zext_ln16_202

]]></Node>
<StgValue><ssdm name="B_addr_196"/></StgValue>
</operation>

<operation id="2518" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1631 %sext_ln16_62 = sext i15 %add_ln16_23

]]></Node>
<StgValue><ssdm name="sext_ln16_62"/></StgValue>
</operation>

<operation id="2519" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1632 %zext_ln16_203 = zext i16 %sext_ln16_62

]]></Node>
<StgValue><ssdm name="zext_ln16_203"/></StgValue>
</operation>

<operation id="2520" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1633 %B_addr_197 = getelementptr i32 %B, i64 0, i64 %zext_ln16_203

]]></Node>
<StgValue><ssdm name="B_addr_197"/></StgValue>
</operation>

<operation id="2521" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2010 %temp_b_194 = load i16 %B_addr_194

]]></Node>
<StgValue><ssdm name="temp_b_194"/></StgValue>
</operation>

<operation id="2522" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2011 %temp_b_195 = load i16 %B_addr_195

]]></Node>
<StgValue><ssdm name="temp_b_195"/></StgValue>
</operation>

<operation id="2523" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2012 %temp_b_196 = load i16 %B_addr_196

]]></Node>
<StgValue><ssdm name="temp_b_196"/></StgValue>
</operation>

<operation id="2524" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2013 %temp_b_197 = load i16 %B_addr_197

]]></Node>
<StgValue><ssdm name="temp_b_197"/></StgValue>
</operation>

<operation id="2525" st_id="99" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2240 %mul_ln17_168 = mul i32 %temp_b_195, i32 %temp_a_195

]]></Node>
<StgValue><ssdm name="mul_ln17_168"/></StgValue>
</operation>

<operation id="2526" st_id="99" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2317 %mul_ln17_245 = mul i32 %temp_b_194, i32 %temp_a_194

]]></Node>
<StgValue><ssdm name="mul_ln17_245"/></StgValue>
</operation>

<operation id="2527" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2518 %add_ln17_190 = add i32 %mul_ln17_158, i32 %mul_ln17_75

]]></Node>
<StgValue><ssdm name="add_ln17_190"/></StgValue>
</operation>

<operation id="2528" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2519 %add_ln17_191 = add i32 %mul_ln17_245, i32 %mul_ln17_168

]]></Node>
<StgValue><ssdm name="add_ln17_191"/></StgValue>
</operation>

<operation id="2529" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2520 %add_ln17_192 = add i32 %add_ln17_191, i32 %add_ln17_190

]]></Node>
<StgValue><ssdm name="add_ln17_192"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="2530" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:604 %tmp_197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 198

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2531" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:605 %tmp_198_cast = zext i16 %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="2532" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:606 %A_addr_198 = getelementptr i32 %A, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="A_addr_198"/></StgValue>
</operation>

<operation id="2533" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:607 %tmp_198 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 199

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2534" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:608 %tmp_199_cast = zext i16 %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="2535" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:609 %A_addr_199 = getelementptr i32 %A, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="A_addr_199"/></StgValue>
</operation>

<operation id="2536" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:974 %temp_a_196 = load i16 %A_addr_196

]]></Node>
<StgValue><ssdm name="temp_a_196"/></StgValue>
</operation>

<operation id="2537" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:975 %temp_a_197 = load i16 %A_addr_197

]]></Node>
<StgValue><ssdm name="temp_a_197"/></StgValue>
</operation>

<operation id="2538" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:976 %temp_a_198 = load i16 %A_addr_198

]]></Node>
<StgValue><ssdm name="temp_a_198"/></StgValue>
</operation>

<operation id="2539" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:977 %temp_a_199 = load i16 %A_addr_199

]]></Node>
<StgValue><ssdm name="temp_a_199"/></StgValue>
</operation>

<operation id="2540" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1634 %sext_ln16_63 = sext i15 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_63"/></StgValue>
</operation>

<operation id="2541" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1635 %zext_ln16_204 = zext i16 %sext_ln16_63

]]></Node>
<StgValue><ssdm name="zext_ln16_204"/></StgValue>
</operation>

<operation id="2542" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1636 %B_addr_198 = getelementptr i32 %B, i64 0, i64 %zext_ln16_204

]]></Node>
<StgValue><ssdm name="B_addr_198"/></StgValue>
</operation>

<operation id="2543" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1637 %sext_ln16_64 = sext i15 %add_ln16_24

]]></Node>
<StgValue><ssdm name="sext_ln16_64"/></StgValue>
</operation>

<operation id="2544" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1638 %zext_ln16_205 = zext i16 %sext_ln16_64

]]></Node>
<StgValue><ssdm name="zext_ln16_205"/></StgValue>
</operation>

<operation id="2545" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1639 %B_addr_199 = getelementptr i32 %B, i64 0, i64 %zext_ln16_205

]]></Node>
<StgValue><ssdm name="B_addr_199"/></StgValue>
</operation>

<operation id="2546" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2012 %temp_b_196 = load i16 %B_addr_196

]]></Node>
<StgValue><ssdm name="temp_b_196"/></StgValue>
</operation>

<operation id="2547" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2013 %temp_b_197 = load i16 %B_addr_197

]]></Node>
<StgValue><ssdm name="temp_b_197"/></StgValue>
</operation>

<operation id="2548" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2014 %temp_b_198 = load i16 %B_addr_198

]]></Node>
<StgValue><ssdm name="temp_b_198"/></StgValue>
</operation>

<operation id="2549" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2015 %temp_b_199 = load i16 %B_addr_199

]]></Node>
<StgValue><ssdm name="temp_b_199"/></StgValue>
</operation>

<operation id="2550" st_id="100" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2082 %mul_ln17_10 = mul i32 %temp_b_197, i32 %temp_a_197

]]></Node>
<StgValue><ssdm name="mul_ln17_10"/></StgValue>
</operation>

<operation id="2551" st_id="100" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2163 %mul_ln17_91 = mul i32 %temp_b_196, i32 %temp_a_196

]]></Node>
<StgValue><ssdm name="mul_ln17_91"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="2552" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:610 %tmp_199 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 200

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2553" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:611 %tmp_200_cast = zext i16 %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="2554" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:612 %A_addr_200 = getelementptr i32 %A, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="A_addr_200"/></StgValue>
</operation>

<operation id="2555" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:613 %tmp_200 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 201

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2556" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:614 %tmp_201_cast = zext i16 %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="2557" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:615 %A_addr_201 = getelementptr i32 %A, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="A_addr_201"/></StgValue>
</operation>

<operation id="2558" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:976 %temp_a_198 = load i16 %A_addr_198

]]></Node>
<StgValue><ssdm name="temp_a_198"/></StgValue>
</operation>

<operation id="2559" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:977 %temp_a_199 = load i16 %A_addr_199

]]></Node>
<StgValue><ssdm name="temp_a_199"/></StgValue>
</operation>

<operation id="2560" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:978 %temp_a_200 = load i16 %A_addr_200

]]></Node>
<StgValue><ssdm name="temp_a_200"/></StgValue>
</operation>

<operation id="2561" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:979 %temp_a_201 = load i16 %A_addr_201

]]></Node>
<StgValue><ssdm name="temp_a_201"/></StgValue>
</operation>

<operation id="2562" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1640 %sext_ln16_65 = sext i15 %tmp_291_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_65"/></StgValue>
</operation>

<operation id="2563" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1641 %zext_ln16_206 = zext i16 %sext_ln16_65

]]></Node>
<StgValue><ssdm name="zext_ln16_206"/></StgValue>
</operation>

<operation id="2564" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1642 %B_addr_200 = getelementptr i32 %B, i64 0, i64 %zext_ln16_206

]]></Node>
<StgValue><ssdm name="B_addr_200"/></StgValue>
</operation>

<operation id="2565" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1643 %sext_ln16_66 = sext i15 %add_ln16_25

]]></Node>
<StgValue><ssdm name="sext_ln16_66"/></StgValue>
</operation>

<operation id="2566" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1644 %zext_ln16_207 = zext i16 %sext_ln16_66

]]></Node>
<StgValue><ssdm name="zext_ln16_207"/></StgValue>
</operation>

<operation id="2567" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1645 %B_addr_201 = getelementptr i32 %B, i64 0, i64 %zext_ln16_207

]]></Node>
<StgValue><ssdm name="B_addr_201"/></StgValue>
</operation>

<operation id="2568" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2014 %temp_b_198 = load i16 %B_addr_198

]]></Node>
<StgValue><ssdm name="temp_b_198"/></StgValue>
</operation>

<operation id="2569" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2015 %temp_b_199 = load i16 %B_addr_199

]]></Node>
<StgValue><ssdm name="temp_b_199"/></StgValue>
</operation>

<operation id="2570" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2016 %temp_b_200 = load i16 %B_addr_200

]]></Node>
<StgValue><ssdm name="temp_b_200"/></StgValue>
</operation>

<operation id="2571" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2017 %temp_b_201 = load i16 %B_addr_201

]]></Node>
<StgValue><ssdm name="temp_b_201"/></StgValue>
</operation>

<operation id="2572" st_id="101" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2190 %mul_ln17_118 = mul i32 %temp_b_199, i32 %temp_a_199

]]></Node>
<StgValue><ssdm name="mul_ln17_118"/></StgValue>
</operation>

<operation id="2573" st_id="101" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2263 %mul_ln17_191 = mul i32 %temp_b_198, i32 %temp_a_198

]]></Node>
<StgValue><ssdm name="mul_ln17_191"/></StgValue>
</operation>

<operation id="2574" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2521 %add_ln17_193 = add i32 %mul_ln17_91, i32 %mul_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln17_193"/></StgValue>
</operation>

<operation id="2575" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2522 %add_ln17_194 = add i32 %mul_ln17_191, i32 %mul_ln17_118

]]></Node>
<StgValue><ssdm name="add_ln17_194"/></StgValue>
</operation>

<operation id="2576" st_id="101" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2523 %add_ln17_195 = add i32 %add_ln17_194, i32 %add_ln17_193

]]></Node>
<StgValue><ssdm name="add_ln17_195"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="2577" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:616 %tmp_201 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 202

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2578" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:617 %tmp_202_cast = zext i16 %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="2579" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:618 %A_addr_202 = getelementptr i32 %A, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="A_addr_202"/></StgValue>
</operation>

<operation id="2580" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:619 %tmp_202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 203

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2581" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:620 %tmp_203_cast = zext i16 %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="2582" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:621 %A_addr_203 = getelementptr i32 %A, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="A_addr_203"/></StgValue>
</operation>

<operation id="2583" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:978 %temp_a_200 = load i16 %A_addr_200

]]></Node>
<StgValue><ssdm name="temp_a_200"/></StgValue>
</operation>

<operation id="2584" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:979 %temp_a_201 = load i16 %A_addr_201

]]></Node>
<StgValue><ssdm name="temp_a_201"/></StgValue>
</operation>

<operation id="2585" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:980 %temp_a_202 = load i16 %A_addr_202

]]></Node>
<StgValue><ssdm name="temp_a_202"/></StgValue>
</operation>

<operation id="2586" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:981 %temp_a_203 = load i16 %A_addr_203

]]></Node>
<StgValue><ssdm name="temp_a_203"/></StgValue>
</operation>

<operation id="2587" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1646 %sext_ln16_67 = sext i15 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_67"/></StgValue>
</operation>

<operation id="2588" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1647 %zext_ln16_208 = zext i16 %sext_ln16_67

]]></Node>
<StgValue><ssdm name="zext_ln16_208"/></StgValue>
</operation>

<operation id="2589" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1648 %B_addr_202 = getelementptr i32 %B, i64 0, i64 %zext_ln16_208

]]></Node>
<StgValue><ssdm name="B_addr_202"/></StgValue>
</operation>

<operation id="2590" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1649 %sext_ln16_68 = sext i15 %add_ln16_26

]]></Node>
<StgValue><ssdm name="sext_ln16_68"/></StgValue>
</operation>

<operation id="2591" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1650 %zext_ln16_209 = zext i16 %sext_ln16_68

]]></Node>
<StgValue><ssdm name="zext_ln16_209"/></StgValue>
</operation>

<operation id="2592" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1651 %B_addr_203 = getelementptr i32 %B, i64 0, i64 %zext_ln16_209

]]></Node>
<StgValue><ssdm name="B_addr_203"/></StgValue>
</operation>

<operation id="2593" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2016 %temp_b_200 = load i16 %B_addr_200

]]></Node>
<StgValue><ssdm name="temp_b_200"/></StgValue>
</operation>

<operation id="2594" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2017 %temp_b_201 = load i16 %B_addr_201

]]></Node>
<StgValue><ssdm name="temp_b_201"/></StgValue>
</operation>

<operation id="2595" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2018 %temp_b_202 = load i16 %B_addr_202

]]></Node>
<StgValue><ssdm name="temp_b_202"/></StgValue>
</operation>

<operation id="2596" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2019 %temp_b_203 = load i16 %B_addr_203

]]></Node>
<StgValue><ssdm name="temp_b_203"/></StgValue>
</operation>

<operation id="2597" st_id="102" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2120 %mul_ln17_48 = mul i32 %temp_b_200, i32 %temp_a_200

]]></Node>
<StgValue><ssdm name="mul_ln17_48"/></StgValue>
</operation>

<operation id="2598" st_id="102" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2299 %mul_ln17_227 = mul i32 %temp_b_201, i32 %temp_a_201

]]></Node>
<StgValue><ssdm name="mul_ln17_227"/></StgValue>
</operation>

<operation id="2599" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2525 %add_ln17_197 = add i32 %mul_ln17_48, i32 %mul_ln17_227

]]></Node>
<StgValue><ssdm name="add_ln17_197"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="2600" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:622 %tmp_203 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 204

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2601" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:623 %tmp_204_cast = zext i16 %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="2602" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:624 %A_addr_204 = getelementptr i32 %A, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="A_addr_204"/></StgValue>
</operation>

<operation id="2603" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:625 %tmp_204 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 205

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2604" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:626 %tmp_205_cast = zext i16 %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="2605" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:627 %A_addr_205 = getelementptr i32 %A, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="A_addr_205"/></StgValue>
</operation>

<operation id="2606" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:980 %temp_a_202 = load i16 %A_addr_202

]]></Node>
<StgValue><ssdm name="temp_a_202"/></StgValue>
</operation>

<operation id="2607" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:981 %temp_a_203 = load i16 %A_addr_203

]]></Node>
<StgValue><ssdm name="temp_a_203"/></StgValue>
</operation>

<operation id="2608" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:982 %temp_a_204 = load i16 %A_addr_204

]]></Node>
<StgValue><ssdm name="temp_a_204"/></StgValue>
</operation>

<operation id="2609" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:983 %temp_a_205 = load i16 %A_addr_205

]]></Node>
<StgValue><ssdm name="temp_a_205"/></StgValue>
</operation>

<operation id="2610" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1652 %sext_ln16_69 = sext i15 %tmp_293_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_69"/></StgValue>
</operation>

<operation id="2611" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1653 %zext_ln16_210 = zext i16 %sext_ln16_69

]]></Node>
<StgValue><ssdm name="zext_ln16_210"/></StgValue>
</operation>

<operation id="2612" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1654 %B_addr_204 = getelementptr i32 %B, i64 0, i64 %zext_ln16_210

]]></Node>
<StgValue><ssdm name="B_addr_204"/></StgValue>
</operation>

<operation id="2613" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1655 %sext_ln16_70 = sext i15 %add_ln16_27

]]></Node>
<StgValue><ssdm name="sext_ln16_70"/></StgValue>
</operation>

<operation id="2614" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1656 %zext_ln16_211 = zext i16 %sext_ln16_70

]]></Node>
<StgValue><ssdm name="zext_ln16_211"/></StgValue>
</operation>

<operation id="2615" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1657 %B_addr_205 = getelementptr i32 %B, i64 0, i64 %zext_ln16_211

]]></Node>
<StgValue><ssdm name="B_addr_205"/></StgValue>
</operation>

<operation id="2616" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2018 %temp_b_202 = load i16 %B_addr_202

]]></Node>
<StgValue><ssdm name="temp_b_202"/></StgValue>
</operation>

<operation id="2617" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2019 %temp_b_203 = load i16 %B_addr_203

]]></Node>
<StgValue><ssdm name="temp_b_203"/></StgValue>
</operation>

<operation id="2618" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2020 %temp_b_204 = load i16 %B_addr_204

]]></Node>
<StgValue><ssdm name="temp_b_204"/></StgValue>
</operation>

<operation id="2619" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2021 %temp_b_205 = load i16 %B_addr_205

]]></Node>
<StgValue><ssdm name="temp_b_205"/></StgValue>
</operation>

<operation id="2620" st_id="103" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2168 %mul_ln17_96 = mul i32 %temp_b_203, i32 %temp_a_203

]]></Node>
<StgValue><ssdm name="mul_ln17_96"/></StgValue>
</operation>

<operation id="2621" st_id="103" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2234 %mul_ln17_162 = mul i32 %temp_b_202, i32 %temp_a_202

]]></Node>
<StgValue><ssdm name="mul_ln17_162"/></StgValue>
</operation>

<operation id="2622" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2526 %add_ln17_198 = add i32 %mul_ln17_162, i32 %mul_ln17_96

]]></Node>
<StgValue><ssdm name="add_ln17_198"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="2623" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:628 %tmp_205 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 206

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2624" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:629 %tmp_206_cast = zext i16 %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="2625" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:630 %A_addr_206 = getelementptr i32 %A, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="A_addr_206"/></StgValue>
</operation>

<operation id="2626" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:631 %tmp_206 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 207

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2627" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:632 %tmp_207_cast = zext i16 %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="2628" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:633 %A_addr_207 = getelementptr i32 %A, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="A_addr_207"/></StgValue>
</operation>

<operation id="2629" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:982 %temp_a_204 = load i16 %A_addr_204

]]></Node>
<StgValue><ssdm name="temp_a_204"/></StgValue>
</operation>

<operation id="2630" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:983 %temp_a_205 = load i16 %A_addr_205

]]></Node>
<StgValue><ssdm name="temp_a_205"/></StgValue>
</operation>

<operation id="2631" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:984 %temp_a_206 = load i16 %A_addr_206

]]></Node>
<StgValue><ssdm name="temp_a_206"/></StgValue>
</operation>

<operation id="2632" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:985 %temp_a_207 = load i16 %A_addr_207

]]></Node>
<StgValue><ssdm name="temp_a_207"/></StgValue>
</operation>

<operation id="2633" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1658 %sext_ln16_71 = sext i15 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_71"/></StgValue>
</operation>

<operation id="2634" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1659 %zext_ln16_212 = zext i16 %sext_ln16_71

]]></Node>
<StgValue><ssdm name="zext_ln16_212"/></StgValue>
</operation>

<operation id="2635" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1660 %B_addr_206 = getelementptr i32 %B, i64 0, i64 %zext_ln16_212

]]></Node>
<StgValue><ssdm name="B_addr_206"/></StgValue>
</operation>

<operation id="2636" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1661 %sext_ln16_72 = sext i15 %add_ln16_28

]]></Node>
<StgValue><ssdm name="sext_ln16_72"/></StgValue>
</operation>

<operation id="2637" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1662 %zext_ln16_213 = zext i16 %sext_ln16_72

]]></Node>
<StgValue><ssdm name="zext_ln16_213"/></StgValue>
</operation>

<operation id="2638" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1663 %B_addr_207 = getelementptr i32 %B, i64 0, i64 %zext_ln16_213

]]></Node>
<StgValue><ssdm name="B_addr_207"/></StgValue>
</operation>

<operation id="2639" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2020 %temp_b_204 = load i16 %B_addr_204

]]></Node>
<StgValue><ssdm name="temp_b_204"/></StgValue>
</operation>

<operation id="2640" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2021 %temp_b_205 = load i16 %B_addr_205

]]></Node>
<StgValue><ssdm name="temp_b_205"/></StgValue>
</operation>

<operation id="2641" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2022 %temp_b_206 = load i16 %B_addr_206

]]></Node>
<StgValue><ssdm name="temp_b_206"/></StgValue>
</operation>

<operation id="2642" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2023 %temp_b_207 = load i16 %B_addr_207

]]></Node>
<StgValue><ssdm name="temp_b_207"/></StgValue>
</operation>

<operation id="2643" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2101 %mul_ln17_29 = mul i32 %temp_b_204, i32 %temp_a_204

]]></Node>
<StgValue><ssdm name="mul_ln17_29"/></StgValue>
</operation>

<operation id="2644" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2289 %mul_ln17_217 = mul i32 %temp_b_205, i32 %temp_a_205

]]></Node>
<StgValue><ssdm name="mul_ln17_217"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="2645" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:634 %tmp_207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 208

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2646" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:635 %tmp_208_cast = zext i16 %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="2647" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:636 %A_addr_208 = getelementptr i32 %A, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="A_addr_208"/></StgValue>
</operation>

<operation id="2648" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:637 %tmp_208 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 209

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2649" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:638 %tmp_209_cast = zext i16 %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="2650" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:639 %A_addr_209 = getelementptr i32 %A, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="A_addr_209"/></StgValue>
</operation>

<operation id="2651" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:984 %temp_a_206 = load i16 %A_addr_206

]]></Node>
<StgValue><ssdm name="temp_a_206"/></StgValue>
</operation>

<operation id="2652" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:985 %temp_a_207 = load i16 %A_addr_207

]]></Node>
<StgValue><ssdm name="temp_a_207"/></StgValue>
</operation>

<operation id="2653" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:986 %temp_a_208 = load i16 %A_addr_208

]]></Node>
<StgValue><ssdm name="temp_a_208"/></StgValue>
</operation>

<operation id="2654" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:987 %temp_a_209 = load i16 %A_addr_209

]]></Node>
<StgValue><ssdm name="temp_a_209"/></StgValue>
</operation>

<operation id="2655" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1664 %sext_ln16_73 = sext i15 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_73"/></StgValue>
</operation>

<operation id="2656" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1665 %zext_ln16_214 = zext i16 %sext_ln16_73

]]></Node>
<StgValue><ssdm name="zext_ln16_214"/></StgValue>
</operation>

<operation id="2657" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1666 %B_addr_208 = getelementptr i32 %B, i64 0, i64 %zext_ln16_214

]]></Node>
<StgValue><ssdm name="B_addr_208"/></StgValue>
</operation>

<operation id="2658" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1667 %sext_ln16_74 = sext i15 %add_ln16_29

]]></Node>
<StgValue><ssdm name="sext_ln16_74"/></StgValue>
</operation>

<operation id="2659" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1668 %zext_ln16_215 = zext i16 %sext_ln16_74

]]></Node>
<StgValue><ssdm name="zext_ln16_215"/></StgValue>
</operation>

<operation id="2660" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1669 %B_addr_209 = getelementptr i32 %B, i64 0, i64 %zext_ln16_215

]]></Node>
<StgValue><ssdm name="B_addr_209"/></StgValue>
</operation>

<operation id="2661" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2022 %temp_b_206 = load i16 %B_addr_206

]]></Node>
<StgValue><ssdm name="temp_b_206"/></StgValue>
</operation>

<operation id="2662" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2023 %temp_b_207 = load i16 %B_addr_207

]]></Node>
<StgValue><ssdm name="temp_b_207"/></StgValue>
</operation>

<operation id="2663" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2024 %temp_b_208 = load i16 %B_addr_208

]]></Node>
<StgValue><ssdm name="temp_b_208"/></StgValue>
</operation>

<operation id="2664" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2025 %temp_b_209 = load i16 %B_addr_209

]]></Node>
<StgValue><ssdm name="temp_b_209"/></StgValue>
</operation>

<operation id="2665" st_id="105" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2170 %mul_ln17_98 = mul i32 %temp_b_207, i32 %temp_a_207

]]></Node>
<StgValue><ssdm name="mul_ln17_98"/></StgValue>
</operation>

<operation id="2666" st_id="105" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2229 %mul_ln17_157 = mul i32 %temp_b_206, i32 %temp_a_206

]]></Node>
<StgValue><ssdm name="mul_ln17_157"/></StgValue>
</operation>

<operation id="2667" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2527 %add_ln17_199 = add i32 %add_ln17_198, i32 %add_ln17_197

]]></Node>
<StgValue><ssdm name="add_ln17_199"/></StgValue>
</operation>

<operation id="2668" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2528 %add_ln17_200 = add i32 %mul_ln17_29, i32 %mul_ln17_217

]]></Node>
<StgValue><ssdm name="add_ln17_200"/></StgValue>
</operation>

<operation id="2669" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2529 %add_ln17_201 = add i32 %mul_ln17_157, i32 %mul_ln17_98

]]></Node>
<StgValue><ssdm name="add_ln17_201"/></StgValue>
</operation>

<operation id="2670" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2530 %add_ln17_202 = add i32 %add_ln17_201, i32 %add_ln17_200

]]></Node>
<StgValue><ssdm name="add_ln17_202"/></StgValue>
</operation>

<operation id="2671" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2531 %add_ln17_203 = add i32 %add_ln17_202, i32 %add_ln17_199

]]></Node>
<StgValue><ssdm name="add_ln17_203"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="2672" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:640 %tmp_209 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 210

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2673" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:641 %tmp_210_cast = zext i16 %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="2674" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:642 %A_addr_210 = getelementptr i32 %A, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="A_addr_210"/></StgValue>
</operation>

<operation id="2675" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:643 %tmp_210 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 211

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2676" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:644 %tmp_211_cast = zext i16 %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="2677" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:645 %A_addr_211 = getelementptr i32 %A, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="A_addr_211"/></StgValue>
</operation>

<operation id="2678" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:986 %temp_a_208 = load i16 %A_addr_208

]]></Node>
<StgValue><ssdm name="temp_a_208"/></StgValue>
</operation>

<operation id="2679" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:987 %temp_a_209 = load i16 %A_addr_209

]]></Node>
<StgValue><ssdm name="temp_a_209"/></StgValue>
</operation>

<operation id="2680" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:988 %temp_a_210 = load i16 %A_addr_210

]]></Node>
<StgValue><ssdm name="temp_a_210"/></StgValue>
</operation>

<operation id="2681" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:989 %temp_a_211 = load i16 %A_addr_211

]]></Node>
<StgValue><ssdm name="temp_a_211"/></StgValue>
</operation>

<operation id="2682" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1670 %sext_ln16_75 = sext i15 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_75"/></StgValue>
</operation>

<operation id="2683" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1671 %zext_ln16_216 = zext i16 %sext_ln16_75

]]></Node>
<StgValue><ssdm name="zext_ln16_216"/></StgValue>
</operation>

<operation id="2684" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1672 %B_addr_210 = getelementptr i32 %B, i64 0, i64 %zext_ln16_216

]]></Node>
<StgValue><ssdm name="B_addr_210"/></StgValue>
</operation>

<operation id="2685" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1673 %sext_ln16_76 = sext i15 %add_ln16_30

]]></Node>
<StgValue><ssdm name="sext_ln16_76"/></StgValue>
</operation>

<operation id="2686" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1674 %zext_ln16_217 = zext i16 %sext_ln16_76

]]></Node>
<StgValue><ssdm name="zext_ln16_217"/></StgValue>
</operation>

<operation id="2687" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1675 %B_addr_211 = getelementptr i32 %B, i64 0, i64 %zext_ln16_217

]]></Node>
<StgValue><ssdm name="B_addr_211"/></StgValue>
</operation>

<operation id="2688" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2024 %temp_b_208 = load i16 %B_addr_208

]]></Node>
<StgValue><ssdm name="temp_b_208"/></StgValue>
</operation>

<operation id="2689" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2025 %temp_b_209 = load i16 %B_addr_209

]]></Node>
<StgValue><ssdm name="temp_b_209"/></StgValue>
</operation>

<operation id="2690" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2026 %temp_b_210 = load i16 %B_addr_210

]]></Node>
<StgValue><ssdm name="temp_b_210"/></StgValue>
</operation>

<operation id="2691" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2027 %temp_b_211 = load i16 %B_addr_211

]]></Node>
<StgValue><ssdm name="temp_b_211"/></StgValue>
</operation>

<operation id="2692" st_id="106" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2110 %mul_ln17_38 = mul i32 %temp_b_208, i32 %temp_a_208

]]></Node>
<StgValue><ssdm name="mul_ln17_38"/></StgValue>
</operation>

<operation id="2693" st_id="106" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2304 %mul_ln17_232 = mul i32 %temp_b_209, i32 %temp_a_209

]]></Node>
<StgValue><ssdm name="mul_ln17_232"/></StgValue>
</operation>

<operation id="2694" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2524 %add_ln17_196 = add i32 %add_ln17_195, i32 %add_ln17_192

]]></Node>
<StgValue><ssdm name="add_ln17_196"/></StgValue>
</operation>

<operation id="2695" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2532 %add_ln17_204 = add i32 %add_ln17_203, i32 %add_ln17_196

]]></Node>
<StgValue><ssdm name="add_ln17_204"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="2696" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:646 %tmp_211 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 212

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2697" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:647 %tmp_212_cast = zext i16 %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="2698" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:648 %A_addr_212 = getelementptr i32 %A, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="A_addr_212"/></StgValue>
</operation>

<operation id="2699" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:649 %tmp_212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 213

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2700" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:650 %tmp_213_cast = zext i16 %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="2701" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:651 %A_addr_213 = getelementptr i32 %A, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="A_addr_213"/></StgValue>
</operation>

<operation id="2702" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:988 %temp_a_210 = load i16 %A_addr_210

]]></Node>
<StgValue><ssdm name="temp_a_210"/></StgValue>
</operation>

<operation id="2703" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:989 %temp_a_211 = load i16 %A_addr_211

]]></Node>
<StgValue><ssdm name="temp_a_211"/></StgValue>
</operation>

<operation id="2704" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:990 %temp_a_212 = load i16 %A_addr_212

]]></Node>
<StgValue><ssdm name="temp_a_212"/></StgValue>
</operation>

<operation id="2705" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:991 %temp_a_213 = load i16 %A_addr_213

]]></Node>
<StgValue><ssdm name="temp_a_213"/></StgValue>
</operation>

<operation id="2706" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1676 %sext_ln16_77 = sext i15 %tmp_297_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_77"/></StgValue>
</operation>

<operation id="2707" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1677 %zext_ln16_218 = zext i16 %sext_ln16_77

]]></Node>
<StgValue><ssdm name="zext_ln16_218"/></StgValue>
</operation>

<operation id="2708" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1678 %B_addr_212 = getelementptr i32 %B, i64 0, i64 %zext_ln16_218

]]></Node>
<StgValue><ssdm name="B_addr_212"/></StgValue>
</operation>

<operation id="2709" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1679 %sext_ln16_78 = sext i15 %add_ln16_31

]]></Node>
<StgValue><ssdm name="sext_ln16_78"/></StgValue>
</operation>

<operation id="2710" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1680 %zext_ln16_219 = zext i16 %sext_ln16_78

]]></Node>
<StgValue><ssdm name="zext_ln16_219"/></StgValue>
</operation>

<operation id="2711" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1681 %B_addr_213 = getelementptr i32 %B, i64 0, i64 %zext_ln16_219

]]></Node>
<StgValue><ssdm name="B_addr_213"/></StgValue>
</operation>

<operation id="2712" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2026 %temp_b_210 = load i16 %B_addr_210

]]></Node>
<StgValue><ssdm name="temp_b_210"/></StgValue>
</operation>

<operation id="2713" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2027 %temp_b_211 = load i16 %B_addr_211

]]></Node>
<StgValue><ssdm name="temp_b_211"/></StgValue>
</operation>

<operation id="2714" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2028 %temp_b_212 = load i16 %B_addr_212

]]></Node>
<StgValue><ssdm name="temp_b_212"/></StgValue>
</operation>

<operation id="2715" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2029 %temp_b_213 = load i16 %B_addr_213

]]></Node>
<StgValue><ssdm name="temp_b_213"/></StgValue>
</operation>

<operation id="2716" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2196 %mul_ln17_124 = mul i32 %temp_b_211, i32 %temp_a_211

]]></Node>
<StgValue><ssdm name="mul_ln17_124"/></StgValue>
</operation>

<operation id="2717" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2250 %mul_ln17_178 = mul i32 %temp_b_210, i32 %temp_a_210

]]></Node>
<StgValue><ssdm name="mul_ln17_178"/></StgValue>
</operation>

<operation id="2718" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2533 %add_ln17_205 = add i32 %mul_ln17_38, i32 %mul_ln17_232

]]></Node>
<StgValue><ssdm name="add_ln17_205"/></StgValue>
</operation>

<operation id="2719" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2534 %add_ln17_206 = add i32 %mul_ln17_178, i32 %mul_ln17_124

]]></Node>
<StgValue><ssdm name="add_ln17_206"/></StgValue>
</operation>

<operation id="2720" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2535 %add_ln17_207 = add i32 %add_ln17_206, i32 %add_ln17_205

]]></Node>
<StgValue><ssdm name="add_ln17_207"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="2721" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:652 %tmp_213 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 214

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2722" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:653 %tmp_214_cast = zext i16 %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="2723" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:654 %A_addr_214 = getelementptr i32 %A, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="A_addr_214"/></StgValue>
</operation>

<operation id="2724" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:655 %tmp_214 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 215

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2725" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:656 %tmp_215_cast = zext i16 %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="2726" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:657 %A_addr_215 = getelementptr i32 %A, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="A_addr_215"/></StgValue>
</operation>

<operation id="2727" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:990 %temp_a_212 = load i16 %A_addr_212

]]></Node>
<StgValue><ssdm name="temp_a_212"/></StgValue>
</operation>

<operation id="2728" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:991 %temp_a_213 = load i16 %A_addr_213

]]></Node>
<StgValue><ssdm name="temp_a_213"/></StgValue>
</operation>

<operation id="2729" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:992 %temp_a_214 = load i16 %A_addr_214

]]></Node>
<StgValue><ssdm name="temp_a_214"/></StgValue>
</operation>

<operation id="2730" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:993 %temp_a_215 = load i16 %A_addr_215

]]></Node>
<StgValue><ssdm name="temp_a_215"/></StgValue>
</operation>

<operation id="2731" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1682 %sext_ln16_79 = sext i15 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_79"/></StgValue>
</operation>

<operation id="2732" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1683 %zext_ln16_220 = zext i16 %sext_ln16_79

]]></Node>
<StgValue><ssdm name="zext_ln16_220"/></StgValue>
</operation>

<operation id="2733" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1684 %B_addr_214 = getelementptr i32 %B, i64 0, i64 %zext_ln16_220

]]></Node>
<StgValue><ssdm name="B_addr_214"/></StgValue>
</operation>

<operation id="2734" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1685 %sext_ln16_80 = sext i15 %add_ln16_32

]]></Node>
<StgValue><ssdm name="sext_ln16_80"/></StgValue>
</operation>

<operation id="2735" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1686 %zext_ln16_221 = zext i16 %sext_ln16_80

]]></Node>
<StgValue><ssdm name="zext_ln16_221"/></StgValue>
</operation>

<operation id="2736" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1687 %B_addr_215 = getelementptr i32 %B, i64 0, i64 %zext_ln16_221

]]></Node>
<StgValue><ssdm name="B_addr_215"/></StgValue>
</operation>

<operation id="2737" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2028 %temp_b_212 = load i16 %B_addr_212

]]></Node>
<StgValue><ssdm name="temp_b_212"/></StgValue>
</operation>

<operation id="2738" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2029 %temp_b_213 = load i16 %B_addr_213

]]></Node>
<StgValue><ssdm name="temp_b_213"/></StgValue>
</operation>

<operation id="2739" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2030 %temp_b_214 = load i16 %B_addr_214

]]></Node>
<StgValue><ssdm name="temp_b_214"/></StgValue>
</operation>

<operation id="2740" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2031 %temp_b_215 = load i16 %B_addr_215

]]></Node>
<StgValue><ssdm name="temp_b_215"/></StgValue>
</operation>

<operation id="2741" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2088 %mul_ln17_16 = mul i32 %temp_b_213, i32 %temp_a_213

]]></Node>
<StgValue><ssdm name="mul_ln17_16"/></StgValue>
</operation>

<operation id="2742" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2142 %mul_ln17_70 = mul i32 %temp_b_212, i32 %temp_a_212

]]></Node>
<StgValue><ssdm name="mul_ln17_70"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="2743" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:658 %tmp_215 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 216

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2744" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:659 %tmp_216_cast = zext i16 %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="2745" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:660 %A_addr_216 = getelementptr i32 %A, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="A_addr_216"/></StgValue>
</operation>

<operation id="2746" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:661 %tmp_216 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 217

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2747" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:662 %tmp_217_cast = zext i16 %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="2748" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:663 %A_addr_217 = getelementptr i32 %A, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="A_addr_217"/></StgValue>
</operation>

<operation id="2749" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:992 %temp_a_214 = load i16 %A_addr_214

]]></Node>
<StgValue><ssdm name="temp_a_214"/></StgValue>
</operation>

<operation id="2750" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:993 %temp_a_215 = load i16 %A_addr_215

]]></Node>
<StgValue><ssdm name="temp_a_215"/></StgValue>
</operation>

<operation id="2751" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:994 %temp_a_216 = load i16 %A_addr_216

]]></Node>
<StgValue><ssdm name="temp_a_216"/></StgValue>
</operation>

<operation id="2752" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:995 %temp_a_217 = load i16 %A_addr_217

]]></Node>
<StgValue><ssdm name="temp_a_217"/></StgValue>
</operation>

<operation id="2753" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1688 %sext_ln16_81 = sext i15 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_81"/></StgValue>
</operation>

<operation id="2754" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1689 %zext_ln16_222 = zext i16 %sext_ln16_81

]]></Node>
<StgValue><ssdm name="zext_ln16_222"/></StgValue>
</operation>

<operation id="2755" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1690 %B_addr_216 = getelementptr i32 %B, i64 0, i64 %zext_ln16_222

]]></Node>
<StgValue><ssdm name="B_addr_216"/></StgValue>
</operation>

<operation id="2756" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1691 %sext_ln16_82 = sext i15 %add_ln16_33

]]></Node>
<StgValue><ssdm name="sext_ln16_82"/></StgValue>
</operation>

<operation id="2757" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1692 %zext_ln16_223 = zext i16 %sext_ln16_82

]]></Node>
<StgValue><ssdm name="zext_ln16_223"/></StgValue>
</operation>

<operation id="2758" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1693 %B_addr_217 = getelementptr i32 %B, i64 0, i64 %zext_ln16_223

]]></Node>
<StgValue><ssdm name="B_addr_217"/></StgValue>
</operation>

<operation id="2759" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2030 %temp_b_214 = load i16 %B_addr_214

]]></Node>
<StgValue><ssdm name="temp_b_214"/></StgValue>
</operation>

<operation id="2760" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2031 %temp_b_215 = load i16 %B_addr_215

]]></Node>
<StgValue><ssdm name="temp_b_215"/></StgValue>
</operation>

<operation id="2761" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2032 %temp_b_216 = load i16 %B_addr_216

]]></Node>
<StgValue><ssdm name="temp_b_216"/></StgValue>
</operation>

<operation id="2762" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2033 %temp_b_217 = load i16 %B_addr_217

]]></Node>
<StgValue><ssdm name="temp_b_217"/></StgValue>
</operation>

<operation id="2763" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2245 %mul_ln17_173 = mul i32 %temp_b_215, i32 %temp_a_215

]]></Node>
<StgValue><ssdm name="mul_ln17_173"/></StgValue>
</operation>

<operation id="2764" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2291 %mul_ln17_219 = mul i32 %temp_b_214, i32 %temp_a_214

]]></Node>
<StgValue><ssdm name="mul_ln17_219"/></StgValue>
</operation>

<operation id="2765" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2536 %add_ln17_208 = add i32 %mul_ln17_70, i32 %mul_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln17_208"/></StgValue>
</operation>

<operation id="2766" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2537 %add_ln17_209 = add i32 %mul_ln17_219, i32 %mul_ln17_173

]]></Node>
<StgValue><ssdm name="add_ln17_209"/></StgValue>
</operation>

<operation id="2767" st_id="109" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2538 %add_ln17_210 = add i32 %add_ln17_209, i32 %add_ln17_208

]]></Node>
<StgValue><ssdm name="add_ln17_210"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="2768" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:664 %tmp_217 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 218

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2769" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:665 %tmp_218_cast = zext i16 %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="2770" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:666 %A_addr_218 = getelementptr i32 %A, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="A_addr_218"/></StgValue>
</operation>

<operation id="2771" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:667 %tmp_218 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 219

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2772" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:668 %tmp_219_cast = zext i16 %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="2773" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:669 %A_addr_219 = getelementptr i32 %A, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="A_addr_219"/></StgValue>
</operation>

<operation id="2774" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:994 %temp_a_216 = load i16 %A_addr_216

]]></Node>
<StgValue><ssdm name="temp_a_216"/></StgValue>
</operation>

<operation id="2775" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:995 %temp_a_217 = load i16 %A_addr_217

]]></Node>
<StgValue><ssdm name="temp_a_217"/></StgValue>
</operation>

<operation id="2776" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:996 %temp_a_218 = load i16 %A_addr_218

]]></Node>
<StgValue><ssdm name="temp_a_218"/></StgValue>
</operation>

<operation id="2777" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:997 %temp_a_219 = load i16 %A_addr_219

]]></Node>
<StgValue><ssdm name="temp_a_219"/></StgValue>
</operation>

<operation id="2778" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1694 %sext_ln16_83 = sext i15 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_83"/></StgValue>
</operation>

<operation id="2779" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1695 %zext_ln16_224 = zext i16 %sext_ln16_83

]]></Node>
<StgValue><ssdm name="zext_ln16_224"/></StgValue>
</operation>

<operation id="2780" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1696 %B_addr_218 = getelementptr i32 %B, i64 0, i64 %zext_ln16_224

]]></Node>
<StgValue><ssdm name="B_addr_218"/></StgValue>
</operation>

<operation id="2781" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1697 %sext_ln16_84 = sext i15 %add_ln16_34

]]></Node>
<StgValue><ssdm name="sext_ln16_84"/></StgValue>
</operation>

<operation id="2782" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1698 %zext_ln16_225 = zext i16 %sext_ln16_84

]]></Node>
<StgValue><ssdm name="zext_ln16_225"/></StgValue>
</operation>

<operation id="2783" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1699 %B_addr_219 = getelementptr i32 %B, i64 0, i64 %zext_ln16_225

]]></Node>
<StgValue><ssdm name="B_addr_219"/></StgValue>
</operation>

<operation id="2784" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2032 %temp_b_216 = load i16 %B_addr_216

]]></Node>
<StgValue><ssdm name="temp_b_216"/></StgValue>
</operation>

<operation id="2785" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2033 %temp_b_217 = load i16 %B_addr_217

]]></Node>
<StgValue><ssdm name="temp_b_217"/></StgValue>
</operation>

<operation id="2786" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2034 %temp_b_218 = load i16 %B_addr_218

]]></Node>
<StgValue><ssdm name="temp_b_218"/></StgValue>
</operation>

<operation id="2787" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2035 %temp_b_219 = load i16 %B_addr_219

]]></Node>
<StgValue><ssdm name="temp_b_219"/></StgValue>
</operation>

<operation id="2788" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2151 %mul_ln17_79 = mul i32 %temp_b_217, i32 %temp_a_217

]]></Node>
<StgValue><ssdm name="mul_ln17_79"/></StgValue>
</operation>

<operation id="2789" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2198 %mul_ln17_126 = mul i32 %temp_b_216, i32 %temp_a_216

]]></Node>
<StgValue><ssdm name="mul_ln17_126"/></StgValue>
</operation>

<operation id="2790" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2540 %add_ln17_212 = add i32 %mul_ln17_126, i32 %mul_ln17_79

]]></Node>
<StgValue><ssdm name="add_ln17_212"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="2791" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:670 %tmp_219 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 220

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2792" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:671 %tmp_220_cast = zext i16 %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="2793" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:672 %A_addr_220 = getelementptr i32 %A, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="A_addr_220"/></StgValue>
</operation>

<operation id="2794" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:673 %tmp_220 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 221

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2795" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:674 %tmp_221_cast = zext i16 %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="2796" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:675 %A_addr_221 = getelementptr i32 %A, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="A_addr_221"/></StgValue>
</operation>

<operation id="2797" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:996 %temp_a_218 = load i16 %A_addr_218

]]></Node>
<StgValue><ssdm name="temp_a_218"/></StgValue>
</operation>

<operation id="2798" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:997 %temp_a_219 = load i16 %A_addr_219

]]></Node>
<StgValue><ssdm name="temp_a_219"/></StgValue>
</operation>

<operation id="2799" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:998 %temp_a_220 = load i16 %A_addr_220

]]></Node>
<StgValue><ssdm name="temp_a_220"/></StgValue>
</operation>

<operation id="2800" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:999 %temp_a_221 = load i16 %A_addr_221

]]></Node>
<StgValue><ssdm name="temp_a_221"/></StgValue>
</operation>

<operation id="2801" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1700 %sext_ln16_85 = sext i15 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_85"/></StgValue>
</operation>

<operation id="2802" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1701 %zext_ln16_226 = zext i16 %sext_ln16_85

]]></Node>
<StgValue><ssdm name="zext_ln16_226"/></StgValue>
</operation>

<operation id="2803" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1702 %B_addr_220 = getelementptr i32 %B, i64 0, i64 %zext_ln16_226

]]></Node>
<StgValue><ssdm name="B_addr_220"/></StgValue>
</operation>

<operation id="2804" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1703 %sext_ln16_86 = sext i15 %add_ln16_35

]]></Node>
<StgValue><ssdm name="sext_ln16_86"/></StgValue>
</operation>

<operation id="2805" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1704 %zext_ln16_227 = zext i16 %sext_ln16_86

]]></Node>
<StgValue><ssdm name="zext_ln16_227"/></StgValue>
</operation>

<operation id="2806" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1705 %B_addr_221 = getelementptr i32 %B, i64 0, i64 %zext_ln16_227

]]></Node>
<StgValue><ssdm name="B_addr_221"/></StgValue>
</operation>

<operation id="2807" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2034 %temp_b_218 = load i16 %B_addr_218

]]></Node>
<StgValue><ssdm name="temp_b_218"/></StgValue>
</operation>

<operation id="2808" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2035 %temp_b_219 = load i16 %B_addr_219

]]></Node>
<StgValue><ssdm name="temp_b_219"/></StgValue>
</operation>

<operation id="2809" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2036 %temp_b_220 = load i16 %B_addr_220

]]></Node>
<StgValue><ssdm name="temp_b_220"/></StgValue>
</operation>

<operation id="2810" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2037 %temp_b_221 = load i16 %B_addr_221

]]></Node>
<StgValue><ssdm name="temp_b_221"/></StgValue>
</operation>

<operation id="2811" st_id="111" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2105 %mul_ln17_33 = mul i32 %temp_b_218, i32 %temp_a_218

]]></Node>
<StgValue><ssdm name="mul_ln17_33"/></StgValue>
</operation>

<operation id="2812" st_id="111" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2313 %mul_ln17_241 = mul i32 %temp_b_219, i32 %temp_a_219

]]></Node>
<StgValue><ssdm name="mul_ln17_241"/></StgValue>
</operation>

<operation id="2813" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2541 %add_ln17_213 = add i32 %mul_ln17_33, i32 %mul_ln17_241

]]></Node>
<StgValue><ssdm name="add_ln17_213"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="2814" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:676 %tmp_221 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 222

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2815" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:677 %tmp_222_cast = zext i16 %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="2816" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:678 %A_addr_222 = getelementptr i32 %A, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="A_addr_222"/></StgValue>
</operation>

<operation id="2817" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:679 %tmp_222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 223

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2818" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:680 %tmp_223_cast = zext i16 %tmp_222

]]></Node>
<StgValue><ssdm name="tmp_223_cast"/></StgValue>
</operation>

<operation id="2819" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:681 %A_addr_223 = getelementptr i32 %A, i64 0, i64 %tmp_223_cast

]]></Node>
<StgValue><ssdm name="A_addr_223"/></StgValue>
</operation>

<operation id="2820" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:998 %temp_a_220 = load i16 %A_addr_220

]]></Node>
<StgValue><ssdm name="temp_a_220"/></StgValue>
</operation>

<operation id="2821" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:999 %temp_a_221 = load i16 %A_addr_221

]]></Node>
<StgValue><ssdm name="temp_a_221"/></StgValue>
</operation>

<operation id="2822" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1000 %temp_a_222 = load i16 %A_addr_222

]]></Node>
<StgValue><ssdm name="temp_a_222"/></StgValue>
</operation>

<operation id="2823" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1001 %temp_a_223 = load i16 %A_addr_223

]]></Node>
<StgValue><ssdm name="temp_a_223"/></StgValue>
</operation>

<operation id="2824" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1706 %sext_ln16_87 = sext i15 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_87"/></StgValue>
</operation>

<operation id="2825" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1707 %zext_ln16_228 = zext i16 %sext_ln16_87

]]></Node>
<StgValue><ssdm name="zext_ln16_228"/></StgValue>
</operation>

<operation id="2826" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1708 %B_addr_222 = getelementptr i32 %B, i64 0, i64 %zext_ln16_228

]]></Node>
<StgValue><ssdm name="B_addr_222"/></StgValue>
</operation>

<operation id="2827" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="15">
<![CDATA[
for.inc22:1709 %sext_ln16_88 = sext i15 %add_ln16_36

]]></Node>
<StgValue><ssdm name="sext_ln16_88"/></StgValue>
</operation>

<operation id="2828" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1710 %zext_ln16_229 = zext i16 %sext_ln16_88

]]></Node>
<StgValue><ssdm name="zext_ln16_229"/></StgValue>
</operation>

<operation id="2829" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1711 %B_addr_223 = getelementptr i32 %B, i64 0, i64 %zext_ln16_229

]]></Node>
<StgValue><ssdm name="B_addr_223"/></StgValue>
</operation>

<operation id="2830" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2036 %temp_b_220 = load i16 %B_addr_220

]]></Node>
<StgValue><ssdm name="temp_b_220"/></StgValue>
</operation>

<operation id="2831" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2037 %temp_b_221 = load i16 %B_addr_221

]]></Node>
<StgValue><ssdm name="temp_b_221"/></StgValue>
</operation>

<operation id="2832" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2038 %temp_b_222 = load i16 %B_addr_222

]]></Node>
<StgValue><ssdm name="temp_b_222"/></StgValue>
</operation>

<operation id="2833" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2039 %temp_b_223 = load i16 %B_addr_223

]]></Node>
<StgValue><ssdm name="temp_b_223"/></StgValue>
</operation>

<operation id="2834" st_id="112" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2233 %mul_ln17_161 = mul i32 %temp_b_221, i32 %temp_a_221

]]></Node>
<StgValue><ssdm name="mul_ln17_161"/></StgValue>
</operation>

<operation id="2835" st_id="112" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2273 %mul_ln17_201 = mul i32 %temp_b_220, i32 %temp_a_220

]]></Node>
<StgValue><ssdm name="mul_ln17_201"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="2836" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:682 %tmp_223 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 224

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2837" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:683 %tmp_224_cast = zext i16 %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="2838" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:684 %A_addr_224 = getelementptr i32 %A, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="A_addr_224"/></StgValue>
</operation>

<operation id="2839" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:685 %tmp_224 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 225

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2840" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:686 %tmp_225_cast = zext i16 %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="2841" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:687 %A_addr_225 = getelementptr i32 %A, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="A_addr_225"/></StgValue>
</operation>

<operation id="2842" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1000 %temp_a_222 = load i16 %A_addr_222

]]></Node>
<StgValue><ssdm name="temp_a_222"/></StgValue>
</operation>

<operation id="2843" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1001 %temp_a_223 = load i16 %A_addr_223

]]></Node>
<StgValue><ssdm name="temp_a_223"/></StgValue>
</operation>

<operation id="2844" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1002 %temp_a_224 = load i16 %A_addr_224

]]></Node>
<StgValue><ssdm name="temp_a_224"/></StgValue>
</operation>

<operation id="2845" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1003 %temp_a_225 = load i16 %A_addr_225

]]></Node>
<StgValue><ssdm name="temp_a_225"/></StgValue>
</operation>

<operation id="2846" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1712 %sext_ln16_89 = sext i14 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_89"/></StgValue>
</operation>

<operation id="2847" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1713 %zext_ln16_230 = zext i16 %sext_ln16_89

]]></Node>
<StgValue><ssdm name="zext_ln16_230"/></StgValue>
</operation>

<operation id="2848" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1714 %B_addr_224 = getelementptr i32 %B, i64 0, i64 %zext_ln16_230

]]></Node>
<StgValue><ssdm name="B_addr_224"/></StgValue>
</operation>

<operation id="2849" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1715 %sext_ln16_90 = sext i14 %add_ln16_12

]]></Node>
<StgValue><ssdm name="sext_ln16_90"/></StgValue>
</operation>

<operation id="2850" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1716 %zext_ln16_231 = zext i16 %sext_ln16_90

]]></Node>
<StgValue><ssdm name="zext_ln16_231"/></StgValue>
</operation>

<operation id="2851" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1717 %B_addr_225 = getelementptr i32 %B, i64 0, i64 %zext_ln16_231

]]></Node>
<StgValue><ssdm name="B_addr_225"/></StgValue>
</operation>

<operation id="2852" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2038 %temp_b_222 = load i16 %B_addr_222

]]></Node>
<StgValue><ssdm name="temp_b_222"/></StgValue>
</operation>

<operation id="2853" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2039 %temp_b_223 = load i16 %B_addr_223

]]></Node>
<StgValue><ssdm name="temp_b_223"/></StgValue>
</operation>

<operation id="2854" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2040 %temp_b_224 = load i16 %B_addr_224

]]></Node>
<StgValue><ssdm name="temp_b_224"/></StgValue>
</operation>

<operation id="2855" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2041 %temp_b_225 = load i16 %B_addr_225

]]></Node>
<StgValue><ssdm name="temp_b_225"/></StgValue>
</operation>

<operation id="2856" st_id="113" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2157 %mul_ln17_85 = mul i32 %temp_b_223, i32 %temp_a_223

]]></Node>
<StgValue><ssdm name="mul_ln17_85"/></StgValue>
</operation>

<operation id="2857" st_id="113" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2195 %mul_ln17_123 = mul i32 %temp_b_222, i32 %temp_a_222

]]></Node>
<StgValue><ssdm name="mul_ln17_123"/></StgValue>
</operation>

<operation id="2858" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2542 %add_ln17_214 = add i32 %add_ln17_213, i32 %add_ln17_212

]]></Node>
<StgValue><ssdm name="add_ln17_214"/></StgValue>
</operation>

<operation id="2859" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2543 %add_ln17_215 = add i32 %mul_ln17_201, i32 %mul_ln17_161

]]></Node>
<StgValue><ssdm name="add_ln17_215"/></StgValue>
</operation>

<operation id="2860" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2544 %add_ln17_216 = add i32 %mul_ln17_123, i32 %mul_ln17_85

]]></Node>
<StgValue><ssdm name="add_ln17_216"/></StgValue>
</operation>

<operation id="2861" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2545 %add_ln17_217 = add i32 %add_ln17_216, i32 %add_ln17_215

]]></Node>
<StgValue><ssdm name="add_ln17_217"/></StgValue>
</operation>

<operation id="2862" st_id="113" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2546 %add_ln17_218 = add i32 %add_ln17_217, i32 %add_ln17_214

]]></Node>
<StgValue><ssdm name="add_ln17_218"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="2863" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:688 %tmp_225 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 226

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2864" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:689 %tmp_226_cast = zext i16 %tmp_225

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="2865" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:690 %A_addr_226 = getelementptr i32 %A, i64 0, i64 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="A_addr_226"/></StgValue>
</operation>

<operation id="2866" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:691 %tmp_226 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 227

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2867" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:692 %tmp_227_cast = zext i16 %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="2868" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:693 %A_addr_227 = getelementptr i32 %A, i64 0, i64 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="A_addr_227"/></StgValue>
</operation>

<operation id="2869" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1002 %temp_a_224 = load i16 %A_addr_224

]]></Node>
<StgValue><ssdm name="temp_a_224"/></StgValue>
</operation>

<operation id="2870" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1003 %temp_a_225 = load i16 %A_addr_225

]]></Node>
<StgValue><ssdm name="temp_a_225"/></StgValue>
</operation>

<operation id="2871" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1004 %temp_a_226 = load i16 %A_addr_226

]]></Node>
<StgValue><ssdm name="temp_a_226"/></StgValue>
</operation>

<operation id="2872" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1005 %temp_a_227 = load i16 %A_addr_227

]]></Node>
<StgValue><ssdm name="temp_a_227"/></StgValue>
</operation>

<operation id="2873" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1718 %sext_ln16_91 = sext i14 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_91"/></StgValue>
</operation>

<operation id="2874" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1719 %zext_ln16_232 = zext i16 %sext_ln16_91

]]></Node>
<StgValue><ssdm name="zext_ln16_232"/></StgValue>
</operation>

<operation id="2875" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1720 %B_addr_226 = getelementptr i32 %B, i64 0, i64 %zext_ln16_232

]]></Node>
<StgValue><ssdm name="B_addr_226"/></StgValue>
</operation>

<operation id="2876" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1721 %sext_ln16_92 = sext i14 %add_ln16_13

]]></Node>
<StgValue><ssdm name="sext_ln16_92"/></StgValue>
</operation>

<operation id="2877" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1722 %zext_ln16_233 = zext i16 %sext_ln16_92

]]></Node>
<StgValue><ssdm name="zext_ln16_233"/></StgValue>
</operation>

<operation id="2878" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1723 %B_addr_227 = getelementptr i32 %B, i64 0, i64 %zext_ln16_233

]]></Node>
<StgValue><ssdm name="B_addr_227"/></StgValue>
</operation>

<operation id="2879" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2040 %temp_b_224 = load i16 %B_addr_224

]]></Node>
<StgValue><ssdm name="temp_b_224"/></StgValue>
</operation>

<operation id="2880" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2041 %temp_b_225 = load i16 %B_addr_225

]]></Node>
<StgValue><ssdm name="temp_b_225"/></StgValue>
</operation>

<operation id="2881" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2042 %temp_b_226 = load i16 %B_addr_226

]]></Node>
<StgValue><ssdm name="temp_b_226"/></StgValue>
</operation>

<operation id="2882" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2043 %temp_b_227 = load i16 %B_addr_227

]]></Node>
<StgValue><ssdm name="temp_b_227"/></StgValue>
</operation>

<operation id="2883" st_id="114" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2080 %mul_ln17_8 = mul i32 %temp_b_225, i32 %temp_a_225

]]></Node>
<StgValue><ssdm name="mul_ln17_8"/></StgValue>
</operation>

<operation id="2884" st_id="114" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2119 %mul_ln17_47 = mul i32 %temp_b_224, i32 %temp_a_224

]]></Node>
<StgValue><ssdm name="mul_ln17_47"/></StgValue>
</operation>

<operation id="2885" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2539 %add_ln17_211 = add i32 %add_ln17_210, i32 %add_ln17_207

]]></Node>
<StgValue><ssdm name="add_ln17_211"/></StgValue>
</operation>

<operation id="2886" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2547 %add_ln17_219 = add i32 %add_ln17_218, i32 %add_ln17_211

]]></Node>
<StgValue><ssdm name="add_ln17_219"/></StgValue>
</operation>

<operation id="2887" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2549 %add_ln17_221 = add i32 %mul_ln17_47, i32 %mul_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln17_221"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="2888" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:694 %tmp_227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 228

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2889" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:695 %tmp_228_cast = zext i16 %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="2890" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:696 %A_addr_228 = getelementptr i32 %A, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="A_addr_228"/></StgValue>
</operation>

<operation id="2891" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:697 %tmp_228 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 229

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2892" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:698 %tmp_229_cast = zext i16 %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="2893" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:699 %A_addr_229 = getelementptr i32 %A, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="A_addr_229"/></StgValue>
</operation>

<operation id="2894" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1004 %temp_a_226 = load i16 %A_addr_226

]]></Node>
<StgValue><ssdm name="temp_a_226"/></StgValue>
</operation>

<operation id="2895" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1005 %temp_a_227 = load i16 %A_addr_227

]]></Node>
<StgValue><ssdm name="temp_a_227"/></StgValue>
</operation>

<operation id="2896" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1006 %temp_a_228 = load i16 %A_addr_228

]]></Node>
<StgValue><ssdm name="temp_a_228"/></StgValue>
</operation>

<operation id="2897" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1007 %temp_a_229 = load i16 %A_addr_229

]]></Node>
<StgValue><ssdm name="temp_a_229"/></StgValue>
</operation>

<operation id="2898" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1724 %sext_ln16_93 = sext i14 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_93"/></StgValue>
</operation>

<operation id="2899" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1725 %zext_ln16_234 = zext i16 %sext_ln16_93

]]></Node>
<StgValue><ssdm name="zext_ln16_234"/></StgValue>
</operation>

<operation id="2900" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1726 %B_addr_228 = getelementptr i32 %B, i64 0, i64 %zext_ln16_234

]]></Node>
<StgValue><ssdm name="B_addr_228"/></StgValue>
</operation>

<operation id="2901" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1727 %sext_ln16_94 = sext i14 %add_ln16_14

]]></Node>
<StgValue><ssdm name="sext_ln16_94"/></StgValue>
</operation>

<operation id="2902" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1728 %zext_ln16_235 = zext i16 %sext_ln16_94

]]></Node>
<StgValue><ssdm name="zext_ln16_235"/></StgValue>
</operation>

<operation id="2903" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1729 %B_addr_229 = getelementptr i32 %B, i64 0, i64 %zext_ln16_235

]]></Node>
<StgValue><ssdm name="B_addr_229"/></StgValue>
</operation>

<operation id="2904" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2042 %temp_b_226 = load i16 %B_addr_226

]]></Node>
<StgValue><ssdm name="temp_b_226"/></StgValue>
</operation>

<operation id="2905" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2043 %temp_b_227 = load i16 %B_addr_227

]]></Node>
<StgValue><ssdm name="temp_b_227"/></StgValue>
</operation>

<operation id="2906" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2044 %temp_b_228 = load i16 %B_addr_228

]]></Node>
<StgValue><ssdm name="temp_b_228"/></StgValue>
</operation>

<operation id="2907" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2045 %temp_b_229 = load i16 %B_addr_229

]]></Node>
<StgValue><ssdm name="temp_b_229"/></StgValue>
</operation>

<operation id="2908" st_id="115" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2269 %mul_ln17_197 = mul i32 %temp_b_227, i32 %temp_a_227

]]></Node>
<StgValue><ssdm name="mul_ln17_197"/></StgValue>
</operation>

<operation id="2909" st_id="115" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2300 %mul_ln17_228 = mul i32 %temp_b_226, i32 %temp_a_226

]]></Node>
<StgValue><ssdm name="mul_ln17_228"/></StgValue>
</operation>

<operation id="2910" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2550 %add_ln17_222 = add i32 %mul_ln17_228, i32 %mul_ln17_197

]]></Node>
<StgValue><ssdm name="add_ln17_222"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="2911" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:700 %tmp_229 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 230

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2912" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:701 %tmp_230_cast = zext i16 %tmp_229

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="2913" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:702 %A_addr_230 = getelementptr i32 %A, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="A_addr_230"/></StgValue>
</operation>

<operation id="2914" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:703 %tmp_230 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 231

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2915" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:704 %tmp_231_cast = zext i16 %tmp_230

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="2916" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:705 %A_addr_231 = getelementptr i32 %A, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="A_addr_231"/></StgValue>
</operation>

<operation id="2917" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1006 %temp_a_228 = load i16 %A_addr_228

]]></Node>
<StgValue><ssdm name="temp_a_228"/></StgValue>
</operation>

<operation id="2918" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1007 %temp_a_229 = load i16 %A_addr_229

]]></Node>
<StgValue><ssdm name="temp_a_229"/></StgValue>
</operation>

<operation id="2919" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1008 %temp_a_230 = load i16 %A_addr_230

]]></Node>
<StgValue><ssdm name="temp_a_230"/></StgValue>
</operation>

<operation id="2920" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1009 %temp_a_231 = load i16 %A_addr_231

]]></Node>
<StgValue><ssdm name="temp_a_231"/></StgValue>
</operation>

<operation id="2921" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1730 %sext_ln16_95 = sext i14 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_95"/></StgValue>
</operation>

<operation id="2922" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1731 %zext_ln16_236 = zext i16 %sext_ln16_95

]]></Node>
<StgValue><ssdm name="zext_ln16_236"/></StgValue>
</operation>

<operation id="2923" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1732 %B_addr_230 = getelementptr i32 %B, i64 0, i64 %zext_ln16_236

]]></Node>
<StgValue><ssdm name="B_addr_230"/></StgValue>
</operation>

<operation id="2924" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1733 %sext_ln16_96 = sext i14 %add_ln16_15

]]></Node>
<StgValue><ssdm name="sext_ln16_96"/></StgValue>
</operation>

<operation id="2925" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1734 %zext_ln16_237 = zext i16 %sext_ln16_96

]]></Node>
<StgValue><ssdm name="zext_ln16_237"/></StgValue>
</operation>

<operation id="2926" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1735 %B_addr_231 = getelementptr i32 %B, i64 0, i64 %zext_ln16_237

]]></Node>
<StgValue><ssdm name="B_addr_231"/></StgValue>
</operation>

<operation id="2927" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2044 %temp_b_228 = load i16 %B_addr_228

]]></Node>
<StgValue><ssdm name="temp_b_228"/></StgValue>
</operation>

<operation id="2928" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2045 %temp_b_229 = load i16 %B_addr_229

]]></Node>
<StgValue><ssdm name="temp_b_229"/></StgValue>
</operation>

<operation id="2929" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2046 %temp_b_230 = load i16 %B_addr_230

]]></Node>
<StgValue><ssdm name="temp_b_230"/></StgValue>
</operation>

<operation id="2930" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2047 %temp_b_231 = load i16 %B_addr_231

]]></Node>
<StgValue><ssdm name="temp_b_231"/></StgValue>
</operation>

<operation id="2931" st_id="116" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2209 %mul_ln17_137 = mul i32 %temp_b_229, i32 %temp_a_229

]]></Node>
<StgValue><ssdm name="mul_ln17_137"/></StgValue>
</operation>

<operation id="2932" st_id="116" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2238 %mul_ln17_166 = mul i32 %temp_b_228, i32 %temp_a_228

]]></Node>
<StgValue><ssdm name="mul_ln17_166"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="2933" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:706 %tmp_231 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 232

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2934" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:707 %tmp_232_cast = zext i16 %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="2935" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:708 %A_addr_232 = getelementptr i32 %A, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="A_addr_232"/></StgValue>
</operation>

<operation id="2936" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:709 %tmp_232 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 233

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2937" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:710 %tmp_233_cast = zext i16 %tmp_232

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="2938" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:711 %A_addr_233 = getelementptr i32 %A, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="A_addr_233"/></StgValue>
</operation>

<operation id="2939" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1008 %temp_a_230 = load i16 %A_addr_230

]]></Node>
<StgValue><ssdm name="temp_a_230"/></StgValue>
</operation>

<operation id="2940" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1009 %temp_a_231 = load i16 %A_addr_231

]]></Node>
<StgValue><ssdm name="temp_a_231"/></StgValue>
</operation>

<operation id="2941" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1010 %temp_a_232 = load i16 %A_addr_232

]]></Node>
<StgValue><ssdm name="temp_a_232"/></StgValue>
</operation>

<operation id="2942" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1011 %temp_a_233 = load i16 %A_addr_233

]]></Node>
<StgValue><ssdm name="temp_a_233"/></StgValue>
</operation>

<operation id="2943" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1736 %sext_ln16_97 = sext i14 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_97"/></StgValue>
</operation>

<operation id="2944" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1737 %zext_ln16_238 = zext i16 %sext_ln16_97

]]></Node>
<StgValue><ssdm name="zext_ln16_238"/></StgValue>
</operation>

<operation id="2945" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1738 %B_addr_232 = getelementptr i32 %B, i64 0, i64 %zext_ln16_238

]]></Node>
<StgValue><ssdm name="B_addr_232"/></StgValue>
</operation>

<operation id="2946" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1739 %sext_ln16_98 = sext i14 %add_ln16_16

]]></Node>
<StgValue><ssdm name="sext_ln16_98"/></StgValue>
</operation>

<operation id="2947" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1740 %zext_ln16_239 = zext i16 %sext_ln16_98

]]></Node>
<StgValue><ssdm name="zext_ln16_239"/></StgValue>
</operation>

<operation id="2948" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1741 %B_addr_233 = getelementptr i32 %B, i64 0, i64 %zext_ln16_239

]]></Node>
<StgValue><ssdm name="B_addr_233"/></StgValue>
</operation>

<operation id="2949" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2046 %temp_b_230 = load i16 %B_addr_230

]]></Node>
<StgValue><ssdm name="temp_b_230"/></StgValue>
</operation>

<operation id="2950" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2047 %temp_b_231 = load i16 %B_addr_231

]]></Node>
<StgValue><ssdm name="temp_b_231"/></StgValue>
</operation>

<operation id="2951" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2048 %temp_b_232 = load i16 %B_addr_232

]]></Node>
<StgValue><ssdm name="temp_b_232"/></StgValue>
</operation>

<operation id="2952" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2049 %temp_b_233 = load i16 %B_addr_233

]]></Node>
<StgValue><ssdm name="temp_b_233"/></StgValue>
</operation>

<operation id="2953" st_id="117" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2152 %mul_ln17_80 = mul i32 %temp_b_231, i32 %temp_a_231

]]></Node>
<StgValue><ssdm name="mul_ln17_80"/></StgValue>
</operation>

<operation id="2954" st_id="117" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2180 %mul_ln17_108 = mul i32 %temp_b_230, i32 %temp_a_230

]]></Node>
<StgValue><ssdm name="mul_ln17_108"/></StgValue>
</operation>

<operation id="2955" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2551 %add_ln17_223 = add i32 %add_ln17_222, i32 %add_ln17_221

]]></Node>
<StgValue><ssdm name="add_ln17_223"/></StgValue>
</operation>

<operation id="2956" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2552 %add_ln17_224 = add i32 %mul_ln17_166, i32 %mul_ln17_137

]]></Node>
<StgValue><ssdm name="add_ln17_224"/></StgValue>
</operation>

<operation id="2957" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2553 %add_ln17_225 = add i32 %mul_ln17_108, i32 %mul_ln17_80

]]></Node>
<StgValue><ssdm name="add_ln17_225"/></StgValue>
</operation>

<operation id="2958" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2554 %add_ln17_226 = add i32 %add_ln17_225, i32 %add_ln17_224

]]></Node>
<StgValue><ssdm name="add_ln17_226"/></StgValue>
</operation>

<operation id="2959" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2555 %add_ln17_227 = add i32 %add_ln17_226, i32 %add_ln17_223

]]></Node>
<StgValue><ssdm name="add_ln17_227"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="2960" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:712 %tmp_233 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 234

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2961" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:713 %tmp_234_cast = zext i16 %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="2962" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:714 %A_addr_234 = getelementptr i32 %A, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="A_addr_234"/></StgValue>
</operation>

<operation id="2963" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:715 %tmp_234 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 235

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2964" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:716 %tmp_235_cast = zext i16 %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="2965" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:717 %A_addr_235 = getelementptr i32 %A, i64 0, i64 %tmp_235_cast

]]></Node>
<StgValue><ssdm name="A_addr_235"/></StgValue>
</operation>

<operation id="2966" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1010 %temp_a_232 = load i16 %A_addr_232

]]></Node>
<StgValue><ssdm name="temp_a_232"/></StgValue>
</operation>

<operation id="2967" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1011 %temp_a_233 = load i16 %A_addr_233

]]></Node>
<StgValue><ssdm name="temp_a_233"/></StgValue>
</operation>

<operation id="2968" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1012 %temp_a_234 = load i16 %A_addr_234

]]></Node>
<StgValue><ssdm name="temp_a_234"/></StgValue>
</operation>

<operation id="2969" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1013 %temp_a_235 = load i16 %A_addr_235

]]></Node>
<StgValue><ssdm name="temp_a_235"/></StgValue>
</operation>

<operation id="2970" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1742 %sext_ln16_99 = sext i14 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_99"/></StgValue>
</operation>

<operation id="2971" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1743 %zext_ln16_240 = zext i16 %sext_ln16_99

]]></Node>
<StgValue><ssdm name="zext_ln16_240"/></StgValue>
</operation>

<operation id="2972" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1744 %B_addr_234 = getelementptr i32 %B, i64 0, i64 %zext_ln16_240

]]></Node>
<StgValue><ssdm name="B_addr_234"/></StgValue>
</operation>

<operation id="2973" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1745 %sext_ln16_100 = sext i14 %add_ln16_17

]]></Node>
<StgValue><ssdm name="sext_ln16_100"/></StgValue>
</operation>

<operation id="2974" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1746 %zext_ln16_241 = zext i16 %sext_ln16_100

]]></Node>
<StgValue><ssdm name="zext_ln16_241"/></StgValue>
</operation>

<operation id="2975" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1747 %B_addr_235 = getelementptr i32 %B, i64 0, i64 %zext_ln16_241

]]></Node>
<StgValue><ssdm name="B_addr_235"/></StgValue>
</operation>

<operation id="2976" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2048 %temp_b_232 = load i16 %B_addr_232

]]></Node>
<StgValue><ssdm name="temp_b_232"/></StgValue>
</operation>

<operation id="2977" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2049 %temp_b_233 = load i16 %B_addr_233

]]></Node>
<StgValue><ssdm name="temp_b_233"/></StgValue>
</operation>

<operation id="2978" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2050 %temp_b_234 = load i16 %B_addr_234

]]></Node>
<StgValue><ssdm name="temp_b_234"/></StgValue>
</operation>

<operation id="2979" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2051 %temp_b_235 = load i16 %B_addr_235

]]></Node>
<StgValue><ssdm name="temp_b_235"/></StgValue>
</operation>

<operation id="2980" st_id="118" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2097 %mul_ln17_25 = mul i32 %temp_b_233, i32 %temp_a_233

]]></Node>
<StgValue><ssdm name="mul_ln17_25"/></StgValue>
</operation>

<operation id="2981" st_id="118" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2124 %mul_ln17_52 = mul i32 %temp_b_232, i32 %temp_a_232

]]></Node>
<StgValue><ssdm name="mul_ln17_52"/></StgValue>
</operation>

<operation id="2982" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2556 %add_ln17_228 = add i32 %mul_ln17_52, i32 %mul_ln17_25

]]></Node>
<StgValue><ssdm name="add_ln17_228"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="2983" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:718 %tmp_235 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 236

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2984" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:719 %tmp_236_cast = zext i16 %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="2985" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:720 %A_addr_236 = getelementptr i32 %A, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="A_addr_236"/></StgValue>
</operation>

<operation id="2986" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:721 %tmp_236 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 237

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2987" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:722 %tmp_237_cast = zext i16 %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="2988" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:723 %A_addr_237 = getelementptr i32 %A, i64 0, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="A_addr_237"/></StgValue>
</operation>

<operation id="2989" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1012 %temp_a_234 = load i16 %A_addr_234

]]></Node>
<StgValue><ssdm name="temp_a_234"/></StgValue>
</operation>

<operation id="2990" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1013 %temp_a_235 = load i16 %A_addr_235

]]></Node>
<StgValue><ssdm name="temp_a_235"/></StgValue>
</operation>

<operation id="2991" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1014 %temp_a_236 = load i16 %A_addr_236

]]></Node>
<StgValue><ssdm name="temp_a_236"/></StgValue>
</operation>

<operation id="2992" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1015 %temp_a_237 = load i16 %A_addr_237

]]></Node>
<StgValue><ssdm name="temp_a_237"/></StgValue>
</operation>

<operation id="2993" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1748 %sext_ln16_101 = sext i14 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_101"/></StgValue>
</operation>

<operation id="2994" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1749 %zext_ln16_242 = zext i16 %sext_ln16_101

]]></Node>
<StgValue><ssdm name="zext_ln16_242"/></StgValue>
</operation>

<operation id="2995" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1750 %B_addr_236 = getelementptr i32 %B, i64 0, i64 %zext_ln16_242

]]></Node>
<StgValue><ssdm name="B_addr_236"/></StgValue>
</operation>

<operation id="2996" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1751 %sext_ln16_102 = sext i14 %add_ln16_18

]]></Node>
<StgValue><ssdm name="sext_ln16_102"/></StgValue>
</operation>

<operation id="2997" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1752 %zext_ln16_243 = zext i16 %sext_ln16_102

]]></Node>
<StgValue><ssdm name="zext_ln16_243"/></StgValue>
</operation>

<operation id="2998" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1753 %B_addr_237 = getelementptr i32 %B, i64 0, i64 %zext_ln16_243

]]></Node>
<StgValue><ssdm name="B_addr_237"/></StgValue>
</operation>

<operation id="2999" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2050 %temp_b_234 = load i16 %B_addr_234

]]></Node>
<StgValue><ssdm name="temp_b_234"/></StgValue>
</operation>

<operation id="3000" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2051 %temp_b_235 = load i16 %B_addr_235

]]></Node>
<StgValue><ssdm name="temp_b_235"/></StgValue>
</operation>

<operation id="3001" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2052 %temp_b_236 = load i16 %B_addr_236

]]></Node>
<StgValue><ssdm name="temp_b_236"/></StgValue>
</operation>

<operation id="3002" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2053 %temp_b_237 = load i16 %B_addr_237

]]></Node>
<StgValue><ssdm name="temp_b_237"/></StgValue>
</operation>

<operation id="3003" st_id="119" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2302 %mul_ln17_230 = mul i32 %temp_b_235, i32 %temp_a_235

]]></Node>
<StgValue><ssdm name="mul_ln17_230"/></StgValue>
</operation>

<operation id="3004" st_id="119" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2324 %mul_ln17_252 = mul i32 %temp_b_234, i32 %temp_a_234

]]></Node>
<StgValue><ssdm name="mul_ln17_252"/></StgValue>
</operation>

<operation id="3005" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2557 %add_ln17_229 = add i32 %mul_ln17_252, i32 %mul_ln17_230

]]></Node>
<StgValue><ssdm name="add_ln17_229"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="3006" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:724 %tmp_237 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 238

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3007" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:725 %tmp_238_cast = zext i16 %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="3008" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:726 %A_addr_238 = getelementptr i32 %A, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="A_addr_238"/></StgValue>
</operation>

<operation id="3009" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:727 %tmp_238 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 239

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3010" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:728 %tmp_239_cast = zext i16 %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="3011" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:729 %A_addr_239 = getelementptr i32 %A, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="A_addr_239"/></StgValue>
</operation>

<operation id="3012" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1014 %temp_a_236 = load i16 %A_addr_236

]]></Node>
<StgValue><ssdm name="temp_a_236"/></StgValue>
</operation>

<operation id="3013" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1015 %temp_a_237 = load i16 %A_addr_237

]]></Node>
<StgValue><ssdm name="temp_a_237"/></StgValue>
</operation>

<operation id="3014" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1016 %temp_a_238 = load i16 %A_addr_238

]]></Node>
<StgValue><ssdm name="temp_a_238"/></StgValue>
</operation>

<operation id="3015" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1017 %temp_a_239 = load i16 %A_addr_239

]]></Node>
<StgValue><ssdm name="temp_a_239"/></StgValue>
</operation>

<operation id="3016" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1754 %sext_ln16_103 = sext i14 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_103"/></StgValue>
</operation>

<operation id="3017" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1755 %zext_ln16_244 = zext i16 %sext_ln16_103

]]></Node>
<StgValue><ssdm name="zext_ln16_244"/></StgValue>
</operation>

<operation id="3018" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1756 %B_addr_238 = getelementptr i32 %B, i64 0, i64 %zext_ln16_244

]]></Node>
<StgValue><ssdm name="B_addr_238"/></StgValue>
</operation>

<operation id="3019" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="14">
<![CDATA[
for.inc22:1757 %sext_ln16_104 = sext i14 %add_ln16_19

]]></Node>
<StgValue><ssdm name="sext_ln16_104"/></StgValue>
</operation>

<operation id="3020" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1758 %zext_ln16_245 = zext i16 %sext_ln16_104

]]></Node>
<StgValue><ssdm name="zext_ln16_245"/></StgValue>
</operation>

<operation id="3021" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1759 %B_addr_239 = getelementptr i32 %B, i64 0, i64 %zext_ln16_245

]]></Node>
<StgValue><ssdm name="B_addr_239"/></StgValue>
</operation>

<operation id="3022" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2052 %temp_b_236 = load i16 %B_addr_236

]]></Node>
<StgValue><ssdm name="temp_b_236"/></StgValue>
</operation>

<operation id="3023" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2053 %temp_b_237 = load i16 %B_addr_237

]]></Node>
<StgValue><ssdm name="temp_b_237"/></StgValue>
</operation>

<operation id="3024" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2054 %temp_b_238 = load i16 %B_addr_238

]]></Node>
<StgValue><ssdm name="temp_b_238"/></StgValue>
</operation>

<operation id="3025" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2055 %temp_b_239 = load i16 %B_addr_239

]]></Node>
<StgValue><ssdm name="temp_b_239"/></StgValue>
</operation>

<operation id="3026" st_id="120" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2261 %mul_ln17_189 = mul i32 %temp_b_237, i32 %temp_a_237

]]></Node>
<StgValue><ssdm name="mul_ln17_189"/></StgValue>
</operation>

<operation id="3027" st_id="120" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2281 %mul_ln17_209 = mul i32 %temp_b_236, i32 %temp_a_236

]]></Node>
<StgValue><ssdm name="mul_ln17_209"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="3028" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:730 %tmp_239 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 240

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3029" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:731 %tmp_240_cast = zext i16 %tmp_239

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="3030" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:732 %A_addr_240 = getelementptr i32 %A, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_addr_240"/></StgValue>
</operation>

<operation id="3031" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:733 %tmp_240 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 241

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="3032" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:734 %tmp_241_cast = zext i16 %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="3033" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:735 %A_addr_241 = getelementptr i32 %A, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="A_addr_241"/></StgValue>
</operation>

<operation id="3034" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1016 %temp_a_238 = load i16 %A_addr_238

]]></Node>
<StgValue><ssdm name="temp_a_238"/></StgValue>
</operation>

<operation id="3035" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1017 %temp_a_239 = load i16 %A_addr_239

]]></Node>
<StgValue><ssdm name="temp_a_239"/></StgValue>
</operation>

<operation id="3036" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1018 %temp_a_240 = load i16 %A_addr_240

]]></Node>
<StgValue><ssdm name="temp_a_240"/></StgValue>
</operation>

<operation id="3037" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1019 %temp_a_241 = load i16 %A_addr_241

]]></Node>
<StgValue><ssdm name="temp_a_241"/></StgValue>
</operation>

<operation id="3038" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1760 %sext_ln16_105 = sext i13 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_105"/></StgValue>
</operation>

<operation id="3039" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1761 %zext_ln16_246 = zext i16 %sext_ln16_105

]]></Node>
<StgValue><ssdm name="zext_ln16_246"/></StgValue>
</operation>

<operation id="3040" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1762 %B_addr_240 = getelementptr i32 %B, i64 0, i64 %zext_ln16_246

]]></Node>
<StgValue><ssdm name="B_addr_240"/></StgValue>
</operation>

<operation id="3041" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1763 %sext_ln16_106 = sext i13 %add_ln16_7

]]></Node>
<StgValue><ssdm name="sext_ln16_106"/></StgValue>
</operation>

<operation id="3042" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1764 %zext_ln16_247 = zext i16 %sext_ln16_106

]]></Node>
<StgValue><ssdm name="zext_ln16_247"/></StgValue>
</operation>

<operation id="3043" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1765 %B_addr_241 = getelementptr i32 %B, i64 0, i64 %zext_ln16_247

]]></Node>
<StgValue><ssdm name="B_addr_241"/></StgValue>
</operation>

<operation id="3044" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2054 %temp_b_238 = load i16 %B_addr_238

]]></Node>
<StgValue><ssdm name="temp_b_238"/></StgValue>
</operation>

<operation id="3045" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2055 %temp_b_239 = load i16 %B_addr_239

]]></Node>
<StgValue><ssdm name="temp_b_239"/></StgValue>
</operation>

<operation id="3046" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2056 %temp_b_240 = load i16 %B_addr_240

]]></Node>
<StgValue><ssdm name="temp_b_240"/></StgValue>
</operation>

<operation id="3047" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2057 %temp_b_241 = load i16 %B_addr_241

]]></Node>
<StgValue><ssdm name="temp_b_241"/></StgValue>
</operation>

<operation id="3048" st_id="121" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2224 %mul_ln17_152 = mul i32 %temp_b_239, i32 %temp_a_239

]]></Node>
<StgValue><ssdm name="mul_ln17_152"/></StgValue>
</operation>

<operation id="3049" st_id="121" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2242 %mul_ln17_170 = mul i32 %temp_b_238, i32 %temp_a_238

]]></Node>
<StgValue><ssdm name="mul_ln17_170"/></StgValue>
</operation>

<operation id="3050" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2558 %add_ln17_230 = add i32 %add_ln17_229, i32 %add_ln17_228

]]></Node>
<StgValue><ssdm name="add_ln17_230"/></StgValue>
</operation>

<operation id="3051" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2559 %add_ln17_231 = add i32 %mul_ln17_209, i32 %mul_ln17_189

]]></Node>
<StgValue><ssdm name="add_ln17_231"/></StgValue>
</operation>

<operation id="3052" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2560 %add_ln17_232 = add i32 %mul_ln17_170, i32 %mul_ln17_152

]]></Node>
<StgValue><ssdm name="add_ln17_232"/></StgValue>
</operation>

<operation id="3053" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2561 %add_ln17_233 = add i32 %add_ln17_232, i32 %add_ln17_231

]]></Node>
<StgValue><ssdm name="add_ln17_233"/></StgValue>
</operation>

<operation id="3054" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2562 %add_ln17_234 = add i32 %add_ln17_233, i32 %add_ln17_230

]]></Node>
<StgValue><ssdm name="add_ln17_234"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="3055" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:736 %tmp_241 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 242

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3056" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:737 %tmp_242_cast = zext i16 %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="3057" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:738 %A_addr_242 = getelementptr i32 %A, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="A_addr_242"/></StgValue>
</operation>

<operation id="3058" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:739 %tmp_242 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 243

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3059" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:740 %tmp_243_cast = zext i16 %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="3060" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:741 %A_addr_243 = getelementptr i32 %A, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="A_addr_243"/></StgValue>
</operation>

<operation id="3061" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1018 %temp_a_240 = load i16 %A_addr_240

]]></Node>
<StgValue><ssdm name="temp_a_240"/></StgValue>
</operation>

<operation id="3062" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1019 %temp_a_241 = load i16 %A_addr_241

]]></Node>
<StgValue><ssdm name="temp_a_241"/></StgValue>
</operation>

<operation id="3063" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1020 %temp_a_242 = load i16 %A_addr_242

]]></Node>
<StgValue><ssdm name="temp_a_242"/></StgValue>
</operation>

<operation id="3064" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1021 %temp_a_243 = load i16 %A_addr_243

]]></Node>
<StgValue><ssdm name="temp_a_243"/></StgValue>
</operation>

<operation id="3065" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1766 %sext_ln16_107 = sext i13 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_107"/></StgValue>
</operation>

<operation id="3066" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1767 %zext_ln16_248 = zext i16 %sext_ln16_107

]]></Node>
<StgValue><ssdm name="zext_ln16_248"/></StgValue>
</operation>

<operation id="3067" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1768 %B_addr_242 = getelementptr i32 %B, i64 0, i64 %zext_ln16_248

]]></Node>
<StgValue><ssdm name="B_addr_242"/></StgValue>
</operation>

<operation id="3068" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1769 %sext_ln16_108 = sext i13 %add_ln16_8

]]></Node>
<StgValue><ssdm name="sext_ln16_108"/></StgValue>
</operation>

<operation id="3069" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1770 %zext_ln16_249 = zext i16 %sext_ln16_108

]]></Node>
<StgValue><ssdm name="zext_ln16_249"/></StgValue>
</operation>

<operation id="3070" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1771 %B_addr_243 = getelementptr i32 %B, i64 0, i64 %zext_ln16_249

]]></Node>
<StgValue><ssdm name="B_addr_243"/></StgValue>
</operation>

<operation id="3071" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2056 %temp_b_240 = load i16 %B_addr_240

]]></Node>
<StgValue><ssdm name="temp_b_240"/></StgValue>
</operation>

<operation id="3072" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2057 %temp_b_241 = load i16 %B_addr_241

]]></Node>
<StgValue><ssdm name="temp_b_241"/></StgValue>
</operation>

<operation id="3073" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2058 %temp_b_242 = load i16 %B_addr_242

]]></Node>
<StgValue><ssdm name="temp_b_242"/></StgValue>
</operation>

<operation id="3074" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2059 %temp_b_243 = load i16 %B_addr_243

]]></Node>
<StgValue><ssdm name="temp_b_243"/></StgValue>
</operation>

<operation id="3075" st_id="122" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2191 %mul_ln17_119 = mul i32 %temp_b_241, i32 %temp_a_241

]]></Node>
<StgValue><ssdm name="mul_ln17_119"/></StgValue>
</operation>

<operation id="3076" st_id="122" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2207 %mul_ln17_135 = mul i32 %temp_b_240, i32 %temp_a_240

]]></Node>
<StgValue><ssdm name="mul_ln17_135"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="3077" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:742 %tmp_243 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 244

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3078" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:743 %tmp_244_cast = zext i16 %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="3079" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:744 %A_addr_244 = getelementptr i32 %A, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="A_addr_244"/></StgValue>
</operation>

<operation id="3080" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:745 %tmp_244 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 245

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3081" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:746 %tmp_245_cast = zext i16 %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="3082" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:747 %A_addr_245 = getelementptr i32 %A, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="A_addr_245"/></StgValue>
</operation>

<operation id="3083" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1020 %temp_a_242 = load i16 %A_addr_242

]]></Node>
<StgValue><ssdm name="temp_a_242"/></StgValue>
</operation>

<operation id="3084" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1021 %temp_a_243 = load i16 %A_addr_243

]]></Node>
<StgValue><ssdm name="temp_a_243"/></StgValue>
</operation>

<operation id="3085" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1022 %temp_a_244 = load i16 %A_addr_244

]]></Node>
<StgValue><ssdm name="temp_a_244"/></StgValue>
</operation>

<operation id="3086" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1023 %temp_a_245 = load i16 %A_addr_245

]]></Node>
<StgValue><ssdm name="temp_a_245"/></StgValue>
</operation>

<operation id="3087" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1772 %sext_ln16_109 = sext i13 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_109"/></StgValue>
</operation>

<operation id="3088" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1773 %zext_ln16_250 = zext i16 %sext_ln16_109

]]></Node>
<StgValue><ssdm name="zext_ln16_250"/></StgValue>
</operation>

<operation id="3089" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1774 %B_addr_244 = getelementptr i32 %B, i64 0, i64 %zext_ln16_250

]]></Node>
<StgValue><ssdm name="B_addr_244"/></StgValue>
</operation>

<operation id="3090" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1775 %sext_ln16_110 = sext i13 %add_ln16_9

]]></Node>
<StgValue><ssdm name="sext_ln16_110"/></StgValue>
</operation>

<operation id="3091" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1776 %zext_ln16_251 = zext i16 %sext_ln16_110

]]></Node>
<StgValue><ssdm name="zext_ln16_251"/></StgValue>
</operation>

<operation id="3092" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1777 %B_addr_245 = getelementptr i32 %B, i64 0, i64 %zext_ln16_251

]]></Node>
<StgValue><ssdm name="B_addr_245"/></StgValue>
</operation>

<operation id="3093" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2058 %temp_b_242 = load i16 %B_addr_242

]]></Node>
<StgValue><ssdm name="temp_b_242"/></StgValue>
</operation>

<operation id="3094" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2059 %temp_b_243 = load i16 %B_addr_243

]]></Node>
<StgValue><ssdm name="temp_b_243"/></StgValue>
</operation>

<operation id="3095" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2060 %temp_b_244 = load i16 %B_addr_244

]]></Node>
<StgValue><ssdm name="temp_b_244"/></StgValue>
</operation>

<operation id="3096" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2061 %temp_b_245 = load i16 %B_addr_245

]]></Node>
<StgValue><ssdm name="temp_b_245"/></StgValue>
</operation>

<operation id="3097" st_id="123" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2162 %mul_ln17_90 = mul i32 %temp_b_243, i32 %temp_a_243

]]></Node>
<StgValue><ssdm name="mul_ln17_90"/></StgValue>
</operation>

<operation id="3098" st_id="123" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2176 %mul_ln17_104 = mul i32 %temp_b_242, i32 %temp_a_242

]]></Node>
<StgValue><ssdm name="mul_ln17_104"/></StgValue>
</operation>

<operation id="3099" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2564 %add_ln17_236 = add i32 %mul_ln17_135, i32 %mul_ln17_119

]]></Node>
<StgValue><ssdm name="add_ln17_236"/></StgValue>
</operation>

<operation id="3100" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2565 %add_ln17_237 = add i32 %mul_ln17_104, i32 %mul_ln17_90

]]></Node>
<StgValue><ssdm name="add_ln17_237"/></StgValue>
</operation>

<operation id="3101" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2566 %add_ln17_238 = add i32 %add_ln17_237, i32 %add_ln17_236

]]></Node>
<StgValue><ssdm name="add_ln17_238"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="3102" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:748 %tmp_245 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 246

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3103" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:749 %tmp_246_cast = zext i16 %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="3104" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:750 %A_addr_246 = getelementptr i32 %A, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="A_addr_246"/></StgValue>
</operation>

<operation id="3105" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:751 %tmp_246 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 247

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3106" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:752 %tmp_247_cast = zext i16 %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="3107" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:753 %A_addr_247 = getelementptr i32 %A, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="A_addr_247"/></StgValue>
</operation>

<operation id="3108" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1022 %temp_a_244 = load i16 %A_addr_244

]]></Node>
<StgValue><ssdm name="temp_a_244"/></StgValue>
</operation>

<operation id="3109" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1023 %temp_a_245 = load i16 %A_addr_245

]]></Node>
<StgValue><ssdm name="temp_a_245"/></StgValue>
</operation>

<operation id="3110" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1024 %temp_a_246 = load i16 %A_addr_246

]]></Node>
<StgValue><ssdm name="temp_a_246"/></StgValue>
</operation>

<operation id="3111" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1025 %temp_a_247 = load i16 %A_addr_247

]]></Node>
<StgValue><ssdm name="temp_a_247"/></StgValue>
</operation>

<operation id="3112" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1778 %sext_ln16_111 = sext i13 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_111"/></StgValue>
</operation>

<operation id="3113" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1779 %zext_ln16_252 = zext i16 %sext_ln16_111

]]></Node>
<StgValue><ssdm name="zext_ln16_252"/></StgValue>
</operation>

<operation id="3114" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1780 %B_addr_246 = getelementptr i32 %B, i64 0, i64 %zext_ln16_252

]]></Node>
<StgValue><ssdm name="B_addr_246"/></StgValue>
</operation>

<operation id="3115" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="13">
<![CDATA[
for.inc22:1781 %sext_ln16_112 = sext i13 %add_ln16_10

]]></Node>
<StgValue><ssdm name="sext_ln16_112"/></StgValue>
</operation>

<operation id="3116" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1782 %zext_ln16_253 = zext i16 %sext_ln16_112

]]></Node>
<StgValue><ssdm name="zext_ln16_253"/></StgValue>
</operation>

<operation id="3117" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1783 %B_addr_247 = getelementptr i32 %B, i64 0, i64 %zext_ln16_253

]]></Node>
<StgValue><ssdm name="B_addr_247"/></StgValue>
</operation>

<operation id="3118" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2060 %temp_b_244 = load i16 %B_addr_244

]]></Node>
<StgValue><ssdm name="temp_b_244"/></StgValue>
</operation>

<operation id="3119" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2061 %temp_b_245 = load i16 %B_addr_245

]]></Node>
<StgValue><ssdm name="temp_b_245"/></StgValue>
</operation>

<operation id="3120" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2062 %temp_b_246 = load i16 %B_addr_246

]]></Node>
<StgValue><ssdm name="temp_b_246"/></StgValue>
</operation>

<operation id="3121" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2063 %temp_b_247 = load i16 %B_addr_247

]]></Node>
<StgValue><ssdm name="temp_b_247"/></StgValue>
</operation>

<operation id="3122" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2137 %mul_ln17_65 = mul i32 %temp_b_245, i32 %temp_a_245

]]></Node>
<StgValue><ssdm name="mul_ln17_65"/></StgValue>
</operation>

<operation id="3123" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2149 %mul_ln17_77 = mul i32 %temp_b_244, i32 %temp_a_244

]]></Node>
<StgValue><ssdm name="mul_ln17_77"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="3124" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:754 %tmp_247 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 248

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3125" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:755 %tmp_248_cast = zext i16 %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="3126" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:756 %A_addr_248 = getelementptr i32 %A, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="A_addr_248"/></StgValue>
</operation>

<operation id="3127" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:757 %tmp_248 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 249

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3128" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:758 %tmp_249_cast = zext i16 %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="3129" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:759 %A_addr_249 = getelementptr i32 %A, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="A_addr_249"/></StgValue>
</operation>

<operation id="3130" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1024 %temp_a_246 = load i16 %A_addr_246

]]></Node>
<StgValue><ssdm name="temp_a_246"/></StgValue>
</operation>

<operation id="3131" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1025 %temp_a_247 = load i16 %A_addr_247

]]></Node>
<StgValue><ssdm name="temp_a_247"/></StgValue>
</operation>

<operation id="3132" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1026 %temp_a_248 = load i16 %A_addr_248

]]></Node>
<StgValue><ssdm name="temp_a_248"/></StgValue>
</operation>

<operation id="3133" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1027 %temp_a_249 = load i16 %A_addr_249

]]></Node>
<StgValue><ssdm name="temp_a_249"/></StgValue>
</operation>

<operation id="3134" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="12">
<![CDATA[
for.inc22:1784 %sext_ln16_113 = sext i12 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_113"/></StgValue>
</operation>

<operation id="3135" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1785 %zext_ln16_254 = zext i16 %sext_ln16_113

]]></Node>
<StgValue><ssdm name="zext_ln16_254"/></StgValue>
</operation>

<operation id="3136" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1786 %B_addr_248 = getelementptr i32 %B, i64 0, i64 %zext_ln16_254

]]></Node>
<StgValue><ssdm name="B_addr_248"/></StgValue>
</operation>

<operation id="3137" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="12">
<![CDATA[
for.inc22:1787 %sext_ln16_114 = sext i12 %add_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln16_114"/></StgValue>
</operation>

<operation id="3138" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1788 %zext_ln16_255 = zext i16 %sext_ln16_114

]]></Node>
<StgValue><ssdm name="zext_ln16_255"/></StgValue>
</operation>

<operation id="3139" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1789 %B_addr_249 = getelementptr i32 %B, i64 0, i64 %zext_ln16_255

]]></Node>
<StgValue><ssdm name="B_addr_249"/></StgValue>
</operation>

<operation id="3140" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2062 %temp_b_246 = load i16 %B_addr_246

]]></Node>
<StgValue><ssdm name="temp_b_246"/></StgValue>
</operation>

<operation id="3141" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2063 %temp_b_247 = load i16 %B_addr_247

]]></Node>
<StgValue><ssdm name="temp_b_247"/></StgValue>
</operation>

<operation id="3142" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2064 %temp_b_248 = load i16 %B_addr_248

]]></Node>
<StgValue><ssdm name="temp_b_248"/></StgValue>
</operation>

<operation id="3143" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2065 %temp_b_249 = load i16 %B_addr_249

]]></Node>
<StgValue><ssdm name="temp_b_249"/></StgValue>
</operation>

<operation id="3144" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2116 %mul_ln17_44 = mul i32 %temp_b_247, i32 %temp_a_247

]]></Node>
<StgValue><ssdm name="mul_ln17_44"/></StgValue>
</operation>

<operation id="3145" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2126 %mul_ln17_54 = mul i32 %temp_b_246, i32 %temp_a_246

]]></Node>
<StgValue><ssdm name="mul_ln17_54"/></StgValue>
</operation>

<operation id="3146" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2567 %add_ln17_239 = add i32 %mul_ln17_77, i32 %mul_ln17_65

]]></Node>
<StgValue><ssdm name="add_ln17_239"/></StgValue>
</operation>

<operation id="3147" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2568 %add_ln17_240 = add i32 %mul_ln17_54, i32 %mul_ln17_44

]]></Node>
<StgValue><ssdm name="add_ln17_240"/></StgValue>
</operation>

<operation id="3148" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2569 %add_ln17_241 = add i32 %add_ln17_240, i32 %add_ln17_239

]]></Node>
<StgValue><ssdm name="add_ln17_241"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="3149" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:760 %tmp_249 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 250

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3150" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:761 %tmp_250_cast = zext i16 %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="3151" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:762 %A_addr_250 = getelementptr i32 %A, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="A_addr_250"/></StgValue>
</operation>

<operation id="3152" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:763 %tmp_250 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 251

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3153" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:764 %tmp_251_cast = zext i16 %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="3154" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:765 %A_addr_251 = getelementptr i32 %A, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="A_addr_251"/></StgValue>
</operation>

<operation id="3155" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1026 %temp_a_248 = load i16 %A_addr_248

]]></Node>
<StgValue><ssdm name="temp_a_248"/></StgValue>
</operation>

<operation id="3156" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1027 %temp_a_249 = load i16 %A_addr_249

]]></Node>
<StgValue><ssdm name="temp_a_249"/></StgValue>
</operation>

<operation id="3157" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1028 %temp_a_250 = load i16 %A_addr_250

]]></Node>
<StgValue><ssdm name="temp_a_250"/></StgValue>
</operation>

<operation id="3158" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1029 %temp_a_251 = load i16 %A_addr_251

]]></Node>
<StgValue><ssdm name="temp_a_251"/></StgValue>
</operation>

<operation id="3159" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="12">
<![CDATA[
for.inc22:1790 %sext_ln16_115 = sext i12 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_115"/></StgValue>
</operation>

<operation id="3160" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1791 %zext_ln16_256 = zext i16 %sext_ln16_115

]]></Node>
<StgValue><ssdm name="zext_ln16_256"/></StgValue>
</operation>

<operation id="3161" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1792 %B_addr_250 = getelementptr i32 %B, i64 0, i64 %zext_ln16_256

]]></Node>
<StgValue><ssdm name="B_addr_250"/></StgValue>
</operation>

<operation id="3162" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="12">
<![CDATA[
for.inc22:1793 %sext_ln16_116 = sext i12 %add_ln16_5

]]></Node>
<StgValue><ssdm name="sext_ln16_116"/></StgValue>
</operation>

<operation id="3163" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1794 %zext_ln16_257 = zext i16 %sext_ln16_116

]]></Node>
<StgValue><ssdm name="zext_ln16_257"/></StgValue>
</operation>

<operation id="3164" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1795 %B_addr_251 = getelementptr i32 %B, i64 0, i64 %zext_ln16_257

]]></Node>
<StgValue><ssdm name="B_addr_251"/></StgValue>
</operation>

<operation id="3165" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2064 %temp_b_248 = load i16 %B_addr_248

]]></Node>
<StgValue><ssdm name="temp_b_248"/></StgValue>
</operation>

<operation id="3166" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2065 %temp_b_249 = load i16 %B_addr_249

]]></Node>
<StgValue><ssdm name="temp_b_249"/></StgValue>
</operation>

<operation id="3167" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2066 %temp_b_250 = load i16 %B_addr_250

]]></Node>
<StgValue><ssdm name="temp_b_250"/></StgValue>
</operation>

<operation id="3168" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2067 %temp_b_251 = load i16 %B_addr_251

]]></Node>
<StgValue><ssdm name="temp_b_251"/></StgValue>
</operation>

<operation id="3169" st_id="126" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2099 %mul_ln17_27 = mul i32 %temp_b_249, i32 %temp_a_249

]]></Node>
<StgValue><ssdm name="mul_ln17_27"/></StgValue>
</operation>

<operation id="3170" st_id="126" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2107 %mul_ln17_35 = mul i32 %temp_b_248, i32 %temp_a_248

]]></Node>
<StgValue><ssdm name="mul_ln17_35"/></StgValue>
</operation>

<operation id="3171" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2571 %add_ln17_243 = add i32 %mul_ln17_35, i32 %mul_ln17_27

]]></Node>
<StgValue><ssdm name="add_ln17_243"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="3172" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:766 %tmp_251 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 252

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3173" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:767 %tmp_252_cast = zext i16 %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="3174" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:768 %A_addr_252 = getelementptr i32 %A, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="A_addr_252"/></StgValue>
</operation>

<operation id="3175" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:769 %tmp_252 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 253

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3176" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:770 %tmp_253_cast = zext i16 %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="3177" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:771 %A_addr_253 = getelementptr i32 %A, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="A_addr_253"/></StgValue>
</operation>

<operation id="3178" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1028 %temp_a_250 = load i16 %A_addr_250

]]></Node>
<StgValue><ssdm name="temp_a_250"/></StgValue>
</operation>

<operation id="3179" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1029 %temp_a_251 = load i16 %A_addr_251

]]></Node>
<StgValue><ssdm name="temp_a_251"/></StgValue>
</operation>

<operation id="3180" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1030 %temp_a_252 = load i16 %A_addr_252

]]></Node>
<StgValue><ssdm name="temp_a_252"/></StgValue>
</operation>

<operation id="3181" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1031 %temp_a_253 = load i16 %A_addr_253

]]></Node>
<StgValue><ssdm name="temp_a_253"/></StgValue>
</operation>

<operation id="3182" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="11">
<![CDATA[
for.inc22:1796 %sext_ln16_117 = sext i11 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_117"/></StgValue>
</operation>

<operation id="3183" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1797 %zext_ln16_258 = zext i16 %sext_ln16_117

]]></Node>
<StgValue><ssdm name="zext_ln16_258"/></StgValue>
</operation>

<operation id="3184" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1798 %B_addr_252 = getelementptr i32 %B, i64 0, i64 %zext_ln16_258

]]></Node>
<StgValue><ssdm name="B_addr_252"/></StgValue>
</operation>

<operation id="3185" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="11">
<![CDATA[
for.inc22:1799 %sext_ln16_118 = sext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="sext_ln16_118"/></StgValue>
</operation>

<operation id="3186" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1800 %zext_ln16_259 = zext i16 %sext_ln16_118

]]></Node>
<StgValue><ssdm name="zext_ln16_259"/></StgValue>
</operation>

<operation id="3187" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1801 %B_addr_253 = getelementptr i32 %B, i64 0, i64 %zext_ln16_259

]]></Node>
<StgValue><ssdm name="B_addr_253"/></StgValue>
</operation>

<operation id="3188" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2066 %temp_b_250 = load i16 %B_addr_250

]]></Node>
<StgValue><ssdm name="temp_b_250"/></StgValue>
</operation>

<operation id="3189" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2067 %temp_b_251 = load i16 %B_addr_251

]]></Node>
<StgValue><ssdm name="temp_b_251"/></StgValue>
</operation>

<operation id="3190" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2068 %temp_b_252 = load i16 %B_addr_252

]]></Node>
<StgValue><ssdm name="temp_b_252"/></StgValue>
</operation>

<operation id="3191" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2069 %temp_b_253 = load i16 %B_addr_253

]]></Node>
<StgValue><ssdm name="temp_b_253"/></StgValue>
</operation>

<operation id="3192" st_id="127" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2086 %mul_ln17_14 = mul i32 %temp_b_251, i32 %temp_a_251

]]></Node>
<StgValue><ssdm name="mul_ln17_14"/></StgValue>
</operation>

<operation id="3193" st_id="127" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2092 %mul_ln17_20 = mul i32 %temp_b_250, i32 %temp_a_250

]]></Node>
<StgValue><ssdm name="mul_ln17_20"/></StgValue>
</operation>

<operation id="3194" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2572 %add_ln17_244 = add i32 %mul_ln17_20, i32 %mul_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln17_244"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="3195" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc22:1 %indvar_flatten1_load = load i16 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten1_load"/></StgValue>
</operation>

<operation id="3196" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:772 %tmp_253 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 254

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3197" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:773 %tmp_254_cast = zext i16 %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="3198" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:774 %A_addr_254 = getelementptr i32 %A, i64 0, i64 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="A_addr_254"/></StgValue>
</operation>

<operation id="3199" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc22:775 %tmp_254 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 255

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3200" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:776 %tmp_255_cast = zext i16 %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="3201" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:777 %A_addr_255 = getelementptr i32 %A, i64 0, i64 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="A_addr_255"/></StgValue>
</operation>

<operation id="3202" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1030 %temp_a_252 = load i16 %A_addr_252

]]></Node>
<StgValue><ssdm name="temp_a_252"/></StgValue>
</operation>

<operation id="3203" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1031 %temp_a_253 = load i16 %A_addr_253

]]></Node>
<StgValue><ssdm name="temp_a_253"/></StgValue>
</operation>

<operation id="3204" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1032 %temp_a_254 = load i16 %A_addr_254

]]></Node>
<StgValue><ssdm name="temp_a_254"/></StgValue>
</operation>

<operation id="3205" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1033 %temp_a_255 = load i16 %A_addr_255

]]></Node>
<StgValue><ssdm name="temp_a_255"/></StgValue>
</operation>

<operation id="3206" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="10">
<![CDATA[
for.inc22:1802 %sext_ln16_119 = sext i10 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="sext_ln16_119"/></StgValue>
</operation>

<operation id="3207" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1803 %zext_ln16_260 = zext i16 %sext_ln16_119

]]></Node>
<StgValue><ssdm name="zext_ln16_260"/></StgValue>
</operation>

<operation id="3208" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1804 %B_addr_254 = getelementptr i32 %B, i64 0, i64 %zext_ln16_260

]]></Node>
<StgValue><ssdm name="B_addr_254"/></StgValue>
</operation>

<operation id="3209" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:1806 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="3210" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc22:1808 %add_ln16_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln16, i8 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln16_s"/></StgValue>
</operation>

<operation id="3211" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="9">
<![CDATA[
for.inc22:1809 %sext_ln16_120 = sext i9 %add_ln16_s

]]></Node>
<StgValue><ssdm name="sext_ln16_120"/></StgValue>
</operation>

<operation id="3212" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1810 %zext_ln16_261 = zext i16 %sext_ln16_120

]]></Node>
<StgValue><ssdm name="zext_ln16_261"/></StgValue>
</operation>

<operation id="3213" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1811 %B_addr_255 = getelementptr i32 %B, i64 0, i64 %zext_ln16_261

]]></Node>
<StgValue><ssdm name="B_addr_255"/></StgValue>
</operation>

<operation id="3214" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2068 %temp_b_252 = load i16 %B_addr_252

]]></Node>
<StgValue><ssdm name="temp_b_252"/></StgValue>
</operation>

<operation id="3215" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2069 %temp_b_253 = load i16 %B_addr_253

]]></Node>
<StgValue><ssdm name="temp_b_253"/></StgValue>
</operation>

<operation id="3216" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2070 %temp_b_254 = load i16 %B_addr_254

]]></Node>
<StgValue><ssdm name="temp_b_254"/></StgValue>
</operation>

<operation id="3217" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2071 %temp_b_255 = load i16 %B_addr_255

]]></Node>
<StgValue><ssdm name="temp_b_255"/></StgValue>
</operation>

<operation id="3218" st_id="128" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2077 %mul_ln17_5 = mul i32 %temp_b_253, i32 %temp_a_253

]]></Node>
<StgValue><ssdm name="mul_ln17_5"/></StgValue>
</operation>

<operation id="3219" st_id="128" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2081 %mul_ln17_9 = mul i32 %temp_b_252, i32 %temp_a_252

]]></Node>
<StgValue><ssdm name="mul_ln17_9"/></StgValue>
</operation>

<operation id="3220" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:2585 %add_ln10_1 = add i16 %indvar_flatten1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="3221" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22:2587 %icmp_ln10 = icmp_eq  i16 %indvar_flatten1_load, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="3222" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22:2590 %store_ln10 = store i16 %add_ln10_1, i16 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="3223" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:2591 %br_ln10 = br i1 %icmp_ln10, void %for.inc22, void %for.end24

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="3224" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1032 %temp_a_254 = load i16 %A_addr_254

]]></Node>
<StgValue><ssdm name="temp_a_254"/></StgValue>
</operation>

<operation id="3225" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:1033 %temp_a_255 = load i16 %A_addr_255

]]></Node>
<StgValue><ssdm name="temp_a_255"/></StgValue>
</operation>

<operation id="3226" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2070 %temp_b_254 = load i16 %B_addr_254

]]></Node>
<StgValue><ssdm name="temp_b_254"/></StgValue>
</operation>

<operation id="3227" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="16">
<![CDATA[
for.inc22:2071 %temp_b_255 = load i16 %B_addr_255

]]></Node>
<StgValue><ssdm name="temp_b_255"/></StgValue>
</operation>

<operation id="3228" st_id="129" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2072 %mul_ln17 = mul i32 %temp_b_255, i32 %temp_a_255

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="3229" st_id="129" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2074 %mul_ln17_2 = mul i32 %temp_b_254, i32 %temp_a_254

]]></Node>
<StgValue><ssdm name="mul_ln17_2"/></StgValue>
</operation>

<operation id="3230" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2573 %add_ln17_245 = add i32 %add_ln17_244, i32 %add_ln17_243

]]></Node>
<StgValue><ssdm name="add_ln17_245"/></StgValue>
</operation>

<operation id="3231" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2574 %add_ln17_246 = add i32 %mul_ln17_9, i32 %mul_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln17_246"/></StgValue>
</operation>

<operation id="3232" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2575 %add_ln17_247 = add i32 %mul_ln17_2, i32 %mul_ln17

]]></Node>
<StgValue><ssdm name="add_ln17_247"/></StgValue>
</operation>

<operation id="3233" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2576 %add_ln17_248 = add i32 %add_ln17_247, i32 %add_ln17_246

]]></Node>
<StgValue><ssdm name="add_ln17_248"/></StgValue>
</operation>

<operation id="3234" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2577 %add_ln17_249 = add i32 %add_ln17_248, i32 %add_ln17_245

]]></Node>
<StgValue><ssdm name="add_ln17_249"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="3235" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_11_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3236" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3237" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="16">
<![CDATA[
for.inc22:1813 %zext_ln19 = zext i16 %add_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="3238" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:1814 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="3239" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22:1815 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="3240" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2454 %add_ln17_126 = add i32 %add_ln17_125, i32 %add_ln17_62

]]></Node>
<StgValue><ssdm name="add_ln17_126"/></StgValue>
</operation>

<operation id="3241" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2517 %add_ln17_189 = add i32 %add_ln17_188, i32 %add_ln17_157

]]></Node>
<StgValue><ssdm name="add_ln17_189"/></StgValue>
</operation>

<operation id="3242" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2548 %add_ln17_220 = add i32 %add_ln17_219, i32 %add_ln17_204

]]></Node>
<StgValue><ssdm name="add_ln17_220"/></StgValue>
</operation>

<operation id="3243" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2563 %add_ln17_235 = add i32 %add_ln17_234, i32 %add_ln17_227

]]></Node>
<StgValue><ssdm name="add_ln17_235"/></StgValue>
</operation>

<operation id="3244" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2570 %add_ln17_242 = add i32 %add_ln17_241, i32 %add_ln17_238

]]></Node>
<StgValue><ssdm name="add_ln17_242"/></StgValue>
</operation>

<operation id="3245" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2578 %add_ln17_250 = add i32 %add_ln17_249, i32 %add_ln17_242

]]></Node>
<StgValue><ssdm name="add_ln17_250"/></StgValue>
</operation>

<operation id="3246" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2579 %add_ln17_251 = add i32 %add_ln17_250, i32 %add_ln17_235

]]></Node>
<StgValue><ssdm name="add_ln17_251"/></StgValue>
</operation>

<operation id="3247" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2580 %add_ln17_252 = add i32 %add_ln17_251, i32 %add_ln17_220

]]></Node>
<StgValue><ssdm name="add_ln17_252"/></StgValue>
</operation>

<operation id="3248" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2581 %add_ln17_253 = add i32 %add_ln17_252, i32 %add_ln17_189

]]></Node>
<StgValue><ssdm name="add_ln17_253"/></StgValue>
</operation>

<operation id="3249" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2582 %sum = add i32 %add_ln17_253, i32 %add_ln17_126

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="3250" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc22:2583 %store_ln19 = store i32 %sum, i16 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="3251" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="0">
<![CDATA[
for.end24:0 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
