// Seed: 1585837424
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    output tri1 id_3,
    output tri1 id_4
    , id_15,
    input uwire id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8
    , id_16,
    output wand id_9,
    output wire id_10,
    input wire id_11,
    output wor id_12,
    output uwire id_13
);
  assign id_9 = id_16;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input wand id_16,
    input wire id_17,
    output wire id_18,
    input wand id_19,
    output tri0 id_20,
    output wor id_21,
    output uwire id_22,
    output wire id_23,
    output wire id_24,
    output tri0 id_25,
    input tri id_26,
    output uwire id_27,
    input tri0 id_28,
    input wire id_29,
    input tri0 id_30,
    output uwire id_31,
    input supply0 id_32,
    input wor id_33,
    input supply0 id_34,
    input wire id_35
);
  always deassign id_27;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_0,
      id_25,
      id_20,
      id_19,
      id_4,
      id_25,
      id_11,
      id_21,
      id_7,
      id_32,
      id_22,
      id_27
  );
  assign modCall_1.type_1 = 0;
  assign id_12 = 1'b0;
endmodule
