

================================================================
== Vivado HLS Report for 'pix_average'
================================================================
* Date:           Tue Jan 23 17:37:07 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.486|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10252|  10252|  10252|  10252|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- ImageLoop  |  10249|  10249|        11|          1|          1|  10240|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_Data_V = alloca i128"   --->   Operation 15 'alloca' 'tmp_Data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cntr_load = load i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 20 'load' 'cntr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%tmp_6 = icmp ult i32 %cntr_load, 9" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 21 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%tmp_8 = icmp eq i32 %cntr_load, 9" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 22 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit247 ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 25 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 27 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge269, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader246.preheader, label %2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 29 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i3 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 30 'zext' 'i3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_0_addr_1 = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 31 'getelementptr' 'sum_V_0_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 32 'load' 'sum_V_0_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_V_1_addr_1 = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 33 'getelementptr' 'sum_V_1_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 34 'load' 'sum_V_1_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum_V_2_addr_1 = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 35 'getelementptr' 'sum_V_2_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 36 'load' 'sum_V_2_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sum_V_3_addr_1 = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 37 'getelementptr' 'sum_V_3_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 38 'load' 'sum_V_3_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sum_V_4_addr_1 = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 39 'getelementptr' 'sum_V_4_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 40 'load' 'sum_V_4_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sum_V_5_addr_1 = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 41 'getelementptr' 'sum_V_5_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 42 'load' 'sum_V_5_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sum_V_6_addr_1 = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 43 'getelementptr' 'sum_V_6_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 44 'load' 'sum_V_6_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sum_V_7_addr_1 = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 45 'getelementptr' 'sum_V_7_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 46 [3/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 46 'load' 'sum_V_7_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i2 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 47 'zext' 'i2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_V_0_addr = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 48 'getelementptr' 'sum_V_0_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 49 'load' 'sum_V_0_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sum_V_1_addr = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 50 'getelementptr' 'sum_V_1_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 51 'load' 'sum_V_1_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sum_V_2_addr = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 52 'getelementptr' 'sum_V_2_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 53 'load' 'sum_V_2_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sum_V_3_addr = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 54 'getelementptr' 'sum_V_3_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 55 'load' 'sum_V_3_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_4_addr = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 56 'getelementptr' 'sum_V_4_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 57 'load' 'sum_V_4_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sum_V_5_addr = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 58 'getelementptr' 'sum_V_5_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 59 'load' 'sum_V_5_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sum_V_6_addr = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 60 'getelementptr' 'sum_V_6_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 61 'load' 'sum_V_6_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sum_V_7_addr = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 62 'getelementptr' 'sum_V_7_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 63 'load' 'sum_V_7_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 64 [2/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 64 'load' 'sum_V_0_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 65 [2/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 65 'load' 'sum_V_1_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 66 [2/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 66 'load' 'sum_V_2_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 67 [2/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 67 'load' 'sum_V_3_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 68 [2/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 68 'load' 'sum_V_4_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 69 [2/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 69 'load' 'sum_V_5_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 70 [2/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 70 'load' 'sum_V_6_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 71 [2/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 71 'load' 'sum_V_7_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 72 [2/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 72 'load' 'sum_V_0_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 73 [2/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 73 'load' 'sum_V_1_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 74 [2/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 74 'load' 'sum_V_2_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 75 [2/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 75 'load' 'sum_V_3_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 76 [2/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 76 'load' 'sum_V_4_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 77 [2/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 77 'load' 'sum_V_5_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 78 [2/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 78 'load' 'sum_V_6_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 79 [2/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 79 'load' 'sum_V_7_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 80 [1/1] (0.69ns)   --->   "%empty_15 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 80 'read' 'empty_15' <Predicate = true> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_Data_V_5 = extractvalue { i128, i4 } %empty_15, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 81 'extractvalue' 'tmp_Data_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_15, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 82 'extractvalue' 'tmp_User_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %.loopexit247" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 83 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 84 [1/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 84 'load' 'sum_V_0_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 85 [1/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 85 'load' 'sum_V_1_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 86 [1/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 86 'load' 'sum_V_2_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 87 [1/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 87 'load' 'sum_V_3_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 88 [1/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 88 'load' 'sum_V_4_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 89 [1/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 89 'load' 'sum_V_5_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 90 [1/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 90 'load' 'sum_V_6_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 91 [1/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 91 'load' 'sum_V_7_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 92 [1/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 92 'load' 'sum_V_0_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 93 [1/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 93 'load' 'sum_V_1_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 94 [1/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 94 'load' 'sum_V_2_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 95 [1/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 95 'load' 'sum_V_3_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 96 [1/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 96 'load' 'sum_V_4_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 97 [1/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 97 'load' 'sum_V_5_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 98 [1/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 98 'load' 'sum_V_6_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 99 [1/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 99 'load' 'sum_V_7_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 1.43>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext2_cast = zext i21 %sum_V_0_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 100 'zext' 'zext2_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 101 [6/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 101 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext3_cast = zext i21 %sum_V_1_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 102 'zext' 'zext3_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 103 [6/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 103 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext5_cast = zext i21 %sum_V_2_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 104 'zext' 'zext5_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 105 [6/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 105 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext6_cast = zext i21 %sum_V_3_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 106 'zext' 'zext6_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 107 [6/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 107 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext7_cast = zext i21 %sum_V_4_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 108 'zext' 'zext7_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 109 [6/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 109 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext4_cast = zext i21 %sum_V_5_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 110 'zext' 'zext4_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 111 [6/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 111 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext1_cast = zext i21 %sum_V_6_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 112 'zext' 'zext1_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 113 [6/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 113 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_cast = zext i21 %sum_V_7_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 114 'zext' 'zext_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 115 [6/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 115 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i128 %tmp_Data_V_5 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 116 'trunc' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %tmp_9 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 117 'zext' 'rhs_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.43ns)   --->   "%ret_V_7 = add i21 %rhs_V, %sum_V_0_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 118 'add' 'ret_V_7' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 119 'partselect' 'p_Result_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %p_Result_1 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 120 'zext' 'rhs_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.43ns)   --->   "%ret_V_7_1 = add i21 %rhs_V_1, %sum_V_1_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 121 'add' 'ret_V_7_1' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 122 'partselect' 'p_Result_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %p_Result_2 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 123 'zext' 'rhs_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.43ns)   --->   "%ret_V_7_2 = add i21 %rhs_V_2, %sum_V_2_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 124 'add' 'ret_V_7_2' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 125 'partselect' 'p_Result_3' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i16 %p_Result_3 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 126 'zext' 'rhs_V_3' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.43ns)   --->   "%ret_V_7_3 = add i21 %rhs_V_3, %sum_V_3_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 127 'add' 'ret_V_7_3' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 128 'partselect' 'p_Result_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i16 %p_Result_4 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 129 'zext' 'rhs_V_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.43ns)   --->   "%ret_V_7_4 = add i21 %rhs_V_4, %sum_V_4_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 130 'add' 'ret_V_7_4' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 131 'partselect' 'p_Result_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i16 %p_Result_5 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 132 'zext' 'rhs_V_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.43ns)   --->   "%ret_V_7_5 = add i21 %rhs_V_5, %sum_V_5_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 133 'add' 'ret_V_7_5' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 134 'partselect' 'p_Result_6' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i16 %p_Result_6 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 135 'zext' 'rhs_V_6' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.43ns)   --->   "%ret_V_7_6 = add i21 %rhs_V_6, %sum_V_6_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 136 'add' 'ret_V_7_6' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 137 'partselect' 'p_Result_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i16 %p_Result_7 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 138 'zext' 'rhs_V_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.43ns)   --->   "%ret_V_7_7 = add i21 %rhs_V_7, %sum_V_7_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 139 'add' 'ret_V_7_7' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 140 [5/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 140 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 141 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 142 [5/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 142 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 143 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 144 [5/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 144 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 145 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 146 [5/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 146 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 147 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 148 [5/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 148 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 149 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 150 [5/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 150 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 151 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 152 [5/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 152 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 153 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 154 [5/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 154 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 155 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 156 [1/1] (0.83ns)   --->   "store i21 %ret_V_7, i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 156 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 157 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_1, i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 157 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 158 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_2, i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 158 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 159 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_3, i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 159 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 160 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_4, i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 160 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 161 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_5, i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 161 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 162 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_6, i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 162 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 163 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_7, i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 163 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 164 [4/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 164 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 165 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 166 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 167 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [4/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 168 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [4/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 169 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [4/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 170 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [4/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 171 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 172 [3/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 172 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 173 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 174 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 175 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 176 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 177 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 178 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 179 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 180 [2/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 180 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [2/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 181 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [2/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 182 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 183 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 184 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [2/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 185 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 186 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 187 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 188 [1/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 188 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_V_0_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul1, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 189 'partselect' 'tmp_V_0_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 190 [1/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 190 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_V_1_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul3, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 191 'partselect' 'tmp_V_1_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 192 [1/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 192 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_V_2_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul4, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 193 'partselect' 'tmp_V_2_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 194 [1/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 194 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_V_3_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul6, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 195 'partselect' 'tmp_V_3_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 196 [1/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 196 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V_4_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul8, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 197 'partselect' 'tmp_V_4_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 198 [1/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 198 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_V_5_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul5, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 199 'partselect' 'tmp_V_5_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 200 [1/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 200 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_V_6_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul2, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 201 'partselect' 'tmp_V_6_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 202 [1/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 202 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_V_7_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 203 'partselect' 'tmp_V_7_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.83>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_12_7 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %tmp_V_7_trunc, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 204 'bitconcatenate' 'p_Result_12_7' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.83ns)   --->   "store i128 %p_Result_12_7, i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 205 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "br label %.loopexit247"   --->   Operation 206 'br' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V_5, i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 207 'store' <Predicate = (tmp_6)> <Delay = 0.83>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "br label %.loopexit247"   --->   Operation 208 'br' <Predicate = (tmp_6)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 210 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:190]   --->   Operation 211 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_Data_V_6 = load i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219]   --->   Operation 212 'load' 'tmp_Data_V_6' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_6, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219]   --->   Operation 213 'write' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:220]   --->   Operation 214 'specregionend' 'empty_16' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 215 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.48>
ST_13 : Operation 216 [1/1] (1.48ns)   --->   "%tmp_5 = add i32 %cntr_load, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:226]   --->   Operation 216 'add' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 3> <Delay = 0.44>
ST_14 : Operation 217 [1/1] (0.44ns)   --->   "%storemerge = select i1 %tmp_8, i32 0, i32 %tmp_5" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:223]   --->   Operation 217 'select' 'storemerge' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:224]   --->   Operation 218 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:228]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_Data_V     (alloca           ) [ 001111111111100]
StgValue_16    (specinterface    ) [ 000000000000000]
StgValue_17    (specinterface    ) [ 000000000000000]
StgValue_18    (specinterface    ) [ 000000000000000]
StgValue_19    (specinterface    ) [ 000000000000000]
cntr_load      (load             ) [ 001111111111110]
tmp_6          (icmp             ) [ 001111111111100]
tmp_8          (icmp             ) [ 001111111111111]
StgValue_23    (br               ) [ 011111111111100]
i              (phi              ) [ 001000000000000]
tmp_s          (icmp             ) [ 001111111111100]
empty          (speclooptripcount) [ 000000000000000]
i_2            (add              ) [ 011111111111100]
StgValue_28    (br               ) [ 000000000000000]
StgValue_29    (br               ) [ 000000000000000]
i3             (zext             ) [ 000000000000000]
sum_V_0_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_1_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_2_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_3_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_4_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_5_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_6_addr_1 (getelementptr    ) [ 001111100000000]
sum_V_7_addr_1 (getelementptr    ) [ 001111100000000]
i2             (zext             ) [ 000000000000000]
sum_V_0_addr   (getelementptr    ) [ 001111100000000]
sum_V_1_addr   (getelementptr    ) [ 001111100000000]
sum_V_2_addr   (getelementptr    ) [ 001111100000000]
sum_V_3_addr   (getelementptr    ) [ 001111100000000]
sum_V_4_addr   (getelementptr    ) [ 001111100000000]
sum_V_5_addr   (getelementptr    ) [ 001111100000000]
sum_V_6_addr   (getelementptr    ) [ 001111100000000]
sum_V_7_addr   (getelementptr    ) [ 001111100000000]
empty_15       (read             ) [ 000000000000000]
tmp_Data_V_5   (extractvalue     ) [ 001001111111000]
tmp_User_V     (extractvalue     ) [ 001001111111100]
StgValue_83    (br               ) [ 000000000000000]
sum_V_0_load_1 (load             ) [ 001001000000000]
sum_V_1_load_1 (load             ) [ 001001000000000]
sum_V_2_load_1 (load             ) [ 001001000000000]
sum_V_3_load_1 (load             ) [ 001001000000000]
sum_V_4_load_1 (load             ) [ 001001000000000]
sum_V_5_load_1 (load             ) [ 001001000000000]
sum_V_6_load_1 (load             ) [ 001001000000000]
sum_V_7_load_1 (load             ) [ 001001000000000]
sum_V_0_load   (load             ) [ 001001000000000]
sum_V_1_load   (load             ) [ 001001000000000]
sum_V_2_load   (load             ) [ 001001000000000]
sum_V_3_load   (load             ) [ 001001000000000]
sum_V_4_load   (load             ) [ 001001000000000]
sum_V_5_load   (load             ) [ 001001000000000]
sum_V_6_load   (load             ) [ 001001000000000]
sum_V_7_load   (load             ) [ 001001000000000]
zext2_cast     (zext             ) [ 001000111110000]
zext3_cast     (zext             ) [ 001000111110000]
zext5_cast     (zext             ) [ 001000111110000]
zext6_cast     (zext             ) [ 001000111110000]
zext7_cast     (zext             ) [ 001000111110000]
zext4_cast     (zext             ) [ 001000111110000]
zext1_cast     (zext             ) [ 001000111110000]
zext_cast      (zext             ) [ 001000111110000]
tmp_9          (trunc            ) [ 000000000000000]
rhs_V          (zext             ) [ 000000000000000]
ret_V_7        (add              ) [ 001000100000000]
p_Result_1     (partselect       ) [ 000000000000000]
rhs_V_1        (zext             ) [ 000000000000000]
ret_V_7_1      (add              ) [ 001000100000000]
p_Result_2     (partselect       ) [ 000000000000000]
rhs_V_2        (zext             ) [ 000000000000000]
ret_V_7_2      (add              ) [ 001000100000000]
p_Result_3     (partselect       ) [ 000000000000000]
rhs_V_3        (zext             ) [ 000000000000000]
ret_V_7_3      (add              ) [ 001000100000000]
p_Result_4     (partselect       ) [ 000000000000000]
rhs_V_4        (zext             ) [ 000000000000000]
ret_V_7_4      (add              ) [ 001000100000000]
p_Result_5     (partselect       ) [ 000000000000000]
rhs_V_5        (zext             ) [ 000000000000000]
ret_V_7_5      (add              ) [ 001000100000000]
p_Result_6     (partselect       ) [ 000000000000000]
rhs_V_6        (zext             ) [ 000000000000000]
ret_V_7_6      (add              ) [ 001000100000000]
p_Result_7     (partselect       ) [ 000000000000000]
rhs_V_7        (zext             ) [ 000000000000000]
ret_V_7_7      (add              ) [ 001000100000000]
StgValue_141   (store            ) [ 000000000000000]
StgValue_143   (store            ) [ 000000000000000]
StgValue_145   (store            ) [ 000000000000000]
StgValue_147   (store            ) [ 000000000000000]
StgValue_149   (store            ) [ 000000000000000]
StgValue_151   (store            ) [ 000000000000000]
StgValue_153   (store            ) [ 000000000000000]
StgValue_155   (store            ) [ 000000000000000]
StgValue_156   (store            ) [ 000000000000000]
StgValue_157   (store            ) [ 000000000000000]
StgValue_158   (store            ) [ 000000000000000]
StgValue_159   (store            ) [ 000000000000000]
StgValue_160   (store            ) [ 000000000000000]
StgValue_161   (store            ) [ 000000000000000]
StgValue_162   (store            ) [ 000000000000000]
StgValue_163   (store            ) [ 000000000000000]
mul1           (mul              ) [ 000000000000000]
tmp_V_0_trunc  (partselect       ) [ 001000000001000]
mul3           (mul              ) [ 000000000000000]
tmp_V_1_trunc  (partselect       ) [ 001000000001000]
mul4           (mul              ) [ 000000000000000]
tmp_V_2_trunc  (partselect       ) [ 001000000001000]
mul6           (mul              ) [ 000000000000000]
tmp_V_3_trunc  (partselect       ) [ 001000000001000]
mul8           (mul              ) [ 000000000000000]
tmp_V_4_trunc  (partselect       ) [ 001000000001000]
mul5           (mul              ) [ 000000000000000]
tmp_V_5_trunc  (partselect       ) [ 001000000001000]
mul2           (mul              ) [ 000000000000000]
tmp_V_6_trunc  (partselect       ) [ 001000000001000]
mul            (mul              ) [ 000000000000000]
tmp_V_7_trunc  (partselect       ) [ 001000000001000]
p_Result_12_7  (bitconcatenate   ) [ 000000000000000]
StgValue_205   (store            ) [ 000000000000000]
StgValue_206   (br               ) [ 000000000000000]
StgValue_207   (store            ) [ 000000000000000]
StgValue_208   (br               ) [ 000000000000000]
StgValue_209   (specloopname     ) [ 000000000000000]
tmp            (specregionbegin  ) [ 000000000000000]
StgValue_211   (specpipeline     ) [ 000000000000000]
tmp_Data_V_6   (load             ) [ 000000000000000]
StgValue_213   (write            ) [ 000000000000000]
empty_16       (specregionend    ) [ 000000000000000]
StgValue_215   (br               ) [ 011111111111100]
tmp_5          (add              ) [ 000000000000001]
storemerge     (select           ) [ 000000000000000]
StgValue_218   (store            ) [ 000000000000000]
StgValue_219   (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cntr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sum_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sum_V_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_Data_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="128" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_Data_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_15_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="132" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_15/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_213_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="128" slack="0"/>
<pin id="175" dir="0" index="4" bw="4" slack="8"/>
<pin id="176" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_213/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_V_0_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="21" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_0_addr_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="4"/>
<pin id="348" dir="0" index="4" bw="14" slack="0"/>
<pin id="349" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="21" slack="1"/>
<pin id="351" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_0_load_1/2 sum_V_0_load/2 StgValue_141/6 StgValue_156/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sum_V_1_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="21" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="0"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_1_addr_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="4"/>
<pin id="353" dir="0" index="4" bw="14" slack="0"/>
<pin id="354" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="21" slack="1"/>
<pin id="356" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_1_load_1/2 sum_V_1_load/2 StgValue_143/6 StgValue_157/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum_V_2_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="21" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_2_addr_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="4"/>
<pin id="358" dir="0" index="4" bw="14" slack="0"/>
<pin id="359" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="21" slack="1"/>
<pin id="361" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_2_load_1/2 sum_V_2_load/2 StgValue_145/6 StgValue_158/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sum_V_3_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="21" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="14" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_3_addr_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="4"/>
<pin id="363" dir="0" index="4" bw="14" slack="0"/>
<pin id="364" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="21" slack="1"/>
<pin id="366" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_3_load_1/2 sum_V_3_load/2 StgValue_147/6 StgValue_159/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sum_V_4_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="21" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_4_addr_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="4"/>
<pin id="368" dir="0" index="4" bw="14" slack="0"/>
<pin id="369" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="21" slack="1"/>
<pin id="371" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_4_load_1/2 sum_V_4_load/2 StgValue_149/6 StgValue_160/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sum_V_5_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="21" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="14" slack="0"/>
<pin id="249" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_5_addr_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="0"/>
<pin id="254" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="4"/>
<pin id="373" dir="0" index="4" bw="14" slack="0"/>
<pin id="374" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="21" slack="1"/>
<pin id="376" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_5_load_1/2 sum_V_5_load/2 StgValue_151/6 StgValue_161/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sum_V_6_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="21" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="14" slack="0"/>
<pin id="262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_6_addr_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="4"/>
<pin id="378" dir="0" index="4" bw="14" slack="0"/>
<pin id="379" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="380" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="21" slack="1"/>
<pin id="381" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_6_load_1/2 sum_V_6_load/2 StgValue_153/6 StgValue_162/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sum_V_7_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="21" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="14" slack="0"/>
<pin id="275" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_7_addr_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="4"/>
<pin id="383" dir="0" index="4" bw="14" slack="0"/>
<pin id="384" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="21" slack="1"/>
<pin id="386" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_7_load_1/2 sum_V_7_load/2 StgValue_155/6 StgValue_163/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sum_V_0_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="21" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="14" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_0_addr/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum_V_1_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="21" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_1_addr/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_V_2_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="21" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_2_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_V_3_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="21" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="14" slack="0"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_3_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_V_4_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="21" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_4_addr/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sum_V_5_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_5_addr/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sum_V_6_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="21" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="14" slack="0"/>
<pin id="336" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_6_addr/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sum_V_7_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="21" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="14" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_7_addr/2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="1"/>
<pin id="390" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="14" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="21" slack="1"/>
<pin id="401" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_load_1 sum_V_0_load "/>
</bind>
</comp>

<comp id="403" class="1005" name="reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="21" slack="1"/>
<pin id="405" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_load_1 sum_V_1_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="1"/>
<pin id="409" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_load_1 sum_V_2_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="21" slack="1"/>
<pin id="413" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_load_1 sum_V_3_load "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="21" slack="1"/>
<pin id="417" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_load_1 sum_V_4_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="21" slack="1"/>
<pin id="421" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_load_1 sum_V_5_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="21" slack="1"/>
<pin id="425" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_load_1 sum_V_6_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="21" slack="1"/>
<pin id="429" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_load_1 sum_V_7_load "/>
</bind>
</comp>

<comp id="431" class="1004" name="cntr_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cntr_load/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="0"/>
<pin id="449" dir="0" index="1" bw="14" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="i_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="i2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_Data_V_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="132" slack="0"/>
<pin id="485" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V_5/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_User_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="132" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext2_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="1"/>
<pin id="493" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext2_cast/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="21" slack="0"/>
<pin id="497" dir="0" index="1" bw="23" slack="0"/>
<pin id="498" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext3_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="21" slack="1"/>
<pin id="503" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext3_cast/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="21" slack="0"/>
<pin id="507" dir="0" index="1" bw="23" slack="0"/>
<pin id="508" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext5_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="21" slack="1"/>
<pin id="513" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext5_cast/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="21" slack="0"/>
<pin id="517" dir="0" index="1" bw="23" slack="0"/>
<pin id="518" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext6_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="21" slack="1"/>
<pin id="523" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext6_cast/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="21" slack="0"/>
<pin id="527" dir="0" index="1" bw="23" slack="0"/>
<pin id="528" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext7_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="21" slack="1"/>
<pin id="533" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext7_cast/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="21" slack="0"/>
<pin id="537" dir="0" index="1" bw="23" slack="0"/>
<pin id="538" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul8/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext4_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="21" slack="1"/>
<pin id="543" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext4_cast/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="21" slack="0"/>
<pin id="547" dir="0" index="1" bw="23" slack="0"/>
<pin id="548" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext1_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="21" slack="1"/>
<pin id="553" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="21" slack="0"/>
<pin id="557" dir="0" index="1" bw="23" slack="0"/>
<pin id="558" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="21" slack="1"/>
<pin id="563" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="21" slack="0"/>
<pin id="567" dir="0" index="1" bw="23" slack="0"/>
<pin id="568" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="128" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="rhs_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="ret_V_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="21" slack="1"/>
<pin id="581" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="128" slack="1"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="rhs_V_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="ret_V_7_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="21" slack="1"/>
<pin id="600" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="0" index="1" bw="128" slack="1"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="0" index="3" bw="7" slack="0"/>
<pin id="608" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="rhs_V_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ret_V_7_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="21" slack="1"/>
<pin id="619" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_2/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="0" index="1" bw="128" slack="1"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="0" index="3" bw="7" slack="0"/>
<pin id="627" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="rhs_V_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="ret_V_7_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="21" slack="1"/>
<pin id="638" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_3/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="0" index="1" bw="128" slack="1"/>
<pin id="644" dir="0" index="2" bw="8" slack="0"/>
<pin id="645" dir="0" index="3" bw="8" slack="0"/>
<pin id="646" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="rhs_V_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="ret_V_7_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="21" slack="1"/>
<pin id="657" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_4/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Result_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="128" slack="1"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="0" index="3" bw="8" slack="0"/>
<pin id="665" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="rhs_V_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="ret_V_7_5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="21" slack="1"/>
<pin id="676" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_5/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Result_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="128" slack="1"/>
<pin id="682" dir="0" index="2" bw="8" slack="0"/>
<pin id="683" dir="0" index="3" bw="8" slack="0"/>
<pin id="684" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="rhs_V_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ret_V_7_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="0" index="1" bw="21" slack="1"/>
<pin id="695" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_6/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_Result_7_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="128" slack="1"/>
<pin id="701" dir="0" index="2" bw="8" slack="0"/>
<pin id="702" dir="0" index="3" bw="8" slack="0"/>
<pin id="703" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="rhs_V_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="ret_V_7_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="21" slack="1"/>
<pin id="714" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_7/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_V_0_trunc_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="0" index="1" bw="44" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_0_trunc/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_V_1_trunc_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="44" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1_trunc/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_V_2_trunc_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="0" index="1" bw="44" slack="0"/>
<pin id="740" dir="0" index="2" bw="6" slack="0"/>
<pin id="741" dir="0" index="3" bw="7" slack="0"/>
<pin id="742" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2_trunc/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_V_3_trunc_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="0" index="1" bw="44" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3_trunc/10 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_V_4_trunc_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="44" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="0" index="3" bw="7" slack="0"/>
<pin id="762" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_4_trunc/10 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_V_5_trunc_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="0" index="1" bw="44" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_5_trunc/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_V_6_trunc_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="44" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="0" index="3" bw="7" slack="0"/>
<pin id="782" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_6_trunc/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_V_7_trunc_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="0" index="1" bw="44" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_7_trunc/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_Result_12_7_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="128" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="1"/>
<pin id="800" dir="0" index="2" bw="16" slack="1"/>
<pin id="801" dir="0" index="3" bw="16" slack="1"/>
<pin id="802" dir="0" index="4" bw="16" slack="1"/>
<pin id="803" dir="0" index="5" bw="16" slack="1"/>
<pin id="804" dir="0" index="6" bw="16" slack="1"/>
<pin id="805" dir="0" index="7" bw="16" slack="1"/>
<pin id="806" dir="0" index="8" bw="16" slack="1"/>
<pin id="807" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12_7/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="StgValue_205_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="128" slack="0"/>
<pin id="811" dir="0" index="1" bw="128" slack="10"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="StgValue_207_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="128" slack="7"/>
<pin id="816" dir="0" index="1" bw="128" slack="10"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_Data_V_6_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="128" slack="11"/>
<pin id="820" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_Data_V_6/12 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="2"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="storemerge_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="3"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="1"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="StgValue_218_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/14 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_Data_V_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="128" slack="10"/>
<pin id="841" dir="1" index="1" bw="128" slack="10"/>
</pin_list>
<bind>
<opset="tmp_Data_V "/>
</bind>
</comp>

<comp id="846" class="1005" name="cntr_load_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="2"/>
<pin id="848" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cntr_load "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_6_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_8_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_s_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="10"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="864" class="1005" name="i_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="14" slack="0"/>
<pin id="866" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sum_V_0_addr_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="1"/>
<pin id="871" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_addr_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sum_V_1_addr_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="14" slack="1"/>
<pin id="877" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_addr_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sum_V_2_addr_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="1"/>
<pin id="883" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_addr_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="sum_V_3_addr_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="1"/>
<pin id="889" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_addr_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sum_V_4_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="1"/>
<pin id="895" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sum_V_5_addr_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_addr_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="sum_V_6_addr_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="14" slack="1"/>
<pin id="907" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_addr_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="sum_V_7_addr_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="14" slack="1"/>
<pin id="913" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_addr_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="sum_V_0_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="14" slack="1"/>
<pin id="919" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="sum_V_1_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="14" slack="1"/>
<pin id="925" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="sum_V_2_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="14" slack="1"/>
<pin id="931" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_addr "/>
</bind>
</comp>

<comp id="935" class="1005" name="sum_V_3_addr_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="14" slack="1"/>
<pin id="937" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="sum_V_4_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="14" slack="1"/>
<pin id="943" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="sum_V_5_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="14" slack="1"/>
<pin id="949" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="sum_V_6_addr_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="14" slack="1"/>
<pin id="955" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="sum_V_7_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="14" slack="1"/>
<pin id="961" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_Data_V_5_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="128" slack="1"/>
<pin id="967" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_Data_V_5 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_User_V_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="8"/>
<pin id="980" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="tmp_User_V "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext2_cast_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="44" slack="1"/>
<pin id="985" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext2_cast "/>
</bind>
</comp>

<comp id="988" class="1005" name="zext3_cast_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="44" slack="1"/>
<pin id="990" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext3_cast "/>
</bind>
</comp>

<comp id="993" class="1005" name="zext5_cast_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="44" slack="1"/>
<pin id="995" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext5_cast "/>
</bind>
</comp>

<comp id="998" class="1005" name="zext6_cast_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="44" slack="1"/>
<pin id="1000" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext6_cast "/>
</bind>
</comp>

<comp id="1003" class="1005" name="zext7_cast_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="44" slack="1"/>
<pin id="1005" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext7_cast "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext4_cast_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="44" slack="1"/>
<pin id="1010" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext4_cast "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext1_cast_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="44" slack="1"/>
<pin id="1015" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext1_cast "/>
</bind>
</comp>

<comp id="1018" class="1005" name="zext_cast_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="44" slack="1"/>
<pin id="1020" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="1023" class="1005" name="ret_V_7_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="21" slack="1"/>
<pin id="1025" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="ret_V_7_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="21" slack="1"/>
<pin id="1030" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="ret_V_7_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="21" slack="1"/>
<pin id="1035" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="ret_V_7_3_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="21" slack="1"/>
<pin id="1040" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_3 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="ret_V_7_4_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="21" slack="1"/>
<pin id="1045" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_4 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="ret_V_7_5_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="21" slack="1"/>
<pin id="1050" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_5 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="ret_V_7_6_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="21" slack="1"/>
<pin id="1055" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_6 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="ret_V_7_7_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="21" slack="1"/>
<pin id="1060" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_7 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_V_0_trunc_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="1"/>
<pin id="1065" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_0_trunc "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_V_1_trunc_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1_trunc "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_V_2_trunc_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="1"/>
<pin id="1075" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2_trunc "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_V_3_trunc_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3_trunc "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_V_4_trunc_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="1"/>
<pin id="1085" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4_trunc "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_V_5_trunc_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="1"/>
<pin id="1090" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5_trunc "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_V_6_trunc_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="1"/>
<pin id="1095" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6_trunc "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_V_7_trunc_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="1"/>
<pin id="1100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7_trunc "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_5_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="100" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="154" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="98" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="98" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="98" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="98" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="98" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="352"><net_src comp="132" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="357"><net_src comp="132" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="362"><net_src comp="132" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="367"><net_src comp="132" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="372"><net_src comp="132" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="377"><net_src comp="132" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="382"><net_src comp="132" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="387"><net_src comp="132" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="187" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="200" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="213" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="226" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="239" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="252" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="265" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="278" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="8" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="431" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="392" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="90" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="392" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="96" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="392" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="474"><net_src comp="392" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="486"><net_src comp="162" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="162" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="399" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="102" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="403" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="102" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="407" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="102" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="411" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="102" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="415" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="102" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="419" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="102" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="423" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="102" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="427" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="102" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="399" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="104" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="106" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="596"><net_src comp="584" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="403" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="104" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="108" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="615"><net_src comp="603" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="407" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="104" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="112" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="114" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="634"><net_src comp="622" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="411" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="104" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="116" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="653"><net_src comp="641" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="415" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="104" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="120" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="122" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="672"><net_src comp="660" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="419" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="104" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="124" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="691"><net_src comp="679" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="423" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="128" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="130" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="710"><net_src comp="698" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="427" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="134" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="495" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="136" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="138" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="733"><net_src comp="134" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="505" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="136" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="138" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="134" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="515" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="136" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="138" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="753"><net_src comp="134" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="525" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="136" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="138" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="763"><net_src comp="134" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="535" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="136" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="138" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="773"><net_src comp="134" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="545" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="136" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="138" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="783"><net_src comp="134" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="555" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="136" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="138" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="134" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="565" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="136" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="138" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="808"><net_src comp="140" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="813"><net_src comp="797" pin="9"/><net_sink comp="809" pin=0"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="826"><net_src comp="26" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="32" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="8" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="158" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="849"><net_src comp="431" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="854"><net_src comp="435" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="441" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="863"><net_src comp="447" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="453" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="872"><net_src comp="180" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="878"><net_src comp="193" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="884"><net_src comp="206" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="890"><net_src comp="219" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="896"><net_src comp="232" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="902"><net_src comp="245" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="908"><net_src comp="258" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="914"><net_src comp="271" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="920"><net_src comp="284" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="926"><net_src comp="292" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="932"><net_src comp="300" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="938"><net_src comp="308" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="944"><net_src comp="316" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="950"><net_src comp="324" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="956"><net_src comp="332" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="962"><net_src comp="340" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="968"><net_src comp="483" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="972"><net_src comp="965" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="974"><net_src comp="965" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="975"><net_src comp="965" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="976"><net_src comp="965" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="977"><net_src comp="965" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="981"><net_src comp="487" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="986"><net_src comp="491" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="991"><net_src comp="501" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="996"><net_src comp="511" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1001"><net_src comp="521" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1006"><net_src comp="531" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1011"><net_src comp="541" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1016"><net_src comp="551" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1021"><net_src comp="561" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1026"><net_src comp="578" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="1031"><net_src comp="597" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1036"><net_src comp="616" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="1041"><net_src comp="635" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="1046"><net_src comp="654" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="1051"><net_src comp="673" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="1056"><net_src comp="692" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="1061"><net_src comp="711" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="1066"><net_src comp="717" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="797" pin=8"/></net>

<net id="1071"><net_src comp="727" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="797" pin=7"/></net>

<net id="1076"><net_src comp="737" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="797" pin=6"/></net>

<net id="1081"><net_src comp="747" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="797" pin=5"/></net>

<net id="1086"><net_src comp="757" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="797" pin=4"/></net>

<net id="1091"><net_src comp="767" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="797" pin=3"/></net>

<net id="1096"><net_src comp="777" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1101"><net_src comp="787" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1106"><net_src comp="822" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="827" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {12 }
	Port: StreamOut_V_User_V | {12 }
	Port: cntr | {14 }
	Port: sum_V_0 | {6 }
	Port: sum_V_1 | {6 }
	Port: sum_V_2 | {6 }
	Port: sum_V_3 | {6 }
	Port: sum_V_4 | {6 }
	Port: sum_V_5 | {6 }
	Port: sum_V_6 | {6 }
	Port: sum_V_7 | {6 }
 - Input state : 
	Port: pix_average : StreamIn_V_Data_V | {4 }
	Port: pix_average : StreamIn_V_User_V | {4 }
	Port: pix_average : cntr | {1 }
	Port: pix_average : sum_V_0 | {2 3 4 }
	Port: pix_average : sum_V_1 | {2 3 4 }
	Port: pix_average : sum_V_2 | {2 3 4 }
	Port: pix_average : sum_V_3 | {2 3 4 }
	Port: pix_average : sum_V_4 | {2 3 4 }
	Port: pix_average : sum_V_5 | {2 3 4 }
	Port: pix_average : sum_V_6 | {2 3 4 }
	Port: pix_average : sum_V_7 | {2 3 4 }
  - Chain level:
	State 1
		tmp_6 : 1
		tmp_8 : 1
	State 2
		tmp_s : 1
		i_2 : 1
		StgValue_28 : 2
		i3 : 1
		sum_V_0_addr_1 : 2
		sum_V_0_load_1 : 3
		sum_V_1_addr_1 : 2
		sum_V_1_load_1 : 3
		sum_V_2_addr_1 : 2
		sum_V_2_load_1 : 3
		sum_V_3_addr_1 : 2
		sum_V_3_load_1 : 3
		sum_V_4_addr_1 : 2
		sum_V_4_load_1 : 3
		sum_V_5_addr_1 : 2
		sum_V_5_load_1 : 3
		sum_V_6_addr_1 : 2
		sum_V_6_load_1 : 3
		sum_V_7_addr_1 : 2
		sum_V_7_load_1 : 3
		i2 : 1
		sum_V_0_addr : 2
		sum_V_0_load : 3
		sum_V_1_addr : 2
		sum_V_1_load : 3
		sum_V_2_addr : 2
		sum_V_2_load : 3
		sum_V_3_addr : 2
		sum_V_3_load : 3
		sum_V_4_addr : 2
		sum_V_4_load : 3
		sum_V_5_addr : 2
		sum_V_5_load : 3
		sum_V_6_addr : 2
		sum_V_6_load : 3
		sum_V_7_addr : 2
		sum_V_7_load : 3
	State 3
	State 4
	State 5
		mul1 : 1
		mul3 : 1
		mul4 : 1
		mul6 : 1
		mul8 : 1
		mul5 : 1
		mul2 : 1
		mul : 1
		rhs_V : 1
		ret_V_7 : 2
		rhs_V_1 : 1
		ret_V_7_1 : 2
		rhs_V_2 : 1
		ret_V_7_2 : 2
		rhs_V_3 : 1
		ret_V_7_3 : 2
		rhs_V_4 : 1
		ret_V_7_4 : 2
		rhs_V_5 : 1
		ret_V_7_5 : 2
		rhs_V_6 : 1
		ret_V_7_6 : 2
		rhs_V_7 : 1
		ret_V_7_7 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_V_0_trunc : 1
		tmp_V_1_trunc : 1
		tmp_V_2_trunc : 1
		tmp_V_3_trunc : 1
		tmp_V_4_trunc : 1
		tmp_V_5_trunc : 1
		tmp_V_6_trunc : 1
		tmp_V_7_trunc : 1
	State 11
		StgValue_205 : 1
	State 12
		StgValue_213 : 1
		empty_16 : 1
	State 13
	State 14
		StgValue_218 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_495        |    2    |   122   |    2    |
|          |         grp_fu_505        |    2    |   122   |    2    |
|          |         grp_fu_515        |    2    |   122   |    2    |
|    mul   |         grp_fu_525        |    2    |   122   |    2    |
|          |         grp_fu_535        |    2    |   122   |    2    |
|          |         grp_fu_545        |    2    |   122   |    2    |
|          |         grp_fu_555        |    2    |   122   |    2    |
|          |         grp_fu_565        |    2    |   122   |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         i_2_fu_453        |    0    |    0    |    21   |
|          |       ret_V_7_fu_578      |    0    |    0    |    28   |
|          |      ret_V_7_1_fu_597     |    0    |    0    |    28   |
|          |      ret_V_7_2_fu_616     |    0    |    0    |    28   |
|    add   |      ret_V_7_3_fu_635     |    0    |    0    |    28   |
|          |      ret_V_7_4_fu_654     |    0    |    0    |    28   |
|          |      ret_V_7_5_fu_673     |    0    |    0    |    28   |
|          |      ret_V_7_6_fu_692     |    0    |    0    |    28   |
|          |      ret_V_7_7_fu_711     |    0    |    0    |    28   |
|          |        tmp_5_fu_822       |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_435       |    0    |    0    |    20   |
|   icmp   |        tmp_8_fu_441       |    0    |    0    |    20   |
|          |        tmp_s_fu_447       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |     storemerge_fu_827     |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   read   |    empty_15_read_fu_162   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_213_write_fu_170 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         i3_fu_459         |    0    |    0    |    0    |
|          |         i2_fu_471         |    0    |    0    |    0    |
|          |     zext2_cast_fu_491     |    0    |    0    |    0    |
|          |     zext3_cast_fu_501     |    0    |    0    |    0    |
|          |     zext5_cast_fu_511     |    0    |    0    |    0    |
|          |     zext6_cast_fu_521     |    0    |    0    |    0    |
|          |     zext7_cast_fu_531     |    0    |    0    |    0    |
|          |     zext4_cast_fu_541     |    0    |    0    |    0    |
|   zext   |     zext1_cast_fu_551     |    0    |    0    |    0    |
|          |      zext_cast_fu_561     |    0    |    0    |    0    |
|          |        rhs_V_fu_574       |    0    |    0    |    0    |
|          |       rhs_V_1_fu_593      |    0    |    0    |    0    |
|          |       rhs_V_2_fu_612      |    0    |    0    |    0    |
|          |       rhs_V_3_fu_631      |    0    |    0    |    0    |
|          |       rhs_V_4_fu_650      |    0    |    0    |    0    |
|          |       rhs_V_5_fu_669      |    0    |    0    |    0    |
|          |       rhs_V_6_fu_688      |    0    |    0    |    0    |
|          |       rhs_V_7_fu_707      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|    tmp_Data_V_5_fu_483    |    0    |    0    |    0    |
|          |     tmp_User_V_fu_487     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_9_fu_571       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_1_fu_584     |    0    |    0    |    0    |
|          |     p_Result_2_fu_603     |    0    |    0    |    0    |
|          |     p_Result_3_fu_622     |    0    |    0    |    0    |
|          |     p_Result_4_fu_641     |    0    |    0    |    0    |
|          |     p_Result_5_fu_660     |    0    |    0    |    0    |
|          |     p_Result_6_fu_679     |    0    |    0    |    0    |
|          |     p_Result_7_fu_698     |    0    |    0    |    0    |
|partselect|    tmp_V_0_trunc_fu_717   |    0    |    0    |    0    |
|          |    tmp_V_1_trunc_fu_727   |    0    |    0    |    0    |
|          |    tmp_V_2_trunc_fu_737   |    0    |    0    |    0    |
|          |    tmp_V_3_trunc_fu_747   |    0    |    0    |    0    |
|          |    tmp_V_4_trunc_fu_757   |    0    |    0    |    0    |
|          |    tmp_V_5_trunc_fu_767   |    0    |    0    |    0    |
|          |    tmp_V_6_trunc_fu_777   |    0    |    0    |    0    |
|          |    tmp_V_7_trunc_fu_787   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_12_7_fu_797   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    16   |   976   |   385   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   cntr_load_reg_846  |   32   |
|      i_2_reg_864     |   14   |
|       i_reg_388      |   14   |
|        reg_399       |   21   |
|        reg_403       |   21   |
|        reg_407       |   21   |
|        reg_411       |   21   |
|        reg_415       |   21   |
|        reg_419       |   21   |
|        reg_423       |   21   |
|        reg_427       |   21   |
|  ret_V_7_1_reg_1028  |   21   |
|  ret_V_7_2_reg_1033  |   21   |
|  ret_V_7_3_reg_1038  |   21   |
|  ret_V_7_4_reg_1043  |   21   |
|  ret_V_7_5_reg_1048  |   21   |
|  ret_V_7_6_reg_1053  |   21   |
|  ret_V_7_7_reg_1058  |   21   |
|   ret_V_7_reg_1023   |   21   |
|sum_V_0_addr_1_reg_869|   14   |
| sum_V_0_addr_reg_917 |   14   |
|sum_V_1_addr_1_reg_875|   14   |
| sum_V_1_addr_reg_923 |   14   |
|sum_V_2_addr_1_reg_881|   14   |
| sum_V_2_addr_reg_929 |   14   |
|sum_V_3_addr_1_reg_887|   14   |
| sum_V_3_addr_reg_935 |   14   |
|sum_V_4_addr_1_reg_893|   14   |
| sum_V_4_addr_reg_941 |   14   |
|sum_V_5_addr_1_reg_899|   14   |
| sum_V_5_addr_reg_947 |   14   |
|sum_V_6_addr_1_reg_905|   14   |
| sum_V_6_addr_reg_953 |   14   |
|sum_V_7_addr_1_reg_911|   14   |
| sum_V_7_addr_reg_959 |   14   |
|    tmp_5_reg_1103    |   32   |
|     tmp_6_reg_851    |    1   |
|     tmp_8_reg_855    |    1   |
| tmp_Data_V_5_reg_965 |   128  |
|  tmp_Data_V_reg_839  |   128  |
|  tmp_User_V_reg_978  |    4   |
|tmp_V_0_trunc_reg_1063|   16   |
|tmp_V_1_trunc_reg_1068|   16   |
|tmp_V_2_trunc_reg_1073|   16   |
|tmp_V_3_trunc_reg_1078|   16   |
|tmp_V_4_trunc_reg_1083|   16   |
|tmp_V_5_trunc_reg_1088|   16   |
|tmp_V_6_trunc_reg_1093|   16   |
|tmp_V_7_trunc_reg_1098|   16   |
|     tmp_s_reg_860    |    1   |
|  zext1_cast_reg_1013 |   44   |
|  zext2_cast_reg_983  |   44   |
|  zext3_cast_reg_988  |   44   |
|  zext4_cast_reg_1008 |   44   |
|  zext5_cast_reg_993  |   44   |
|  zext6_cast_reg_998  |   44   |
|  zext7_cast_reg_1003 |   44   |
|  zext_cast_reg_1018  |   44   |
+----------------------+--------+
|         Total        |  1395  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_187 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_187 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_200 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_200 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_200 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_213 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_213 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_213 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_226 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_239 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_239 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_239 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_252 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_252 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_252 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_265 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_265 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_265 |  p4  |   2  |  14  |   28   ||    9    |
| grp_access_fu_278 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_278 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_278 |  p4  |   2  |  14  |   28   ||    9    |
|     grp_fu_495    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_505    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_515    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_525    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_535    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_545    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_555    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_565    |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1008  ||  28.056 ||   384   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   976  |   385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   384  |
|  Register |    -   |    -   |  1395  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   28   |  2371  |   769  |
+-----------+--------+--------+--------+--------+
