#Build: Synplify Pro L-2016.03G-SP1, Build 032R, Jul 11 2016
#install: C:\Program Files (x86)\Gowin\1.6\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GQG-PC

# Thu Oct 27 10:01:47 2016

#Implementation: rev_1

Synopsys HDL Compiler, version comp2016q2rc, Build 202R, built Jul 12 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 202R, built Jul 12 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"C:\Program Files (x86)\Gowin\1.6\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Program Files (x86)\Gowin\1.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Program Files (x86)\Gowin\1.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Program Files (x86)\Gowin\1.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Program Files (x86)\Gowin\1.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\Demo_program\DK_ENTRY_GW1N4\Gbit_PHY_test_RGMIIV1.0_20161027\src\Gbit_PHY_test_RGMII.v" (library work)
@E: CS231 :"E:\Demo_program\DK_ENTRY_GW1N4\Gbit_PHY_test_RGMIIV1.0_20161027\src\Gbit_PHY_test_RGMII.v":51:6:51:22|Unknown macro SDRAM_DQM_WIDTH
@E: CG342 :"E:\Demo_program\DK_ENTRY_GW1N4\Gbit_PHY_test_RGMIIV1.0_20161027\src\Gbit_PHY_test_RGMII.v":65:3:65:16|Expecting target variable, found I_ctrl_fsm_dqm -- possible misspelling
@E: CS187 :"E:\Demo_program\DK_ENTRY_GW1N4\Gbit_PHY_test_RGMIIV1.0_20161027\src\Gbit_PHY_test_RGMII.v":122:0:122:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 27 10:01:48 2016

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 27 10:01:48 2016

###########################################################]
