
AUTO_PARKING_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001ef8  08001ef8  00011ef8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001f20  08001f20  00011f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001f24  08001f24  00011f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08001f28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000fc  20000070  08001f98  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000016c  08001f98  0002016c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_line   00007fa8  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000186d8  00000000  00000000  00028041  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000035a8  00000000  00000000  00040719  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009a8  00000000  00000000  00043cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000dd8  00000000  00000000  00044670  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000072d9  00000000  00000000  00045448  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000034e5  00000000  00000000  0004c721  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004fc06  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001d04  00000000  00000000  0004fc84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001ee0 	.word	0x08001ee0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001ee0 	.word	0x08001ee0

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f000 f971 	bl	8000458 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f001 fdab 	bl	8001cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 f8f1 	bl	8000360 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	08001f28 	.word	0x08001f28
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 800018c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000190:	2000016c 	.word	0x2000016c

08000194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <ADC1_2_IRQHandler>
	...

08000198 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8000198:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800019a:	4b0a      	ldr	r3, [pc, #40]	; (80001c4 <_sbrk+0x2c>)
{
 800019c:	4602      	mov	r2, r0
	if (heap_end == 0)
 800019e:	6819      	ldr	r1, [r3, #0]
 80001a0:	b909      	cbnz	r1, 80001a6 <_sbrk+0xe>
		heap_end = &end;
 80001a2:	4909      	ldr	r1, [pc, #36]	; (80001c8 <_sbrk+0x30>)
 80001a4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80001a6:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80001a8:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80001aa:	4402      	add	r2, r0
 80001ac:	428a      	cmp	r2, r1
 80001ae:	d906      	bls.n	80001be <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80001b0:	f001 fd88 	bl	8001cc4 <__errno>
 80001b4:	230c      	movs	r3, #12
 80001b6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80001b8:	f04f 30ff 	mov.w	r0, #4294967295
 80001bc:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80001be:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80001c0:	bd08      	pop	{r3, pc}
 80001c2:	bf00      	nop
 80001c4:	2000008c 	.word	0x2000008c
 80001c8:	2000016c 	.word	0x2000016c

080001cc <CHECK_CARD_ID>:
    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}

void CHECK_CARD_ID(void)
{
 80001cc:	b570      	push	{r4, r5, r6, lr}
	uint8_t idx;
	uint8_t mode_sel;
	NODE_PARKING *tmp_node;

//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
	memset(card_id, 0, CARD_ID_DATA_LEN);
 80001ce:	4c44      	ldr	r4, [pc, #272]	; (80002e0 <CHECK_CARD_ID+0x114>)
 80001d0:	2200      	movs	r2, #0
	while(MI_OK != MFRC522_Check(card_id));
 80001d2:	4625      	mov	r5, r4
	memset(card_id, 0, CARD_ID_DATA_LEN);
 80001d4:	6022      	str	r2, [r4, #0]
 80001d6:	7122      	strb	r2, [r4, #4]
	while(MI_OK != MFRC522_Check(card_id));
 80001d8:	4628      	mov	r0, r5
 80001da:	f001 fcdb 	bl	8001b94 <MFRC522_Check>
 80001de:	2800      	cmp	r0, #0
 80001e0:	d1fa      	bne.n	80001d8 <CHECK_CARD_ID+0xc>
//	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
//	HAL_Delay(2000);
//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
	if(card_id[0] != 0)
 80001e2:	7823      	ldrb	r3, [r4, #0]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d139      	bne.n	800025c <CHECK_CARD_ID+0x90>
		}

	}

	mode_sel = MODE_PARKING_AUTO;
	tmp_node = node_base;
 80001e8:	2405      	movs	r4, #5
 80001ea:	4b3e      	ldr	r3, [pc, #248]	; (80002e4 <CHECK_CARD_ID+0x118>)
	for(idx = 0; idx < 5; idx++)
	{
		if(tmp_node->has_car == true)
		{
			if(memcmp(tmp_node->card_id, card_id, CARD_ID_DATA_LEN) == 0)
 80001ec:	4e3c      	ldr	r6, [pc, #240]	; (80002e0 <CHECK_CARD_ID+0x114>)
	tmp_node = node_base;
 80001ee:	681d      	ldr	r5, [r3, #0]
		if(tmp_node->has_car == true)
 80001f0:	792b      	ldrb	r3, [r5, #4]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d04b      	beq.n	800028e <CHECK_CARD_ID+0xc2>
			if(memcmp(tmp_node->card_id, card_id, CARD_ID_DATA_LEN) == 0)
 80001f6:	2205      	movs	r2, #5
 80001f8:	4631      	mov	r1, r6
 80001fa:	6828      	ldr	r0, [r5, #0]
 80001fc:	f001 fd9c 	bl	8001d38 <memcmp>
 8000200:	2800      	cmp	r0, #0
 8000202:	d144      	bne.n	800028e <CHECK_CARD_ID+0xc2>
			{
				mode_sel = MODE_TAKING_AUTO;
				HAL_Delay(100);
 8000204:	2064      	movs	r0, #100	; 0x64
 8000206:	f000 f983 	bl	8000510 <HAL_Delay>
				mode_sel = MODE_TAKING_AUTO;
 800020a:	2402      	movs	r4, #2
			}
		}
		tmp_node = tmp_node->next;
	}

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800020c:	2201      	movs	r2, #1
 800020e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000212:	4835      	ldr	r0, [pc, #212]	; (80002e8 <CHECK_CARD_ID+0x11c>)
 8000214:	f000 faba 	bl	800078c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000218:	2032      	movs	r0, #50	; 0x32
 800021a:	f000 f979 	bl	8000510 <HAL_Delay>

	switch(mode_sel)
 800021e:	2c02      	cmp	r4, #2
 8000220:	d03c      	beq.n	800029c <CHECK_CARD_ID+0xd0>
 8000222:	2409      	movs	r4, #9
	{
		case MODE_PARKING_AUTO:
			for(idx = 0; idx < 9; idx++)
			{
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000224:	4d30      	ldr	r5, [pc, #192]	; (80002e8 <CHECK_CARD_ID+0x11c>)
 8000226:	2200      	movs	r2, #0
 8000228:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800022c:	4628      	mov	r0, r5
 800022e:	f000 faad 	bl	800078c <HAL_GPIO_WritePin>
				HAL_Delay(200);
 8000232:	20c8      	movs	r0, #200	; 0xc8
 8000234:	f000 f96c 	bl	8000510 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000238:	2201      	movs	r2, #1
 800023a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800023e:	4628      	mov	r0, r5
 8000240:	f000 faa4 	bl	800078c <HAL_GPIO_WritePin>
 8000244:	3c01      	subs	r4, #1
				HAL_Delay(200);
 8000246:	20c8      	movs	r0, #200	; 0xc8
 8000248:	f000 f962 	bl	8000510 <HAL_Delay>
			for(idx = 0; idx < 9; idx++)
 800024c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000250:	d1e9      	bne.n	8000226 <CHECK_CARD_ID+0x5a>
			break;

		default:
			break;
	}
}
 8000252:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			NODE_parking_car_proc(card_id);
 8000256:	4822      	ldr	r0, [pc, #136]	; (80002e0 <CHECK_CARD_ID+0x114>)
 8000258:	f001 b9b2 	b.w	80015c0 <NODE_parking_car_proc>
 800025c:	2405      	movs	r4, #5
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800025e:	4e22      	ldr	r6, [pc, #136]	; (80002e8 <CHECK_CARD_ID+0x11c>)
			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 8000260:	4d22      	ldr	r5, [pc, #136]	; (80002ec <CHECK_CARD_ID+0x120>)
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000268:	4630      	mov	r0, r6
 800026a:	f000 fa8f 	bl	800078c <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800026e:	2064      	movs	r0, #100	; 0x64
 8000270:	f000 f94e 	bl	8000510 <HAL_Delay>
			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 8000274:	2201      	movs	r2, #1
 8000276:	2180      	movs	r1, #128	; 0x80
 8000278:	4628      	mov	r0, r5
 800027a:	f000 fa87 	bl	800078c <HAL_GPIO_WritePin>
 800027e:	3c01      	subs	r4, #1
			HAL_Delay(100);
 8000280:	2064      	movs	r0, #100	; 0x64
 8000282:	f000 f945 	bl	8000510 <HAL_Delay>
		for(idx = 0; idx < 5; idx++)
 8000286:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800028a:	d1ea      	bne.n	8000262 <CHECK_CARD_ID+0x96>
 800028c:	e7ac      	b.n	80001e8 <CHECK_CARD_ID+0x1c>
 800028e:	3c01      	subs	r4, #1
	for(idx = 0; idx < 5; idx++)
 8000290:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
		tmp_node = tmp_node->next;
 8000294:	69ad      	ldr	r5, [r5, #24]
	for(idx = 0; idx < 5; idx++)
 8000296:	d1ab      	bne.n	80001f0 <CHECK_CARD_ID+0x24>
	mode_sel = MODE_PARKING_AUTO;
 8000298:	2401      	movs	r4, #1
 800029a:	e7b7      	b.n	800020c <CHECK_CARD_ID+0x40>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800029c:	4d12      	ldr	r5, [pc, #72]	; (80002e8 <CHECK_CARD_ID+0x11c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002a4:	4628      	mov	r0, r5
 80002a6:	f000 fa71 	bl	800078c <HAL_GPIO_WritePin>
				HAL_Delay(500);
 80002aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002ae:	f000 f92f 	bl	8000510 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002b8:	4628      	mov	r0, r5
 80002ba:	f000 fa67 	bl	800078c <HAL_GPIO_WritePin>
 80002be:	3c01      	subs	r4, #1
				HAL_Delay(500);
 80002c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002c4:	f000 f924 	bl	8000510 <HAL_Delay>
			for(idx = 0; idx < 2; idx++)
 80002c8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80002cc:	d1e7      	bne.n	800029e <CHECK_CARD_ID+0xd2>
			HAL_Delay(500);
 80002ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002d2:	f000 f91d 	bl	8000510 <HAL_Delay>
}
 80002d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			NODE_taking_car_proc(card_id);
 80002da:	4801      	ldr	r0, [pc, #4]	; (80002e0 <CHECK_CARD_ID+0x114>)
 80002dc:	f001 b990 	b.w	8001600 <NODE_taking_car_proc>
 80002e0:	20000148 	.word	0x20000148
 80002e4:	20000144 	.word	0x20000144
 80002e8:	40011000 	.word	0x40011000
 80002ec:	40010c00 	.word	0x40010c00

080002f0 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f0:	2228      	movs	r2, #40	; 0x28
{
 80002f2:	b510      	push	{r4, lr}
 80002f4:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f6:	eb0d 0002 	add.w	r0, sp, r2
 80002fa:	2100      	movs	r1, #0
 80002fc:	f001 fd2b 	bl	8001d56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	2214      	movs	r2, #20
 8000302:	2100      	movs	r1, #0
 8000304:	eb0d 0002 	add.w	r0, sp, r2
 8000308:	f001 fd25 	bl	8001d56 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800030c:	2100      	movs	r1, #0
 800030e:	2210      	movs	r2, #16
 8000310:	a801      	add	r0, sp, #4
 8000312:	f001 fd20 	bl	8001d56 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000316:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800031a:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800031c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800031e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000320:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000322:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000326:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000328:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032a:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800032c:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800032e:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f000 fbdc 	bl	8000aec <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000334:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000336:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033c:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800033e:	4621      	mov	r1, r4
 8000340:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000342:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000344:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000346:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800034a:	f000 fda9 	bl	8000ea0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800034e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000352:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000354:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000356:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000358:	f000 fe40 	bl	8000fdc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800035c:	b014      	add	sp, #80	; 0x50
 800035e:	bd10      	pop	{r4, pc}

08000360 <main>:
{
 8000360:	b508      	push	{r3, lr}
  SystemClock_Config();
 8000362:	f7ff ffc5 	bl	80002f0 <SystemClock_Config>
  GPIO_Init();
 8000366:	f001 f99f 	bl	80016a8 <GPIO_Init>
  HAL_GPIO_WritePin(RELAY_ODOOR_GPIO_Port, RELAY_ODOOR_Pin, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000370:	4814      	ldr	r0, [pc, #80]	; (80003c4 <main+0x64>)
 8000372:	f000 fa0b 	bl	800078c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RELAY_CDOOR_GPIO_Port, RELAY_CDOOR_Pin, GPIO_PIN_RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800037c:	4811      	ldr	r0, [pc, #68]	; (80003c4 <main+0x64>)
 800037e:	f000 fa05 	bl	800078c <HAL_GPIO_WritePin>
  MFRC522_Init();
 8000382:	f001 fbc6 	bl	8001b12 <MFRC522_Init>
  NODE_init();
 8000386:	f001 f829 	bl	80013dc <NODE_init>
  lcd_goto_XY(1,2);
 800038a:	2102      	movs	r1, #2
 800038c:	2001      	movs	r0, #1
 800038e:	f001 fa86 	bl	800189e <lcd_goto_XY>
  lcd_send_string("Start");
 8000392:	480d      	ldr	r0, [pc, #52]	; (80003c8 <main+0x68>)
 8000394:	f001 fa7a 	bl	800188c <lcd_send_string>
  HAL_Delay(1000);
 8000398:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800039c:	f000 f8b8 	bl	8000510 <HAL_Delay>
  HAL_Delay(500);
 80003a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a4:	f000 f8b4 	bl	8000510 <HAL_Delay>
	  CHECK_CARD_ID();
 80003a8:	f7ff ff10 	bl	80001cc <CHECK_CARD_ID>
	  HAL_Delay(2000);
 80003ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80003b0:	f000 f8ae 	bl	8000510 <HAL_Delay>
	  action_motor(ACTION_OPEN_DOOR);
 80003b4:	2000      	movs	r0, #0
 80003b6:	f001 f943 	bl	8001640 <action_motor>
	  action_motor(ACTION_CLOSE_DOOR);
 80003ba:	2001      	movs	r0, #1
 80003bc:	f001 f940 	bl	8001640 <action_motor>
 80003c0:	e7f2      	b.n	80003a8 <main+0x48>
 80003c2:	bf00      	nop
 80003c4:	40010c00 	.word	0x40010c00
 80003c8:	08001f08 	.word	0x08001f08

080003cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003cc:	4770      	bx	lr
	...

080003d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003d0:	b510      	push	{r4, lr}
 80003d2:	4604      	mov	r4, r0
 80003d4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d6:	2210      	movs	r2, #16
 80003d8:	2100      	movs	r1, #0
 80003da:	a802      	add	r0, sp, #8
 80003dc:	f001 fcbb 	bl	8001d56 <memset>
  if(hspi->Instance==SPI1)
 80003e0:	6822      	ldr	r2, [r4, #0]
 80003e2:	4b16      	ldr	r3, [pc, #88]	; (800043c <HAL_SPI_MspInit+0x6c>)
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d126      	bne.n	8000436 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003e8:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80003ec:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ee:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80003f4:	619a      	str	r2, [r3, #24]
 80003f6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f8:	4811      	ldr	r0, [pc, #68]	; (8000440 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003fa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80003fe:	9200      	str	r2, [sp, #0]
 8000400:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000402:	699a      	ldr	r2, [r3, #24]
 8000404:	f042 0204 	orr.w	r2, r2, #4
 8000408:	619a      	str	r2, [r3, #24]
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0304 	and.w	r3, r3, #4
 8000410:	9301      	str	r3, [sp, #4]
 8000412:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000414:	23a0      	movs	r3, #160	; 0xa0
 8000416:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000418:	2302      	movs	r3, #2
 800041a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800041c:	2303      	movs	r3, #3
 800041e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000420:	f000 f8d2 	bl	80005c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000424:	2340      	movs	r3, #64	; 0x40
 8000426:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000428:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042a:	a902      	add	r1, sp, #8
 800042c:	4804      	ldr	r0, [pc, #16]	; (8000440 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800042e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000430:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000432:	f000 f8c9 	bl	80005c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000436:	b006      	add	sp, #24
 8000438:	bd10      	pop	{r4, pc}
 800043a:	bf00      	nop
 800043c:	40013000 	.word	0x40013000
 8000440:	40010800 	.word	0x40010800

08000444 <NMI_Handler>:
 8000444:	4770      	bx	lr

08000446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000446:	e7fe      	b.n	8000446 <HardFault_Handler>

08000448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000448:	e7fe      	b.n	8000448 <MemManage_Handler>

0800044a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800044a:	e7fe      	b.n	800044a <BusFault_Handler>

0800044c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800044c:	e7fe      	b.n	800044c <UsageFault_Handler>

0800044e <SVC_Handler>:
 800044e:	4770      	bx	lr

08000450 <DebugMon_Handler>:
 8000450:	4770      	bx	lr

08000452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000452:	4770      	bx	lr

08000454 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000454:	f000 b84a 	b.w	80004ec <HAL_IncTick>

08000458 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000458:	4b0f      	ldr	r3, [pc, #60]	; (8000498 <SystemInit+0x40>)
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	f042 0201 	orr.w	r2, r2, #1
 8000460:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000462:	6859      	ldr	r1, [r3, #4]
 8000464:	4a0d      	ldr	r2, [pc, #52]	; (800049c <SystemInit+0x44>)
 8000466:	400a      	ands	r2, r1
 8000468:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000470:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000474:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800047c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800047e:	685a      	ldr	r2, [r3, #4]
 8000480:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000484:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000486:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800048a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800048c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000490:	4b03      	ldr	r3, [pc, #12]	; (80004a0 <SystemInit+0x48>)
 8000492:	609a      	str	r2, [r3, #8]
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	f8ff0000 	.word	0xf8ff0000
 80004a0:	e000ed00 	.word	0xe000ed00

080004a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004a4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004a6:	4b0e      	ldr	r3, [pc, #56]	; (80004e0 <HAL_InitTick+0x3c>)
{
 80004a8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004aa:	7818      	ldrb	r0, [r3, #0]
 80004ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004b0:	fbb3 f3f0 	udiv	r3, r3, r0
 80004b4:	4a0b      	ldr	r2, [pc, #44]	; (80004e4 <HAL_InitTick+0x40>)
 80004b6:	6810      	ldr	r0, [r2, #0]
 80004b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80004bc:	f000 f86e 	bl	800059c <HAL_SYSTICK_Config>
 80004c0:	4604      	mov	r4, r0
 80004c2:	b958      	cbnz	r0, 80004dc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004c4:	2d0f      	cmp	r5, #15
 80004c6:	d809      	bhi.n	80004dc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004c8:	4602      	mov	r2, r0
 80004ca:	4629      	mov	r1, r5
 80004cc:	f04f 30ff 	mov.w	r0, #4294967295
 80004d0:	f000 f830 	bl	8000534 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004d4:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <HAL_InitTick+0x44>)
 80004d6:	4620      	mov	r0, r4
 80004d8:	601d      	str	r5, [r3, #0]
 80004da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80004dc:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80004de:	bd38      	pop	{r3, r4, r5, pc}
 80004e0:	20000004 	.word	0x20000004
 80004e4:	20000000 	.word	0x20000000
 80004e8:	20000008 	.word	0x20000008

080004ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80004ec:	4a03      	ldr	r2, [pc, #12]	; (80004fc <HAL_IncTick+0x10>)
 80004ee:	4b04      	ldr	r3, [pc, #16]	; (8000500 <HAL_IncTick+0x14>)
 80004f0:	6811      	ldr	r1, [r2, #0]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	440b      	add	r3, r1
 80004f6:	6013      	str	r3, [r2, #0]
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000164 	.word	0x20000164
 8000500:	20000004 	.word	0x20000004

08000504 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000504:	4b01      	ldr	r3, [pc, #4]	; (800050c <HAL_GetTick+0x8>)
 8000506:	6818      	ldr	r0, [r3, #0]
}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000164 	.word	0x20000164

08000510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000510:	b538      	push	{r3, r4, r5, lr}
 8000512:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000514:	f7ff fff6 	bl	8000504 <HAL_GetTick>
 8000518:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800051a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800051c:	bf1e      	ittt	ne
 800051e:	4b04      	ldrne	r3, [pc, #16]	; (8000530 <HAL_Delay+0x20>)
 8000520:	781b      	ldrbne	r3, [r3, #0]
 8000522:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000524:	f7ff ffee 	bl	8000504 <HAL_GetTick>
 8000528:	1b40      	subs	r0, r0, r5
 800052a:	4284      	cmp	r4, r0
 800052c:	d8fa      	bhi.n	8000524 <HAL_Delay+0x14>
  {
  }
}
 800052e:	bd38      	pop	{r3, r4, r5, pc}
 8000530:	20000004 	.word	0x20000004

08000534 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000534:	4b17      	ldr	r3, [pc, #92]	; (8000594 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	68dc      	ldr	r4, [r3, #12]
 800053a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800053e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000542:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000544:	2b04      	cmp	r3, #4
 8000546:	bf28      	it	cs
 8000548:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800054a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800054c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000550:	bf98      	it	ls
 8000552:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000554:	fa05 f303 	lsl.w	r3, r5, r3
 8000558:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800055c:	bf88      	it	hi
 800055e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000560:	4019      	ands	r1, r3
 8000562:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000564:	fa05 f404 	lsl.w	r4, r5, r4
 8000568:	3c01      	subs	r4, #1
 800056a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800056c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800056e:	ea42 0201 	orr.w	r2, r2, r1
 8000572:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000576:	bfa9      	itett	ge
 8000578:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800057c:	4b06      	ldrlt	r3, [pc, #24]	; (8000598 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800057e:	b2d2      	uxtbge	r2, r2
 8000580:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000584:	bfbb      	ittet	lt
 8000586:	f000 000f 	andlt.w	r0, r0, #15
 800058a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800058c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000590:	541a      	strblt	r2, [r3, r0]
 8000592:	bd30      	pop	{r4, r5, pc}
 8000594:	e000ed00 	.word	0xe000ed00
 8000598:	e000ed14 	.word	0xe000ed14

0800059c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800059c:	3801      	subs	r0, #1
 800059e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005a2:	d20a      	bcs.n	80005ba <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005a6:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a8:	4a06      	ldr	r2, [pc, #24]	; (80005c4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005aa:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005b0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005b2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005b4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80005ba:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	e000e010 	.word	0xe000e010
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80005cc:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80005ce:	4626      	mov	r6, r4
 80005d0:	4b66      	ldr	r3, [pc, #408]	; (800076c <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80005d2:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 800077c <HAL_GPIO_Init+0x1b4>
 80005d6:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000780 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80005da:	680a      	ldr	r2, [r1, #0]
 80005dc:	fa32 f506 	lsrs.w	r5, r2, r6
 80005e0:	d102      	bne.n	80005e8 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80005e2:	b003      	add	sp, #12
 80005e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80005e8:	f04f 0801 	mov.w	r8, #1
 80005ec:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f0:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80005f4:	4590      	cmp	r8, r2
 80005f6:	d17f      	bne.n	80006f8 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80005f8:	684d      	ldr	r5, [r1, #4]
 80005fa:	2d12      	cmp	r5, #18
 80005fc:	f000 80aa 	beq.w	8000754 <HAL_GPIO_Init+0x18c>
 8000600:	f200 8083 	bhi.w	800070a <HAL_GPIO_Init+0x142>
 8000604:	2d02      	cmp	r5, #2
 8000606:	f000 80a2 	beq.w	800074e <HAL_GPIO_Init+0x186>
 800060a:	d877      	bhi.n	80006fc <HAL_GPIO_Init+0x134>
 800060c:	2d00      	cmp	r5, #0
 800060e:	f000 8089 	beq.w	8000724 <HAL_GPIO_Init+0x15c>
 8000612:	2d01      	cmp	r5, #1
 8000614:	f000 8099 	beq.w	800074a <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000618:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800061c:	2aff      	cmp	r2, #255	; 0xff
 800061e:	bf93      	iteet	ls
 8000620:	4682      	movls	sl, r0
 8000622:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000626:	3d08      	subhi	r5, #8
 8000628:	f8d0 b000 	ldrls.w	fp, [r0]
 800062c:	bf92      	itee	ls
 800062e:	00b5      	lslls	r5, r6, #2
 8000630:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000634:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000636:	fa09 f805 	lsl.w	r8, r9, r5
 800063a:	ea2b 0808 	bic.w	r8, fp, r8
 800063e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000642:	bf88      	it	hi
 8000644:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000648:	ea48 0505 	orr.w	r5, r8, r5
 800064c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000650:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000654:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000658:	d04e      	beq.n	80006f8 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800065a:	4d45      	ldr	r5, [pc, #276]	; (8000770 <HAL_GPIO_Init+0x1a8>)
 800065c:	4f44      	ldr	r7, [pc, #272]	; (8000770 <HAL_GPIO_Init+0x1a8>)
 800065e:	69ad      	ldr	r5, [r5, #24]
 8000660:	f026 0803 	bic.w	r8, r6, #3
 8000664:	f045 0501 	orr.w	r5, r5, #1
 8000668:	61bd      	str	r5, [r7, #24]
 800066a:	69bd      	ldr	r5, [r7, #24]
 800066c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000670:	f005 0501 	and.w	r5, r5, #1
 8000674:	9501      	str	r5, [sp, #4]
 8000676:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800067a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800067e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000680:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000684:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000688:	fa09 f90b 	lsl.w	r9, r9, fp
 800068c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000690:	4d38      	ldr	r5, [pc, #224]	; (8000774 <HAL_GPIO_Init+0x1ac>)
 8000692:	42a8      	cmp	r0, r5
 8000694:	d063      	beq.n	800075e <HAL_GPIO_Init+0x196>
 8000696:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800069a:	42a8      	cmp	r0, r5
 800069c:	d061      	beq.n	8000762 <HAL_GPIO_Init+0x19a>
 800069e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006a2:	42a8      	cmp	r0, r5
 80006a4:	d05f      	beq.n	8000766 <HAL_GPIO_Init+0x19e>
 80006a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006aa:	42a8      	cmp	r0, r5
 80006ac:	bf0c      	ite	eq
 80006ae:	2503      	moveq	r5, #3
 80006b0:	2504      	movne	r5, #4
 80006b2:	fa05 f50b 	lsl.w	r5, r5, fp
 80006b6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80006ba:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80006be:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006c0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80006c4:	bf14      	ite	ne
 80006c6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006c8:	4395      	biceq	r5, r2
 80006ca:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80006cc:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006ce:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80006d2:	bf14      	ite	ne
 80006d4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80006d6:	4395      	biceq	r5, r2
 80006d8:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80006da:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006dc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80006e0:	bf14      	ite	ne
 80006e2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006e4:	4395      	biceq	r5, r2
 80006e6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80006e8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006ea:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80006ee:	bf14      	ite	ne
 80006f0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006f2:	ea25 0202 	biceq.w	r2, r5, r2
 80006f6:	60da      	str	r2, [r3, #12]
	position++;
 80006f8:	3601      	adds	r6, #1
 80006fa:	e76e      	b.n	80005da <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80006fc:	2d03      	cmp	r5, #3
 80006fe:	d022      	beq.n	8000746 <HAL_GPIO_Init+0x17e>
 8000700:	2d11      	cmp	r5, #17
 8000702:	d189      	bne.n	8000618 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000704:	68cc      	ldr	r4, [r1, #12]
 8000706:	3404      	adds	r4, #4
          break;
 8000708:	e786      	b.n	8000618 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800070a:	4f1b      	ldr	r7, [pc, #108]	; (8000778 <HAL_GPIO_Init+0x1b0>)
 800070c:	42bd      	cmp	r5, r7
 800070e:	d009      	beq.n	8000724 <HAL_GPIO_Init+0x15c>
 8000710:	d812      	bhi.n	8000738 <HAL_GPIO_Init+0x170>
 8000712:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000784 <HAL_GPIO_Init+0x1bc>
 8000716:	454d      	cmp	r5, r9
 8000718:	d004      	beq.n	8000724 <HAL_GPIO_Init+0x15c>
 800071a:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800071e:	454d      	cmp	r5, r9
 8000720:	f47f af7a 	bne.w	8000618 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000724:	688c      	ldr	r4, [r1, #8]
 8000726:	b1c4      	cbz	r4, 800075a <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000728:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800072a:	bf0c      	ite	eq
 800072c:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000730:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000734:	2408      	movs	r4, #8
 8000736:	e76f      	b.n	8000618 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000738:	4575      	cmp	r5, lr
 800073a:	d0f3      	beq.n	8000724 <HAL_GPIO_Init+0x15c>
 800073c:	4565      	cmp	r5, ip
 800073e:	d0f1      	beq.n	8000724 <HAL_GPIO_Init+0x15c>
 8000740:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000788 <HAL_GPIO_Init+0x1c0>
 8000744:	e7eb      	b.n	800071e <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000746:	2400      	movs	r4, #0
 8000748:	e766      	b.n	8000618 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800074a:	68cc      	ldr	r4, [r1, #12]
          break;
 800074c:	e764      	b.n	8000618 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800074e:	68cc      	ldr	r4, [r1, #12]
 8000750:	3408      	adds	r4, #8
          break;
 8000752:	e761      	b.n	8000618 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000754:	68cc      	ldr	r4, [r1, #12]
 8000756:	340c      	adds	r4, #12
          break;
 8000758:	e75e      	b.n	8000618 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800075a:	2404      	movs	r4, #4
 800075c:	e75c      	b.n	8000618 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800075e:	2500      	movs	r5, #0
 8000760:	e7a7      	b.n	80006b2 <HAL_GPIO_Init+0xea>
 8000762:	2501      	movs	r5, #1
 8000764:	e7a5      	b.n	80006b2 <HAL_GPIO_Init+0xea>
 8000766:	2502      	movs	r5, #2
 8000768:	e7a3      	b.n	80006b2 <HAL_GPIO_Init+0xea>
 800076a:	bf00      	nop
 800076c:	40010400 	.word	0x40010400
 8000770:	40021000 	.word	0x40021000
 8000774:	40010800 	.word	0x40010800
 8000778:	10210000 	.word	0x10210000
 800077c:	10310000 	.word	0x10310000
 8000780:	10320000 	.word	0x10320000
 8000784:	10110000 	.word	0x10110000
 8000788:	10220000 	.word	0x10220000

0800078c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800078c:	b10a      	cbz	r2, 8000792 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800078e:	6101      	str	r1, [r0, #16]
 8000790:	4770      	bx	lr
 8000792:	0409      	lsls	r1, r1, #16
 8000794:	e7fb      	b.n	800078e <HAL_GPIO_WritePin+0x2>

08000796 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000796:	6801      	ldr	r1, [r0, #0]
 8000798:	2200      	movs	r2, #0
 800079a:	694b      	ldr	r3, [r1, #20]
 800079c:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80007a0:	d010      	beq.n	80007c4 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80007a2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80007a6:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80007a8:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80007aa:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80007ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80007b0:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80007b4:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80007b6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80007ba:	f043 0304 	orr.w	r3, r3, #4
 80007be:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80007c0:	2001      	movs	r0, #1
 80007c2:	4770      	bx	lr
  }
  return HAL_OK;
 80007c4:	4618      	mov	r0, r3
}
 80007c6:	4770      	bx	lr

080007c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80007c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007cc:	4604      	mov	r4, r0
 80007ce:	4617      	mov	r7, r2
 80007d0:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80007d2:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80007d6:	b28e      	uxth	r6, r1
 80007d8:	6825      	ldr	r5, [r4, #0]
 80007da:	f1b8 0f01 	cmp.w	r8, #1
 80007de:	bf0c      	ite	eq
 80007e0:	696b      	ldreq	r3, [r5, #20]
 80007e2:	69ab      	ldrne	r3, [r5, #24]
 80007e4:	ea36 0303 	bics.w	r3, r6, r3
 80007e8:	bf14      	ite	ne
 80007ea:	2001      	movne	r0, #1
 80007ec:	2000      	moveq	r0, #0
 80007ee:	b908      	cbnz	r0, 80007f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 80007f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80007f4:	696b      	ldr	r3, [r5, #20]
 80007f6:	055a      	lsls	r2, r3, #21
 80007f8:	d516      	bpl.n	8000828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80007fa:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 80007fc:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80007fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000802:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000804:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000808:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800080a:	2300      	movs	r3, #0
 800080c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800080e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000812:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000816:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000818:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800081c:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800081e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8000822:	2001      	movs	r0, #1
 8000824:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000828:	1c7b      	adds	r3, r7, #1
 800082a:	d0d5      	beq.n	80007d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800082c:	f7ff fe6a 	bl	8000504 <HAL_GetTick>
 8000830:	eba0 0009 	sub.w	r0, r0, r9
 8000834:	4287      	cmp	r7, r0
 8000836:	d301      	bcc.n	800083c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8000838:	2f00      	cmp	r7, #0
 800083a:	d1cd      	bne.n	80007d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800083c:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 800083e:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000840:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000842:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000846:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800084a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800084c:	f042 0220 	orr.w	r2, r2, #32
 8000850:	e7e4      	b.n	800081c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

08000852 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000852:	b570      	push	{r4, r5, r6, lr}
 8000854:	4604      	mov	r4, r0
 8000856:	460d      	mov	r5, r1
 8000858:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800085a:	6823      	ldr	r3, [r4, #0]
 800085c:	695b      	ldr	r3, [r3, #20]
 800085e:	075b      	lsls	r3, r3, #29
 8000860:	d501      	bpl.n	8000866 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000862:	2000      	movs	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000866:	4620      	mov	r0, r4
 8000868:	f7ff ff95 	bl	8000796 <I2C_IsAcknowledgeFailed>
 800086c:	b9a8      	cbnz	r0, 800089a <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 800086e:	1c6a      	adds	r2, r5, #1
 8000870:	d0f3      	beq.n	800085a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000872:	f7ff fe47 	bl	8000504 <HAL_GetTick>
 8000876:	1b80      	subs	r0, r0, r6
 8000878:	4285      	cmp	r5, r0
 800087a:	d301      	bcc.n	8000880 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800087c:	2d00      	cmp	r5, #0
 800087e:	d1ec      	bne.n	800085a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000880:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000882:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000884:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000886:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800088a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800088e:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000890:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000894:	f042 0220 	orr.w	r2, r2, #32
 8000898:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 800089a:	2001      	movs	r0, #1
}
 800089c:	bd70      	pop	{r4, r5, r6, pc}

0800089e <I2C_WaitOnFlagUntilTimeout>:
{
 800089e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80008a2:	4604      	mov	r4, r0
 80008a4:	4690      	mov	r8, r2
 80008a6:	461f      	mov	r7, r3
 80008a8:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80008aa:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80008ae:	b28d      	uxth	r5, r1
 80008b0:	6823      	ldr	r3, [r4, #0]
 80008b2:	f1b9 0f01 	cmp.w	r9, #1
 80008b6:	bf0c      	ite	eq
 80008b8:	695b      	ldreq	r3, [r3, #20]
 80008ba:	699b      	ldrne	r3, [r3, #24]
 80008bc:	ea35 0303 	bics.w	r3, r5, r3
 80008c0:	bf0c      	ite	eq
 80008c2:	2301      	moveq	r3, #1
 80008c4:	2300      	movne	r3, #0
 80008c6:	4543      	cmp	r3, r8
 80008c8:	d002      	beq.n	80008d0 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 80008ca:	2000      	movs	r0, #0
}
 80008cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 80008d0:	1c7b      	adds	r3, r7, #1
 80008d2:	d0ed      	beq.n	80008b0 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008d4:	f7ff fe16 	bl	8000504 <HAL_GetTick>
 80008d8:	1b80      	subs	r0, r0, r6
 80008da:	4287      	cmp	r7, r0
 80008dc:	d301      	bcc.n	80008e2 <I2C_WaitOnFlagUntilTimeout+0x44>
 80008de:	2f00      	cmp	r7, #0
 80008e0:	d1e6      	bne.n	80008b0 <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80008e2:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80008e4:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80008e6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80008e8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80008ec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80008f0:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80008f2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80008f6:	f042 0220 	orr.w	r2, r2, #32
 80008fa:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80008fc:	2001      	movs	r0, #1
 80008fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000902 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000902:	b570      	push	{r4, r5, r6, lr}
 8000904:	4604      	mov	r4, r0
 8000906:	460d      	mov	r5, r1
 8000908:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800090a:	6823      	ldr	r3, [r4, #0]
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	061b      	lsls	r3, r3, #24
 8000910:	d501      	bpl.n	8000916 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000912:	2000      	movs	r0, #0
 8000914:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000916:	4620      	mov	r0, r4
 8000918:	f7ff ff3d 	bl	8000796 <I2C_IsAcknowledgeFailed>
 800091c:	b9a8      	cbnz	r0, 800094a <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 800091e:	1c6a      	adds	r2, r5, #1
 8000920:	d0f3      	beq.n	800090a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000922:	f7ff fdef 	bl	8000504 <HAL_GetTick>
 8000926:	1b80      	subs	r0, r0, r6
 8000928:	4285      	cmp	r5, r0
 800092a:	d301      	bcc.n	8000930 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800092c:	2d00      	cmp	r5, #0
 800092e:	d1ec      	bne.n	800090a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000930:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000932:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000934:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000936:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800093a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800093e:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000940:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000944:	f042 0220 	orr.w	r2, r2, #32
 8000948:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 800094a:	2001      	movs	r0, #1
}
 800094c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000950 <HAL_I2C_Master_Transmit>:
{
 8000950:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000954:	4604      	mov	r4, r0
 8000956:	461f      	mov	r7, r3
 8000958:	460d      	mov	r5, r1
 800095a:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 800095c:	f7ff fdd2 	bl	8000504 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000960:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8000964:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000966:	2b20      	cmp	r3, #32
 8000968:	d004      	beq.n	8000974 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 800096a:	2502      	movs	r5, #2
}
 800096c:	4628      	mov	r0, r5
 800096e:	b004      	add	sp, #16
 8000970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000974:	9000      	str	r0, [sp, #0]
 8000976:	2319      	movs	r3, #25
 8000978:	2201      	movs	r2, #1
 800097a:	4958      	ldr	r1, [pc, #352]	; (8000adc <HAL_I2C_Master_Transmit+0x18c>)
 800097c:	4620      	mov	r0, r4
 800097e:	f7ff ff8e 	bl	800089e <I2C_WaitOnFlagUntilTimeout>
 8000982:	2800      	cmp	r0, #0
 8000984:	d1f1      	bne.n	800096a <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8000986:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800098a:	2b01      	cmp	r3, #1
 800098c:	d0ed      	beq.n	800096a <HAL_I2C_Master_Transmit+0x1a>
 800098e:	2301      	movs	r3, #1
 8000990:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000994:	6823      	ldr	r3, [r4, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800099a:	bf5e      	ittt	pl
 800099c:	681a      	ldrpl	r2, [r3, #0]
 800099e:	f042 0201 	orrpl.w	r2, r2, #1
 80009a2:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80009aa:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80009ac:	2221      	movs	r2, #33	; 0x21
 80009ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80009b2:	2210      	movs	r2, #16
 80009b4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80009b8:	2200      	movs	r2, #0
 80009ba:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80009bc:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80009be:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 80009c0:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 80009c4:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80009c6:	4a46      	ldr	r2, [pc, #280]	; (8000ae0 <HAL_I2C_Master_Transmit+0x190>)
 80009c8:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80009ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80009cc:	2a08      	cmp	r2, #8
 80009ce:	d004      	beq.n	80009da <HAL_I2C_Master_Transmit+0x8a>
 80009d0:	2a01      	cmp	r2, #1
 80009d2:	d002      	beq.n	80009da <HAL_I2C_Master_Transmit+0x8a>
 80009d4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80009d8:	d104      	bne.n	80009e4 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	e002      	b.n	80009ea <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80009e4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80009e6:	2a12      	cmp	r2, #18
 80009e8:	d0f7      	beq.n	80009da <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80009ea:	9600      	str	r6, [sp, #0]
 80009ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80009ee:	2200      	movs	r2, #0
 80009f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80009f4:	4620      	mov	r0, r4
 80009f6:	f7ff ff52 	bl	800089e <I2C_WaitOnFlagUntilTimeout>
 80009fa:	b108      	cbz	r0, 8000a00 <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 80009fc:	2501      	movs	r5, #1
 80009fe:	e7b5      	b.n	800096c <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000a00:	6923      	ldr	r3, [r4, #16]
 8000a02:	6822      	ldr	r2, [r4, #0]
 8000a04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a08:	d113      	bne.n	8000a32 <HAL_I2C_Master_Transmit+0xe2>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000a0a:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000a0e:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000a10:	4633      	mov	r3, r6
 8000a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000a14:	4933      	ldr	r1, [pc, #204]	; (8000ae4 <HAL_I2C_Master_Transmit+0x194>)
 8000a16:	4620      	mov	r0, r4
 8000a18:	f7ff fed6 	bl	80007c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000a1c:	4605      	mov	r5, r0
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	d1ec      	bne.n	80009fc <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000a22:	6823      	ldr	r3, [r4, #0]
 8000a24:	9003      	str	r0, [sp, #12]
 8000a26:	695a      	ldr	r2, [r3, #20]
 8000a28:	9203      	str	r2, [sp, #12]
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	9303      	str	r3, [sp, #12]
 8000a2e:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8000a30:	e044      	b.n	8000abc <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000a32:	11eb      	asrs	r3, r5, #7
 8000a34:	f003 0306 	and.w	r3, r3, #6
 8000a38:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000a3c:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000a3e:	492a      	ldr	r1, [pc, #168]	; (8000ae8 <HAL_I2C_Master_Transmit+0x198>)
 8000a40:	4633      	mov	r3, r6
 8000a42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000a44:	4620      	mov	r0, r4
 8000a46:	f7ff febf 	bl	80007c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d1d6      	bne.n	80009fc <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000a4e:	6823      	ldr	r3, [r4, #0]
 8000a50:	b2ed      	uxtb	r5, r5
 8000a52:	611d      	str	r5, [r3, #16]
 8000a54:	e7dc      	b.n	8000a10 <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000a56:	4632      	mov	r2, r6
 8000a58:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000a5a:	4620      	mov	r0, r4
 8000a5c:	f7ff ff51 	bl	8000902 <I2C_WaitOnTXEFlagUntilTimeout>
 8000a60:	b140      	cbz	r0, 8000a74 <HAL_I2C_Master_Transmit+0x124>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a64:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000a66:	bf01      	itttt	eq
 8000a68:	6822      	ldreq	r2, [r4, #0]
 8000a6a:	6813      	ldreq	r3, [r2, #0]
 8000a6c:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8000a70:	6013      	streq	r3, [r2, #0]
 8000a72:	e7c3      	b.n	80009fc <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000a74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a76:	6820      	ldr	r0, [r4, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000a7e:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8000a80:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000a82:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000a84:	3a01      	subs	r2, #1
 8000a86:	b292      	uxth	r2, r2
 8000a88:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000a8a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000a8c:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8000a8e:	1e51      	subs	r1, r2, #1
 8000a90:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000a92:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8000a94:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000a96:	d50a      	bpl.n	8000aae <HAL_I2C_Master_Transmit+0x15e>
 8000a98:	b149      	cbz	r1, 8000aae <HAL_I2C_Master_Transmit+0x15e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000a9a:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8000a9c:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000a9e:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8000aa0:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8000aa2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000aa4:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000aac:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000aae:	4632      	mov	r2, r6
 8000ab0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f7ff fecd 	bl	8000852 <I2C_WaitOnBTFFlagUntilTimeout>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	d1d2      	bne.n	8000a62 <HAL_I2C_Master_Transmit+0x112>
    while (hi2c->XferSize > 0U)
 8000abc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d1c9      	bne.n	8000a56 <HAL_I2C_Master_Transmit+0x106>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000ac2:	6821      	ldr	r1, [r4, #0]
 8000ac4:	680a      	ldr	r2, [r1, #0]
 8000ac6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000aca:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000acc:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8000ace:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000ad2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ad6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8000ada:	e747      	b.n	800096c <HAL_I2C_Master_Transmit+0x1c>
 8000adc:	00100002 	.word	0x00100002
 8000ae0:	ffff0000 	.word	0xffff0000
 8000ae4:	00010002 	.word	0x00010002
 8000ae8:	00010008 	.word	0x00010008

08000aec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000af0:	4605      	mov	r5, r0
 8000af2:	b908      	cbnz	r0, 8000af8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000af4:	2001      	movs	r0, #1
 8000af6:	e03c      	b.n	8000b72 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000af8:	6803      	ldr	r3, [r0, #0]
 8000afa:	07db      	lsls	r3, r3, #31
 8000afc:	d410      	bmi.n	8000b20 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000afe:	682b      	ldr	r3, [r5, #0]
 8000b00:	079f      	lsls	r7, r3, #30
 8000b02:	d45d      	bmi.n	8000bc0 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b04:	682b      	ldr	r3, [r5, #0]
 8000b06:	0719      	lsls	r1, r3, #28
 8000b08:	f100 8094 	bmi.w	8000c34 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b0c:	682b      	ldr	r3, [r5, #0]
 8000b0e:	075a      	lsls	r2, r3, #29
 8000b10:	f100 80be 	bmi.w	8000c90 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b14:	69e8      	ldr	r0, [r5, #28]
 8000b16:	2800      	cmp	r0, #0
 8000b18:	f040 812c 	bne.w	8000d74 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	e028      	b.n	8000b72 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b20:	4c8f      	ldr	r4, [pc, #572]	; (8000d60 <HAL_RCC_OscConfig+0x274>)
 8000b22:	6863      	ldr	r3, [r4, #4]
 8000b24:	f003 030c 	and.w	r3, r3, #12
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d007      	beq.n	8000b3c <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b2c:	6863      	ldr	r3, [r4, #4]
 8000b2e:	f003 030c 	and.w	r3, r3, #12
 8000b32:	2b08      	cmp	r3, #8
 8000b34:	d109      	bne.n	8000b4a <HAL_RCC_OscConfig+0x5e>
 8000b36:	6863      	ldr	r3, [r4, #4]
 8000b38:	03de      	lsls	r6, r3, #15
 8000b3a:	d506      	bpl.n	8000b4a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b3c:	6823      	ldr	r3, [r4, #0]
 8000b3e:	039c      	lsls	r4, r3, #14
 8000b40:	d5dd      	bpl.n	8000afe <HAL_RCC_OscConfig+0x12>
 8000b42:	686b      	ldr	r3, [r5, #4]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1da      	bne.n	8000afe <HAL_RCC_OscConfig+0x12>
 8000b48:	e7d4      	b.n	8000af4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b4a:	686b      	ldr	r3, [r5, #4]
 8000b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b50:	d112      	bne.n	8000b78 <HAL_RCC_OscConfig+0x8c>
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b5a:	f7ff fcd3 	bl	8000504 <HAL_GetTick>
 8000b5e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b60:	6823      	ldr	r3, [r4, #0]
 8000b62:	0398      	lsls	r0, r3, #14
 8000b64:	d4cb      	bmi.n	8000afe <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b66:	f7ff fccd 	bl	8000504 <HAL_GetTick>
 8000b6a:	1b80      	subs	r0, r0, r6
 8000b6c:	2864      	cmp	r0, #100	; 0x64
 8000b6e:	d9f7      	bls.n	8000b60 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000b70:	2003      	movs	r0, #3
}
 8000b72:	b002      	add	sp, #8
 8000b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b78:	b99b      	cbnz	r3, 8000ba2 <HAL_RCC_OscConfig+0xb6>
 8000b7a:	6823      	ldr	r3, [r4, #0]
 8000b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b80:	6023      	str	r3, [r4, #0]
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b88:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fcbb 	bl	8000504 <HAL_GetTick>
 8000b8e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b90:	6823      	ldr	r3, [r4, #0]
 8000b92:	0399      	lsls	r1, r3, #14
 8000b94:	d5b3      	bpl.n	8000afe <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b96:	f7ff fcb5 	bl	8000504 <HAL_GetTick>
 8000b9a:	1b80      	subs	r0, r0, r6
 8000b9c:	2864      	cmp	r0, #100	; 0x64
 8000b9e:	d9f7      	bls.n	8000b90 <HAL_RCC_OscConfig+0xa4>
 8000ba0:	e7e6      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ba2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ba6:	6823      	ldr	r3, [r4, #0]
 8000ba8:	d103      	bne.n	8000bb2 <HAL_RCC_OscConfig+0xc6>
 8000baa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bae:	6023      	str	r3, [r4, #0]
 8000bb0:	e7cf      	b.n	8000b52 <HAL_RCC_OscConfig+0x66>
 8000bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bb6:	6023      	str	r3, [r4, #0]
 8000bb8:	6823      	ldr	r3, [r4, #0]
 8000bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bbe:	e7cb      	b.n	8000b58 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bc0:	4c67      	ldr	r4, [pc, #412]	; (8000d60 <HAL_RCC_OscConfig+0x274>)
 8000bc2:	6863      	ldr	r3, [r4, #4]
 8000bc4:	f013 0f0c 	tst.w	r3, #12
 8000bc8:	d007      	beq.n	8000bda <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bca:	6863      	ldr	r3, [r4, #4]
 8000bcc:	f003 030c 	and.w	r3, r3, #12
 8000bd0:	2b08      	cmp	r3, #8
 8000bd2:	d110      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x10a>
 8000bd4:	6863      	ldr	r3, [r4, #4]
 8000bd6:	03da      	lsls	r2, r3, #15
 8000bd8:	d40d      	bmi.n	8000bf6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bda:	6823      	ldr	r3, [r4, #0]
 8000bdc:	079b      	lsls	r3, r3, #30
 8000bde:	d502      	bpl.n	8000be6 <HAL_RCC_OscConfig+0xfa>
 8000be0:	692b      	ldr	r3, [r5, #16]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d186      	bne.n	8000af4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be6:	6823      	ldr	r3, [r4, #0]
 8000be8:	696a      	ldr	r2, [r5, #20]
 8000bea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000bf2:	6023      	str	r3, [r4, #0]
 8000bf4:	e786      	b.n	8000b04 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bf6:	692a      	ldr	r2, [r5, #16]
 8000bf8:	4b5a      	ldr	r3, [pc, #360]	; (8000d64 <HAL_RCC_OscConfig+0x278>)
 8000bfa:	b16a      	cbz	r2, 8000c18 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c00:	f7ff fc80 	bl	8000504 <HAL_GetTick>
 8000c04:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c06:	6823      	ldr	r3, [r4, #0]
 8000c08:	079f      	lsls	r7, r3, #30
 8000c0a:	d4ec      	bmi.n	8000be6 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c0c:	f7ff fc7a 	bl	8000504 <HAL_GetTick>
 8000c10:	1b80      	subs	r0, r0, r6
 8000c12:	2802      	cmp	r0, #2
 8000c14:	d9f7      	bls.n	8000c06 <HAL_RCC_OscConfig+0x11a>
 8000c16:	e7ab      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000c18:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c1a:	f7ff fc73 	bl	8000504 <HAL_GetTick>
 8000c1e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c20:	6823      	ldr	r3, [r4, #0]
 8000c22:	0798      	lsls	r0, r3, #30
 8000c24:	f57f af6e 	bpl.w	8000b04 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c28:	f7ff fc6c 	bl	8000504 <HAL_GetTick>
 8000c2c:	1b80      	subs	r0, r0, r6
 8000c2e:	2802      	cmp	r0, #2
 8000c30:	d9f6      	bls.n	8000c20 <HAL_RCC_OscConfig+0x134>
 8000c32:	e79d      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c34:	69aa      	ldr	r2, [r5, #24]
 8000c36:	4c4a      	ldr	r4, [pc, #296]	; (8000d60 <HAL_RCC_OscConfig+0x274>)
 8000c38:	4b4b      	ldr	r3, [pc, #300]	; (8000d68 <HAL_RCC_OscConfig+0x27c>)
 8000c3a:	b1da      	cbz	r2, 8000c74 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c40:	f7ff fc60 	bl	8000504 <HAL_GetTick>
 8000c44:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c48:	079b      	lsls	r3, r3, #30
 8000c4a:	d50d      	bpl.n	8000c68 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000c4c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000c50:	4b46      	ldr	r3, [pc, #280]	; (8000d6c <HAL_RCC_OscConfig+0x280>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c58:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000c5a:	bf00      	nop
  }
  while (Delay --);
 8000c5c:	9b01      	ldr	r3, [sp, #4]
 8000c5e:	1e5a      	subs	r2, r3, #1
 8000c60:	9201      	str	r2, [sp, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1f9      	bne.n	8000c5a <HAL_RCC_OscConfig+0x16e>
 8000c66:	e751      	b.n	8000b0c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c68:	f7ff fc4c 	bl	8000504 <HAL_GetTick>
 8000c6c:	1b80      	subs	r0, r0, r6
 8000c6e:	2802      	cmp	r0, #2
 8000c70:	d9e9      	bls.n	8000c46 <HAL_RCC_OscConfig+0x15a>
 8000c72:	e77d      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000c74:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c76:	f7ff fc45 	bl	8000504 <HAL_GetTick>
 8000c7a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c7e:	079f      	lsls	r7, r3, #30
 8000c80:	f57f af44 	bpl.w	8000b0c <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c84:	f7ff fc3e 	bl	8000504 <HAL_GetTick>
 8000c88:	1b80      	subs	r0, r0, r6
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9f6      	bls.n	8000c7c <HAL_RCC_OscConfig+0x190>
 8000c8e:	e76f      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c90:	4c33      	ldr	r4, [pc, #204]	; (8000d60 <HAL_RCC_OscConfig+0x274>)
 8000c92:	69e3      	ldr	r3, [r4, #28]
 8000c94:	00d8      	lsls	r0, r3, #3
 8000c96:	d424      	bmi.n	8000ce2 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000c98:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c9a:	69e3      	ldr	r3, [r4, #28]
 8000c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca0:	61e3      	str	r3, [r4, #28]
 8000ca2:	69e3      	ldr	r3, [r4, #28]
 8000ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cac:	4e30      	ldr	r6, [pc, #192]	; (8000d70 <HAL_RCC_OscConfig+0x284>)
 8000cae:	6833      	ldr	r3, [r6, #0]
 8000cb0:	05d9      	lsls	r1, r3, #23
 8000cb2:	d518      	bpl.n	8000ce6 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cb4:	68eb      	ldr	r3, [r5, #12]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d126      	bne.n	8000d08 <HAL_RCC_OscConfig+0x21c>
 8000cba:	6a23      	ldr	r3, [r4, #32]
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000cc2:	f7ff fc1f 	bl	8000504 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cc6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000cca:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ccc:	6a23      	ldr	r3, [r4, #32]
 8000cce:	079b      	lsls	r3, r3, #30
 8000cd0:	d53f      	bpl.n	8000d52 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000cd2:	2f00      	cmp	r7, #0
 8000cd4:	f43f af1e 	beq.w	8000b14 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cd8:	69e3      	ldr	r3, [r4, #28]
 8000cda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cde:	61e3      	str	r3, [r4, #28]
 8000ce0:	e718      	b.n	8000b14 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000ce2:	2700      	movs	r7, #0
 8000ce4:	e7e2      	b.n	8000cac <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ce6:	6833      	ldr	r3, [r6, #0]
 8000ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cec:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cee:	f7ff fc09 	bl	8000504 <HAL_GetTick>
 8000cf2:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf4:	6833      	ldr	r3, [r6, #0]
 8000cf6:	05da      	lsls	r2, r3, #23
 8000cf8:	d4dc      	bmi.n	8000cb4 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cfa:	f7ff fc03 	bl	8000504 <HAL_GetTick>
 8000cfe:	eba0 0008 	sub.w	r0, r0, r8
 8000d02:	2864      	cmp	r0, #100	; 0x64
 8000d04:	d9f6      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x208>
 8000d06:	e733      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d08:	b9ab      	cbnz	r3, 8000d36 <HAL_RCC_OscConfig+0x24a>
 8000d0a:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d0c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d10:	f023 0301 	bic.w	r3, r3, #1
 8000d14:	6223      	str	r3, [r4, #32]
 8000d16:	6a23      	ldr	r3, [r4, #32]
 8000d18:	f023 0304 	bic.w	r3, r3, #4
 8000d1c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000d1e:	f7ff fbf1 	bl	8000504 <HAL_GetTick>
 8000d22:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d24:	6a23      	ldr	r3, [r4, #32]
 8000d26:	0798      	lsls	r0, r3, #30
 8000d28:	d5d3      	bpl.n	8000cd2 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d2a:	f7ff fbeb 	bl	8000504 <HAL_GetTick>
 8000d2e:	1b80      	subs	r0, r0, r6
 8000d30:	4540      	cmp	r0, r8
 8000d32:	d9f7      	bls.n	8000d24 <HAL_RCC_OscConfig+0x238>
 8000d34:	e71c      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d36:	2b05      	cmp	r3, #5
 8000d38:	6a23      	ldr	r3, [r4, #32]
 8000d3a:	d103      	bne.n	8000d44 <HAL_RCC_OscConfig+0x258>
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6223      	str	r3, [r4, #32]
 8000d42:	e7ba      	b.n	8000cba <HAL_RCC_OscConfig+0x1ce>
 8000d44:	f023 0301 	bic.w	r3, r3, #1
 8000d48:	6223      	str	r3, [r4, #32]
 8000d4a:	6a23      	ldr	r3, [r4, #32]
 8000d4c:	f023 0304 	bic.w	r3, r3, #4
 8000d50:	e7b6      	b.n	8000cc0 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d52:	f7ff fbd7 	bl	8000504 <HAL_GetTick>
 8000d56:	eba0 0008 	sub.w	r0, r0, r8
 8000d5a:	42b0      	cmp	r0, r6
 8000d5c:	d9b6      	bls.n	8000ccc <HAL_RCC_OscConfig+0x1e0>
 8000d5e:	e707      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
 8000d60:	40021000 	.word	0x40021000
 8000d64:	42420000 	.word	0x42420000
 8000d68:	42420480 	.word	0x42420480
 8000d6c:	20000000 	.word	0x20000000
 8000d70:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d74:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <HAL_RCC_OscConfig+0x334>)
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	461c      	mov	r4, r3
 8000d7a:	f002 020c 	and.w	r2, r2, #12
 8000d7e:	2a08      	cmp	r2, #8
 8000d80:	d03d      	beq.n	8000dfe <HAL_RCC_OscConfig+0x312>
 8000d82:	2300      	movs	r3, #0
 8000d84:	4e27      	ldr	r6, [pc, #156]	; (8000e24 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d86:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000d88:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d8a:	d12b      	bne.n	8000de4 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fbba 	bl	8000504 <HAL_GetTick>
 8000d90:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	0199      	lsls	r1, r3, #6
 8000d96:	d41f      	bmi.n	8000dd8 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d98:	6a2b      	ldr	r3, [r5, #32]
 8000d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d9e:	d105      	bne.n	8000dac <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000da0:	6862      	ldr	r2, [r4, #4]
 8000da2:	68a9      	ldr	r1, [r5, #8]
 8000da4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000da8:	430a      	orrs	r2, r1
 8000daa:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000dac:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000dae:	6862      	ldr	r2, [r4, #4]
 8000db0:	430b      	orrs	r3, r1
 8000db2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000db6:	4313      	orrs	r3, r2
 8000db8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000dba:	2301      	movs	r3, #1
 8000dbc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000dbe:	f7ff fba1 	bl	8000504 <HAL_GetTick>
 8000dc2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000dc4:	6823      	ldr	r3, [r4, #0]
 8000dc6:	019a      	lsls	r2, r3, #6
 8000dc8:	f53f aea8 	bmi.w	8000b1c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dcc:	f7ff fb9a 	bl	8000504 <HAL_GetTick>
 8000dd0:	1b40      	subs	r0, r0, r5
 8000dd2:	2802      	cmp	r0, #2
 8000dd4:	d9f6      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x2d8>
 8000dd6:	e6cb      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dd8:	f7ff fb94 	bl	8000504 <HAL_GetTick>
 8000ddc:	1bc0      	subs	r0, r0, r7
 8000dde:	2802      	cmp	r0, #2
 8000de0:	d9d7      	bls.n	8000d92 <HAL_RCC_OscConfig+0x2a6>
 8000de2:	e6c5      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000de4:	f7ff fb8e 	bl	8000504 <HAL_GetTick>
 8000de8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dea:	6823      	ldr	r3, [r4, #0]
 8000dec:	019b      	lsls	r3, r3, #6
 8000dee:	f57f ae95 	bpl.w	8000b1c <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000df2:	f7ff fb87 	bl	8000504 <HAL_GetTick>
 8000df6:	1b40      	subs	r0, r0, r5
 8000df8:	2802      	cmp	r0, #2
 8000dfa:	d9f6      	bls.n	8000dea <HAL_RCC_OscConfig+0x2fe>
 8000dfc:	e6b8      	b.n	8000b70 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000dfe:	2801      	cmp	r0, #1
 8000e00:	f43f aeb7 	beq.w	8000b72 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000e04:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e06:	6a2b      	ldr	r3, [r5, #32]
 8000e08:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	f47f ae71 	bne.w	8000af4 <HAL_RCC_OscConfig+0x8>
 8000e12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000e14:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000e18:	1ac0      	subs	r0, r0, r3
 8000e1a:	bf18      	it	ne
 8000e1c:	2001      	movne	r0, #1
 8000e1e:	e6a8      	b.n	8000b72 <HAL_RCC_OscConfig+0x86>
 8000e20:	40021000 	.word	0x40021000
 8000e24:	42420060 	.word	0x42420060

08000e28 <HAL_RCC_GetSysClockFreq>:
{
 8000e28:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e2a:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000e2c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e2e:	ac02      	add	r4, sp, #8
 8000e30:	f103 0510 	add.w	r5, r3, #16
 8000e34:	4622      	mov	r2, r4
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	6859      	ldr	r1, [r3, #4]
 8000e3a:	3308      	adds	r3, #8
 8000e3c:	c203      	stmia	r2!, {r0, r1}
 8000e3e:	42ab      	cmp	r3, r5
 8000e40:	4614      	mov	r4, r2
 8000e42:	d1f7      	bne.n	8000e34 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e44:	2301      	movs	r3, #1
 8000e46:	f88d 3004 	strb.w	r3, [sp, #4]
 8000e4a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000e4c:	4911      	ldr	r1, [pc, #68]	; (8000e94 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e4e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000e52:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000e54:	f003 020c 	and.w	r2, r3, #12
 8000e58:	2a08      	cmp	r2, #8
 8000e5a:	d117      	bne.n	8000e8c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e5c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000e60:	a806      	add	r0, sp, #24
 8000e62:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e64:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e66:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e6a:	d50c      	bpl.n	8000e86 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e6c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e6e:	480a      	ldr	r0, [pc, #40]	; (8000e98 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e70:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e74:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e76:	aa06      	add	r2, sp, #24
 8000e78:	4413      	add	r3, r2
 8000e7a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e7e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000e82:	b007      	add	sp, #28
 8000e84:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e86:	4805      	ldr	r0, [pc, #20]	; (8000e9c <HAL_RCC_GetSysClockFreq+0x74>)
 8000e88:	4350      	muls	r0, r2
 8000e8a:	e7fa      	b.n	8000e82 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000e8e:	e7f8      	b.n	8000e82 <HAL_RCC_GetSysClockFreq+0x5a>
 8000e90:	08001ef8 	.word	0x08001ef8
 8000e94:	40021000 	.word	0x40021000
 8000e98:	007a1200 	.word	0x007a1200
 8000e9c:	003d0900 	.word	0x003d0900

08000ea0 <HAL_RCC_ClockConfig>:
{
 8000ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ea4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	b910      	cbnz	r0, 8000eb0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000eaa:	2001      	movs	r0, #1
 8000eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000eb0:	4a45      	ldr	r2, [pc, #276]	; (8000fc8 <HAL_RCC_ClockConfig+0x128>)
 8000eb2:	6813      	ldr	r3, [r2, #0]
 8000eb4:	f003 0307 	and.w	r3, r3, #7
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	d329      	bcc.n	8000f10 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ebc:	6821      	ldr	r1, [r4, #0]
 8000ebe:	078e      	lsls	r6, r1, #30
 8000ec0:	d431      	bmi.n	8000f26 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ec2:	07ca      	lsls	r2, r1, #31
 8000ec4:	d444      	bmi.n	8000f50 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000ec6:	4a40      	ldr	r2, [pc, #256]	; (8000fc8 <HAL_RCC_ClockConfig+0x128>)
 8000ec8:	6813      	ldr	r3, [r2, #0]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	429d      	cmp	r5, r3
 8000ed0:	d367      	bcc.n	8000fa2 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ed2:	6822      	ldr	r2, [r4, #0]
 8000ed4:	4d3d      	ldr	r5, [pc, #244]	; (8000fcc <HAL_RCC_ClockConfig+0x12c>)
 8000ed6:	f012 0f04 	tst.w	r2, #4
 8000eda:	d16e      	bne.n	8000fba <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000edc:	0713      	lsls	r3, r2, #28
 8000ede:	d506      	bpl.n	8000eee <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000ee0:	686b      	ldr	r3, [r5, #4]
 8000ee2:	6922      	ldr	r2, [r4, #16]
 8000ee4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ee8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000eec:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000eee:	f7ff ff9b 	bl	8000e28 <HAL_RCC_GetSysClockFreq>
 8000ef2:	686b      	ldr	r3, [r5, #4]
 8000ef4:	4a36      	ldr	r2, [pc, #216]	; (8000fd0 <HAL_RCC_ClockConfig+0x130>)
 8000ef6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000efa:	5cd3      	ldrb	r3, [r2, r3]
 8000efc:	40d8      	lsrs	r0, r3
 8000efe:	4b35      	ldr	r3, [pc, #212]	; (8000fd4 <HAL_RCC_ClockConfig+0x134>)
 8000f00:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000f02:	4b35      	ldr	r3, [pc, #212]	; (8000fd8 <HAL_RCC_ClockConfig+0x138>)
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	f7ff facd 	bl	80004a4 <HAL_InitTick>
  return HAL_OK;
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f10:	6813      	ldr	r3, [r2, #0]
 8000f12:	f023 0307 	bic.w	r3, r3, #7
 8000f16:	430b      	orrs	r3, r1
 8000f18:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f1a:	6813      	ldr	r3, [r2, #0]
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	4299      	cmp	r1, r3
 8000f22:	d1c2      	bne.n	8000eaa <HAL_RCC_ClockConfig+0xa>
 8000f24:	e7ca      	b.n	8000ebc <HAL_RCC_ClockConfig+0x1c>
 8000f26:	4b29      	ldr	r3, [pc, #164]	; (8000fcc <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f28:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	685a      	ldrne	r2, [r3, #4]
 8000f30:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000f34:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f36:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f38:	bf42      	ittt	mi
 8000f3a:	685a      	ldrmi	r2, [r3, #4]
 8000f3c:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000f40:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f42:	685a      	ldr	r2, [r3, #4]
 8000f44:	68a0      	ldr	r0, [r4, #8]
 8000f46:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f4a:	4302      	orrs	r2, r0
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	e7b8      	b.n	8000ec2 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f50:	6862      	ldr	r2, [r4, #4]
 8000f52:	4e1e      	ldr	r6, [pc, #120]	; (8000fcc <HAL_RCC_ClockConfig+0x12c>)
 8000f54:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f56:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f58:	d11b      	bne.n	8000f92 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f5a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f5e:	d0a4      	beq.n	8000eaa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f60:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f62:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f66:	f023 0303 	bic.w	r3, r3, #3
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000f6e:	f7ff fac9 	bl	8000504 <HAL_GetTick>
 8000f72:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f74:	6873      	ldr	r3, [r6, #4]
 8000f76:	6862      	ldr	r2, [r4, #4]
 8000f78:	f003 030c 	and.w	r3, r3, #12
 8000f7c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f80:	d0a1      	beq.n	8000ec6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f82:	f7ff fabf 	bl	8000504 <HAL_GetTick>
 8000f86:	1bc0      	subs	r0, r0, r7
 8000f88:	4540      	cmp	r0, r8
 8000f8a:	d9f3      	bls.n	8000f74 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000f8c:	2003      	movs	r0, #3
}
 8000f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f92:	2a02      	cmp	r2, #2
 8000f94:	d102      	bne.n	8000f9c <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f96:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f9a:	e7e0      	b.n	8000f5e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9c:	f013 0f02 	tst.w	r3, #2
 8000fa0:	e7dd      	b.n	8000f5e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fa2:	6813      	ldr	r3, [r2, #0]
 8000fa4:	f023 0307 	bic.w	r3, r3, #7
 8000fa8:	432b      	orrs	r3, r5
 8000faa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fac:	6813      	ldr	r3, [r2, #0]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	429d      	cmp	r5, r3
 8000fb4:	f47f af79 	bne.w	8000eaa <HAL_RCC_ClockConfig+0xa>
 8000fb8:	e78b      	b.n	8000ed2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fba:	686b      	ldr	r3, [r5, #4]
 8000fbc:	68e1      	ldr	r1, [r4, #12]
 8000fbe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fc2:	430b      	orrs	r3, r1
 8000fc4:	606b      	str	r3, [r5, #4]
 8000fc6:	e789      	b.n	8000edc <HAL_RCC_ClockConfig+0x3c>
 8000fc8:	40022000 	.word	0x40022000
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	08001f0e 	.word	0x08001f0e
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000008 	.word	0x20000008

08000fdc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fdc:	6803      	ldr	r3, [r0, #0]
{
 8000fde:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fe2:	07d9      	lsls	r1, r3, #31
{
 8000fe4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000fe6:	d520      	bpl.n	800102a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fe8:	4c35      	ldr	r4, [pc, #212]	; (80010c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000fea:	69e3      	ldr	r3, [r4, #28]
 8000fec:	00da      	lsls	r2, r3, #3
 8000fee:	d432      	bmi.n	8001056 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000ff0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ff2:	69e3      	ldr	r3, [r4, #28]
 8000ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff8:	61e3      	str	r3, [r4, #28]
 8000ffa:	69e3      	ldr	r3, [r4, #28]
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001004:	4e2f      	ldr	r6, [pc, #188]	; (80010c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001006:	6833      	ldr	r3, [r6, #0]
 8001008:	05db      	lsls	r3, r3, #23
 800100a:	d526      	bpl.n	800105a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800100c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800100e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001012:	d136      	bne.n	8001082 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001014:	6a23      	ldr	r3, [r4, #32]
 8001016:	686a      	ldr	r2, [r5, #4]
 8001018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800101c:	4313      	orrs	r3, r2
 800101e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001020:	b11f      	cbz	r7, 800102a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001022:	69e3      	ldr	r3, [r4, #28]
 8001024:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001028:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800102a:	6828      	ldr	r0, [r5, #0]
 800102c:	0783      	lsls	r3, r0, #30
 800102e:	d506      	bpl.n	800103e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001030:	4a23      	ldr	r2, [pc, #140]	; (80010c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001032:	68a9      	ldr	r1, [r5, #8]
 8001034:	6853      	ldr	r3, [r2, #4]
 8001036:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800103a:	430b      	orrs	r3, r1
 800103c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800103e:	f010 0010 	ands.w	r0, r0, #16
 8001042:	d01b      	beq.n	800107c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001044:	4a1e      	ldr	r2, [pc, #120]	; (80010c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001046:	68e9      	ldr	r1, [r5, #12]
 8001048:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800104a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800104c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001050:	430b      	orrs	r3, r1
 8001052:	6053      	str	r3, [r2, #4]
 8001054:	e012      	b.n	800107c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001056:	2700      	movs	r7, #0
 8001058:	e7d4      	b.n	8001004 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800105a:	6833      	ldr	r3, [r6, #0]
 800105c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001060:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001062:	f7ff fa4f 	bl	8000504 <HAL_GetTick>
 8001066:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001068:	6833      	ldr	r3, [r6, #0]
 800106a:	05d8      	lsls	r0, r3, #23
 800106c:	d4ce      	bmi.n	800100c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800106e:	f7ff fa49 	bl	8000504 <HAL_GetTick>
 8001072:	eba0 0008 	sub.w	r0, r0, r8
 8001076:	2864      	cmp	r0, #100	; 0x64
 8001078:	d9f6      	bls.n	8001068 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800107a:	2003      	movs	r0, #3
}
 800107c:	b002      	add	sp, #8
 800107e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001082:	686a      	ldr	r2, [r5, #4]
 8001084:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001088:	4293      	cmp	r3, r2
 800108a:	d0c3      	beq.n	8001014 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800108c:	2001      	movs	r0, #1
 800108e:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001090:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001092:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001094:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001096:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800109a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 800109c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800109e:	07d9      	lsls	r1, r3, #31
 80010a0:	d5b8      	bpl.n	8001014 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80010a2:	f7ff fa2f 	bl	8000504 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010a6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80010aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ac:	6a23      	ldr	r3, [r4, #32]
 80010ae:	079a      	lsls	r2, r3, #30
 80010b0:	d4b0      	bmi.n	8001014 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b2:	f7ff fa27 	bl	8000504 <HAL_GetTick>
 80010b6:	1b80      	subs	r0, r0, r6
 80010b8:	4540      	cmp	r0, r8
 80010ba:	d9f7      	bls.n	80010ac <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80010bc:	e7dd      	b.n	800107a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80010be:	bf00      	nop
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40007000 	.word	0x40007000
 80010c8:	42420440 	.word	0x42420440

080010cc <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80010cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ce:	4604      	mov	r4, r0
 80010d0:	460e      	mov	r6, r1
 80010d2:	4615      	mov	r5, r2
 80010d4:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80010d6:	6821      	ldr	r1, [r4, #0]
 80010d8:	688a      	ldr	r2, [r1, #8]
 80010da:	ea36 0302 	bics.w	r3, r6, r2
 80010de:	d001      	beq.n	80010e4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80010e0:	2000      	movs	r0, #0
}
 80010e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80010e4:	1c6b      	adds	r3, r5, #1
 80010e6:	d0f7      	beq.n	80010d8 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80010e8:	f7ff fa0c 	bl	8000504 <HAL_GetTick>
 80010ec:	1bc0      	subs	r0, r0, r7
 80010ee:	4285      	cmp	r5, r0
 80010f0:	d8f1      	bhi.n	80010d6 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80010fa:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80010fc:	6862      	ldr	r2, [r4, #4]
 80010fe:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001102:	d10a      	bne.n	800111a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8001104:	68a2      	ldr	r2, [r4, #8]
 8001106:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800110a:	d002      	beq.n	8001112 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800110c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001110:	d103      	bne.n	800111a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001118:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800111a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800111c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001120:	d107      	bne.n	8001132 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001130:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001132:	2301      	movs	r3, #1
 8001134:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001138:	2300      	movs	r3, #0
 800113a:	2003      	movs	r0, #3
 800113c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001142 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001142:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001144:	4613      	mov	r3, r2
 8001146:	460a      	mov	r2, r1
 8001148:	2180      	movs	r1, #128	; 0x80
{
 800114a:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800114c:	f7ff ffbe 	bl	80010cc <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8001150:	b120      	cbz	r0, 800115c <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001152:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001154:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001156:	f043 0320 	orr.w	r3, r3, #32
 800115a:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800115c:	bd10      	pop	{r4, pc}

0800115e <HAL_SPI_Init>:
{
 800115e:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001160:	4604      	mov	r4, r0
 8001162:	2800      	cmp	r0, #0
 8001164:	d034      	beq.n	80011d0 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001166:	2300      	movs	r3, #0
 8001168:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800116a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800116e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001172:	b91b      	cbnz	r3, 800117c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001174:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001178:	f7ff f92a 	bl	80003d0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800117c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800117e:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001180:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001184:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001186:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800118c:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800118e:	6863      	ldr	r3, [r4, #4]
 8001190:	69a1      	ldr	r1, [r4, #24]
 8001192:	4303      	orrs	r3, r0
 8001194:	68e0      	ldr	r0, [r4, #12]
 8001196:	4303      	orrs	r3, r0
 8001198:	6920      	ldr	r0, [r4, #16]
 800119a:	4303      	orrs	r3, r0
 800119c:	6960      	ldr	r0, [r4, #20]
 800119e:	4303      	orrs	r3, r0
 80011a0:	69e0      	ldr	r0, [r4, #28]
 80011a2:	4303      	orrs	r3, r0
 80011a4:	6a20      	ldr	r0, [r4, #32]
 80011a6:	4303      	orrs	r3, r0
 80011a8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80011aa:	4303      	orrs	r3, r0
 80011ac:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80011b0:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80011b2:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80011b4:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80011b8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80011ba:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80011bc:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80011be:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80011c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011c4:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80011c6:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80011c8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80011ca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80011ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011d0:	2001      	movs	r0, #1
}
 80011d2:	bd10      	pop	{r4, pc}

080011d4 <HAL_SPI_TransmitReceive>:
{
 80011d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80011d8:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80011da:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80011de:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80011e0:	2b01      	cmp	r3, #1
{
 80011e2:	460d      	mov	r5, r1
 80011e4:	4691      	mov	r9, r2
 80011e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80011e8:	f000 80e2 	beq.w	80013b0 <HAL_SPI_TransmitReceive+0x1dc>
 80011ec:	2301      	movs	r3, #1
 80011ee:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80011f2:	f7ff f987 	bl	8000504 <HAL_GetTick>
  tmp_state           = hspi->State;
 80011f6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80011fa:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80011fc:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80011fe:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8001200:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001202:	d00a      	beq.n	800121a <HAL_SPI_TransmitReceive+0x46>
 8001204:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001208:	f040 80d0 	bne.w	80013ac <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800120c:	68a0      	ldr	r0, [r4, #8]
 800120e:	2800      	cmp	r0, #0
 8001210:	f040 80cc 	bne.w	80013ac <HAL_SPI_TransmitReceive+0x1d8>
 8001214:	2b04      	cmp	r3, #4
 8001216:	f040 80c9 	bne.w	80013ac <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800121a:	2d00      	cmp	r5, #0
 800121c:	f000 80c4 	beq.w	80013a8 <HAL_SPI_TransmitReceive+0x1d4>
 8001220:	f1b9 0f00 	cmp.w	r9, #0
 8001224:	f000 80c0 	beq.w	80013a8 <HAL_SPI_TransmitReceive+0x1d4>
 8001228:	2e00      	cmp	r6, #0
 800122a:	f000 80bd 	beq.w	80013a8 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800122e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001232:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001236:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001238:	bf1c      	itt	ne
 800123a:	2305      	movne	r3, #5
 800123c:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001240:	2300      	movs	r3, #0
 8001242:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001244:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001246:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001248:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800124a:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800124c:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800124e:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001250:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001252:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001254:	bf58      	it	pl
 8001256:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001258:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 800125a:	bf58      	it	pl
 800125c:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001260:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001262:	bf58      	it	pl
 8001264:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001266:	68e2      	ldr	r2, [r4, #12]
 8001268:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800126c:	d158      	bne.n	8001320 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800126e:	b109      	cbz	r1, 8001274 <HAL_SPI_TransmitReceive+0xa0>
 8001270:	2e01      	cmp	r6, #1
 8001272:	d107      	bne.n	8001284 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001274:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001278:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800127a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800127c:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800127e:	3b01      	subs	r3, #1
 8001280:	b29b      	uxth	r3, r3
 8001282:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001284:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001286:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001288:	b29b      	uxth	r3, r3
 800128a:	b9ab      	cbnz	r3, 80012b8 <HAL_SPI_TransmitReceive+0xe4>
 800128c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800128e:	b29b      	uxth	r3, r3
 8001290:	b993      	cbnz	r3, 80012b8 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001292:	4642      	mov	r2, r8
 8001294:	4639      	mov	r1, r7
 8001296:	4620      	mov	r0, r4
 8001298:	f7ff ff53 	bl	8001142 <SPI_EndRxTxTransaction>
 800129c:	2800      	cmp	r0, #0
 800129e:	f040 8081 	bne.w	80013a4 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80012a2:	68a3      	ldr	r3, [r4, #8]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d132      	bne.n	800130e <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80012a8:	6823      	ldr	r3, [r4, #0]
 80012aa:	9001      	str	r0, [sp, #4]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	9201      	str	r2, [sp, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	9b01      	ldr	r3, [sp, #4]
 80012b6:	e02a      	b.n	800130e <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80012b8:	6822      	ldr	r2, [r4, #0]
 80012ba:	6893      	ldr	r3, [r2, #8]
 80012bc:	0799      	lsls	r1, r3, #30
 80012be:	d50d      	bpl.n	80012dc <HAL_SPI_TransmitReceive+0x108>
 80012c0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	b153      	cbz	r3, 80012dc <HAL_SPI_TransmitReceive+0x108>
 80012c6:	b14d      	cbz	r5, 80012dc <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 80012c8:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80012ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012cc:	f833 1b02 	ldrh.w	r1, [r3], #2
 80012d0:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80012d2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80012d4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80012d6:	3b01      	subs	r3, #1
 80012d8:	b29b      	uxth	r3, r3
 80012da:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80012dc:	6893      	ldr	r3, [r2, #8]
 80012de:	07db      	lsls	r3, r3, #31
 80012e0:	d50c      	bpl.n	80012fc <HAL_SPI_TransmitReceive+0x128>
 80012e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b14b      	cbz	r3, 80012fc <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 80012e8:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80012ea:	68d2      	ldr	r2, [r2, #12]
 80012ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80012ee:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80012f2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80012f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012f6:	3b01      	subs	r3, #1
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80012fc:	f7ff f902 	bl	8000504 <HAL_GetTick>
 8001300:	eba0 0008 	sub.w	r0, r0, r8
 8001304:	4287      	cmp	r7, r0
 8001306:	d8be      	bhi.n	8001286 <HAL_SPI_TransmitReceive+0xb2>
 8001308:	1c7e      	adds	r6, r7, #1
 800130a:	d0bc      	beq.n	8001286 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 800130c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800130e:	2301      	movs	r3, #1
 8001310:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001314:	2300      	movs	r3, #0
 8001316:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800131a:	b003      	add	sp, #12
 800131c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001320:	b109      	cbz	r1, 8001326 <HAL_SPI_TransmitReceive+0x152>
 8001322:	2e01      	cmp	r6, #1
 8001324:	d108      	bne.n	8001338 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001326:	782a      	ldrb	r2, [r5, #0]
 8001328:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800132a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800132c:	3301      	adds	r3, #1
 800132e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001330:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001332:	3b01      	subs	r3, #1
 8001334:	b29b      	uxth	r3, r3
 8001336:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001338:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800133a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800133c:	b29b      	uxth	r3, r3
 800133e:	b91b      	cbnz	r3, 8001348 <HAL_SPI_TransmitReceive+0x174>
 8001340:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001342:	b29b      	uxth	r3, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0a4      	beq.n	8001292 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001348:	6822      	ldr	r2, [r4, #0]
 800134a:	6893      	ldr	r3, [r2, #8]
 800134c:	0798      	lsls	r0, r3, #30
 800134e:	d50e      	bpl.n	800136e <HAL_SPI_TransmitReceive+0x19a>
 8001350:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001352:	b29b      	uxth	r3, r3
 8001354:	b15b      	cbz	r3, 800136e <HAL_SPI_TransmitReceive+0x19a>
 8001356:	b155      	cbz	r5, 800136e <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001358:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800135a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001360:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001362:	3301      	adds	r3, #1
 8001364:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001366:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001368:	3b01      	subs	r3, #1
 800136a:	b29b      	uxth	r3, r3
 800136c:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800136e:	6822      	ldr	r2, [r4, #0]
 8001370:	6893      	ldr	r3, [r2, #8]
 8001372:	07d9      	lsls	r1, r3, #31
 8001374:	d50d      	bpl.n	8001392 <HAL_SPI_TransmitReceive+0x1be>
 8001376:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001378:	b29b      	uxth	r3, r3
 800137a:	b153      	cbz	r3, 8001392 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 800137c:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800137e:	68d2      	ldr	r2, [r2, #12]
 8001380:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001382:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001384:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001386:	3301      	adds	r3, #1
 8001388:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800138a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800138c:	3b01      	subs	r3, #1
 800138e:	b29b      	uxth	r3, r3
 8001390:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001392:	f7ff f8b7 	bl	8000504 <HAL_GetTick>
 8001396:	eba0 0008 	sub.w	r0, r0, r8
 800139a:	4287      	cmp	r7, r0
 800139c:	d8cd      	bhi.n	800133a <HAL_SPI_TransmitReceive+0x166>
 800139e:	1c7b      	adds	r3, r7, #1
 80013a0:	d0cb      	beq.n	800133a <HAL_SPI_TransmitReceive+0x166>
 80013a2:	e7b3      	b.n	800130c <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80013a4:	2320      	movs	r3, #32
 80013a6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80013a8:	2001      	movs	r0, #1
 80013aa:	e7b0      	b.n	800130e <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80013ac:	2002      	movs	r0, #2
 80013ae:	e7ae      	b.n	800130e <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80013b0:	2002      	movs	r0, #2
 80013b2:	e7b2      	b.n	800131a <HAL_SPI_TransmitReceive+0x146>

080013b4 <NODE_init_node>:

	node_base = node_1;
}

NODE_PARKING *NODE_init_node(uint8_t node_id, uint64_t step_acl, uint64_t step_cl)
{
 80013b4:	b570      	push	{r4, r5, r6, lr}
 80013b6:	4606      	mov	r6, r0
	NODE_PARKING *node;
	node 				= (NODE_PARKING *)malloc(sizeof(NODE_PARKING));
 80013b8:	2020      	movs	r0, #32
{
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
	node 				= (NODE_PARKING *)malloc(sizeof(NODE_PARKING));
 80013be:	f000 fcab 	bl	8001d18 <malloc>
	node->node_id 		= node_id;
	node->has_car 		= false;
 80013c2:	2100      	movs	r1, #0
	node->node_id 		= node_id;
 80013c4:	7146      	strb	r6, [r0, #5]
	node->step_acl 		= step_acl;
 80013c6:	e9c0 4504 	strd	r4, r5, [r0, #16]
	node->step_cl 		= step_cl;
 80013ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
	node->has_car 		= false;
 80013ce:	7101      	strb	r1, [r0, #4]
	node->step_cl 		= step_cl;
 80013d0:	e9c0 4502 	strd	r4, r5, [r0, #8]
	node->next 			= NULL;
 80013d4:	6181      	str	r1, [r0, #24]
	node->prev 			= NULL;
 80013d6:	61c1      	str	r1, [r0, #28]
	return node;
}
 80013d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080013dc <NODE_init>:
{
 80013dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	node_1 = NODE_init_node(1, 200, 200);
 80013e0:	24c8      	movs	r4, #200	; 0xc8
 80013e2:	2500      	movs	r5, #0
 80013e4:	4622      	mov	r2, r4
 80013e6:	e9cd 4500 	strd	r4, r5, [sp]
 80013ea:	462b      	mov	r3, r5
 80013ec:	2001      	movs	r0, #1
 80013ee:	f7ff ffe1 	bl	80013b4 <NODE_init_node>
 80013f2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8001480 <NODE_init+0xa4>
	node_2 = NODE_init_node(2, 200, 200);
 80013f6:	e9cd 4500 	strd	r4, r5, [sp]
	node_1 = NODE_init_node(1, 200, 200);
 80013fa:	f8c9 0000 	str.w	r0, [r9]
	node_2 = NODE_init_node(2, 200, 200);
 80013fe:	4622      	mov	r2, r4
 8001400:	462b      	mov	r3, r5
 8001402:	2002      	movs	r0, #2
 8001404:	f7ff ffd6 	bl	80013b4 <NODE_init_node>
 8001408:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001484 <NODE_init+0xa8>
	node_3 = NODE_init_node(3, 200, 200);
 800140c:	e9cd 4500 	strd	r4, r5, [sp]
	node_2 = NODE_init_node(2, 200, 200);
 8001410:	f8c8 0000 	str.w	r0, [r8]
	node_3 = NODE_init_node(3, 200, 200);
 8001414:	4622      	mov	r2, r4
 8001416:	462b      	mov	r3, r5
 8001418:	2003      	movs	r0, #3
 800141a:	f7ff ffcb 	bl	80013b4 <NODE_init_node>
 800141e:	4f14      	ldr	r7, [pc, #80]	; (8001470 <NODE_init+0x94>)
	node_4 = NODE_init_node(4, 200, 200);
 8001420:	4622      	mov	r2, r4
	node_3 = NODE_init_node(3, 200, 200);
 8001422:	6038      	str	r0, [r7, #0]
	node_4 = NODE_init_node(4, 200, 200);
 8001424:	462b      	mov	r3, r5
 8001426:	e9cd 4500 	strd	r4, r5, [sp]
 800142a:	2004      	movs	r0, #4
 800142c:	f7ff ffc2 	bl	80013b4 <NODE_init_node>
 8001430:	4e10      	ldr	r6, [pc, #64]	; (8001474 <NODE_init+0x98>)
	node_5 = NODE_init_node(5, 200, 200);
 8001432:	e9cd 4500 	strd	r4, r5, [sp]
	node_4 = NODE_init_node(4, 200, 200);
 8001436:	6030      	str	r0, [r6, #0]
	node_5 = NODE_init_node(5, 200, 200);
 8001438:	4622      	mov	r2, r4
 800143a:	462b      	mov	r3, r5
 800143c:	2005      	movs	r0, #5
 800143e:	f7ff ffb9 	bl	80013b4 <NODE_init_node>
 8001442:	4b0d      	ldr	r3, [pc, #52]	; (8001478 <NODE_init+0x9c>)
	NODE_link(node_3, node_4, node_2);
 8001444:	6832      	ldr	r2, [r6, #0]
	NODE_link(node_1, node_2, node_5);
 8001446:	f8d8 4000 	ldr.w	r4, [r8]
	NODE_link(node_2, node_3, node_1);
 800144a:	6839      	ldr	r1, [r7, #0]
	node_5 = NODE_init_node(5, 200, 200);
 800144c:	6018      	str	r0, [r3, #0]
	NODE_link(node_1, node_2, node_5);
 800144e:	f8d9 3000 	ldr.w	r3, [r9]

void NODE_link(NODE_PARKING *node, NODE_PARKING *next, NODE_PARKING *prev)
{
	node->next 	= next;
 8001452:	619c      	str	r4, [r3, #24]
	node->prev	= prev;
 8001454:	61d8      	str	r0, [r3, #28]
	node->next 	= next;
 8001456:	61a1      	str	r1, [r4, #24]
	node->prev	= prev;
 8001458:	61e3      	str	r3, [r4, #28]
	node->next 	= next;
 800145a:	618a      	str	r2, [r1, #24]
	node->prev	= prev;
 800145c:	61cc      	str	r4, [r1, #28]
	node->next 	= next;
 800145e:	6190      	str	r0, [r2, #24]
	node->prev	= prev;
 8001460:	61d1      	str	r1, [r2, #28]
 8001462:	61c2      	str	r2, [r0, #28]
	node_base = node_1;
 8001464:	4a05      	ldr	r2, [pc, #20]	; (800147c <NODE_init+0xa0>)
	node->next 	= next;
 8001466:	6183      	str	r3, [r0, #24]
	node_base = node_1;
 8001468:	6013      	str	r3, [r2, #0]
}
 800146a:	b003      	add	sp, #12
 800146c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001470:	20000158 	.word	0x20000158
 8001474:	2000015c 	.word	0x2000015c
 8001478:	20000154 	.word	0x20000154
 800147c:	20000144 	.word	0x20000144
 8001480:	20000160 	.word	0x20000160
 8001484:	20000150 	.word	0x20000150

08001488 <NODE_scan_empty>:
}

NODE_PARKING *NODE_scan_empty(NODE_PARKING *node_base, uint64_t *step, GPIO_PinState *dir)
{
 8001488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t count_node_clk;
	uint8_t count_node_aclk;
	NODE_PARKING *tmp_node_clk;
	NODE_PARKING *tmp_node_aclk;

	tmp_node_clk 	= node_base;
 800148c:	4603      	mov	r3, r0
	count_step_clk 	= 0;
	count_node_clk 	= 0;
	while(true == tmp_node_clk->has_car)
 800148e:	f04f 0c00 	mov.w	ip, #0
	count_step_clk 	= 0;
 8001492:	2600      	movs	r6, #0
 8001494:	2700      	movs	r7, #0
	while(true == tmp_node_clk->has_car)
 8001496:	f893 e004 	ldrb.w	lr, [r3, #4]
 800149a:	fa5f fa8c 	uxtb.w	sl, ip
 800149e:	f10c 0c01 	add.w	ip, ip, #1
 80014a2:	f1be 0f00 	cmp.w	lr, #0
 80014a6:	d110      	bne.n	80014ca <NODE_scan_empty+0x42>
 80014a8:	2500      	movs	r5, #0
		tmp_node_clk 	= tmp_node_clk->next;
		count_step_clk 	+= tmp_node_clk->step_cl;
		count_node_clk++;
	}

	if(0 == count_node_clk)
 80014aa:	f1ba 0f00 	cmp.w	sl, #0
 80014ae:	d012      	beq.n	80014d6 <NODE_scan_empty+0x4e>
 80014b0:	46a8      	mov	r8, r5
 80014b2:	46a9      	mov	r9, r5
	}

	tmp_node_aclk 		= node_base;
	count_node_aclk		= 0;
	count_step_aclk		= 0;
	while(true == tmp_node_aclk->has_car)
 80014b4:	7904      	ldrb	r4, [r0, #4]
 80014b6:	fa5f f58e 	uxtb.w	r5, lr
 80014ba:	f10e 0e01 	add.w	lr, lr, #1
 80014be:	b98c      	cbnz	r4, 80014e4 <NODE_scan_empty+0x5c>
		tmp_node_aclk 		= tmp_node_aclk->prev;
		count_step_aclk 	+= tmp_node_aclk->step_acl;
		count_node_aclk++;
	}

	if(count_node_aclk > count_node_clk)
 80014c0:	45aa      	cmp	sl, r5
 80014c2:	d217      	bcs.n	80014f4 <NODE_scan_empty+0x6c>
	{
		*step 	= count_step_clk;
 80014c4:	e9c1 6700 	strd	r6, r7, [r1]
 80014c8:	e007      	b.n	80014da <NODE_scan_empty+0x52>
		tmp_node_clk 	= tmp_node_clk->next;
 80014ca:	699b      	ldr	r3, [r3, #24]
		count_step_clk 	+= tmp_node_clk->step_cl;
 80014cc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80014d0:	1936      	adds	r6, r6, r4
 80014d2:	416f      	adcs	r7, r5
 80014d4:	e7df      	b.n	8001496 <NODE_scan_empty+0xe>
		*step 	= 0;
 80014d6:	600d      	str	r5, [r1, #0]
 80014d8:	604d      	str	r5, [r1, #4]
		*dir	= ROTATE_CLOCKWISE;
 80014da:	2101      	movs	r1, #1
 80014dc:	7011      	strb	r1, [r2, #0]
	{
		*step 	= count_step_aclk;
		*dir	= ROTATE_ANTI_CLOCKWISE;
		return tmp_node_aclk;
	}
}
 80014de:	4618      	mov	r0, r3
 80014e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		tmp_node_aclk 		= tmp_node_aclk->prev;
 80014e4:	69c0      	ldr	r0, [r0, #28]
		count_step_aclk 	+= tmp_node_aclk->step_acl;
 80014e6:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 80014ea:	eb18 0804 	adds.w	r8, r8, r4
 80014ee:	eb49 0905 	adc.w	r9, r9, r5
 80014f2:	e7df      	b.n	80014b4 <NODE_scan_empty+0x2c>
		*step 	= count_step_aclk;
 80014f4:	e9c1 8900 	strd	r8, r9, [r1]
		return tmp_node_aclk;
 80014f8:	4603      	mov	r3, r0
		*dir	= ROTATE_ANTI_CLOCKWISE;
 80014fa:	7014      	strb	r4, [r2, #0]
		return tmp_node_aclk;
 80014fc:	e7ef      	b.n	80014de <NODE_scan_empty+0x56>

080014fe <NODE_scan_car>:

NODE_PARKING *NODE_scan_car(NODE_PARKING *node_base, const uint8_t *card_id, uint64_t *step, GPIO_PinState *dir)
{
 80014fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001502:	4690      	mov	r8, r2
 8001504:	461f      	mov	r7, r3
	uint8_t count_node_aclk;
	NODE_PARKING *tmp_node_clk;
	NODE_PARKING *tmp_node_aclk;

	tmp_node_clk 	= node_base;
	count_step_clk 	= 0;
 8001506:	2200      	movs	r2, #0
 8001508:	2300      	movs	r3, #0
{
 800150a:	4604      	mov	r4, r0
 800150c:	4689      	mov	r9, r1
	tmp_node_clk 	= node_base;
 800150e:	4605      	mov	r5, r0
 8001510:	f04f 0b00 	mov.w	fp, #0
{
 8001514:	b085      	sub	sp, #20
	count_step_clk 	= 0;
 8001516:	e9cd 2300 	strd	r2, r3, [sp]
	count_node_clk 	= 0;
	while(1)
	{
		if(true ==  tmp_node_clk->has_car)
 800151a:	792b      	ldrb	r3, [r5, #4]
 800151c:	fa5f fa8b 	uxtb.w	sl, fp
 8001520:	b1fb      	cbz	r3, 8001562 <NODE_scan_car+0x64>
		{
			if(memcmp(tmp_node_clk->card_id, card_id, CARD_ID_DATA_LEN) == 0)
 8001522:	2205      	movs	r2, #5
 8001524:	4649      	mov	r1, r9
 8001526:	6828      	ldr	r0, [r5, #0]
 8001528:	f000 fc06 	bl	8001d38 <memcmp>
 800152c:	b9c8      	cbnz	r0, 8001562 <NODE_scan_car+0x64>
 800152e:	2200      	movs	r2, #0
 8001530:	2300      	movs	r3, #0
 8001532:	4606      	mov	r6, r0
 8001534:	e9cd 2302 	strd	r2, r3, [sp, #8]
	tmp_node_aclk 		= node_base;
	count_node_aclk		= 0;
	count_step_aclk		= 0;
	while(1)
	{
		if(true ==  tmp_node_aclk->has_car)
 8001538:	7923      	ldrb	r3, [r4, #4]
 800153a:	fa5f fb86 	uxtb.w	fp, r6
 800153e:	b12b      	cbz	r3, 800154c <NODE_scan_car+0x4e>
		{
			if(memcmp(tmp_node_aclk->card_id, card_id, CARD_ID_DATA_LEN) == 0)
 8001540:	2205      	movs	r2, #5
 8001542:	4649      	mov	r1, r9
 8001544:	6820      	ldr	r0, [r4, #0]
 8001546:	f000 fbf7 	bl	8001d38 <memcmp>
 800154a:	b1b0      	cbz	r0, 800157a <NODE_scan_car+0x7c>
			{
				break;
			}
		}
		tmp_node_aclk 		= tmp_node_aclk->prev;
		count_step_aclk 	+= tmp_node_aclk->step_acl;
 800154c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
		tmp_node_aclk 		= tmp_node_aclk->prev;
 8001550:	69e4      	ldr	r4, [r4, #28]
 8001552:	3601      	adds	r6, #1
		count_step_aclk 	+= tmp_node_aclk->step_acl;
 8001554:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8001558:	1880      	adds	r0, r0, r2
 800155a:	4159      	adcs	r1, r3
 800155c:	e9cd 0102 	strd	r0, r1, [sp, #8]
		if(true ==  tmp_node_aclk->has_car)
 8001560:	e7ea      	b.n	8001538 <NODE_scan_car+0x3a>
		tmp_node_clk 	= tmp_node_clk->next;
 8001562:	69ad      	ldr	r5, [r5, #24]
		count_step_clk 	+= tmp_node_clk->step_cl;
 8001564:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001568:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800156c:	1880      	adds	r0, r0, r2
 800156e:	4159      	adcs	r1, r3
 8001570:	e9cd 0100 	strd	r0, r1, [sp]
 8001574:	f10b 0b01 	add.w	fp, fp, #1
		if(true ==  tmp_node_clk->has_car)
 8001578:	e7cf      	b.n	800151a <NODE_scan_car+0x1c>
		count_node_aclk++;
	}


	if(count_node_aclk > count_node_clk)
 800157a:	45da      	cmp	sl, fp
 800157c:	d20a      	bcs.n	8001594 <NODE_scan_car+0x96>
	{
		*step 	= count_step_clk;
 800157e:	e89d 0018 	ldmia.w	sp, {r3, r4}
 8001582:	e888 0018 	stmia.w	r8, {r3, r4}
		*dir	= ROTATE_CLOCKWISE;
 8001586:	2301      	movs	r3, #1
		return tmp_node_clk;
 8001588:	462c      	mov	r4, r5
		*dir	= ROTATE_CLOCKWISE;
 800158a:	703b      	strb	r3, [r7, #0]
	{
		*step 	= count_step_aclk;
		*dir	= ROTATE_ANTI_CLOCKWISE;
		return tmp_node_aclk;
	}
}
 800158c:	4620      	mov	r0, r4
 800158e:	b005      	add	sp, #20
 8001590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*step 	= count_step_aclk;
 8001594:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001598:	e9c8 2300 	strd	r2, r3, [r8]
		*dir	= ROTATE_ANTI_CLOCKWISE;
 800159c:	7038      	strb	r0, [r7, #0]
		return tmp_node_aclk;
 800159e:	e7f5      	b.n	800158c <NODE_scan_car+0x8e>

080015a0 <NODE_park_car>:

void NODE_park_car(NODE_PARKING *node, const uint8_t *card_id)
{
 80015a0:	b538      	push	{r3, r4, r5, lr}
	node->has_car = true;
 80015a2:	2301      	movs	r3, #1
{
 80015a4:	4605      	mov	r5, r0
	node->has_car = true;
 80015a6:	7103      	strb	r3, [r0, #4]
	node->card_id = (uint8_t *)malloc(CARD_ID_DATA_LEN);
 80015a8:	2005      	movs	r0, #5
{
 80015aa:	460c      	mov	r4, r1
	node->card_id = (uint8_t *)malloc(CARD_ID_DATA_LEN);
 80015ac:	f000 fbb4 	bl	8001d18 <malloc>
 80015b0:	4603      	mov	r3, r0
 80015b2:	6028      	str	r0, [r5, #0]

	memcpy(node->card_id, card_id, CARD_ID_DATA_LEN);
 80015b4:	6820      	ldr	r0, [r4, #0]
 80015b6:	7922      	ldrb	r2, [r4, #4]
 80015b8:	6018      	str	r0, [r3, #0]
 80015ba:	711a      	strb	r2, [r3, #4]
 80015bc:	bd38      	pop	{r3, r4, r5, pc}
	...

080015c0 <NODE_parking_car_proc>:
	GPIO_PinState dir;

//	uint8_t idx;

	tmp_node = node_base;
	count_step = 0;
 80015c0:	2200      	movs	r2, #0
 80015c2:	2300      	movs	r3, #0
{
 80015c4:	b530      	push	{r4, r5, lr}
 80015c6:	b085      	sub	sp, #20
	count_step = 0;
 80015c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
	dir = GPIO_PIN_RESET;
 80015cc:	2300      	movs	r3, #0
	tmp_node = node_base;
 80015ce:	4c0b      	ldr	r4, [pc, #44]	; (80015fc <NODE_parking_car_proc+0x3c>)
	dir = GPIO_PIN_RESET;
 80015d0:	aa04      	add	r2, sp, #16

	node_base = NODE_scan_empty(tmp_node, &count_step, &dir);
 80015d2:	a902      	add	r1, sp, #8
{
 80015d4:	4605      	mov	r5, r0
	dir = GPIO_PIN_RESET;
 80015d6:	f802 3d09 	strb.w	r3, [r2, #-9]!
	node_base = NODE_scan_empty(tmp_node, &count_step, &dir);
 80015da:	6820      	ldr	r0, [r4, #0]
 80015dc:	f7ff ff54 	bl	8001488 <NODE_scan_empty>
	rotate_motor(dir, count_step);
 80015e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
	node_base = NODE_scan_empty(tmp_node, &count_step, &dir);
 80015e4:	6020      	str	r0, [r4, #0]
	rotate_motor(dir, count_step);
 80015e6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80015ea:	f000 fb47 	bl	8001c7c <rotate_motor>
	NODE_park_car(node_base, card_id);
 80015ee:	4629      	mov	r1, r5
 80015f0:	6820      	ldr	r0, [r4, #0]
 80015f2:	f7ff ffd5 	bl	80015a0 <NODE_park_car>
//		{
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//			HAL_Delay(200);
//		}
//	}
}
 80015f6:	b005      	add	sp, #20
 80015f8:	bd30      	pop	{r4, r5, pc}
 80015fa:	bf00      	nop
 80015fc:	20000144 	.word	0x20000144

08001600 <NODE_taking_car_proc>:
	NODE_PARKING *tmp_node;
	uint64_t count_step;
	GPIO_PinState dir;

	tmp_node = node_base;
	count_step = 0;
 8001600:	2200      	movs	r2, #0
 8001602:	2300      	movs	r3, #0
{
 8001604:	b530      	push	{r4, r5, lr}
	dir = GPIO_PIN_RESET;
 8001606:	2500      	movs	r5, #0
{
 8001608:	b085      	sub	sp, #20
	tmp_node = node_base;
 800160a:	4c0c      	ldr	r4, [pc, #48]	; (800163c <NODE_taking_car_proc+0x3c>)
	count_step = 0;
 800160c:	e9cd 2302 	strd	r2, r3, [sp, #8]
	dir = GPIO_PIN_RESET;
 8001610:	ab04      	add	r3, sp, #16
	node_base = NODE_scan_car(tmp_node, card_id, &count_step, &dir);
 8001612:	4601      	mov	r1, r0
	dir = GPIO_PIN_RESET;
 8001614:	f803 5d09 	strb.w	r5, [r3, #-9]!
	node_base = NODE_scan_car(tmp_node, card_id, &count_step, &dir);
 8001618:	aa02      	add	r2, sp, #8
 800161a:	6820      	ldr	r0, [r4, #0]
 800161c:	f7ff ff6f 	bl	80014fe <NODE_scan_car>
	rotate_motor(dir, count_step);
 8001620:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
	node_base = NODE_scan_car(tmp_node, card_id, &count_step, &dir);
 8001624:	6020      	str	r0, [r4, #0]
	rotate_motor(dir, count_step);
 8001626:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800162a:	f000 fb27 	bl	8001c7c <rotate_motor>
	NODE_take_car(node_base, card_id);
 800162e:	6823      	ldr	r3, [r4, #0]
	node->has_car = false;
 8001630:	711d      	strb	r5, [r3, #4]
	free(node->card_id);
 8001632:	6818      	ldr	r0, [r3, #0]
 8001634:	f000 fb78 	bl	8001d28 <free>
}
 8001638:	b005      	add	sp, #20
 800163a:	bd30      	pop	{r4, r5, pc}
 800163c:	20000144 	.word	0x20000144

08001640 <action_motor>:
	return false;
}


void action_motor(uint8_t action)
{
 8001640:	b510      	push	{r4, lr}
 8001642:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(RELAY_ODOOR_GPIO_Port, RELAY_ODOOR_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800164a:	4816      	ldr	r0, [pc, #88]	; (80016a4 <action_motor+0x64>)
 800164c:	f7ff f89e 	bl	800078c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RELAY_CDOOR_GPIO_Port, RELAY_CDOOR_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001656:	4813      	ldr	r0, [pc, #76]	; (80016a4 <action_motor+0x64>)
 8001658:	f7ff f898 	bl	800078c <HAL_GPIO_WritePin>
	if(ACTION_OPEN_DOOR == action)
 800165c:	b9dc      	cbnz	r4, 8001696 <action_motor+0x56>
	{
		HAL_GPIO_WritePin(RELAY_CDOOR_GPIO_Port, RELAY_CDOOR_Pin, GPIO_PIN_SET);
 800165e:	2201      	movs	r2, #1
 8001660:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		HAL_Delay(2500);
	}
	else if(ACTION_CLOSE_DOOR == action)
	{
		HAL_GPIO_WritePin(RELAY_ODOOR_GPIO_Port, RELAY_ODOOR_Pin, GPIO_PIN_SET);
 8001664:	480f      	ldr	r0, [pc, #60]	; (80016a4 <action_motor+0x64>)
 8001666:	f7ff f891 	bl	800078c <HAL_GPIO_WritePin>
		HAL_Delay(2500);
 800166a:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800166e:	f7fe ff4f 	bl	8000510 <HAL_Delay>
	}
	HAL_GPIO_WritePin(RELAY_ODOOR_GPIO_Port, RELAY_ODOOR_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001678:	480a      	ldr	r0, [pc, #40]	; (80016a4 <action_motor+0x64>)
 800167a:	f7ff f887 	bl	800078c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RELAY_CDOOR_GPIO_Port, RELAY_CDOOR_Pin, GPIO_PIN_RESET);
 800167e:	4809      	ldr	r0, [pc, #36]	; (80016a4 <action_motor+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001686:	f7ff f881 	bl	800078c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
}
 800168a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(1000);
 800168e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001692:	f7fe bf3d 	b.w	8000510 <HAL_Delay>
	else if(ACTION_CLOSE_DOOR == action)
 8001696:	2c01      	cmp	r4, #1
 8001698:	d1eb      	bne.n	8001672 <action_motor+0x32>
		HAL_GPIO_WritePin(RELAY_ODOOR_GPIO_Port, RELAY_ODOOR_Pin, GPIO_PIN_SET);
 800169a:	4622      	mov	r2, r4
 800169c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a0:	e7e0      	b.n	8001664 <action_motor+0x24>
 80016a2:	bf00      	nop
 80016a4:	40010c00 	.word	0x40010c00

080016a8 <GPIO_Init>:
#include "gpio_dev.h"

void GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	2210      	movs	r2, #16
{
 80016aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016ae:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	eb0d 0002 	add.w	r0, sp, r2
 80016b4:	2100      	movs	r1, #0
 80016b6:	f000 fb4e 	bl	8001d56 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	4b4b      	ldr	r3, [pc, #300]	; (80017e8 <GPIO_Init+0x140>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin | DIR_DRIVER_PIN_Pin | NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80016bc:	4f4b      	ldr	r7, [pc, #300]	; (80017ec <GPIO_Init+0x144>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_ODOOR_Pin | RELAY_CDOOR_Pin | LED_STATUS_Pin | BUZZ_Pin, GPIO_PIN_RESET);
 80016c0:	4e4b      	ldr	r6, [pc, #300]	; (80017f0 <GPIO_Init+0x148>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	f042 0204 	orr.w	r2, r2, #4
 80016c6:	619a      	str	r2, [r3, #24]
 80016c8:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin | DIR_DRIVER_PIN_Pin | NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80016ca:	4638      	mov	r0, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	f002 0204 	and.w	r2, r2, #4
 80016d0:	9201      	str	r2, [sp, #4]
 80016d2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin | DIR_DRIVER_PIN_Pin | NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80016d6:	2116      	movs	r1, #22
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d8:	f042 0208 	orr.w	r2, r2, #8
 80016dc:	619a      	str	r2, [r3, #24]
 80016de:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZ_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80016e0:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80017f4 <GPIO_Init+0x14c>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	f002 0208 	and.w	r2, r2, #8
 80016e8:	9202      	str	r2, [sp, #8]
 80016ea:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ec:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, COLOR_SS_S2_Pin|COLOR_SS_S1_Pin|COLOR_SS_S0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STEP_DRIVER_PIN_Pin DIR_DRIVER_PIN_Pin NSS_PIN_RC522_Pin COLOR_SS_S1_Pin */
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f0:	f042 0210 	orr.w	r2, r2, #16
 80016f4:	619a      	str	r2, [r3, #24]
 80016f6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin | DIR_DRIVER_PIN_Pin | NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 80016f8:	2201      	movs	r2, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	9303      	str	r3, [sp, #12]
 8001700:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, STEP_DRIVER_PIN_Pin | DIR_DRIVER_PIN_Pin | NSS_PIN_RC522_Pin, GPIO_PIN_SET);
 8001702:	f7ff f843 	bl	800078c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RELAY_ODOOR_Pin | RELAY_CDOOR_Pin | LED_STATUS_Pin | BUZZ_Pin, GPIO_PIN_RESET);
 8001706:	4630      	mov	r0, r6
 8001708:	2200      	movs	r2, #0
 800170a:	f243 01a0 	movw	r1, #12448	; 0x30a0
 800170e:	f7ff f83d 	bl	800078c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BUZZ_Pin, GPIO_PIN_SET);
 8001712:	4630      	mov	r0, r6
 8001714:	2201      	movs	r2, #1
 8001716:	2180      	movs	r1, #128	; 0x80
 8001718:	f7ff f838 	bl	800078c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800171c:	4648      	mov	r0, r9
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001724:	f7ff f832 	bl	800078c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, COLOR_SS_S2_Pin|COLOR_SS_S1_Pin|COLOR_SS_S0_Pin, GPIO_PIN_RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	4638      	mov	r0, r7
 800172c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001730:	f7ff f82c 	bl	800078c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001736:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
 800173a:	f240 2316 	movw	r3, #534	; 0x216
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173e:	a904      	add	r1, sp, #16
 8001740:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = STEP_DRIVER_PIN_Pin|DIR_DRIVER_PIN_Pin|NSS_PIN_RC522_Pin|COLOR_SS_S1_Pin;
 8001742:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001744:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	f7fe ff3c 	bl	80005c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : JSW_H1_Pin JSW_L1_Pin JSW_H2_Pin JSW_L2_Pin
                           COLOR_SS_OUT_Pin */
  GPIO_InitStruct.Pin = JSW_H1_Pin|JSW_L1_Pin|JSW_H2_Pin|JSW_L2_Pin
 8001750:	f644 4303 	movw	r3, #19459	; 0x4c03
                          |COLOR_SS_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001754:	a904      	add	r1, sp, #16
 8001756:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = JSW_H1_Pin|JSW_L1_Pin|JSW_H2_Pin|JSW_L2_Pin
 8001758:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800175a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f7fe ff33 	bl	80005c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_ODOOR_Pin RELAY_CDOOR_Pin COLOR_SS_S3_Pin */
  GPIO_InitStruct.Pin = RELAY_ODOOR_Pin | RELAY_CDOOR_Pin |  BUZZ_Pin;
 8001762:	f44f 5342 	mov.w	r3, #12416	; 0x3080
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001766:	a904      	add	r1, sp, #16
 8001768:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = RELAY_ODOOR_Pin | RELAY_CDOOR_Pin |  BUZZ_Pin;
 800176a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800176c:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001774:	f7fe ff28 	bl	80005c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUZZ_Pin;
 8001778:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177a:	a904      	add	r1, sp, #16
 800177c:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BUZZ_Pin;
 800177e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001780:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001784:	9505      	str	r5, [sp, #20]

  /*Configure GPIO pins : COLOR_SS_S2_Pin COLOR_SS_S0_Pin */
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001786:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	f7fe ff1c 	bl	80005c8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
 8001790:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	a904      	add	r1, sp, #16
 8001796:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = COLOR_SS_S2_Pin|COLOR_SS_S0_Pin;
 8001798:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f7fe ff11 	bl	80005c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PARKING_BT_Pin TAKE_BT_Pin */
  GPIO_InitStruct.Pin = PARKING_BT_Pin|TAKE_BT_Pin;
 80017a6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	a904      	add	r1, sp, #16
 80017ac:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = PARKING_BT_Pin|TAKE_BT_Pin;
 80017ae:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	f7fe ff08 	bl	80005c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_STATUS_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 80017b8:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 80017ba:	a904      	add	r1, sp, #16
 80017bc:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 80017be:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f7fe fefe 	bl	80005c8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d0:	a904      	add	r1, sp, #16
 80017d2:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017d4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d6:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017de:	f7fe fef3 	bl	80005c8 <HAL_GPIO_Init>

}
 80017e2:	b009      	add	sp, #36	; 0x24
 80017e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40010800 	.word	0x40010800
 80017f0:	40010c00 	.word	0x40010c00
 80017f4:	40011000 	.word	0x40011000

080017f8 <I2C_send_data>:
	}
}

void I2C_send_data(uint8_t add_dev, uint8_t *data_t, uint8_t data_len)
{
	HAL_I2C_Master_Transmit(&hi2c_ctrl, add_dev, data_t, data_len, 100);
 80017f8:	2364      	movs	r3, #100	; 0x64
{
 80017fa:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Master_Transmit(&hi2c_ctrl, add_dev, data_t, data_len, 100);
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	4613      	mov	r3, r2
 8001800:	460a      	mov	r2, r1
 8001802:	4601      	mov	r1, r0
 8001804:	4802      	ldr	r0, [pc, #8]	; (8001810 <I2C_send_data+0x18>)
 8001806:	f7ff f8a3 	bl	8000950 <HAL_I2C_Master_Transmit>
}
 800180a:	b003      	add	sp, #12
 800180c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001810:	20000090 	.word	0x20000090

08001814 <lcd_send_cmd>:
#include "lcd_i2c.h"

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001814:	b507      	push	{r0, r1, r2, lr}
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001816:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((cmd<<4)&0xf0);
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800181a:	f043 020c 	orr.w	r2, r3, #12
 800181e:	f88d 2004 	strb.w	r2, [sp, #4]
	data_t[1] = data_u|0x08;  //en=0, rs=0
	data_t[2] = data_l|0x0C;  //en=1, rs=0
	data_t[3] = data_l|0x08;  //en=0, rs=0
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001822:	2204      	movs	r2, #4
	data_l = ((cmd<<4)&0xf0);
 8001824:	0100      	lsls	r0, r0, #4
 8001826:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001828:	f043 0308 	orr.w	r3, r3, #8
 800182c:	f88d 3005 	strb.w	r3, [sp, #5]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001830:	f040 030c 	orr.w	r3, r0, #12
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001834:	f040 0008 	orr.w	r0, r0, #8
 8001838:	f88d 0007 	strb.w	r0, [sp, #7]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 800183c:	eb0d 0102 	add.w	r1, sp, r2
 8001840:	204e      	movs	r0, #78	; 0x4e
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001842:	f88d 3006 	strb.w	r3, [sp, #6]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001846:	f7ff ffd7 	bl	80017f8 <I2C_send_data>
}
 800184a:	b003      	add	sp, #12
 800184c:	f85d fb04 	ldr.w	pc, [sp], #4

08001850 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001850:	b507      	push	{r0, r1, r2, lr}
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001852:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001856:	f043 020d 	orr.w	r2, r3, #13
 800185a:	f88d 2004 	strb.w	r2, [sp, #4]
	data_t[1] = data_u|0x09;  //en=0, rs=0
	data_t[2] = data_l|0x0D;  //en=1, rs=0
	data_t[3] = data_l|0x09;  //en=0, rs=0
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 800185e:	2204      	movs	r2, #4
	data_l = ((data<<4)&0xf0);
 8001860:	0100      	lsls	r0, r0, #4
 8001862:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001864:	f043 0309 	orr.w	r3, r3, #9
 8001868:	f88d 3005 	strb.w	r3, [sp, #5]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800186c:	f040 030d 	orr.w	r3, r0, #13
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001870:	f040 0009 	orr.w	r0, r0, #9
 8001874:	f88d 0007 	strb.w	r0, [sp, #7]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001878:	eb0d 0102 	add.w	r1, sp, r2
 800187c:	204e      	movs	r0, #78	; 0x4e
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800187e:	f88d 3006 	strb.w	r3, [sp, #6]
	I2C_send_data(SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4);
 8001882:	f7ff ffb9 	bl	80017f8 <I2C_send_data>
}
 8001886:	b003      	add	sp, #12
 8001888:	f85d fb04 	ldr.w	pc, [sp], #4

0800188c <lcd_send_string>:
	HAL_Delay(50);
	lcd_send_cmd (0x80);
}

void lcd_send_string (char *str)
{
 800188c:	b510      	push	{r4, lr}
 800188e:	1e44      	subs	r4, r0, #1
	while (*str) lcd_send_data (*str++);
 8001890:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001894:	b900      	cbnz	r0, 8001898 <lcd_send_string+0xc>
}
 8001896:	bd10      	pop	{r4, pc}
	while (*str) lcd_send_data (*str++);
 8001898:	f7ff ffda 	bl	8001850 <lcd_send_data>
 800189c:	e7f8      	b.n	8001890 <lcd_send_string+0x4>

0800189e <lcd_goto_XY>:
}

void lcd_goto_XY (int row, int col)
{
	uint8_t pos_Addr;
	if(row == 1)
 800189e:	2801      	cmp	r0, #1
	{
		pos_Addr = 0x80 + row - 1 + col;
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 80018a0:	bf15      	itete	ne
 80018a2:	f101 0040 	addne.w	r0, r1, #64	; 0x40
		pos_Addr = 0x80 + row - 1 + col;
 80018a6:	3980      	subeq	r1, #128	; 0x80
		pos_Addr = 0x80 | (0x40 + col);
 80018a8:	f060 007f 	ornne	r0, r0, #127	; 0x7f
		pos_Addr = 0x80 + row - 1 + col;
 80018ac:	b2c8      	uxtbeq	r0, r1
		pos_Addr = 0x80 | (0x40 + col);
 80018ae:	bf18      	it	ne
 80018b0:	b2c0      	uxtbne	r0, r0
	}
	lcd_send_cmd(pos_Addr);
 80018b2:	f7ff bfaf 	b.w	8001814 <lcd_send_cmd>

080018b6 <MFRC522_WriteRegister>:


#include "rcc522.h"

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
	addr = (addr << 1) & 0x7E;															// Address format: 0XXXXXX0
 80018b6:	0040      	lsls	r0, r0, #1
	SPI_write_reg(addr, val);
 80018b8:	f000 007e 	and.w	r0, r0, #126	; 0x7e
 80018bc:	f000 b9ae 	b.w	8001c1c <SPI_write_reg>

080018c0 <MFRC522_ReadRegister>:
}

uint8_t MFRC522_ReadRegister(uint8_t addr) {
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 80018c0:	0040      	lsls	r0, r0, #1
 80018c2:	f000 007e 	and.w	r0, r0, #126	; 0x7e
	val = SPI_read_reg(addr);
 80018c6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80018ca:	f000 b9bf 	b.w	8001c4c <SPI_read_reg>

080018ce <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80018ce:	b538      	push	{r3, r4, r5, lr}
 80018d0:	4605      	mov	r5, r0
 80018d2:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80018d4:	f7ff fff4 	bl	80018c0 <MFRC522_ReadRegister>
 80018d8:	ea40 0104 	orr.w	r1, r0, r4
 80018dc:	b2c9      	uxtb	r1, r1
 80018de:	4628      	mov	r0, r5
}
 80018e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80018e4:	f7ff bfe7 	b.w	80018b6 <MFRC522_WriteRegister>

080018e8 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 80018e8:	b538      	push	{r3, r4, r5, lr}
 80018ea:	4605      	mov	r5, r0
 80018ec:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80018ee:	f7ff ffe7 	bl	80018c0 <MFRC522_ReadRegister>
 80018f2:	ea20 0104 	bic.w	r1, r0, r4
 80018f6:	b2c9      	uxtb	r1, r1
 80018f8:	4628      	mov	r0, r5
}
 80018fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80018fe:	f7ff bfda 	b.w	80018b6 <MFRC522_WriteRegister>

08001902 <MFRC522_ToCard>:
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
	return status;
}

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8001902:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t waitIRq = 0x00;
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8001906:	280c      	cmp	r0, #12
uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8001908:	4681      	mov	r9, r0
 800190a:	460f      	mov	r7, r1
 800190c:	4692      	mov	sl, r2
 800190e:	461e      	mov	r6, r3
 8001910:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
	switch (command) {
 8001914:	d03e      	beq.n	8001994 <MFRC522_ToCard+0x92>
 8001916:	280e      	cmp	r0, #14
 8001918:	d03f      	beq.n	800199a <MFRC522_ToCard+0x98>
	uint8_t waitIRq = 0x00;
 800191a:	2500      	movs	r5, #0
	uint8_t irqEn = 0x00;
 800191c:	462c      	mov	r4, r5
	SPI_write_reg(addr, val);
 800191e:	f044 0180 	orr.w	r1, r4, #128	; 0x80
 8001922:	2004      	movs	r0, #4
 8001924:	f000 f97a 	bl	8001c1c <SPI_write_reg>
		default:
		break;
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	2004      	movs	r0, #4
 800192c:	f7ff ffdc 	bl	80018e8 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	200a      	movs	r0, #10
 8001934:	f7ff ffcb 	bl	80018ce <MFRC522_SetBitMask>
	SPI_write_reg(addr, val);
 8001938:	2100      	movs	r1, #0
 800193a:	2002      	movs	r0, #2
 800193c:	f000 f96e 	bl	8001c1c <SPI_write_reg>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8001940:	46bb      	mov	fp, r7
 8001942:	fa1f fa8a 	uxth.w	sl, sl
 8001946:	ebab 0307 	sub.w	r3, fp, r7
 800194a:	b29b      	uxth	r3, r3
 800194c:	459a      	cmp	sl, r3
 800194e:	d827      	bhi.n	80019a0 <MFRC522_ToCard+0x9e>
	SPI_write_reg(addr, val);
 8001950:	4649      	mov	r1, r9
 8001952:	2002      	movs	r0, #2
 8001954:	f000 f962 	bl	8001c1c <SPI_write_reg>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=1,transmission of data starts
 8001958:	f1b9 0f0c 	cmp.w	r9, #12
 800195c:	d103      	bne.n	8001966 <MFRC522_ToCard+0x64>
 800195e:	2180      	movs	r1, #128	; 0x80
 8001960:	200d      	movs	r0, #13
 8001962:	f7ff ffb4 	bl	80018ce <MFRC522_SetBitMask>
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8001966:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
		i--;
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 800196a:	f045 0a01 	orr.w	sl, r5, #1
	val = SPI_read_reg(addr);
 800196e:	2088      	movs	r0, #136	; 0x88
 8001970:	f000 f96c 	bl	8001c4c <SPI_read_reg>
		i--;
 8001974:	3f01      	subs	r7, #1
 8001976:	b2bf      	uxth	r7, r7
	val = SPI_read_reg(addr);
 8001978:	4605      	mov	r5, r0
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 800197a:	b117      	cbz	r7, 8001982 <MFRC522_ToCard+0x80>
 800197c:	ea10 0f0a 	tst.w	r0, sl
 8001980:	d0f5      	beq.n	800196e <MFRC522_ToCard+0x6c>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	200d      	movs	r0, #13
 8001986:	f7ff ffaf 	bl	80018e8 <MFRC522_ClearBitMask>

	if (i != 0)  {
 800198a:	b97f      	cbnz	r7, 80019ac <MFRC522_ToCard+0xaa>
	uint8_t status = MI_ERR;
 800198c:	2502      	movs	r5, #2
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
			}
		} else status = MI_ERR;
	}
	return status;
}
 800198e:	4628      	mov	r0, r5
 8001990:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			waitIRq = 0x30;
 8001994:	2530      	movs	r5, #48	; 0x30
			irqEn = 0x77;
 8001996:	2477      	movs	r4, #119	; 0x77
			break;
 8001998:	e7c1      	b.n	800191e <MFRC522_ToCard+0x1c>
			waitIRq = 0x10;
 800199a:	2510      	movs	r5, #16
			irqEn = 0x12;
 800199c:	2412      	movs	r4, #18
 800199e:	e7be      	b.n	800191e <MFRC522_ToCard+0x1c>
	SPI_write_reg(addr, val);
 80019a0:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80019a4:	2012      	movs	r0, #18
 80019a6:	f000 f939 	bl	8001c1c <SPI_write_reg>
 80019aa:	e7cc      	b.n	8001946 <MFRC522_ToCard+0x44>
	val = SPI_read_reg(addr);
 80019ac:	208c      	movs	r0, #140	; 0x8c
 80019ae:	f000 f94d 	bl	8001c4c <SPI_read_reg>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 80019b2:	f010 0f1b 	tst.w	r0, #27
 80019b6:	d1e9      	bne.n	800198c <MFRC522_ToCard+0x8a>
			status = MI_OK;
 80019b8:	f004 0401 	and.w	r4, r4, #1
			if (command == PCD_TRANSCEIVE) {
 80019bc:	f1b9 0f0c 	cmp.w	r9, #12
			status = MI_OK;
 80019c0:	ea05 0504 	and.w	r5, r5, r4
			if (command == PCD_TRANSCEIVE) {
 80019c4:	d1e3      	bne.n	800198e <MFRC522_ToCard+0x8c>
	val = SPI_read_reg(addr);
 80019c6:	2094      	movs	r0, #148	; 0x94
 80019c8:	f000 f940 	bl	8001c4c <SPI_read_reg>
 80019cc:	4604      	mov	r4, r0
 80019ce:	2098      	movs	r0, #152	; 0x98
 80019d0:	f000 f93c 	bl	8001c4c <SPI_read_reg>
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 80019d4:	f010 0007 	ands.w	r0, r0, #7
 80019d8:	bf1b      	ittet	ne
 80019da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80019de:	eb00 00c3 	addne.w	r0, r0, r3, lsl #3
 80019e2:	00e3      	lsleq	r3, r4, #3
 80019e4:	f8a8 0000 	strhne.w	r0, [r8]
 80019e8:	bf08      	it	eq
 80019ea:	f8a8 3000 	strheq.w	r3, [r8]
				if (n == 0) n = 1;
 80019ee:	b17c      	cbz	r4, 8001a10 <MFRC522_ToCard+0x10e>
 80019f0:	2c10      	cmp	r4, #16
 80019f2:	bf28      	it	cs
 80019f4:	2410      	movcs	r4, #16
 80019f6:	b2e4      	uxtb	r4, r4
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 80019f8:	4637      	mov	r7, r6
 80019fa:	b2a4      	uxth	r4, r4
 80019fc:	1bbb      	subs	r3, r7, r6
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	429c      	cmp	r4, r3
 8001a02:	d9c4      	bls.n	800198e <MFRC522_ToCard+0x8c>
	val = SPI_read_reg(addr);
 8001a04:	2092      	movs	r0, #146	; 0x92
 8001a06:	f000 f921 	bl	8001c4c <SPI_read_reg>
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 8001a0a:	f807 0b01 	strb.w	r0, [r7], #1
 8001a0e:	e7f5      	b.n	80019fc <MFRC522_ToCard+0xfa>
				if (n == 0) n = 1;
 8001a10:	2401      	movs	r4, #1
 8001a12:	e7f1      	b.n	80019f8 <MFRC522_ToCard+0xf6>

08001a14 <MFRC522_Request>:
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8001a14:	b530      	push	{r4, r5, lr}
 8001a16:	460c      	mov	r4, r1
 8001a18:	4605      	mov	r5, r0
 8001a1a:	b085      	sub	sp, #20
	SPI_write_reg(addr, val);
 8001a1c:	2107      	movs	r1, #7
 8001a1e:	201a      	movs	r0, #26
 8001a20:	f000 f8fc 	bl	8001c1c <SPI_write_reg>
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001a24:	f10d 030e 	add.w	r3, sp, #14
 8001a28:	9300      	str	r3, [sp, #0]
	TagType[0] = reqMode;
 8001a2a:	7025      	strb	r5, [r4, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001a2c:	4623      	mov	r3, r4
 8001a2e:	2201      	movs	r2, #1
 8001a30:	4621      	mov	r1, r4
 8001a32:	200c      	movs	r0, #12
 8001a34:	f7ff ff65 	bl	8001902 <MFRC522_ToCard>
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 8001a38:	b930      	cbnz	r0, 8001a48 <MFRC522_Request+0x34>
 8001a3a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8001a3e:	2b10      	cmp	r3, #16
 8001a40:	bf18      	it	ne
 8001a42:	2002      	movne	r0, #2
}
 8001a44:	b005      	add	sp, #20
 8001a46:	bd30      	pop	{r4, r5, pc}
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 8001a48:	2002      	movs	r0, #2
 8001a4a:	e7fb      	b.n	8001a44 <MFRC522_Request+0x30>

08001a4c <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8001a4c:	b530      	push	{r4, r5, lr}
	SPI_write_reg(addr, val);
 8001a4e:	2100      	movs	r1, #0
uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8001a50:	4604      	mov	r4, r0
 8001a52:	b085      	sub	sp, #20
	SPI_write_reg(addr, val);
 8001a54:	201a      	movs	r0, #26
 8001a56:	f000 f8e1 	bl	8001c1c <SPI_write_reg>
	uint8_t i;
	uint8_t serNumCheck = 0;
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
	serNum[0] = PICC_ANTICOLL;
 8001a5a:	2393      	movs	r3, #147	; 0x93
 8001a5c:	7023      	strb	r3, [r4, #0]
	serNum[1] = 0x20;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	7063      	strb	r3, [r4, #1]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001a62:	f10d 030e 	add.w	r3, sp, #14
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	2202      	movs	r2, #2
 8001a6a:	4623      	mov	r3, r4
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	200c      	movs	r0, #12
 8001a70:	f7ff ff47 	bl	8001902 <MFRC522_ToCard>
	if (status == MI_OK) {
 8001a74:	b960      	cbnz	r0, 8001a90 <MFRC522_Anticoll+0x44>
 8001a76:	4603      	mov	r3, r0
 8001a78:	1e62      	subs	r2, r4, #1
 8001a7a:	1ce1      	adds	r1, r4, #3
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 8001a7c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8001a80:	428a      	cmp	r2, r1
 8001a82:	ea83 0305 	eor.w	r3, r3, r5
 8001a86:	d1f9      	bne.n	8001a7c <MFRC522_Anticoll+0x30>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 8001a88:	7922      	ldrb	r2, [r4, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	bf18      	it	ne
 8001a8e:	2002      	movne	r0, #2
	}
	return status;
}
 8001a90:	b005      	add	sp, #20
 8001a92:	bd30      	pop	{r4, r5, pc}

08001a94 <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a96:	4604      	mov	r4, r0
 8001a98:	460e      	mov	r6, r1
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 8001a9a:	2005      	movs	r0, #5
 8001a9c:	2104      	movs	r1, #4
void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001a9e:	4617      	mov	r7, r2
	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 8001aa0:	f7ff ff22 	bl	80018e8 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 8001aa4:	2180      	movs	r1, #128	; 0x80
 8001aa6:	200a      	movs	r0, #10
 8001aa8:	f7ff ff11 	bl	80018ce <MFRC522_SetBitMask>
 8001aac:	3e01      	subs	r6, #1
 8001aae:	1e65      	subs	r5, r4, #1
 8001ab0:	4434      	add	r4, r6
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8001ab2:	42a5      	cmp	r5, r4
 8001ab4:	d116      	bne.n	8001ae4 <MFRC522_CalculateCRC+0x50>
	SPI_write_reg(addr, val);
 8001ab6:	2103      	movs	r1, #3
 8001ab8:	2002      	movs	r0, #2
 8001aba:	f000 f8af 	bl	8001c1c <SPI_write_reg>
 8001abe:	24ff      	movs	r4, #255	; 0xff
	val = SPI_read_reg(addr);
 8001ac0:	208a      	movs	r0, #138	; 0x8a
 8001ac2:	3c01      	subs	r4, #1
 8001ac4:	f000 f8c2 	bl	8001c4c <SPI_read_reg>
	// Wait CRC calculation is complete
	i = 0xFF;
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
		i--;
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 8001ac8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001acc:	d001      	beq.n	8001ad2 <MFRC522_CalculateCRC+0x3e>
 8001ace:	0743      	lsls	r3, r0, #29
 8001ad0:	d5f6      	bpl.n	8001ac0 <MFRC522_CalculateCRC+0x2c>
	val = SPI_read_reg(addr);
 8001ad2:	20c4      	movs	r0, #196	; 0xc4
 8001ad4:	f000 f8ba 	bl	8001c4c <SPI_read_reg>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8001ad8:	7038      	strb	r0, [r7, #0]
	val = SPI_read_reg(addr);
 8001ada:	20c2      	movs	r0, #194	; 0xc2
 8001adc:	f000 f8b6 	bl	8001c4c <SPI_read_reg>
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8001ae0:	7078      	strb	r0, [r7, #1]
 8001ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SPI_write_reg(addr, val);
 8001ae4:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001ae8:	2012      	movs	r0, #18
 8001aea:	f000 f897 	bl	8001c1c <SPI_write_reg>
 8001aee:	e7e0      	b.n	8001ab2 <MFRC522_CalculateCRC+0x1e>

08001af0 <MFRC522_Reset>:
 8001af0:	210f      	movs	r1, #15
 8001af2:	2002      	movs	r0, #2
 8001af4:	f000 b892 	b.w	8001c1c <SPI_write_reg>

08001af8 <MFRC522_AntennaOn>:

void MFRC522_Reset(void) {
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
}

void MFRC522_AntennaOn(void) {
 8001af8:	b508      	push	{r3, lr}
	val = SPI_read_reg(addr);
 8001afa:	20a8      	movs	r0, #168	; 0xa8
 8001afc:	f000 f8a6 	bl	8001c4c <SPI_read_reg>
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001b00:	0783      	lsls	r3, r0, #30
 8001b02:	d105      	bne.n	8001b10 <MFRC522_AntennaOn+0x18>
}
 8001b04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001b08:	2103      	movs	r1, #3
 8001b0a:	2014      	movs	r0, #20
 8001b0c:	f7ff bedf 	b.w	80018ce <MFRC522_SetBitMask>
 8001b10:	bd08      	pop	{r3, pc}

08001b12 <MFRC522_Init>:
void MFRC522_Init(void) {
 8001b12:	b508      	push	{r3, lr}
	SPI_INIT_project();
 8001b14:	f000 f84e 	bl	8001bb4 <SPI_INIT_project>
	HAL_Delay(50);
 8001b18:	2032      	movs	r0, #50	; 0x32
 8001b1a:	f7fe fcf9 	bl	8000510 <HAL_Delay>
	MFRC522_Reset();
 8001b1e:	f7ff ffe7 	bl	8001af0 <MFRC522_Reset>
	SPI_write_reg(addr, val);
 8001b22:	218d      	movs	r1, #141	; 0x8d
 8001b24:	2054      	movs	r0, #84	; 0x54
 8001b26:	f000 f879 	bl	8001c1c <SPI_write_reg>
 8001b2a:	213e      	movs	r1, #62	; 0x3e
 8001b2c:	2056      	movs	r0, #86	; 0x56
 8001b2e:	f000 f875 	bl	8001c1c <SPI_write_reg>
 8001b32:	211e      	movs	r1, #30
 8001b34:	205a      	movs	r0, #90	; 0x5a
 8001b36:	f000 f871 	bl	8001c1c <SPI_write_reg>
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2058      	movs	r0, #88	; 0x58
 8001b3e:	f000 f86d 	bl	8001c1c <SPI_write_reg>
 8001b42:	2170      	movs	r1, #112	; 0x70
 8001b44:	204c      	movs	r0, #76	; 0x4c
 8001b46:	f000 f869 	bl	8001c1c <SPI_write_reg>
 8001b4a:	2140      	movs	r1, #64	; 0x40
 8001b4c:	202a      	movs	r0, #42	; 0x2a
 8001b4e:	f000 f865 	bl	8001c1c <SPI_write_reg>
 8001b52:	213d      	movs	r1, #61	; 0x3d
 8001b54:	2022      	movs	r0, #34	; 0x22
 8001b56:	f000 f861 	bl	8001c1c <SPI_write_reg>
}
 8001b5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MFRC522_AntennaOn();																		// Open the antenna
 8001b5e:	f7ff bfcb 	b.w	8001af8 <MFRC522_AntennaOn>

08001b62 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 8001b62:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8001b64:	2350      	movs	r3, #80	; 0x50
 8001b66:	f88d 300c 	strb.w	r3, [sp, #12]
	buff[1] = 0;
 8001b6a:	2300      	movs	r3, #0
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001b6c:	f10d 020e 	add.w	r2, sp, #14
 8001b70:	a803      	add	r0, sp, #12
 8001b72:	2102      	movs	r1, #2
	buff[1] = 0;
 8001b74:	f88d 300d 	strb.w	r3, [sp, #13]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001b78:	f7ff ff8c 	bl	8001a94 <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001b7c:	f10d 030a 	add.w	r3, sp, #10
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	ab03      	add	r3, sp, #12
 8001b84:	2204      	movs	r2, #4
 8001b86:	4619      	mov	r1, r3
 8001b88:	200c      	movs	r0, #12
 8001b8a:	f7ff feba 	bl	8001902 <MFRC522_ToCard>
}
 8001b8e:	b005      	add	sp, #20
 8001b90:	f85d fb04 	ldr.w	pc, [sp], #4

08001b94 <MFRC522_Check>:
uint8_t MFRC522_Check(uint8_t* id) {
 8001b94:	b538      	push	{r3, r4, r5, lr}
	status = MFRC522_Request(PICC_REQIDL, id);							// Find cards, return card type
 8001b96:	4601      	mov	r1, r0
uint8_t MFRC522_Check(uint8_t* id) {
 8001b98:	4605      	mov	r5, r0
	status = MFRC522_Request(PICC_REQIDL, id);							// Find cards, return card type
 8001b9a:	2026      	movs	r0, #38	; 0x26
 8001b9c:	f7ff ff3a 	bl	8001a14 <MFRC522_Request>
	if (status == MI_OK) status = MFRC522_Anticoll(id);			// Card detected. Anti-collision, return card serial number 4 bytes
 8001ba0:	4604      	mov	r4, r0
 8001ba2:	b918      	cbnz	r0, 8001bac <MFRC522_Check+0x18>
 8001ba4:	4628      	mov	r0, r5
 8001ba6:	f7ff ff51 	bl	8001a4c <MFRC522_Anticoll>
 8001baa:	4604      	mov	r4, r0
	MFRC522_Halt();																					// Command card into hibernation
 8001bac:	f7ff ffd9 	bl	8001b62 <MFRC522_Halt>
}
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	bd38      	pop	{r3, r4, r5, pc}

08001bb4 <SPI_INIT_project>:
static SPI_HandleTypeDef hspi_ctrl;

uint8_t SPI_send_byte(uint8_t data);

void SPI_INIT_project(void)
{
 8001bb4:	b508      	push	{r3, lr}
	hspi_ctrl.Instance = SPI1;
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001bb6:	f44f 7e82 	mov.w	lr, #260	; 0x104
	hspi_ctrl.Instance = SPI1;
 8001bba:	480d      	ldr	r0, [pc, #52]	; (8001bf0 <SPI_INIT_project+0x3c>)
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <SPI_INIT_project+0x40>)
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
	hspi_ctrl.Init.DataSize = SPI_DATASIZE_8BIT;
	hspi_ctrl.Init.CLKPolarity = SPI_POLARITY_LOW;
	hspi_ctrl.Init.CLKPhase = SPI_PHASE_1EDGE;
	hspi_ctrl.Init.NSS = SPI_NSS_SOFT;
 8001bbe:	f44f 7200 	mov.w	r2, #512	; 0x200
	hspi_ctrl.Init.Mode = SPI_MODE_MASTER;
 8001bc2:	e880 4008 	stmia.w	r0, {r3, lr}
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
 8001bc6:	2300      	movs	r3, #0
	hspi_ctrl.Init.NSS = SPI_NSS_SOFT;
 8001bc8:	6182      	str	r2, [r0, #24]
	hspi_ctrl.Init.Direction = SPI_DIRECTION_2LINES;
 8001bca:	6083      	str	r3, [r0, #8]
	hspi_ctrl.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bcc:	60c3      	str	r3, [r0, #12]
	hspi_ctrl.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bce:	6103      	str	r3, [r0, #16]
	hspi_ctrl.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bd0:	6143      	str	r3, [r0, #20]
	hspi_ctrl.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001bd2:	2210      	movs	r2, #16
	hspi_ctrl.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bd4:	6203      	str	r3, [r0, #32]
	hspi_ctrl.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bd6:	6243      	str	r3, [r0, #36]	; 0x24
	hspi_ctrl.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bd8:	6283      	str	r3, [r0, #40]	; 0x28
	hspi_ctrl.Init.CRCPolynomial = 10;
 8001bda:	230a      	movs	r3, #10
	hspi_ctrl.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001bdc:	61c2      	str	r2, [r0, #28]
	hspi_ctrl.Init.CRCPolynomial = 10;
 8001bde:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi_ctrl) != HAL_OK)
 8001be0:	f7ff fabd 	bl	800115e <HAL_SPI_Init>
 8001be4:	b118      	cbz	r0, 8001bee <SPI_INIT_project+0x3a>
	{
		Error_Handler();
	}
}
 8001be6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8001bea:	f7fe bbef 	b.w	80003cc <Error_Handler>
 8001bee:	bd08      	pop	{r3, pc}
 8001bf0:	200000e4 	.word	0x200000e4
 8001bf4:	40013000 	.word	0x40013000

08001bf8 <SPI_send_byte>:


uint8_t SPI_send_byte(uint8_t data)
{
 8001bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
	HAL_SPI_TransmitReceive(&hspi_ctrl, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 100);
 8001bfa:	2364      	movs	r3, #100	; 0x64
	writeCommand[0] = data;
 8001bfc:	f88d 0008 	strb.w	r0, [sp, #8]
	HAL_SPI_TransmitReceive(&hspi_ctrl, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 100);
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	aa03      	add	r2, sp, #12
 8001c04:	2301      	movs	r3, #1
 8001c06:	a902      	add	r1, sp, #8
 8001c08:	4803      	ldr	r0, [pc, #12]	; (8001c18 <SPI_send_byte+0x20>)
 8001c0a:	f7ff fae3 	bl	80011d4 <HAL_SPI_TransmitReceive>
	return readValue[0];
}
 8001c0e:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001c12:	b005      	add	sp, #20
 8001c14:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c18:	200000e4 	.word	0x200000e4

08001c1c <SPI_write_reg>:

void SPI_write_reg(uint8_t add_reg, uint8_t data)
{
 8001c1c:	b570      	push	{r4, r5, r6, lr}
 8001c1e:	4606      	mov	r6, r0
 8001c20:	460d      	mov	r5, r1
	ENA_SPI_COM_CTRL;
 8001c22:	4c09      	ldr	r4, [pc, #36]	; (8001c48 <SPI_write_reg+0x2c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	2110      	movs	r1, #16
 8001c28:	4620      	mov	r0, r4
 8001c2a:	f7fe fdaf 	bl	800078c <HAL_GPIO_WritePin>
	(void)SPI_send_byte(add_reg);
 8001c2e:	4630      	mov	r0, r6
 8001c30:	f7ff ffe2 	bl	8001bf8 <SPI_send_byte>
	(void)SPI_send_byte(data);
 8001c34:	4628      	mov	r0, r5
 8001c36:	f7ff ffdf 	bl	8001bf8 <SPI_send_byte>
	DIS_SPI_COM_CTRL;
 8001c3a:	4620      	mov	r0, r4
}
 8001c3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	DIS_SPI_COM_CTRL;
 8001c40:	2201      	movs	r2, #1
 8001c42:	2110      	movs	r1, #16
 8001c44:	f7fe bda2 	b.w	800078c <HAL_GPIO_WritePin>
 8001c48:	40010800 	.word	0x40010800

08001c4c <SPI_read_reg>:

uint8_t SPI_read_reg(uint8_t add_reg)
{
 8001c4c:	b538      	push	{r3, r4, r5, lr}
 8001c4e:	4605      	mov	r5, r0
	uint8_t ret_val;
	ENA_SPI_COM_CTRL;
 8001c50:	4c09      	ldr	r4, [pc, #36]	; (8001c78 <SPI_read_reg+0x2c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	2110      	movs	r1, #16
 8001c56:	4620      	mov	r0, r4
 8001c58:	f7fe fd98 	bl	800078c <HAL_GPIO_WritePin>
	(void)SPI_send_byte(add_reg);
 8001c5c:	4628      	mov	r0, r5
 8001c5e:	f7ff ffcb 	bl	8001bf8 <SPI_send_byte>
	ret_val = SPI_send_byte(0x00);
 8001c62:	2000      	movs	r0, #0
 8001c64:	f7ff ffc8 	bl	8001bf8 <SPI_send_byte>
 8001c68:	4605      	mov	r5, r0
	DIS_SPI_COM_CTRL;
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	2110      	movs	r1, #16
 8001c70:	f7fe fd8c 	bl	800078c <HAL_GPIO_WritePin>
	return ret_val;
}
 8001c74:	4628      	mov	r0, r5
 8001c76:	bd38      	pop	{r3, r4, r5, pc}
 8001c78:	40010800 	.word	0x40010800

08001c7c <rotate_motor>:
	HAL_GPIO_WritePin(STEP_DRIVER_PIN_GPIO_Port, STEP_DRIVER_PIN_Pin, GPIO_PIN_RESET);
    HAL_Delay(10);
}

void rotate_motor(GPIO_PinState dir, uint64_t step)
{
 8001c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t count;
	HAL_GPIO_WritePin(DIR_DRIVER_PIN_GPIO_Port, DIR_DRIVER_PIN_Pin, dir);
 8001c7e:	2104      	movs	r1, #4
{
 8001c80:	4616      	mov	r6, r2
	HAL_GPIO_WritePin(DIR_DRIVER_PIN_GPIO_Port, DIR_DRIVER_PIN_Pin, dir);
 8001c82:	4602      	mov	r2, r0
 8001c84:	480e      	ldr	r0, [pc, #56]	; (8001cc0 <rotate_motor+0x44>)
{
 8001c86:	461f      	mov	r7, r3
	for (count = 0; count < step; ++count)
 8001c88:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(DIR_DRIVER_PIN_GPIO_Port, DIR_DRIVER_PIN_Pin, dir);
 8001c8a:	f7fe fd7f 	bl	800078c <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(STEP_DRIVER_PIN_GPIO_Port, STEP_DRIVER_PIN_Pin, GPIO_PIN_SET);
 8001c8e:	4d0c      	ldr	r5, [pc, #48]	; (8001cc0 <rotate_motor+0x44>)
	for (count = 0; count < step; ++count)
 8001c90:	2300      	movs	r3, #0
 8001c92:	42bb      	cmp	r3, r7
 8001c94:	bf08      	it	eq
 8001c96:	42b4      	cmpeq	r4, r6
 8001c98:	d300      	bcc.n	8001c9c <rotate_motor+0x20>
	    HAL_Delay(26);
		HAL_GPIO_WritePin(STEP_DRIVER_PIN_GPIO_Port, STEP_DRIVER_PIN_Pin, GPIO_PIN_RESET);
	    HAL_Delay(26);
	}

}
 8001c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_GPIO_WritePin(STEP_DRIVER_PIN_GPIO_Port, STEP_DRIVER_PIN_Pin, GPIO_PIN_SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	4628      	mov	r0, r5
 8001ca2:	f7fe fd73 	bl	800078c <HAL_GPIO_WritePin>
	    HAL_Delay(26);
 8001ca6:	201a      	movs	r0, #26
 8001ca8:	f7fe fc32 	bl	8000510 <HAL_Delay>
		HAL_GPIO_WritePin(STEP_DRIVER_PIN_GPIO_Port, STEP_DRIVER_PIN_Pin, GPIO_PIN_RESET);
 8001cac:	2200      	movs	r2, #0
 8001cae:	2102      	movs	r1, #2
 8001cb0:	4628      	mov	r0, r5
 8001cb2:	f7fe fd6b 	bl	800078c <HAL_GPIO_WritePin>
	    HAL_Delay(26);
 8001cb6:	201a      	movs	r0, #26
 8001cb8:	f7fe fc2a 	bl	8000510 <HAL_Delay>
	for (count = 0; count < step; ++count)
 8001cbc:	3401      	adds	r4, #1
 8001cbe:	e7e7      	b.n	8001c90 <rotate_motor+0x14>
 8001cc0:	40010800 	.word	0x40010800

08001cc4 <__errno>:
 8001cc4:	4b01      	ldr	r3, [pc, #4]	; (8001ccc <__errno+0x8>)
 8001cc6:	6818      	ldr	r0, [r3, #0]
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	2000000c 	.word	0x2000000c

08001cd0 <__libc_init_array>:
 8001cd0:	b570      	push	{r4, r5, r6, lr}
 8001cd2:	2500      	movs	r5, #0
 8001cd4:	4e0c      	ldr	r6, [pc, #48]	; (8001d08 <__libc_init_array+0x38>)
 8001cd6:	4c0d      	ldr	r4, [pc, #52]	; (8001d0c <__libc_init_array+0x3c>)
 8001cd8:	1ba4      	subs	r4, r4, r6
 8001cda:	10a4      	asrs	r4, r4, #2
 8001cdc:	42a5      	cmp	r5, r4
 8001cde:	d109      	bne.n	8001cf4 <__libc_init_array+0x24>
 8001ce0:	f000 f8fe 	bl	8001ee0 <_init>
 8001ce4:	2500      	movs	r5, #0
 8001ce6:	4e0a      	ldr	r6, [pc, #40]	; (8001d10 <__libc_init_array+0x40>)
 8001ce8:	4c0a      	ldr	r4, [pc, #40]	; (8001d14 <__libc_init_array+0x44>)
 8001cea:	1ba4      	subs	r4, r4, r6
 8001cec:	10a4      	asrs	r4, r4, #2
 8001cee:	42a5      	cmp	r5, r4
 8001cf0:	d105      	bne.n	8001cfe <__libc_init_array+0x2e>
 8001cf2:	bd70      	pop	{r4, r5, r6, pc}
 8001cf4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cf8:	4798      	blx	r3
 8001cfa:	3501      	adds	r5, #1
 8001cfc:	e7ee      	b.n	8001cdc <__libc_init_array+0xc>
 8001cfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d02:	4798      	blx	r3
 8001d04:	3501      	adds	r5, #1
 8001d06:	e7f2      	b.n	8001cee <__libc_init_array+0x1e>
 8001d08:	08001f20 	.word	0x08001f20
 8001d0c:	08001f20 	.word	0x08001f20
 8001d10:	08001f20 	.word	0x08001f20
 8001d14:	08001f24 	.word	0x08001f24

08001d18 <malloc>:
 8001d18:	4b02      	ldr	r3, [pc, #8]	; (8001d24 <malloc+0xc>)
 8001d1a:	4601      	mov	r1, r0
 8001d1c:	6818      	ldr	r0, [r3, #0]
 8001d1e:	f000 b86f 	b.w	8001e00 <_malloc_r>
 8001d22:	bf00      	nop
 8001d24:	2000000c 	.word	0x2000000c

08001d28 <free>:
 8001d28:	4b02      	ldr	r3, [pc, #8]	; (8001d34 <free+0xc>)
 8001d2a:	4601      	mov	r1, r0
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	f000 b81b 	b.w	8001d68 <_free_r>
 8001d32:	bf00      	nop
 8001d34:	2000000c 	.word	0x2000000c

08001d38 <memcmp>:
 8001d38:	b510      	push	{r4, lr}
 8001d3a:	3901      	subs	r1, #1
 8001d3c:	4402      	add	r2, r0
 8001d3e:	4290      	cmp	r0, r2
 8001d40:	d101      	bne.n	8001d46 <memcmp+0xe>
 8001d42:	2000      	movs	r0, #0
 8001d44:	bd10      	pop	{r4, pc}
 8001d46:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001d4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8001d4e:	42a3      	cmp	r3, r4
 8001d50:	d0f5      	beq.n	8001d3e <memcmp+0x6>
 8001d52:	1b18      	subs	r0, r3, r4
 8001d54:	bd10      	pop	{r4, pc}

08001d56 <memset>:
 8001d56:	4603      	mov	r3, r0
 8001d58:	4402      	add	r2, r0
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d100      	bne.n	8001d60 <memset+0xa>
 8001d5e:	4770      	bx	lr
 8001d60:	f803 1b01 	strb.w	r1, [r3], #1
 8001d64:	e7f9      	b.n	8001d5a <memset+0x4>
	...

08001d68 <_free_r>:
 8001d68:	b538      	push	{r3, r4, r5, lr}
 8001d6a:	4605      	mov	r5, r0
 8001d6c:	2900      	cmp	r1, #0
 8001d6e:	d043      	beq.n	8001df8 <_free_r+0x90>
 8001d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d74:	1f0c      	subs	r4, r1, #4
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	bfb8      	it	lt
 8001d7a:	18e4      	addlt	r4, r4, r3
 8001d7c:	f000 f8ae 	bl	8001edc <__malloc_lock>
 8001d80:	4a1e      	ldr	r2, [pc, #120]	; (8001dfc <_free_r+0x94>)
 8001d82:	6813      	ldr	r3, [r2, #0]
 8001d84:	4610      	mov	r0, r2
 8001d86:	b933      	cbnz	r3, 8001d96 <_free_r+0x2e>
 8001d88:	6063      	str	r3, [r4, #4]
 8001d8a:	6014      	str	r4, [r2, #0]
 8001d8c:	4628      	mov	r0, r5
 8001d8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d92:	f000 b8a4 	b.w	8001ede <__malloc_unlock>
 8001d96:	42a3      	cmp	r3, r4
 8001d98:	d90b      	bls.n	8001db2 <_free_r+0x4a>
 8001d9a:	6821      	ldr	r1, [r4, #0]
 8001d9c:	1862      	adds	r2, r4, r1
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	bf01      	itttt	eq
 8001da2:	681a      	ldreq	r2, [r3, #0]
 8001da4:	685b      	ldreq	r3, [r3, #4]
 8001da6:	1852      	addeq	r2, r2, r1
 8001da8:	6022      	streq	r2, [r4, #0]
 8001daa:	6063      	str	r3, [r4, #4]
 8001dac:	6004      	str	r4, [r0, #0]
 8001dae:	e7ed      	b.n	8001d8c <_free_r+0x24>
 8001db0:	4613      	mov	r3, r2
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	b10a      	cbz	r2, 8001dba <_free_r+0x52>
 8001db6:	42a2      	cmp	r2, r4
 8001db8:	d9fa      	bls.n	8001db0 <_free_r+0x48>
 8001dba:	6819      	ldr	r1, [r3, #0]
 8001dbc:	1858      	adds	r0, r3, r1
 8001dbe:	42a0      	cmp	r0, r4
 8001dc0:	d10b      	bne.n	8001dda <_free_r+0x72>
 8001dc2:	6820      	ldr	r0, [r4, #0]
 8001dc4:	4401      	add	r1, r0
 8001dc6:	1858      	adds	r0, r3, r1
 8001dc8:	4282      	cmp	r2, r0
 8001dca:	6019      	str	r1, [r3, #0]
 8001dcc:	d1de      	bne.n	8001d8c <_free_r+0x24>
 8001dce:	6810      	ldr	r0, [r2, #0]
 8001dd0:	6852      	ldr	r2, [r2, #4]
 8001dd2:	4401      	add	r1, r0
 8001dd4:	6019      	str	r1, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	e7d8      	b.n	8001d8c <_free_r+0x24>
 8001dda:	d902      	bls.n	8001de2 <_free_r+0x7a>
 8001ddc:	230c      	movs	r3, #12
 8001dde:	602b      	str	r3, [r5, #0]
 8001de0:	e7d4      	b.n	8001d8c <_free_r+0x24>
 8001de2:	6820      	ldr	r0, [r4, #0]
 8001de4:	1821      	adds	r1, r4, r0
 8001de6:	428a      	cmp	r2, r1
 8001de8:	bf01      	itttt	eq
 8001dea:	6811      	ldreq	r1, [r2, #0]
 8001dec:	6852      	ldreq	r2, [r2, #4]
 8001dee:	1809      	addeq	r1, r1, r0
 8001df0:	6021      	streq	r1, [r4, #0]
 8001df2:	6062      	str	r2, [r4, #4]
 8001df4:	605c      	str	r4, [r3, #4]
 8001df6:	e7c9      	b.n	8001d8c <_free_r+0x24>
 8001df8:	bd38      	pop	{r3, r4, r5, pc}
 8001dfa:	bf00      	nop
 8001dfc:	2000013c 	.word	0x2000013c

08001e00 <_malloc_r>:
 8001e00:	b570      	push	{r4, r5, r6, lr}
 8001e02:	1ccd      	adds	r5, r1, #3
 8001e04:	f025 0503 	bic.w	r5, r5, #3
 8001e08:	3508      	adds	r5, #8
 8001e0a:	2d0c      	cmp	r5, #12
 8001e0c:	bf38      	it	cc
 8001e0e:	250c      	movcc	r5, #12
 8001e10:	2d00      	cmp	r5, #0
 8001e12:	4606      	mov	r6, r0
 8001e14:	db01      	blt.n	8001e1a <_malloc_r+0x1a>
 8001e16:	42a9      	cmp	r1, r5
 8001e18:	d903      	bls.n	8001e22 <_malloc_r+0x22>
 8001e1a:	230c      	movs	r3, #12
 8001e1c:	6033      	str	r3, [r6, #0]
 8001e1e:	2000      	movs	r0, #0
 8001e20:	bd70      	pop	{r4, r5, r6, pc}
 8001e22:	f000 f85b 	bl	8001edc <__malloc_lock>
 8001e26:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <_malloc_r+0xb4>)
 8001e28:	6814      	ldr	r4, [r2, #0]
 8001e2a:	4621      	mov	r1, r4
 8001e2c:	b991      	cbnz	r1, 8001e54 <_malloc_r+0x54>
 8001e2e:	4c22      	ldr	r4, [pc, #136]	; (8001eb8 <_malloc_r+0xb8>)
 8001e30:	6823      	ldr	r3, [r4, #0]
 8001e32:	b91b      	cbnz	r3, 8001e3c <_malloc_r+0x3c>
 8001e34:	4630      	mov	r0, r6
 8001e36:	f000 f841 	bl	8001ebc <_sbrk_r>
 8001e3a:	6020      	str	r0, [r4, #0]
 8001e3c:	4629      	mov	r1, r5
 8001e3e:	4630      	mov	r0, r6
 8001e40:	f000 f83c 	bl	8001ebc <_sbrk_r>
 8001e44:	1c43      	adds	r3, r0, #1
 8001e46:	d126      	bne.n	8001e96 <_malloc_r+0x96>
 8001e48:	230c      	movs	r3, #12
 8001e4a:	4630      	mov	r0, r6
 8001e4c:	6033      	str	r3, [r6, #0]
 8001e4e:	f000 f846 	bl	8001ede <__malloc_unlock>
 8001e52:	e7e4      	b.n	8001e1e <_malloc_r+0x1e>
 8001e54:	680b      	ldr	r3, [r1, #0]
 8001e56:	1b5b      	subs	r3, r3, r5
 8001e58:	d41a      	bmi.n	8001e90 <_malloc_r+0x90>
 8001e5a:	2b0b      	cmp	r3, #11
 8001e5c:	d90f      	bls.n	8001e7e <_malloc_r+0x7e>
 8001e5e:	600b      	str	r3, [r1, #0]
 8001e60:	18cc      	adds	r4, r1, r3
 8001e62:	50cd      	str	r5, [r1, r3]
 8001e64:	4630      	mov	r0, r6
 8001e66:	f000 f83a 	bl	8001ede <__malloc_unlock>
 8001e6a:	f104 000b 	add.w	r0, r4, #11
 8001e6e:	1d23      	adds	r3, r4, #4
 8001e70:	f020 0007 	bic.w	r0, r0, #7
 8001e74:	1ac3      	subs	r3, r0, r3
 8001e76:	d01b      	beq.n	8001eb0 <_malloc_r+0xb0>
 8001e78:	425a      	negs	r2, r3
 8001e7a:	50e2      	str	r2, [r4, r3]
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	428c      	cmp	r4, r1
 8001e80:	bf0b      	itete	eq
 8001e82:	6863      	ldreq	r3, [r4, #4]
 8001e84:	684b      	ldrne	r3, [r1, #4]
 8001e86:	6013      	streq	r3, [r2, #0]
 8001e88:	6063      	strne	r3, [r4, #4]
 8001e8a:	bf18      	it	ne
 8001e8c:	460c      	movne	r4, r1
 8001e8e:	e7e9      	b.n	8001e64 <_malloc_r+0x64>
 8001e90:	460c      	mov	r4, r1
 8001e92:	6849      	ldr	r1, [r1, #4]
 8001e94:	e7ca      	b.n	8001e2c <_malloc_r+0x2c>
 8001e96:	1cc4      	adds	r4, r0, #3
 8001e98:	f024 0403 	bic.w	r4, r4, #3
 8001e9c:	42a0      	cmp	r0, r4
 8001e9e:	d005      	beq.n	8001eac <_malloc_r+0xac>
 8001ea0:	1a21      	subs	r1, r4, r0
 8001ea2:	4630      	mov	r0, r6
 8001ea4:	f000 f80a 	bl	8001ebc <_sbrk_r>
 8001ea8:	3001      	adds	r0, #1
 8001eaa:	d0cd      	beq.n	8001e48 <_malloc_r+0x48>
 8001eac:	6025      	str	r5, [r4, #0]
 8001eae:	e7d9      	b.n	8001e64 <_malloc_r+0x64>
 8001eb0:	bd70      	pop	{r4, r5, r6, pc}
 8001eb2:	bf00      	nop
 8001eb4:	2000013c 	.word	0x2000013c
 8001eb8:	20000140 	.word	0x20000140

08001ebc <_sbrk_r>:
 8001ebc:	b538      	push	{r3, r4, r5, lr}
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	4c05      	ldr	r4, [pc, #20]	; (8001ed8 <_sbrk_r+0x1c>)
 8001ec2:	4605      	mov	r5, r0
 8001ec4:	4608      	mov	r0, r1
 8001ec6:	6023      	str	r3, [r4, #0]
 8001ec8:	f7fe f966 	bl	8000198 <_sbrk>
 8001ecc:	1c43      	adds	r3, r0, #1
 8001ece:	d102      	bne.n	8001ed6 <_sbrk_r+0x1a>
 8001ed0:	6823      	ldr	r3, [r4, #0]
 8001ed2:	b103      	cbz	r3, 8001ed6 <_sbrk_r+0x1a>
 8001ed4:	602b      	str	r3, [r5, #0]
 8001ed6:	bd38      	pop	{r3, r4, r5, pc}
 8001ed8:	20000168 	.word	0x20000168

08001edc <__malloc_lock>:
 8001edc:	4770      	bx	lr

08001ede <__malloc_unlock>:
 8001ede:	4770      	bx	lr

08001ee0 <_init>:
 8001ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee2:	bf00      	nop
 8001ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ee6:	bc08      	pop	{r3}
 8001ee8:	469e      	mov	lr, r3
 8001eea:	4770      	bx	lr

08001eec <_fini>:
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eee:	bf00      	nop
 8001ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef2:	bc08      	pop	{r3}
 8001ef4:	469e      	mov	lr, r3
 8001ef6:	4770      	bx	lr
