<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: StdDriver/inc/spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M480 BSP
   &#160;<span id="projectnumber">V3.05.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __SPI_H__</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __SPI_H__</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;{</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">   29</a></span>&#160;<span class="preprocessor">#define SPI_MODE_0        (SPI_CTL_TXNEG_Msk)                             </span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">   30</a></span>&#160;<span class="preprocessor">#define SPI_MODE_1        (SPI_CTL_RXNEG_Msk)                             </span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">   31</a></span>&#160;<span class="preprocessor">#define SPI_MODE_2        (SPI_CTL_CLKPOL_Msk | SPI_CTL_RXNEG_Msk)        </span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">   32</a></span>&#160;<span class="preprocessor">#define SPI_MODE_3        (SPI_CTL_CLKPOL_Msk | SPI_CTL_TXNEG_Msk)        </span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">   34</a></span>&#160;<span class="preprocessor">#define SPI_SLAVE         (SPI_CTL_SLAVE_Msk)                             </span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">   35</a></span>&#160;<span class="preprocessor">#define SPI_MASTER        (0x0U)                                          </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81f0aae3c3a2adba06ac3b802b38915a">   37</a></span>&#160;<span class="preprocessor">#define SPI_SS                (SPI_SSCTL_SS_Msk)                          </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">   38</a></span>&#160;<span class="preprocessor">#define SPI_SS_ACTIVE_HIGH    (SPI_SSCTL_SSACTPOL_Msk)                    </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">   39</a></span>&#160;<span class="preprocessor">#define SPI_SS_ACTIVE_LOW     (0x0U)                                      </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">   42</a></span>&#160;<span class="preprocessor">#define SPI_UNIT_INT_MASK                (0x001U)                          </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">   43</a></span>&#160;<span class="preprocessor">#define SPI_SSACT_INT_MASK               (0x002U)                          </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">   44</a></span>&#160;<span class="preprocessor">#define SPI_SSINACT_INT_MASK             (0x004U)                          </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">   45</a></span>&#160;<span class="preprocessor">#define SPI_SLVUR_INT_MASK               (0x008U)                          </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">   46</a></span>&#160;<span class="preprocessor">#define SPI_SLVBE_INT_MASK               (0x010U)                          </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">   47</a></span>&#160;<span class="preprocessor">#define SPI_TXUF_INT_MASK                (0x040U)                          </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">   48</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_TXTH_INT_MASK           (0x080U)                          </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">   49</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXTH_INT_MASK           (0x100U)                          </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">   50</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXOV_INT_MASK           (0x200U)                          </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">   51</a></span>&#160;<span class="preprocessor">#define SPI_FIFO_RXTO_INT_MASK           (0x400U)                          </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI Status Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">   54</a></span>&#160;<span class="preprocessor">#define SPI_BUSY_MASK                    (0x01U)                           </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">   55</a></span>&#160;<span class="preprocessor">#define SPI_RX_EMPTY_MASK                (0x02U)                           </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">   56</a></span>&#160;<span class="preprocessor">#define SPI_RX_FULL_MASK                 (0x04U)                           </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">   57</a></span>&#160;<span class="preprocessor">#define SPI_TX_EMPTY_MASK                (0x08U)                           </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">   58</a></span>&#160;<span class="preprocessor">#define SPI_TX_FULL_MASK                 (0x10U)                           </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">   59</a></span>&#160;<span class="preprocessor">#define SPI_TXRX_RESET_MASK              (0x20U)                           </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">   60</a></span>&#160;<span class="preprocessor">#define SPI_SPIEN_STS_MASK               (0x40U)                           </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">   61</a></span>&#160;<span class="preprocessor">#define SPI_SSLINE_STS_MASK              (0x80U)                           </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Data Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab51829478bf813af17e13f5e9dcbb9e7">   65</a></span>&#160;<span class="preprocessor">#define SPII2S_DATABIT_8           (0U &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaab78dda42646a7f4226e1f6059dc5f07">   66</a></span>&#160;<span class="preprocessor">#define SPII2S_DATABIT_16          (1U &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae3e5192bde3b3e5eb1544bdc59ffb6ce">   67</a></span>&#160;<span class="preprocessor">#define SPII2S_DATABIT_24          (2U &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga26ebbbfb25dbbf64e6c9b7ff0d050931">   68</a></span>&#160;<span class="preprocessor">#define SPII2S_DATABIT_32          (3U &lt;&lt; SPI_I2SCTL_WDWIDTH_Pos)      </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Audio Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1803e33304a1efebb24476fe3a0a32f6">   71</a></span>&#160;<span class="preprocessor">#define SPII2S_MONO                SPI_I2SCTL_MONO_Msk                </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga535770497b8e9c857c4ec0784eadba35">   72</a></span>&#160;<span class="preprocessor">#define SPII2S_STEREO              (0U)                               </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Data Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga444de84f801920b7aac6c9c3166f09b9">   75</a></span>&#160;<span class="preprocessor">#define SPII2S_FORMAT_I2S          (0U&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab761b12242b57d7dd1ef4abf04d588b8">   76</a></span>&#160;<span class="preprocessor">#define SPII2S_FORMAT_MSB          (1U&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90f9b569f4b75d7905b758814d3f52d1">   77</a></span>&#160;<span class="preprocessor">#define SPII2S_FORMAT_PCMA         (2U&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96e8557c3f3873a12024f06de6d34c3a">   78</a></span>&#160;<span class="preprocessor">#define SPII2S_FORMAT_PCMB         (3U&lt;&lt;SPI_I2SCTL_FORMAT_Pos)         </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Operation mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa3236f7cbaed3b1e35b6911b0b6889c9">   81</a></span>&#160;<span class="preprocessor">#define SPII2S_MODE_SLAVE          SPI_I2SCTL_SLAVE_Msk               </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4965f33a081e14e6c58593f06ea061e2">   82</a></span>&#160;<span class="preprocessor">#define SPII2S_MODE_MASTER         (0U)                               </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S TX FIFO Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae99096a04236a2be28b9273848971fce">   85</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_TX_LEVEL_WORD_0    (0U)                            </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga02e658d7ca9ad2f4f2502a81265f6ed5">   86</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_TX_LEVEL_WORD_1    (1U &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93400bf101f2862e78012da57010dcf9">   87</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_TX_LEVEL_WORD_2    (2U &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0f5d8798a6ef7ccdddd39e2fa40ecfef">   88</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_TX_LEVEL_WORD_3    (3U &lt;&lt; SPI_FIFOCTL_TXTH_Pos)    </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S RX FIFO Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18e994d2557e23d7aa223d3621b14ed3">   90</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RX_LEVEL_WORD_1    (0U)                            </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ed5258ed45a3970c56094b29ca0ea5d">   91</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RX_LEVEL_WORD_2    (1U &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7e1aac8c56a45e6130d47f3eadd3ad8f">   92</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RX_LEVEL_WORD_3    (2U &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6d4eaa861ae1711fcd3b87df12ed6ee0">   93</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RX_LEVEL_WORD_4    (3U &lt;&lt; SPI_FIFOCTL_RXTH_Pos)    </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Record Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacf68573d846eceddd410fd2e1b3ba7c7">   96</a></span>&#160;<span class="preprocessor">#define SPII2S_MONO_RIGHT          (0U)                               </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73854ddbb6876470cf50a27fefee68d1">   97</a></span>&#160;<span class="preprocessor">#define SPII2S_MONO_LEFT           SPI_I2SCTL_RXLCH_Msk               </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">  100</a></span>&#160;<span class="preprocessor">#define SPII2S_RIGHT               (0U)                               </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a9051ca9f946acfb0a3284cf5b450a5">  101</a></span>&#160;<span class="preprocessor">#define SPII2S_LEFT                (1U)                               </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2S Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafba9e96e2c2ff9f59f90e5fc499e5d4e">  104</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_TXTH_INT_MASK           (0x01U)                          </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga120ff1873b505a8726d5292091dc3905">  105</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RXTH_INT_MASK           (0x02U)                          </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478cd91508eb30119030de823cad1d17">  106</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RXOV_INT_MASK           (0x04U)                          </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga663e910e23b0c70b786239569783a58b">  107</a></span>&#160;<span class="preprocessor">#define SPII2S_FIFO_RXTO_INT_MASK           (0x08U)                          </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd0ae421e447f5a71a67b75513b4af52">  108</a></span>&#160;<span class="preprocessor">#define SPII2S_TXUF_INT_MASK                (0x10U)                          </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b992c57390a5f2155223acd72e7c4db">  109</a></span>&#160;<span class="preprocessor">#define SPII2S_RIGHT_ZC_INT_MASK            (0x20U)                          </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2478fa310a6b3c3b97635eba0500b2a">  110</a></span>&#160;<span class="preprocessor">#define SPII2S_LEFT_ZC_INT_MASK             (0x40U)                          </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group SPI_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">  126</a></span>&#160;<span class="preprocessor">#define SPI_CLR_UNIT_TRANS_INT_FLAG(spi)   ((spi)-&gt;STATUS = SPI_STATUS_UNITIF_Msk)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">  135</a></span>&#160;<span class="preprocessor">#define SPI_TRIGGER_RX_PDMA(spi)   ((spi)-&gt;PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">  144</a></span>&#160;<span class="preprocessor">#define SPI_TRIGGER_TX_PDMA(spi)   ((spi)-&gt;PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">  153</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_RX_PDMA(spi) ( (spi)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">  162</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_TX_PDMA(spi) ( (spi)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">  171</a></span>&#160;<span class="preprocessor">#define SPI_GET_RX_FIFO_COUNT(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_RXCNT_Msk) &gt;&gt; SPI_STATUS_RXCNT_Pos)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">  181</a></span>&#160;<span class="preprocessor">#define SPI_GET_RX_FIFO_EMPTY_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_RXEMPTY_Msk)&gt;&gt;SPI_STATUS_RXEMPTY_Pos)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">  191</a></span>&#160;<span class="preprocessor">#define SPI_GET_TX_FIFO_EMPTY_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_TXEMPTY_Msk)&gt;&gt;SPI_STATUS_TXEMPTY_Pos)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">  201</a></span>&#160;<span class="preprocessor">#define SPI_GET_TX_FIFO_FULL_FLAG(spi)   (((spi)-&gt;STATUS &amp; SPI_STATUS_TXFULL_Msk)&gt;&gt;SPI_STATUS_TXFULL_Pos)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">  210</a></span>&#160;<span class="preprocessor">#define SPI_READ_RX(spi)   ((spi)-&gt;RX)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">  220</a></span>&#160;<span class="preprocessor">#define SPI_WRITE_TX(spi, u32TxData)   ((spi)-&gt;TX = (u32TxData))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">  229</a></span>&#160;<span class="preprocessor">#define SPI_SET_SS_HIGH(spi)   ((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~SPI_SSCTL_AUTOSS_Msk)) | (SPI_SSCTL_SSACTPOL_Msk | SPI_SSCTL_SS_Msk))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">  238</a></span>&#160;<span class="preprocessor">#define SPI_SET_SS_LOW(spi)   ((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(SPI_SSCTL_AUTOSS_Msk | SPI_SSCTL_SSACTPOL_Msk))) | SPI_SSCTL_SS_Msk)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">  247</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE_BYTE_REORDER(spi)   ((spi)-&gt;CTL |=  SPI_CTL_REORDER_Msk)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">  256</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE_BYTE_REORDER(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_REORDER_Msk)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">  267</a></span>&#160;<span class="preprocessor">#define SPI_SET_SUSPEND_CYCLE(spi, u32SuspCycle)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~SPI_CTL_SUSPITV_Msk) | ((u32SuspCycle) &lt;&lt; SPI_CTL_SUSPITV_Pos))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">  276</a></span>&#160;<span class="preprocessor">#define SPI_SET_LSB_FIRST(spi)   ((spi)-&gt;CTL |= SPI_CTL_LSB_Msk)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">  285</a></span>&#160;<span class="preprocessor">#define SPI_SET_MSB_FIRST(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_LSB_Msk)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">  295</a></span>&#160;<span class="preprocessor">#define SPI_SET_DATA_WIDTH(spi, u32Width)   ((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~SPI_CTL_DWIDTH_Msk) | (((u32Width)&amp;0x1F) &lt;&lt; SPI_CTL_DWIDTH_Pos))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">  305</a></span>&#160;<span class="preprocessor">#define SPI_IS_BUSY(spi)   ( ((spi)-&gt;STATUS &amp; SPI_STATUS_BUSY_Msk)&gt;&gt;SPI_STATUS_BUSY_Pos )</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">  314</a></span>&#160;<span class="preprocessor">#define SPI_ENABLE(spi)   ((spi)-&gt;CTL |= SPI_CTL_SPIEN_Msk)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">  323</a></span>&#160;<span class="preprocessor">#define SPI_DISABLE(spi)   ((spi)-&gt;CTL &amp;= ~SPI_CTL_SPIEN_Msk)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* Declare these inline functions here to avoid MISRA C 2004 rule 8.1 error */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">SPII2S_ENABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">SPII2S_DISABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">SPII2S_SET_MONO_RX_CHANNEL</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">  339</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">SPII2S_ENABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">if</span>(u32ChMask == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a>)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">  360</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">SPII2S_DISABLE_TX_ZCD</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32ChMask)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">if</span>(u32ChMask == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a>)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9b53a106fc6a0047255b990ddb16a54e">  379</a></span>&#160;<span class="preprocessor">#define SPII2S_ENABLE_TXDMA(i2s)  ( (i2s)-&gt;PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae8dd6f334adac99c11aef4fa471187a2">  388</a></span>&#160;<span class="preprocessor">#define SPII2S_DISABLE_TXDMA(i2s) ( (i2s)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_TXPDMAEN_Msk )</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga46c90c9faaf3ba08f5786bc0a4d69d95">  397</a></span>&#160;<span class="preprocessor">#define SPII2S_ENABLE_RXDMA(i2s) ( (i2s)-&gt;PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga654e3f2c3e644a97b4df8967d3bc7bab">  406</a></span>&#160;<span class="preprocessor">#define SPII2S_DISABLE_RXDMA(i2s) ( (i2s)-&gt;PDMACTL &amp;= ~SPI_PDMACTL_RXPDMAEN_Msk )</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa7a20bc49f7762369103144e698584dd">  415</a></span>&#160;<span class="preprocessor">#define SPII2S_ENABLE_TX(i2s) ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_TXEN_Msk )</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31bc9d7df2f983258d570232fc8c5eee">  424</a></span>&#160;<span class="preprocessor">#define SPII2S_DISABLE_TX(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_TXEN_Msk )</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2ec513d42ebab1daa3131377599968b9">  433</a></span>&#160;<span class="preprocessor">#define SPII2S_ENABLE_RX(i2s) ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_RXEN_Msk )</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga48e666f32bc89e38c6ff1f157c027abf">  442</a></span>&#160;<span class="preprocessor">#define SPII2S_DISABLE_RX(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_RXEN_Msk )</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga209e632be224bb36f4ebddf8b8ea7ebc">  451</a></span>&#160;<span class="preprocessor">#define SPII2S_ENABLE_TX_MUTE(i2s)  ( (i2s)-&gt;I2SCTL |= SPI_I2SCTL_MUTE_Msk )</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga79f86c331d7bbb696b21fe482f9b5d9b">  460</a></span>&#160;<span class="preprocessor">#define SPII2S_DISABLE_TX_MUTE(i2s) ( (i2s)-&gt;I2SCTL &amp;= ~SPI_I2SCTL_MUTE_Msk )</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga645153c89cb0a905cd57401045dc3b19">  469</a></span>&#160;<span class="preprocessor">#define SPII2S_CLR_TX_FIFO(i2s) ( (i2s)-&gt;FIFOCTL |= SPI_FIFOCTL_TXFBCLR_Msk )</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc949a7b6ddcf075e35010600a04be1d">  478</a></span>&#160;<span class="preprocessor">#define SPII2S_CLR_RX_FIFO(i2s) ( (i2s)-&gt;FIFOCTL |= SPI_FIFOCTL_RXFBCLR_Msk )</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">  490</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">SPII2S_SET_MONO_RX_CHANNEL</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Ch)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;{</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    u32Ch == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73854ddbb6876470cf50a27fefee68d1">SPII2S_MONO_LEFT</a> ?</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    (i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a>) :</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    (i2s-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a>);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0cc647ed5c70c428c3e888068a423d76">  505</a></span>&#160;<span class="preprocessor">#define SPII2S_WRITE_TX_FIFO(i2s, u32Data)  ( (i2s)-&gt;TX = (u32Data) )</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0053be89c615d4da91d8ce446625d092">  514</a></span>&#160;<span class="preprocessor">#define SPII2S_READ_RX_FIFO(i2s) ( (i2s)-&gt;RX )</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0a3bf0f47e63ab104a85f15c1a464508">  524</a></span>&#160;<span class="preprocessor">#define SPII2S_GET_INT_FLAG(i2s, u32Mask) ( (i2s)-&gt;I2SSTS &amp; (u32Mask) )</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58354827f4e5b8d1675cf3f023b5d4b3">  535</a></span>&#160;<span class="preprocessor">#define SPII2S_CLR_INT_FLAG(i2s, u32Mask) ( (i2s)-&gt;I2SSTS = (u32Mask) )</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga4562464a87f0857ab537994c3753ba62">  544</a></span>&#160;<span class="preprocessor">#define SPII2S_GET_TX_FIFO_LEVEL(i2s) ( ((i2s)-&gt;I2SSTS &amp; SPI_I2SSTS_TXCNT_Msk) &gt;&gt; SPI_I2SSTS_TXCNT_Pos  )</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9de1857402eb2cc9d91fc4a4d5dbf0af">  553</a></span>&#160;<span class="preprocessor">#define SPII2S_GET_RX_FIFO_LEVEL(i2s) ( ((i2s)-&gt;I2SSTS &amp; SPI_I2SSTS_RXCNT_Msk) &gt;&gt; SPI_I2SSTS_RXCNT_Pos )</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* Function prototype declaration */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">SPII2S_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">SPII2S_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">SPII2S_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">SPII2S_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32Mask);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">SPII2S_EnableMCLK</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32BusClock);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">SPII2S_DisableMCLK</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">SPII2S_SetFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; <span class="comment">/* end of group SPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; <span class="comment">/* end of group SPI_Driver */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;}</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga2aafa74d11714e92d30965e8eac4a73b"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga2aafa74d11714e92d30965e8eac4a73b">SPI_I2SCTL_LZCEN_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_LZCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="spi__reg_8h_source.html#l01304">spi_reg.h:1304</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga42160d719526d336935c2195ae961577"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga42160d719526d336935c2195ae961577">SPI_I2SCTL_RXLCH_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_RXLCH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="spi__reg_8h_source.html#l01307">spi_reg.h:1307</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga12d8b8b82860abef8d23aaa20acfd888"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12d8b8b82860abef8d23aaa20acfd888">SPII2S_DisableMCLK</a></div><div class="ttdeci">void SPII2S_DisableMCLK(SPI_T *i2s)</div><div class="ttdoc">Disable master clock (MCLK).</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01416">spi.c:1416</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga050c9515e962b858f07818796cdda440"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga050c9515e962b858f07818796cdda440">SPII2S_DISABLE_TX_ZCD</a></div><div class="ttdeci">__STATIC_INLINE void SPII2S_DISABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)</div><div class="ttdoc">Disable zero cross detection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00360">spi.h:360</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaa9104a86bf04df3ac6b9ca062c753cc9"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaa9104a86bf04df3ac6b9ca062c753cc9">SPI_I2SCTL_RZCEN_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_RZCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="spi__reg_8h_source.html#l01301">spi_reg.h:1301</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga001c0bde145013ecd2d855a19f0bc4ee"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga001c0bde145013ecd2d855a19f0bc4ee">SPII2S_Open</a></div><div class="ttdeci">uint32_t SPII2S_Open(SPI_T *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat)</div><div class="ttdoc">This function configures some parameters of I2S interface for general purpose use.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01132">spi.c:1132</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0e15a2ed089d748766240f1a71ae66d6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e15a2ed089d748766240f1a71ae66d6">SPII2S_Close</a></div><div class="ttdeci">void SPII2S_Close(SPI_T *i2s)</div><div class="ttdoc">Disable I2S function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01239">spi.c:1239</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gad230c616c298478ff114faa7bdddf0a2"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad230c616c298478ff114faa7bdddf0a2">SPII2S_RIGHT</a></div><div class="ttdeci">#define SPII2S_RIGHT</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00100">spi.h:100</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="spi__reg_8h_source.html#l00025">spi_reg.h:25</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8074f716aa1c65ecc93d79062b5d4b1b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a></div><div class="ttdeci">void SPI_Close(SPI_T *spi)</div><div class="ttdoc">Disable SPI controller.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00258">spi.c:258</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7cee248bcbe05dfae8ab8b3bf89e8f13"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a></div><div class="ttdeci">uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)</div><div class="ttdoc">Set the SPI bus clock.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00346">spi.c:346</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga73854ddbb6876470cf50a27fefee68d1"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73854ddbb6876470cf50a27fefee68d1">SPII2S_MONO_LEFT</a></div><div class="ttdeci">#define SPII2S_MONO_LEFT</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00097">spi.h:97</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae59c481764af06e5512f4416a91c5da2"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a></div><div class="ttdeci">void SPI_ClearRxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear RX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00292">spi.c:292</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad1c25325aceb6a6ed417055225aff01b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a></div><div class="ttdeci">void SPI_ClearTxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear TX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00304">spi.c:304</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1cf61c358cf20523ea2c596fcfad6c2c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a></div><div class="ttdeci">uint32_t SPI_GetIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00792">spi.c:792</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga650564b1befc6ce3efcfcd255cbb143e"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a></div><div class="ttdeci">void SPI_ClearIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Clear interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00887">spi.c:887</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabd4350275013b1125563e4d8c39a5739"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a></div><div class="ttdeci">uint32_t SPI_GetStatus(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get SPI status.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00948">spi.c:948</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga10c7876531bbc5c0bb193530965540e6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga10c7876531bbc5c0bb193530965540e6">SPII2S_EnableMCLK</a></div><div class="ttdeci">uint32_t SPII2S_EnableMCLK(SPI_T *i2s, uint32_t u32BusClock)</div><div class="ttdoc">Enable master clock (MCLK).</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01372">spi.c:1372</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad923655d26fb14da88c61d4ed0125c44"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a></div><div class="ttdeci">uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make SPI module be ready to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00043">spi.c:43</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf846ae792b321135f3db02d79f12593d"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf846ae792b321135f3db02d79f12593d">SPII2S_ENABLE_TX_ZCD</a></div><div class="ttdeci">__STATIC_INLINE void SPII2S_ENABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)</div><div class="ttdoc">Enable zero cross detection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00339">spi.h:339</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gacb218296ade22e03e2233c3836599220"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gacb218296ade22e03e2233c3836599220">SPII2S_SET_MONO_RX_CHANNEL</a></div><div class="ttdeci">__STATIC_INLINE void SPII2S_SET_MONO_RX_CHANNEL(SPI_T *i2s, uint32_t u32Ch)</div><div class="ttdoc">This function sets the recording source channel when mono mode is used.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00490">spi.h:490</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabc08a95a9d913e5da530fb306ca275b0"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabc08a95a9d913e5da530fb306ca275b0">SPII2S_DisableInt</a></div><div class="ttdeci">void SPII2S_DisableInt(SPI_T *i2s, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01319">spi.c:1319</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58b7eef9f93f8c3d3818d1a4b74f5be6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a></div><div class="ttdeci">void SPI_DisableAutoSS(SPI_T *spi)</div><div class="ttdoc">Disable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00315">spi.c:315</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga256a836298670e06beafb128fb31adef"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga256a836298670e06beafb128fb31adef">SPII2S_EnableInt</a></div><div class="ttdeci">void SPII2S_EnableInt(SPI_T *i2s, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01259">spi.c:1259</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga55b31f9a751c6e784ad0022bc9155153"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a></div><div class="ttdeci">void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00329">spi.c:329</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3d27a219e6d7e2c767775a2ed26fbc4b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a></div><div class="ttdeci">void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00626">spi.c:626</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a1828f08e26251855f0760f0f5063083a"><div class="ttname"><a href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">SPI_T::I2SCTL</a></div><div class="ttdeci">__IO uint32_t I2SCTL</div><div class="ttdef"><b>Definition:</b> <a href="spi__reg_8h_source.html#l01085">spi_reg.h:1085</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa50388ee5b14b42bceda88c2389fc335"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a></div><div class="ttdeci">void SPI_SetFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00499">spi.c:499</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae3a43e332cf4de4b416980eeab502d07"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a></div><div class="ttdeci">uint32_t SPI_GetBusClock(SPI_T *spi)</div><div class="ttdoc">Get the actual frequency of SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00512">spi.c:512</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae272ac8df329a268ce302f760dae15c3"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae272ac8df329a268ce302f760dae15c3">SPII2S_SetFIFO</a></div><div class="ttdeci">void SPII2S_SetFIFO(SPI_T *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l01429">spi.c:1429</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0450c2c279d9f5254f172d3a6fd7f47b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a></div><div class="ttdeci">void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00709">spi.c:709</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 5 2020 13:49:03 for M480 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
