module comparator (s, tot, tot_lts);

	input [7:0] s, tot;
	output reg tot_lts;
	
	always@(s,tot)
	if (s>=tot) begin
		tot_lts = 1'b1;
		end
	else begin
		tot_lts = 1'b0
		end
		
endmodule