# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../axi_7seg_1_0/src/display_decoder.v" \
"../../../../edit_axi_7seg_v1_0.srcs/sim_1/new/display_decoder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
