[N
23
17
10 ADDR_WIDTH
12
16 INPUT_BIT_LENGTH
2
8 mux2t1_n
9
5 reg_n
18
9 datapath2
4
1 N
6
7 adder_n
22
5 mixed
15
3 rtl
20
7 VALUE16
11
8 dataflow
19
7 VALUE32
7
9 structure
21
12 tb_datapath2
16
10 DATA_WIDTH
3
10 structural
8
8 addsub_n
14
3 mem
13
17 OUTPUT_BIT_LENGTH
1
52 /home/coreybh/cpre381/Lab2/MySecondMIPSDatapath/work
10
8 sign_ext
23
9 gCLK_HPER
5
10 onescomp_n
]
[G
1
18
7
1
19
0
0
32
0
0 0
0
0
]
[G
1
18
7
1
20
1
0
16
0
0 0
0
0
]
[G
1
8
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
13
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
12
1
0
16
0
0 0
0
0
]
[G
1
14
15
1
17
1
0
10
0
0 0
0
0
]
[G
1
9
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
22
1
23
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
14
15
1
16
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
