Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 17 14:58:14 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.209     -205.029                     64                  372        0.200        0.000                      0                  372        4.500        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.209     -205.029                     64                  372        0.200        0.000                      0                  372        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           64  Failing Endpoints,  Worst Slack       -5.209ns,  Total Violation     -205.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/compra_exitosa_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.161ns  (logic 12.042ns (79.430%)  route 3.119ns (20.570%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[2]
                         net (fo=3, routed)           0.804    18.598    nolabel_line128/D[2]
    SLICE_X54Y16         LUT4 (Prop_lut4_I1_O)        0.124    18.722 r  nolabel_line128/dinero_insuficiente_i_15/O
                         net (fo=1, routed)           0.000    18.722    nolabel_line123/S[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.255 r  nolabel_line123/dinero_insuficiente_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    nolabel_line123/dinero_insuficiente_reg_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.507 f  nolabel_line123/dinero_insuficiente_reg_i_1/CO[2]
                         net (fo=2, routed)           0.434    19.941    nolabel_line123/nolabel_line46/flip1/CO[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.310    20.251 r  nolabel_line123/nolabel_line46/flip1/compra_exitosa_i_1/O
                         net (fo=1, routed)           0.000    20.251    nolabel_line123/compra_exitosa0
    SLICE_X55Y16         FDRE                                         r  nolabel_line123/compra_exitosa_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.445    14.786    nolabel_line123/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  nolabel_line123/compra_exitosa_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y16         FDRE (Setup_fdre_C_D)        0.031    15.042    nolabel_line123/compra_exitosa_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.251    
  -------------------------------------------------------------------
                         slack                                 -5.209    

Slack (VIOLATED) :        -4.431ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/dinero_insuficiente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.417ns  (logic 11.732ns (81.377%)  route 2.685ns (18.623%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=4 LUT4=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[2]
                         net (fo=3, routed)           0.804    18.598    nolabel_line128/D[2]
    SLICE_X54Y16         LUT4 (Prop_lut4_I1_O)        0.124    18.722 r  nolabel_line128/dinero_insuficiente_i_15/O
                         net (fo=1, routed)           0.000    18.722    nolabel_line123/S[1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.255 r  nolabel_line123/dinero_insuficiente_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    nolabel_line123/dinero_insuficiente_reg_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.507 r  nolabel_line123/dinero_insuficiente_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000    19.507    nolabel_line123/dinero_insuficiente_reg_i_1_n_1
    SLICE_X54Y17         FDRE                                         r  nolabel_line123/dinero_insuficiente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  nolabel_line123/dinero_insuficiente_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y17         FDRE (Setup_fdre_C_D)        0.066    15.076    nolabel_line123/dinero_insuficiente_reg
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 -4.431    

Slack (VIOLATED) :        -3.658ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 10.823ns (80.071%)  route 2.694ns (19.929%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[8]
                         net (fo=3, routed)           0.813    18.607    nolabel_line123/D[8]
    SLICE_X55Y17         FDRE                                         r  nolabel_line123/costo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    nolabel_line123/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  nolabel_line123/costo_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.061    14.949    nolabel_line123/costo_reg[8]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 -3.658    

Slack (VIOLATED) :        -3.512ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 10.823ns (80.862%)  route 2.562ns (19.138%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[13]
                         net (fo=3, routed)           0.681    18.475    nolabel_line123/D[13]
    SLICE_X54Y18         FDRE                                         r  nolabel_line123/costo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line123/costo_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.045    14.963    nolabel_line123/costo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 -3.512    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 10.823ns (80.862%)  route 2.562ns (19.138%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[5]
                         net (fo=3, routed)           0.681    18.475    nolabel_line123/D[5]
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.445    14.786    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)       -0.045    14.966    nolabel_line123/costo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.508ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 10.823ns (80.883%)  route 2.558ns (19.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[10]
                         net (fo=3, routed)           0.677    18.471    nolabel_line123/D[10]
    SLICE_X55Y17         FDRE                                         r  nolabel_line123/costo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.444    14.785    nolabel_line123/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  nolabel_line123/costo_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.047    14.963    nolabel_line123/costo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -3.508    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.375ns  (logic 10.823ns (80.917%)  route 2.552ns (19.083%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[0]
                         net (fo=3, routed)           0.671    18.466    nolabel_line123/D[0]
    SLICE_X54Y15         FDRE                                         r  nolabel_line123/costo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.446    14.787    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  nolabel_line123/costo_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDRE (Setup_fdre_C_D)       -0.045    14.967    nolabel_line123/costo_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 10.823ns (80.832%)  route 2.567ns (19.168%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[6]
                         net (fo=3, routed)           0.686    18.480    nolabel_line123/D[6]
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.445    14.786    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)       -0.028    14.983    nolabel_line123/costo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.374ns  (logic 10.823ns (80.923%)  route 2.551ns (19.077%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[12]
                         net (fo=3, routed)           0.670    18.465    nolabel_line123/D[12]
    SLICE_X54Y18         FDRE                                         r  nolabel_line123/costo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line123/costo_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.031    14.977    nolabel_line123/costo_reg[12]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 nolabel_line123/cant_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/costo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.374ns  (logic 10.823ns (80.923%)  route 2.551ns (19.077%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=4 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.569     5.090    nolabel_line123/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line123/cant_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line123/cant_D_reg[2]/Q
                         net (fo=4, routed)           0.457     6.004    nolabel_line123/cant_D_reg_n_0_[2]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.661 r  nolabel_line123/cant_D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.661    nolabel_line123/cant_D_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.976 r  nolabel_line123/cant_D_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.595     7.571    nolabel_line123/nolabel_line48/flip2/costo1_2[3]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.307     7.878 r  nolabel_line123/nolabel_line48/flip2/cant_D[8]_i_1/O
                         net (fo=2, routed)           0.387     8.264    nolabel_line123/nolabel_line48_n_7
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    12.105 r  nolabel_line123/costo1/P[13]
                         net (fo=1, routed)           0.438    12.543    nolabel_line123/costo1_n_92
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.559 r  nolabel_line123/costo0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.561    nolabel_line123/costo0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.274 r  nolabel_line123/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.276    nolabel_line123/costo0__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.794 r  nolabel_line123/costo0__1/P[4]
                         net (fo=3, routed)           0.670    18.465    nolabel_line123/D[4]
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.445    14.786    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)       -0.031    14.980    nolabel_line123/costo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                 -3.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.352%)  route 0.150ns (44.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.592     1.475    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/Q
                         net (fo=44, routed)          0.150     1.766    nolabel_line151/nolabel_line36/Q[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.811 r  nolabel_line151/nolabel_line36/r_BCD[12]_i_1/O
                         net (fo=1, routed)           0.000     1.811    nolabel_line151/nolabel_line36/r_BCD0_in[12]
    SLICE_X60Y11         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.862     1.989    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[12]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.120     1.611    nolabel_line151/nolabel_line36/r_BCD_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_Loop_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.231%)  route 0.128ns (40.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.473    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_Loop_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  nolabel_line151/nolabel_line36/r_Loop_Count_reg[6]/Q
                         net (fo=4, routed)           0.128     1.742    nolabel_line151/nolabel_line36/r_Loop_Count_reg_n_0_[6]
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  nolabel_line151/nolabel_line36/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line151/nolabel_line36/p_0_in__0[2]
    SLICE_X58Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.859     1.986    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[2]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.092     1.580    nolabel_line151/nolabel_line36/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line123/costo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.562     1.445    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  nolabel_line123/costo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line123/costo_reg[0]/Q
                         net (fo=1, routed)           0.106     1.715    nolabel_line123/costo[0]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  nolabel_line123/r_Binary[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    nolabel_line151/nolabel_line36/r_Binary_reg[0]_0[0]
    SLICE_X55Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[0]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.092     1.552    nolabel_line151/nolabel_line36/r_Binary_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line123/costo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  nolabel_line123/costo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line123/costo_reg[6]/Q
                         net (fo=1, routed)           0.105     1.713    nolabel_line151/nolabel_line36/r_Binary_reg[13]_0[5]
    SLICE_X55Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  nolabel_line151/nolabel_line36/r_Binary[6]_i_1/O
                         net (fo=1, routed)           0.000     1.758    nolabel_line151/nolabel_line36/r_Binary[6]_i_1_n_0
    SLICE_X55Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.958    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[6]/C
                         clock pessimism             -0.499     1.459    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.091     1.550    nolabel_line151/nolabel_line36/r_Binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line128/nolabel_line118/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line128/nolabel_line118/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.953%)  route 0.166ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.566     1.449    nolabel_line128/nolabel_line118/flip1/clk_IBUF_BUFG
    SLICE_X53Y5          FDRE                                         r  nolabel_line128/nolabel_line118/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  nolabel_line128/nolabel_line118/flip1/Q_reg/Q
                         net (fo=5, routed)           0.166     1.756    nolabel_line128/nolabel_line118/flip2/cable1_0
    SLICE_X54Y5          FDRE                                         r  nolabel_line128/nolabel_line118/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.837     1.964    nolabel_line128/nolabel_line118/flip2/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  nolabel_line128/nolabel_line118/flip2/Q_reg/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y5          FDRE (Hold_fdre_C_D)         0.059     1.545    nolabel_line128/nolabel_line118/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line128/monedas_100_ingresadas_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line128/monedas_100_ingresadas_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.565     1.448    nolabel_line128/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  nolabel_line128/monedas_100_ingresadas_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  nolabel_line128/monedas_100_ingresadas_reg[12]/Q
                         net (fo=2, routed)           0.127     1.739    nolabel_line128/nolabel_line116/flip2/Q[12]
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  nolabel_line128/nolabel_line116/flip2/monedas_100_ingresadas[12]_i_1/O
                         net (fo=2, routed)           0.000     1.784    nolabel_line128/nolabel_line116_n_4
    SLICE_X52Y7          FDRE                                         r  nolabel_line128/monedas_100_ingresadas_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.836     1.963    nolabel_line128/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  nolabel_line128/monedas_100_ingresadas_reg[12]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y7          FDRE (Hold_fdre_C_D)         0.121     1.569    nolabel_line128/monedas_100_ingresadas_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line123/costo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.236%)  route 0.169ns (44.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.442    nolabel_line123/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line123/costo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line123/costo_reg[13]/Q
                         net (fo=1, routed)           0.169     1.776    nolabel_line151/nolabel_line36/r_Binary_reg[13]_0[12]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  nolabel_line151/nolabel_line36/r_Binary[13]_i_2/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line151/nolabel_line36/r_Binary[13]_i_2_n_0
    SLICE_X56Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.958    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[13]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.121     1.601    nolabel_line151/nolabel_line36/r_Binary_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line123/nolabel_line47/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/nolabel_line47/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.837%)  route 0.167ns (54.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.564     1.447    nolabel_line123/nolabel_line47/flip1/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  nolabel_line123/nolabel_line47/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line123/nolabel_line47/flip1/Q_reg/Q
                         net (fo=7, routed)           0.167     1.755    nolabel_line123/nolabel_line47/flip2/Q_reg_4
    SLICE_X56Y13         FDRE                                         r  nolabel_line123/nolabel_line47/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    nolabel_line123/nolabel_line47/flip2/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  nolabel_line123/nolabel_line47/flip2/Q_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.063     1.523    nolabel_line123/nolabel_line47/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.473    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/Q
                         net (fo=29, routed)          0.186     1.800    nolabel_line151/nolabel_line36/r_SM_Main__0[1]
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  nolabel_line151/nolabel_line36/r_BCD[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    nolabel_line151/nolabel_line36/r_BCD0_in[4]
    SLICE_X60Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.859     1.986    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[4]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.121     1.609    nolabel_line151/nolabel_line36/r_BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.590     1.473    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/Q
                         net (fo=29, routed)          0.186     1.800    nolabel_line151/nolabel_line36/r_SM_Main__0[1]
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  nolabel_line151/nolabel_line36/r_BCD[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    nolabel_line151/nolabel_line36/r_BCD0_in[5]
    SLICE_X60Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.859     1.986    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[5]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.121     1.609    nolabel_line151/nolabel_line36/r_BCD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y3     nolabel_line128/monto_ingresado_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y9    nolabel_line123/cant_A_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y11   nolabel_line123/cant_A_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y11   nolabel_line123/cant_A_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y12   nolabel_line123/cant_A_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y12   nolabel_line123/cant_A_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y9    nolabel_line123/cant_A_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y9    nolabel_line123/cant_A_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y9    nolabel_line123/cant_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y15   nolabel_line123/costo_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y15   nolabel_line123/costo_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y15   nolabel_line123/costo_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y15   nolabel_line123/costo_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y13   nolabel_line123/cant_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y15   nolabel_line123/cant_B_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y15   nolabel_line123/cant_B_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y15   nolabel_line123/cant_B_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line123/cant_B_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y14   nolabel_line123/cant_B_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line123/cant_A_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y11   nolabel_line123/cant_A_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y11   nolabel_line123/cant_A_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y12   nolabel_line123/cant_A_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y12   nolabel_line123/cant_A_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line123/cant_A_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line123/cant_A_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line123/cant_A_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y10   nolabel_line123/cant_A_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y10   nolabel_line123/cant_A_reg[5]/C



