

================================================================
== Vitis HLS Report for 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'
================================================================
* Date:           Tue Jun 24 19:15:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       21|   488815|  0.210 us|  4.888 ms|   21|  488815|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2  |        3|      803|  30.000 ns|   8.030 us|    3|  803|       no|
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155          |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop          |       10|      810|   0.100 us|   8.100 us|   10|  810|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_315_3  |        1|      801|         1|          -|          -|  1 ~ 801|        no|
        |- Row_Loop          |       12|   487200|  12 ~ 812|          -|          -|  1 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     514|    793|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    246|    -|
|Register         |        -|    -|      84|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     598|   1159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155          |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop          |        0|   0|  475|  660|    0|
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1  |        0|   0|   10|   47|    0|
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2  |        0|   0|   29|   86|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                     |                                                               |        0|   0|  514|  793|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_U    |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    |buf_1_U  |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    |buf_2_U  |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                                  |        3|  0|   0|    0|  2400|   24|     3|        19200|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_col_3_fu_203_p2       |         +|   0|  0|  14|          13|           1|
    |row_3_fu_278_p2         |         +|   0|  0|  14|          13|           1|
    |cmp_i_i142_i_fu_272_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln298_fu_180_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln315_fu_198_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln326_fu_249_p2    |      icmp|   0|  0|  23|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 120|          90|          51|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |buf_1_address1               |  14|          3|   10|         30|
    |buf_1_ce0                    |   9|          2|    1|          2|
    |buf_1_ce1                    |  14|          3|    1|          3|
    |buf_1_d1                     |  14|          3|    8|         24|
    |buf_1_we1                    |  14|          3|    1|          3|
    |buf_address1                 |  14|          3|   10|         30|
    |buf_ce0                      |   9|          2|    1|          2|
    |buf_ce1                      |  14|          3|    1|          3|
    |buf_d1                       |  14|          3|    8|         24|
    |buf_we1                      |  14|          3|    1|          3|
    |empty_122_fu_98              |   9|          2|   13|         26|
    |empty_123_fu_102             |   9|          2|   13|         26|
    |empty_124_fu_106             |   9|          2|   13|         26|
    |i_col_2_fu_90                |   9|          2|   13|         26|
    |img_disp8u_data_read         |  14|          3|    1|          3|
    |img_disp8u_erode_data_write  |   9|          2|    1|          2|
    |row_fu_94                    |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 246|         52|  110|        268|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   8|   0|    8|          0|
    |cmp_i_i142_i_reg_404                                                                   |   1|   0|    1|          0|
    |empty_122_fu_98                                                                        |  13|   0|   13|          0|
    |empty_123_fu_102                                                                       |  13|   0|   13|          0|
    |empty_124_fu_106                                                                       |  13|   0|   13|          0|
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155_ap_start_reg          |   1|   0|    1|          0|
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |i_col_2_fu_90                                                                          |  13|   0|   13|          0|
    |icmp_ln298_reg_344                                                                     |   1|   0|    1|          0|
    |row_fu_94                                                                              |  13|   0|   13|          0|
    |trunc_ln265_1_reg_394                                                                  |   2|   0|    2|          0|
    |trunc_ln265_2_reg_399                                                                  |   2|   0|    2|          0|
    |trunc_ln265_reg_389                                                                    |   2|   0|    2|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  |  84|   0|   84|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>|  return value|
|img_disp8u_data_dout                  |   in|    8|     ap_fifo|                                 img_disp8u_data|       pointer|
|img_disp8u_data_num_data_valid        |   in|    2|     ap_fifo|                                 img_disp8u_data|       pointer|
|img_disp8u_data_fifo_cap              |   in|    2|     ap_fifo|                                 img_disp8u_data|       pointer|
|img_disp8u_data_empty_n               |   in|    1|     ap_fifo|                                 img_disp8u_data|       pointer|
|img_disp8u_data_read                  |  out|    1|     ap_fifo|                                 img_disp8u_data|       pointer|
|img_disp8u_erode_data_din             |  out|    8|     ap_fifo|                           img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_num_data_valid  |   in|    2|     ap_fifo|                           img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_fifo_cap        |   in|    2|     ap_fifo|                           img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_full_n          |   in|    1|     ap_fifo|                           img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_write           |  out|    1|     ap_fifo|                           img_disp8u_erode_data|       pointer|
|img_height                            |   in|   16|     ap_none|                                      img_height|        scalar|
|img_width                             |   in|   16|     ap_none|                                       img_width|        scalar|
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

