* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Feb 27 2020 21:49:35

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  C:/lscc/iCEcube2/sbt_backend/devices\ICE40P04.dev  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  C:/lscc/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 325/3520
Used Logic Tile: 89/440
Used IO Cell:    103/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 175
Fanout to Tile: 65

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_253 SLM_CLK_c 
Clock Driver: spi0.spi_clk_76 (SB_DFF)
Driver Position: (14, 14, 3)
Fanout to FF: 57
Fanout to Tile: 17

Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 2
Fanout to Tile: 2


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   1 0 0 0 0 0 0 0 0 7 0 0 0 0 1 1 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 3 1 6 3 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 1 5 8 8 8 7 2 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 6 1 2 4 5 8 7 4 0 1 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 3 2 6 6 3 3 1 2 6 1 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 2 4 3 7 4 2 1 0 2 0 5 5 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 2 2 7 4 8 7 2 1 2 2 2 0 0 0 1   
11|   0 0 0 0 0 0 0 0 0 1 3 7 6 6 4 0 0 8 4 7 0 0 0 0   
10|   0 0 0 0 0 0 0 0 2 6 5 3 1 1 0 0 1 7 2 1 0 1 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 5 3 0 2 0 1   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8   
 7|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.65

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     1  0  0  0  0  0  0  0  0  6  0  0  0  0  1  3  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  4  2 10  4  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  2 11 19 17 15 12  4  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0 13  4  7 10 11 14 10 11  0  3  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  8  7 18 14  9  8  3  5 13  3  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  5 11 10 15 14  4  3  0  7  0 11 10  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  7  7 19  9 16 14  2  3  4  3  7  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  3  8 17 14 22 10  0  0 16  7 15  0  0  0  0    
10|     0  0  0  0  0  0  0  0  3 11 10  7  4  3  0  0  1 15  7  3  0  2  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0  0  0  9  8  0  3  0  2    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.17

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     1  0  0  0  0  0  0  0  0 23  0  0  0  0  1  3  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  6  2 23  6  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  2 18 31 29 25 18  6  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0 21  4  8 12 16 30 28 13  0  3  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0 11  8 22 22  9  8  3  6 17  3  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  6 13 11 26 14  4  3  0  7  0 17 16  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  8  8 25 14 16 20  3  3  4  5  7  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  3 12 26 21 23 14  0  0 16 14 23  0  0  0  0    
10|     0  0  0  0  0  0  0  0  5 21 19  8  4  3  0  0  1 25  7  3  0  2  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0  0  0 13 10  0  3  0  2    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 11.39

***** Run Time Info *****
Run Time:  0
