|rnd123
red1 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
rst => inst21.IN0
clk => rnd_reset_control:inst.clock
clk => project2:inst41.clk
clk => rnd2_player:inst1.clk
clk => test5:inst13.clk
clk => before_game:inst3333.CLK
clk => four_bit_counter:inst11.clk
clk => four_bit_counter:inst12.clk
clk => Four_bit_Register_v3:inst253.clk
clk => Four_bit_Register_v3:inst254.clk
sw8 => rnd_reset_control:inst.dip_sw_8
sw8 => project2:inst41.dipswitch8
sw8 => test5:inst13.random_reset
sw8 => before_game:inst3333.RESETN
dipswitch[0] => project2:inst41.dipswitch[0]
dipswitch[1] => project2:inst41.dipswitch[1]
dipswitch[2] => project2:inst41.dipswitch[2]
Keypad[0] => rnd2_player:inst1.Keypad[0]
Keypad[0] => test5:inst13.Keypad[0]
Keypad[1] => rnd2_player:inst1.Keypad[1]
Keypad[1] => test5:inst13.Keypad[1]
Keypad[2] => rnd2_player:inst1.Keypad[2]
Keypad[2] => test5:inst13.Keypad[2]
Keypad[3] => rnd2_player:inst1.Keypad[3]
Keypad[3] => test5:inst13.Keypad[3]
Keypad[4] => rnd2_player:inst1.Keypad[4]
Keypad[4] => test5:inst13.Keypad[4]
Keypad[5] => rnd2_player:inst1.Keypad[5]
Keypad[5] => test5:inst13.Keypad[5]
Keypad[6] => rnd2_player:inst1.Keypad[6]
Keypad[6] => test5:inst13.Keypad[6]
Keypad[7] => rnd2_player:inst1.Keypad[7]
Keypad[7] => test5:inst13.Keypad[7]
Keypad[8] => rnd2_player:inst1.Keypad[8]
Keypad[8] => test5:inst13.Keypad[8]
Keypad[9] => rnd2_player:inst1.Keypad[9]
Keypad[9] => test5:inst13.Keypad[9]
Keypad[10] => test5:inst13.Keypad[10]
Keypad[11] => rnd2_player:inst1.sharp
Keypad[11] => test5:inst13.Keypad[11]
red2 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
red3 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
red4 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
blue1 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
blue2 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
blue3 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
blue4 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
green1 <= inst40.DB_MAX_OUTPUT_PORT_TYPE
green2 <= inst40.DB_MAX_OUTPUT_PORT_TYPE
green3 <= inst40.DB_MAX_OUTPUT_PORT_TYPE
green4 <= inst40.DB_MAX_OUTPUT_PORT_TYPE
psegb <= player_change:inst50.b
psega <= player_change:inst50.a
psegc <= player_change:inst50.c
psegd <= player_change:inst50.d
psege <= player_change:inst50.e
psegf <= player_change:inst50.f
psegg <= player_change:inst50.g
led1 <= inst144.DB_MAX_OUTPUT_PORT_TYPE
led2 <= inst143.DB_MAX_OUTPUT_PORT_TYPE
led3 <= inst142.DB_MAX_OUTPUT_PORT_TYPE
led4 <= inst141.DB_MAX_OUTPUT_PORT_TYPE
led5 <= inst140.DB_MAX_OUTPUT_PORT_TYPE
led6 <= inst139.DB_MAX_OUTPUT_PORT_TYPE
led7 <= inst99.DB_MAX_OUTPUT_PORT_TYPE
led8 <= inst84.DB_MAX_OUTPUT_PORT_TYPE
a <= inst88.DB_MAX_OUTPUT_PORT_TYPE
b <= inst90.DB_MAX_OUTPUT_PORT_TYPE
c <= inst86.DB_MAX_OUTPUT_PORT_TYPE
d <= inst89.DB_MAX_OUTPUT_PORT_TYPE
e <= inst91.DB_MAX_OUTPUT_PORT_TYPE
f <= inst87.DB_MAX_OUTPUT_PORT_TYPE
g <= inst1002.DB_MAX_OUTPUT_PORT_TYPE
com1 <= inst6666.DB_MAX_OUTPUT_PORT_TYPE
com2 <= inst104.DB_MAX_OUTPUT_PORT_TYPE
com3 <= inst109.DB_MAX_OUTPUT_PORT_TYPE
com4 <= inst114.DB_MAX_OUTPUT_PORT_TYPE
com8 <= inst134.DB_MAX_OUTPUT_PORT_TYPE
com5 <= inst119.DB_MAX_OUTPUT_PORT_TYPE
com6 <= inst124.DB_MAX_OUTPUT_PORT_TYPE
com7 <= inst129.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= before_game:inst3333.LCD_E
LCD_R <= before_game:inst3333.LCD_RS
LCD_RW <= before_game:inst3333.LCD_RW
round2_rst <= rnd_reset_control:inst.rnd2_rs
rnd1_done <= project2:inst41.rnd1_done
round1_rst <= rnd_reset_control:inst.rnd1_rs
rnd3_deon <= rnd_reset_control:inst.rnd3_rs
rnd3_rst <= rnd_reset_control:inst.rnd3_rs
rnd3_pr <= rnd_reset_control:inst.rnd3_rs
LCD_DATA[0] <= before_game:inst3333.LCD_DATA[0]
LCD_DATA[1] <= before_game:inst3333.LCD_DATA[1]
LCD_DATA[2] <= before_game:inst3333.LCD_DATA[2]
LCD_DATA[3] <= before_game:inst3333.LCD_DATA[3]
LCD_DATA[4] <= before_game:inst3333.LCD_DATA[4]
LCD_DATA[5] <= before_game:inst3333.LCD_DATA[5]
LCD_DATA[6] <= before_game:inst3333.LCD_DATA[6]
LCD_DATA[7] <= before_game:inst3333.LCD_DATA[7]


|rnd123|rnd_reset_control:inst
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => rnd1_rs.OUTPUTSELECT
reset => rnd2_rs.OUTPUTSELECT
reset => rnd3_rs.OUTPUTSELECT
reset => round.OUTPUTSELECT
reset => round.OUTPUTSELECT
clock => fstate~1.DATAIN
dip_sw_8 => always1.IN0
dip_sw_8 => always1.IN0
dip_sw_8 => always1.IN0
dip_sw_8 => always1.IN0
dip_sw_8 => Selector3.IN3
dip_sw_8 => reg_fstate.OUTPUTSELECT
dip_sw_8 => reg_fstate.OUTPUTSELECT
dip_sw_8 => reg_fstate.OUTPUTSELECT
dip_sw_8 => reg_fstate.OUTPUTSELECT
dip_sw_8 => reg_fstate.DATAA
dip_sw_8 => Selector0.IN0
dip_sw_8 => Selector1.IN1
rnd1_done => always1.IN1
rnd1_done => always1.IN1
rnd2_done => always1.IN1
rnd2_done => always1.IN1
rnd1_rs <= rnd1_rs.DB_MAX_OUTPUT_PORT_TYPE
rnd2_rs <= rnd2_rs.DB_MAX_OUTPUT_PORT_TYPE
rnd3_rs <= rnd3_rs.DB_MAX_OUTPUT_PORT_TYPE
round[0] <= round.DB_MAX_OUTPUT_PORT_TYPE
round[1] <= round.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41
led3 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
dipswitch8 => rnd1:inst100.pr
dipswitch8 => control_unit:inst30.dip8
dipswitch8 => four_bit_counter:inst20.rst_n
dipswitch8 => four_bit_counter:inst11.rst_n
dipswitch8 => pr.DATAIN
clk => rnd1:inst100.clk
clk => control_unit:inst30.clock
clk => four_bit_counter:inst12.clk
clk => four_bit_counter:inst20.clk
clk => four_bit_counter:inst11.clk
rst => rnd1:inst100.rst
rst => control_unit:inst30.reset
rst => four_bit_counter:inst12.rst_n
dipswitch[0] => inst3.IN1
dipswitch[0] => inst19.IN0
dipswitch[1] => inst18.IN0
dipswitch[1] => inst3.IN0
dipswitch[2] => inst3.IN2
dipswitch[2] => inst17.IN0
player <= control_unit:inst30.player
led2 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
led1 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
led7 <= inst27.DB_MAX_OUTPUT_PORT_TYPE
led6 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
led8 <= inst28.DB_MAX_OUTPUT_PORT_TYPE
blue1 <= win_lose:inst16.draw
blue2 <= win_lose:inst16.draw
blue3 <= win_lose:inst16.draw
blue4 <= win_lose:inst16.draw
red4 <= win_lose:inst16.lose
red3 <= win_lose:inst16.lose
red2 <= win_lose:inst16.lose
red1 <= win_lose:inst16.lose
green2 <= win_lose:inst16.win
green1 <= win_lose:inst16.win
green4 <= win_lose:inst16.win
green3 <= win_lose:inst16.win
led4 <= inst24.DB_MAX_OUTPUT_PORT_TYPE
led5 <= inst25.DB_MAX_OUTPUT_PORT_TYPE
sci <= rnd1:inst100.scissors
ro <= rnd1:inst100.rock
pa <= rnd1:inst100.paper
rnd1_done <= terminate.DB_MAX_OUTPUT_PORT_TYPE
player1_rnd1_win <= inst9.DB_MAX_OUTPUT_PORT_TYPE
player2_rnd1_win <= inst8.DB_MAX_OUTPUT_PORT_TYPE
pr <= dipswitch8.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|two_bit_compare:inst2
draw <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A2 => inst.IN0
A2 => inst8.IN0
A2 => inst5.IN0
A2 => inst16.IN0
A2 => inst17.IN0
B2 => inst.IN1
B2 => inst20.IN0
B2 => inst21.IN0
B2 => inst10.IN1
B2 => inst6.IN1
A1 => inst1.IN0
A1 => inst7.IN0
A1 => inst8.IN1
A1 => inst15.IN0
A1 => inst22.IN0
B1 => inst1.IN1
B1 => inst19.IN0
B1 => inst18.IN0
B1 => inst9.IN2
B1 => inst10.IN2
Awin <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Alose <= inst13.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|four_bit_counter:inst20
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|project2:inst41|win_lose:inst16
win <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Rock => inst4.IN0
Rock => inst1.IN0
Rock => inst11.IN0
sw_paper => inst4.IN1
sw_paper => inst12.IN1
sw_paper => inst13.IN1
Paper => inst3.IN0
Paper => inst12.IN0
Paper => inst8.IN0
sw_scissors => inst3.IN1
sw_scissors => inst2.IN1
sw_scissors => inst11.IN1
Scissors => inst.IN0
Scissors => inst2.IN0
Scissors => inst13.IN0
sw_rock => inst.IN1
sw_rock => inst1.IN1
sw_rock => inst8.IN1
draw <= inst9.DB_MAX_OUTPUT_PORT_TYPE
lose <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|rnd1:inst100
paper <= inst24.DB_MAX_OUTPUT_PORT_TYPE
pr => random:inst.pr
clk => random:inst.clk
rst => random:inst.rst
rock <= inst4.DB_MAX_OUTPUT_PORT_TYPE
scissors <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|rnd1:inst100|random:inst
one <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst => inst.ACLR
rst => inst7.ACLR
rst => inst6.ACLR
rst => inst5.ACLR
clk => inst.CLK
clk => inst7.CLK
clk => inst6.CLK
clk => inst5.CLK
pr => inst5.PRESET
pr => inst6.PRESET
pr => inst7.PRESET
pr => inst.PRESET
two <= inst5.DB_MAX_OUTPUT_PORT_TYPE
three <= inst6.DB_MAX_OUTPUT_PORT_TYPE
four <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|control_unit:inst30
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => reg_fstate.state6.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state7.OUTPUTSELECT
reset => player.OUTPUTSELECT
reset => progress.OUTPUTSELECT
reset => terminate.OUTPUTSELECT
clock => fstate~1.DATAIN
dipor => always1.IN0
dipor => always1.IN0
cnt[0] => Equal0.IN1
cnt[1] => Equal0.IN0
dip8 => always1.IN1
dip8 => always1.IN1
dip8 => always1.IN1
dip8 => reg_fstate.DATAA
dip8 => reg_fstate.DATAA
dip8 => reg_fstate.DATAA
dip8 => reg_fstate.DATAA
dip8 => always1.IN1
dip8 => reg_fstate.DATAA
player <= player.DB_MAX_OUTPUT_PORT_TYPE
progress <= progress.DB_MAX_OUTPUT_PORT_TYPE
terminate <= terminate.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|project2:inst41|four_bit_counter:inst12
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|project2:inst41|four_bit_counter:inst11
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|rnd2_player:inst1
RED1 <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
rst => rn2_fullcoler:inst51.reset
rst => trigger:inst1113.rst_n
rst => trigger:inst1116.rst_n
rst => Four_bit_Register_v3:inst2021.rst_n
rst => Four_bit_Register_v3:inst35.rst_n
rst => inst14.ACLR
rst => inst14.ENA
rst => inst10.ACLR
rst => BW:ins3333.reset
rst => trigger:inst1115.rst_n
rst => trigger:inst1114.rst_n
rst => Four_bit_Register_v3:inst011.rst_n
rst => Four_bit_Register_v3:inst2020.rst_n
rst => BW:ins3334.reset
rst => trigger:inst1117.rst_n
rst => Four_bit_Register_v3:inst52.rst_n
rst => Four_bit_Register_v3:inst253.rst_n
rst => trigger:inst1118.rst_n
rst => five_counter:inst.rst
rst => trigger:inst1119.rst_n
rst => five_counter:inst356.rst
rst => rnd2_ledcontrol:inst13.reset
rst => Four_bit_Register_v3:inst25.rst_n
rst => four_bit_Register_v4:inst36.rst_n
rst => rnd2_ledcontrol:inst45.reset
rst => Four_bit_Register_v3:inst11.rst_n
rst => four_bit_Register_v4:inst23.rst_n
clk => rn2_fullcoler:inst51.clock
clk => trigger:inst1113.CLK
clk => trigger:inst1116.CLK
clk => Four_bit_Register_v3:inst2021.clk
clk => Four_bit_Register_v3:inst35.clk
clk => inst14.CLK
clk => inst10.CLK
clk => BW:ins3333.clock
clk => trigger:inst1115.CLK
clk => trigger:inst1114.CLK
clk => Four_bit_Register_v3:inst011.clk
clk => Four_bit_Register_v3:inst2020.clk
clk => BW:ins3334.clock
clk => trigger:inst1117.CLK
clk => Four_bit_Register_v3:inst52.clk
clk => Four_bit_Register_v3:inst253.clk
clk => trigger:inst1118.CLK
clk => trigger:inst1119.CLK
clk => rnd2_ledcontrol:inst13.clock
clk => Four_bit_Register_v3:inst25.clk
clk => four_bit_Register_v4:inst36.clk
clk => rnd2_ledcontrol:inst45.clock
clk => Four_bit_Register_v3:inst11.clk
clk => four_bit_Register_v4:inst23.clk
sharp => trigger:inst1113.Din
Keypad[0] => inst112.IN0
Keypad[0] => inst5.IN0
Keypad[1] => inst112.IN2
Keypad[1] => inst2627.IN0
Keypad[2] => inst112.IN1
Keypad[2] => inst2324.IN0
Keypad[3] => inst112.IN3
Keypad[3] => inst2324.IN3
Keypad[3] => inst2627.IN3
Keypad[4] => inst112.IN5
Keypad[4] => inst223.IN0
Keypad[5] => inst112.IN4
Keypad[5] => inst223.IN3
Keypad[5] => inst2627.IN1
Keypad[6] => inst112.IN6
Keypad[6] => inst2324.IN1
Keypad[6] => inst223.IN1
Keypad[7] => inst112.IN7
Keypad[7] => inst2324.IN2
Keypad[7] => inst223.IN2
Keypad[7] => inst2627.IN2
Keypad[8] => inst2526.IN1
Keypad[8] => inst2425.IN1
Keypad[9] => inst2526.IN0
Keypad[9] => inst2425.IN0
Keypad[9] => inst31.IN0
RED2 <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
RED3 <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
RED4 <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
GREEN1 <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
GREEN2 <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
GREEN3 <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
GREEN4 <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
BLUE1 <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
BLUE2 <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
BLUE3 <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
BLUE4 <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
a <= b2seg_bus:inst1121.a
b <= b2seg_bus:inst1121.b
c <= b2seg_bus:inst1121.c
d <= b2seg_bus:inst1121.d
e <= b2seg_bus:inst1121.e
f <= b2seg_bus:inst1121.f
g <= b2seg_bus:inst1121.g
com1 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
com2 <= <VCC>
com3 <= <VCC>
com4 <= <VCC>
com5 <= <VCC>
com6 <= <VCC>
com7 <= <VCC>
com8 <= inst247.DB_MAX_OUTPUT_PORT_TYPE
rnd2_done <= inst7.DB_MAX_OUTPUT_PORT_TYPE
player <= inst1111.DB_MAX_OUTPUT_PORT_TYPE
player2_rnd2_win <= inst6.DB_MAX_OUTPUT_PORT_TYPE
player1_rnd2_win <= inst4.DB_MAX_OUTPUT_PORT_TYPE
player1_led[0] <= rnd2_ledcontrol:inst13.ledstate[0]
player1_led[1] <= rnd2_ledcontrol:inst13.ledstate[1]
player1_led[2] <= rnd2_ledcontrol:inst13.ledstate[2]
player1_led[3] <= rnd2_ledcontrol:inst13.ledstate[3]
player2_led[0] <= rnd2_ledcontrol:inst45.ledstate[0]
player2_led[1] <= rnd2_ledcontrol:inst45.ledstate[1]
player2_led[2] <= rnd2_ledcontrol:inst45.ledstate[2]
player2_led[3] <= rnd2_ledcontrol:inst45.ledstate[3]


|rnd123|rnd2_player:inst1|rn2_fullcoler:inst51
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
reset => RGB.OUTPUTSELECT
clock => fstate~1.DATAIN
inputten[0] => LessThan0.IN8
inputten[0] => LessThan1.IN8
inputten[1] => LessThan0.IN7
inputten[1] => LessThan1.IN7
inputten[2] => LessThan0.IN6
inputten[2] => LessThan1.IN6
inputten[3] => LessThan0.IN5
inputten[3] => LessThan1.IN5
sharp => always1.IN1
sharp => always1.IN1
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|trigger:inst1113
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2021
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2021|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2021|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2021|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2021|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|trigger:inst1116
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst35
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst35|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst35|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst35|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst35|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|b2seg_bus:inst1121
a <= inst21.DB_MAX_OUTPUT_PORT_TYPE
b_in[0] => inst5.IN1
b_in[0] => inst3.IN0
b_in[0] => inst7.IN1
b_in[0] => inst25.IN0
b_in[0] => inst10.IN0
b_in[1] => inst20.IN0
b_in[1] => inst7.IN0
b_in[1] => inst2.IN0
b_in[1] => inst9.IN1
b_in[1] => inst8.IN0
b_in[2] => inst5.IN0
b_in[2] => inst1.IN0
b_in[2] => inst24.IN0
b_in[2] => inst11.IN0
b_in[2] => inst12.IN0
b_in[3] => inst20.IN1
b_in[3] => inst26.IN1
b_in[3] => inst30.IN0
b_in[3] => inst33.IN1
b <= inst23.DB_MAX_OUTPUT_PORT_TYPE
c <= inst25.DB_MAX_OUTPUT_PORT_TYPE
d <= inst28.DB_MAX_OUTPUT_PORT_TYPE
e <= inst29.DB_MAX_OUTPUT_PORT_TYPE
f <= inst32.DB_MAX_OUTPUT_PORT_TYPE
g <= inst35.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|mx_4bit_2x1:inst15
ce => SYNTHESIZED_WIRE_11.IN0
ce => SYNTHESIZED_WIRE_1.IN0
ce => SYNTHESIZED_WIRE_3.IN0
ce => SYNTHESIZED_WIRE_5.IN0
ce => SYNTHESIZED_WIRE_10.IN0
ce => SYNTHESIZED_WIRE_0.IN0
ce => SYNTHESIZED_WIRE_2.IN0
ce => SYNTHESIZED_WIRE_4.IN0
s0[0] => SYNTHESIZED_WIRE_10.IN1
s0[1] => SYNTHESIZED_WIRE_0.IN1
s0[2] => SYNTHESIZED_WIRE_2.IN1
s0[3] => SYNTHESIZED_WIRE_4.IN1
s1[0] => SYNTHESIZED_WIRE_11.IN1
s1[1] => SYNTHESIZED_WIRE_1.IN1
s1[2] => SYNTHESIZED_WIRE_3.IN1
s1[3] => SYNTHESIZED_WIRE_5.IN1
m_out[0] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_line.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|five_counter:inst
cnt5[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
cnt5[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
cnt5[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst => inst1.ACLR
rst => inst2.ACLR
rst => inst.ACLR
clk => inst1.CLK
clk => inst2.CLK
clk => inst.CLK


|rnd123|rnd2_player:inst1|trigger:inst1118
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|mx_2x1:inst12
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|BW:ins3333
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => ce.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
clock => fstate~1.DATAIN
sharp => reg_fstate.state2.DATAA
sharp => reg_fstate.state1.DATAA
reg1[0] => one.DATAA
reg1[1] => one.DATAA
reg1[2] => one.DATAA
reg1[3] => one.DATAA
reg2[0] => ten.DATAA
reg2[1] => ten.DATAA
reg2[2] => ten.DATAA
reg2[3] => ten.DATAA
ten[0] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|trigger:inst1115
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst011
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst011|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst011|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst011|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst011|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|trigger:inst1114
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2020
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2020|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2020|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2020|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst2020|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|week3_3:inst371
Eq <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Player1[0] => week3_1_2:inst.A1
Player1[1] => week3_1_2:inst.A2
Player1[2] => week3_1_2:inst1.A1
Player1[3] => week3_1_2:inst1.A2
Player2[0] => week3_1_2:inst.B1
Player2[1] => week3_1_2:inst.B2
Player2[2] => week3_1_2:inst1.B1
Player2[3] => week3_1_2:inst1.B2
Gt <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Ls <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst371|week3_1_2:inst
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst371|week3_1_2:inst1
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst52
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst52|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst52|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst52|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst52|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|BW:ins3334
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => ten.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => one.OUTPUTSELECT
reset => ce.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
clock => fstate~1.DATAIN
sharp => reg_fstate.state2.DATAA
sharp => reg_fstate.state1.DATAA
reg1[0] => one.DATAA
reg1[1] => one.DATAA
reg1[2] => one.DATAA
reg1[3] => one.DATAA
reg2[0] => ten.DATAA
reg2[1] => ten.DATAA
reg2[2] => ten.DATAA
reg2[3] => ten.DATAA
ten[0] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|trigger:inst1117
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|week3_3:inst70
Eq <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Player1[0] => week3_1_2:inst.A1
Player1[1] => week3_1_2:inst.A2
Player1[2] => week3_1_2:inst1.A1
Player1[3] => week3_1_2:inst1.A2
Player2[0] => week3_1_2:inst.B1
Player2[1] => week3_1_2:inst.B2
Player2[2] => week3_1_2:inst1.B1
Player2[3] => week3_1_2:inst1.B2
Gt <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Ls <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst70|week3_1_2:inst
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst70|week3_1_2:inst1
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst253
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst253|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst253|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst253|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst253|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|five_counter:inst356
cnt5[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
cnt5[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
cnt5[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst => inst1.ACLR
rst => inst2.ACLR
rst => inst.ACLR
clk => inst1.CLK
clk => inst2.CLK
clk => inst.CLK


|rnd123|rnd2_player:inst1|trigger:inst1119
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|rnd2_player:inst1|rnd2_ledcontrol:inst13
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
clock => fstate~1.DATAIN
inputten[0] => LessThan0.IN8
inputten[0] => LessThan1.IN8
inputten[0] => LessThan2.IN8
inputten[0] => LessThan3.IN8
inputten[0] => LessThan4.IN8
inputten[0] => LessThan5.IN8
inputten[0] => LessThan6.IN8
inputten[0] => LessThan7.IN8
inputten[1] => LessThan0.IN7
inputten[1] => LessThan1.IN7
inputten[1] => LessThan2.IN7
inputten[1] => LessThan3.IN7
inputten[1] => LessThan4.IN7
inputten[1] => LessThan5.IN7
inputten[1] => LessThan6.IN7
inputten[1] => LessThan7.IN7
inputten[2] => LessThan0.IN6
inputten[2] => LessThan1.IN6
inputten[2] => LessThan2.IN6
inputten[2] => LessThan3.IN6
inputten[2] => LessThan4.IN6
inputten[2] => LessThan5.IN6
inputten[2] => LessThan6.IN6
inputten[2] => LessThan7.IN6
inputten[3] => LessThan0.IN5
inputten[3] => LessThan1.IN5
inputten[3] => LessThan2.IN5
inputten[3] => LessThan3.IN5
inputten[3] => LessThan4.IN5
inputten[3] => LessThan5.IN5
inputten[3] => LessThan6.IN5
inputten[3] => LessThan7.IN5
ledstate[0] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[1] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[2] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[3] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst25
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst25|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst25|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst25|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst25|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34
C_out <= week3_1_4:inst4.Cout
A[0] => week3_1_4:inst.A
A[1] => week3_1_4:inst2.A
A[2] => week3_1_4:inst3.A
A[3] => week3_1_4:inst4.A
carry => week3_1_4:inst.B
C_in => week3_1_4:inst.Cin
Sum[0] <= week3_1_4:inst.S
Sum[1] <= week3_1_4:inst2.S
Sum[2] <= week3_1_4:inst3.S
Sum[3] <= week3_1_4:inst4.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst34|week3_1_4:inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst572
Eq <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Player1[0] => week3_1_2:inst.A1
Player1[1] => week3_1_2:inst.A2
Player1[2] => week3_1_2:inst1.A1
Player1[3] => week3_1_2:inst1.A2
Player2[0] => week3_1_2:inst.B1
Player2[1] => week3_1_2:inst.B2
Player2[2] => week3_1_2:inst1.B1
Player2[3] => week3_1_2:inst1.B2
Gt <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Ls <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst572|week3_1_2:inst
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst572|week3_1_2:inst1
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32
Sum[0] <= week3_1_4:inst.S
Sum[1] <= week3_1_4:inst2.S
Sum[2] <= week3_1_4:inst3.S
Sum[3] <= week3_1_4:inst4.S
Sum[4] <= week3_1_4:inst4.Cout
A[0] => week3_1_4:inst.A
A[1] => week3_1_4:inst2.A
A[2] => week3_1_4:inst3.A
A[3] => week3_1_4:inst4.A
B[0] => week3_1_4:inst.B
B[1] => week3_1_4:inst2.B
B[2] => week3_1_4:inst3.B
B[3] => week3_1_4:inst4.B
C_in => week3_1_4:inst.Cin


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst32|week3_1_4:inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst36
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst36|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst36|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst36|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst36|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|mapping:inst456
one_out[0] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
one_out[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
one_out[2] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
one_out[3] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
one_out[4] <= <GND>
one_in[0] => inst23.IN0
one_in[1] => inst43.IN0
one_in[1] => inst44.IN0
one_in[1] => inst33.IN2
one_in[1] => inst39.IN1
one_in[1] => inst47.IN0
one_in[1] => inst40.IN1
one_in[1] => inst46.IN0
one_in[2] => inst34.IN1
one_in[2] => inst38.IN1
one_in[2] => inst39.IN0
one_in[2] => inst45.IN0
one_in[3] => inst34.IN0
one_in[3] => inst42.IN0
one_in[3] => inst48.IN0
one_in[3] => inst35.IN0
one_in[4] => inst36.IN0
one_in[4] => inst41.IN0
one_in[4] => inst37.IN0
one_in[4] => inst40.IN0


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819
C_in => C_in.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C_out <= week3_1_4:b2v_inst4.Cout
Sum[0] <= week3_1_4:b2v_inst.S
Sum[1] <= week3_1_4:b2v_inst2.S
Sum[2] <= week3_1_4:b2v_inst3.S
Sum[3] <= week3_1_4:b2v_inst4.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819|week3_1_4:b2v_inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|rnd2_ledcontrol:inst45
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
reset => ledstate.OUTPUTSELECT
clock => fstate~1.DATAIN
inputten[0] => LessThan0.IN8
inputten[0] => LessThan1.IN8
inputten[0] => LessThan2.IN8
inputten[0] => LessThan3.IN8
inputten[0] => LessThan4.IN8
inputten[0] => LessThan5.IN8
inputten[0] => LessThan6.IN8
inputten[0] => LessThan7.IN8
inputten[1] => LessThan0.IN7
inputten[1] => LessThan1.IN7
inputten[1] => LessThan2.IN7
inputten[1] => LessThan3.IN7
inputten[1] => LessThan4.IN7
inputten[1] => LessThan5.IN7
inputten[1] => LessThan6.IN7
inputten[1] => LessThan7.IN7
inputten[2] => LessThan0.IN6
inputten[2] => LessThan1.IN6
inputten[2] => LessThan2.IN6
inputten[2] => LessThan3.IN6
inputten[2] => LessThan4.IN6
inputten[2] => LessThan5.IN6
inputten[2] => LessThan6.IN6
inputten[2] => LessThan7.IN6
inputten[3] => LessThan0.IN5
inputten[3] => LessThan1.IN5
inputten[3] => LessThan2.IN5
inputten[3] => LessThan3.IN5
inputten[3] => LessThan4.IN5
inputten[3] => LessThan5.IN5
inputten[3] => LessThan6.IN5
inputten[3] => LessThan7.IN5
ledstate[0] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[1] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[2] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE
ledstate[3] <= ledstate.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst11
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst11|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst11|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst11|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|Four_bit_Register_v3:inst11|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21
C_out <= week3_1_4:inst4.Cout
A[0] => week3_1_4:inst.A
A[1] => week3_1_4:inst2.A
A[2] => week3_1_4:inst3.A
A[3] => week3_1_4:inst4.A
carry => week3_1_4:inst.B
C_in => week3_1_4:inst.Cin
Sum[0] <= week3_1_4:inst.S
Sum[1] <= week3_1_4:inst2.S
Sum[2] <= week3_1_4:inst3.S
Sum[3] <= week3_1_4:inst4.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v4:inst21|week3_1_4:inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst571
Eq <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Player1[0] => week3_1_2:inst.A1
Player1[1] => week3_1_2:inst.A2
Player1[2] => week3_1_2:inst1.A1
Player1[3] => week3_1_2:inst1.A2
Player2[0] => week3_1_2:inst.B1
Player2[1] => week3_1_2:inst.B2
Player2[2] => week3_1_2:inst1.B1
Player2[3] => week3_1_2:inst1.B2
Gt <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Ls <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst571|week3_1_2:inst
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|week3_3:inst571|week3_1_2:inst1
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18
Sum[0] <= week3_1_4:inst.S
Sum[1] <= week3_1_4:inst2.S
Sum[2] <= week3_1_4:inst3.S
Sum[3] <= week3_1_4:inst4.S
Sum[4] <= week3_1_4:inst4.Cout
A[0] => week3_1_4:inst.A
A[1] => week3_1_4:inst2.A
A[2] => week3_1_4:inst3.A
A[3] => week3_1_4:inst4.A
B[0] => week3_1_4:inst.B
B[1] => week3_1_4:inst2.B
B[2] => week3_1_4:inst3.B
B[3] => week3_1_4:inst4.B
C_in => week3_1_4:inst.Cin


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v3:inst18|week3_1_4:inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst23
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst23|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst23|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst23|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|four_bit_Register_v4:inst23|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|rnd2_player:inst1|mapping:inst55
one_out[0] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
one_out[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
one_out[2] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
one_out[3] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
one_out[4] <= <GND>
one_in[0] => inst23.IN0
one_in[1] => inst43.IN0
one_in[1] => inst44.IN0
one_in[1] => inst33.IN2
one_in[1] => inst39.IN1
one_in[1] => inst47.IN0
one_in[1] => inst40.IN1
one_in[1] => inst46.IN0
one_in[2] => inst34.IN1
one_in[2] => inst38.IN1
one_in[2] => inst39.IN0
one_in[2] => inst45.IN0
one_in[3] => inst34.IN0
one_in[3] => inst42.IN0
one_in[3] => inst48.IN0
one_in[3] => inst35.IN0
one_in[4] => inst36.IN0
one_in[4] => inst41.IN0
one_in[4] => inst37.IN0
one_in[4] => inst40.IN0


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818
C_in => C_in.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
C_out <= week3_1_4:b2v_inst4.Cout
Sum[0] <= week3_1_4:b2v_inst.S
Sum[1] <= week3_1_4:b2v_inst2.S
Sum[2] <= week3_1_4:b2v_inst3.S
Sum[3] <= week3_1_4:b2v_inst4.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst2
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst2|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst2|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst3
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst3|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst3|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst4
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => week3_1_3:inst.A
B => week3_1_3:inst.B
Cin => week3_1_3:inst2.B
S <= week3_1_3:inst2.S


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst4|week3_1_3:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1818|week3_1_4:b2v_inst4|week3_1_3:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|player_change:inst50
a <= inst.DB_MAX_OUTPUT_PORT_TYPE
pin_name1 => inst.IN0
pin_name1 => inst2.IN1
pin_name1 => c.DATAIN
b <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c <= pin_name1.DB_MAX_OUTPUT_PORT_TYPE
d <= inst.DB_MAX_OUTPUT_PORT_TYPE
e <= inst.DB_MAX_OUTPUT_PORT_TYPE
f <= <GND>
g <= inst.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13
a <= b2seg_bus:inst1121.a
rst => four_bit_counter:inst20.ce
rst => four_bit_counter:inst20.rst_n
rst => trigger:inst1113.rst_n
rst => four_bit_reg_ce:inst1116.rst_n
rst => four_bit_reg_ce:inst1117.rst_n
rst => four_bit_reg_ce:inst1118.rst_n
rst => four_bit_reg_ce:inst1119.rst_n
rst => SBO:inst1.reset
rst => two_bit_reg_ce:inst.rst_n
rst => SBO:inst2.reset
rst => two_bit_reg_ce:inst5.rst_n
rst => SBO:inst3.reset
rst => two_bit_reg_ce:inst6.rst_n
rst => SBO:inst4.reset
rst => two_bit_reg_ce:inst7.rst_n
rst => inst10.ACLR
clk => four_bit_counter:inst20.clk
clk => trigger:inst1113.CLK
clk => four_bit_reg_ce:inst1116.clk
clk => four_bit_reg_ce:inst1117.clk
clk => four_bit_reg_ce:inst1118.clk
clk => four_bit_reg_ce:inst1119.clk
clk => SBO:inst1.clock
clk => test4:inst11.clk
clk => two_bit_reg_ce:inst.clk
clk => SBO:inst2.clock
clk => two_bit_reg_ce:inst5.clk
clk => SBO:inst3.clock
clk => two_bit_reg_ce:inst6.clk
clk => SBO:inst4.clock
clk => two_bit_reg_ce:inst7.clk
clk => inst10.CLK
Keypad[0] => Decimal_to_binary:inst1115.Keypad[0]
Keypad[1] => Decimal_to_binary:inst1115.Keypad[1]
Keypad[2] => Decimal_to_binary:inst1115.Keypad[2]
Keypad[3] => Decimal_to_binary:inst1115.Keypad[3]
Keypad[4] => Decimal_to_binary:inst1115.Keypad[4]
Keypad[5] => Decimal_to_binary:inst1115.Keypad[5]
Keypad[6] => Decimal_to_binary:inst1115.Keypad[6]
Keypad[7] => Decimal_to_binary:inst1115.Keypad[7]
Keypad[8] => Decimal_to_binary:inst1115.Keypad[8]
Keypad[9] => Decimal_to_binary:inst1115.Keypad[9]
Keypad[10] => Decimal_to_binary:inst1115.Keypad[10]
Keypad[11] => Decimal_to_binary:inst1115.Keypad[11]
b <= b2seg_bus:inst1121.b
c <= b2seg_bus:inst1121.c
d <= b2seg_bus:inst1121.d
e <= b2seg_bus:inst1121.e
f <= b2seg_bus:inst1121.f
g <= b2seg_bus:inst1121.g
com8 <= inst30.DB_MAX_OUTPUT_PORT_TYPE
com7 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
com6 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
com5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
com4 <= <VCC>
com3 <= <VCC>
com2 <= <VCC>
com1 <= <VCC>
led3 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
random_reset => test4:inst11.rst
pr => test4:inst11.pr
led2 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
led1 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
led4 <= S[2].DB_MAX_OUTPUT_PORT_TYPE
led5 <= B2.DB_MAX_OUTPUT_PORT_TYPE
led7 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
led6 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
led8 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Is4Strike <= S[2].DB_MAX_OUTPUT_PORT_TYPE
player <= inst1111.DB_MAX_OUTPUT_PORT_TYPE
inputnum1[0] <= k1[0].DB_MAX_OUTPUT_PORT_TYPE
inputnum1[1] <= k1[1].DB_MAX_OUTPUT_PORT_TYPE
inputnum1[2] <= k1[2].DB_MAX_OUTPUT_PORT_TYPE
inputnum1[3] <= k1[3].DB_MAX_OUTPUT_PORT_TYPE
inputnum2[0] <= k2[0].DB_MAX_OUTPUT_PORT_TYPE
inputnum2[1] <= k2[1].DB_MAX_OUTPUT_PORT_TYPE
inputnum2[2] <= k2[2].DB_MAX_OUTPUT_PORT_TYPE
inputnum2[3] <= k2[3].DB_MAX_OUTPUT_PORT_TYPE
inputnum3[0] <= k3[0].DB_MAX_OUTPUT_PORT_TYPE
inputnum3[1] <= k3[1].DB_MAX_OUTPUT_PORT_TYPE
inputnum3[2] <= k3[2].DB_MAX_OUTPUT_PORT_TYPE
inputnum3[3] <= k3[3].DB_MAX_OUTPUT_PORT_TYPE
inputnum4[0] <= k4[0].DB_MAX_OUTPUT_PORT_TYPE
inputnum4[1] <= k4[1].DB_MAX_OUTPUT_PORT_TYPE
inputnum4[2] <= k4[2].DB_MAX_OUTPUT_PORT_TYPE
inputnum4[3] <= k4[3].DB_MAX_OUTPUT_PORT_TYPE
rannum1[0] <= n1[0].DB_MAX_OUTPUT_PORT_TYPE
rannum1[1] <= n1[1].DB_MAX_OUTPUT_PORT_TYPE
rannum1[2] <= n1[2].DB_MAX_OUTPUT_PORT_TYPE
rannum1[3] <= n1[3].DB_MAX_OUTPUT_PORT_TYPE
rannum2[0] <= n2[0].DB_MAX_OUTPUT_PORT_TYPE
rannum2[1] <= n2[1].DB_MAX_OUTPUT_PORT_TYPE
rannum2[2] <= n2[2].DB_MAX_OUTPUT_PORT_TYPE
rannum2[3] <= n2[3].DB_MAX_OUTPUT_PORT_TYPE
rannum3[0] <= n3[0].DB_MAX_OUTPUT_PORT_TYPE
rannum3[1] <= n3[1].DB_MAX_OUTPUT_PORT_TYPE
rannum3[2] <= n3[2].DB_MAX_OUTPUT_PORT_TYPE
rannum3[3] <= n3[3].DB_MAX_OUTPUT_PORT_TYPE
rannum4[0] <= n4[0].DB_MAX_OUTPUT_PORT_TYPE
rannum4[1] <= n4[1].DB_MAX_OUTPUT_PORT_TYPE
rannum4[2] <= n4[2].DB_MAX_OUTPUT_PORT_TYPE
rannum4[3] <= n4[3].DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|b2seg_bus:inst1121
a <= inst21.DB_MAX_OUTPUT_PORT_TYPE
b_in[0] => inst5.IN1
b_in[0] => inst3.IN0
b_in[0] => inst7.IN1
b_in[0] => inst25.IN0
b_in[0] => inst10.IN0
b_in[1] => inst20.IN0
b_in[1] => inst7.IN0
b_in[1] => inst2.IN0
b_in[1] => inst9.IN1
b_in[1] => inst8.IN0
b_in[2] => inst5.IN0
b_in[2] => inst1.IN0
b_in[2] => inst24.IN0
b_in[2] => inst11.IN0
b_in[2] => inst12.IN0
b_in[3] => inst20.IN1
b_in[3] => inst26.IN1
b_in[3] => inst30.IN0
b_in[3] => inst33.IN1
b <= inst23.DB_MAX_OUTPUT_PORT_TYPE
c <= inst25.DB_MAX_OUTPUT_PORT_TYPE
d <= inst28.DB_MAX_OUTPUT_PORT_TYPE
e <= inst29.DB_MAX_OUTPUT_PORT_TYPE
f <= inst32.DB_MAX_OUTPUT_PORT_TYPE
g <= inst35.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|mx_4bit_2x1:inst23
ce => SYNTHESIZED_WIRE_11.IN0
ce => SYNTHESIZED_WIRE_1.IN0
ce => SYNTHESIZED_WIRE_3.IN0
ce => SYNTHESIZED_WIRE_5.IN0
ce => SYNTHESIZED_WIRE_10.IN0
ce => SYNTHESIZED_WIRE_0.IN0
ce => SYNTHESIZED_WIRE_2.IN0
ce => SYNTHESIZED_WIRE_4.IN0
s0[0] => SYNTHESIZED_WIRE_10.IN1
s0[1] => SYNTHESIZED_WIRE_0.IN1
s0[2] => SYNTHESIZED_WIRE_2.IN1
s0[3] => SYNTHESIZED_WIRE_4.IN1
s1[0] => SYNTHESIZED_WIRE_11.IN1
s1[1] => SYNTHESIZED_WIRE_1.IN1
s1[2] => SYNTHESIZED_WIRE_3.IN1
s1[3] => SYNTHESIZED_WIRE_5.IN1
m_out[0] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_line.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|four_bit_counter:inst20
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|test5:inst13|mx_4bit_2x1:inst15
ce => SYNTHESIZED_WIRE_11.IN0
ce => SYNTHESIZED_WIRE_1.IN0
ce => SYNTHESIZED_WIRE_3.IN0
ce => SYNTHESIZED_WIRE_5.IN0
ce => SYNTHESIZED_WIRE_10.IN0
ce => SYNTHESIZED_WIRE_0.IN0
ce => SYNTHESIZED_WIRE_2.IN0
ce => SYNTHESIZED_WIRE_4.IN0
s0[0] => SYNTHESIZED_WIRE_10.IN1
s0[1] => SYNTHESIZED_WIRE_0.IN1
s0[2] => SYNTHESIZED_WIRE_2.IN1
s0[3] => SYNTHESIZED_WIRE_4.IN1
s1[0] => SYNTHESIZED_WIRE_11.IN1
s1[1] => SYNTHESIZED_WIRE_1.IN1
s1[2] => SYNTHESIZED_WIRE_3.IN1
s1[3] => SYNTHESIZED_WIRE_5.IN1
m_out[0] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_line.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|four_bit_reg_ce:inst1116
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|four_bit_reg_ce:inst1116|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1116|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1116|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1116|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|trigger:inst1113
Dout <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst2.ACLR
rst_n => inst3.ACLR
CLK => inst2.CLK
CLK => inst3.CLK
Din => inst2.DATAIN


|rnd123|test5:inst13|Decimal_to_binary:inst1115
chk <= inst12121.DB_MAX_OUTPUT_PORT_TYPE
Keypad[0] => inst111.IN0
Keypad[0] => inst3.IN0
Keypad[1] => inst111.IN2
Keypad[1] => inst12.IN0
Keypad[2] => inst111.IN1
Keypad[2] => inst10.IN0
Keypad[3] => inst111.IN3
Keypad[3] => inst10.IN3
Keypad[3] => inst12.IN3
Keypad[4] => inst111.IN5
Keypad[4] => inst1.IN0
Keypad[5] => inst111.IN4
Keypad[5] => inst1.IN3
Keypad[5] => inst12.IN1
Keypad[6] => inst111.IN6
Keypad[6] => inst10.IN1
Keypad[6] => inst1.IN1
Keypad[7] => inst111.IN7
Keypad[7] => inst10.IN2
Keypad[7] => inst1.IN2
Keypad[7] => inst12.IN2
Keypad[8] => inst13.IN1
Keypad[8] => inst22.IN1
Keypad[9] => inst13.IN0
Keypad[9] => inst22.IN0
Keypad[9] => inst9.IN0
Keypad[10] => star.DATAIN
Keypad[11] => sharp.DATAIN
star <= Keypad[10].DB_MAX_OUTPUT_PORT_TYPE
sharp <= Keypad[11].DB_MAX_OUTPUT_PORT_TYPE
bin[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|four_bit_reg_ce:inst1117
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|four_bit_reg_ce:inst1117|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1117|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1117|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1117|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|mx_4bit_2x1:inst21
ce => SYNTHESIZED_WIRE_11.IN0
ce => SYNTHESIZED_WIRE_1.IN0
ce => SYNTHESIZED_WIRE_3.IN0
ce => SYNTHESIZED_WIRE_5.IN0
ce => SYNTHESIZED_WIRE_10.IN0
ce => SYNTHESIZED_WIRE_0.IN0
ce => SYNTHESIZED_WIRE_2.IN0
ce => SYNTHESIZED_WIRE_4.IN0
s0[0] => SYNTHESIZED_WIRE_10.IN1
s0[1] => SYNTHESIZED_WIRE_0.IN1
s0[2] => SYNTHESIZED_WIRE_2.IN1
s0[3] => SYNTHESIZED_WIRE_4.IN1
s1[0] => SYNTHESIZED_WIRE_11.IN1
s1[1] => SYNTHESIZED_WIRE_1.IN1
s1[2] => SYNTHESIZED_WIRE_3.IN1
s1[3] => SYNTHESIZED_WIRE_5.IN1
m_out[0] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_line.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_line.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|four_bit_reg_ce:inst1118
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|four_bit_reg_ce:inst1118|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1118|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1118|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1118|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1119
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|four_bit_reg_ce:inst1119|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1119|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1119|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|four_bit_reg_ce:inst1119|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|sb_calculate:inst8
Result[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
SB0 => inst.IN0
SB0 => inst11.IN0
SB0 => inst12.IN0
SB0 => inst10.IN0
SB0 => inst3.IN0
SB0 => inst16.IN0
SB1 => inst.IN1
SB1 => inst4.IN0
SB1 => inst10.IN1
SB1 => inst8.IN0
SB1 => inst9.IN1
SB1 => inst16.IN1
SB2 => inst1.IN0
SB2 => inst12.IN2
SB2 => inst5.IN0
SB2 => inst9.IN2
SB2 => inst7.IN1
SB2 => inst16.IN2
SB3 => inst1.IN1
SB3 => inst11.IN2
SB3 => inst6.IN0
SB3 => inst8.IN2
SB3 => inst7.IN2
SB3 => inst16.IN3


|rnd123|test5:inst13|two_bit_reg_ce:inst
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
clk => inst.CLK
clk => inst1.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel


|rnd123|test5:inst13|two_bit_reg_ce:inst|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|two_bit_reg_ce:inst|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|SBO:inst1
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => ce.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => Equal0.IN3
random[0] => Equal1.IN3
random[0] => Equal2.IN3
random[0] => Equal3.IN3
random[1] => Equal0.IN2
random[1] => Equal1.IN2
random[1] => Equal2.IN2
random[1] => Equal3.IN2
random[2] => Equal0.IN1
random[2] => Equal1.IN1
random[2] => Equal2.IN1
random[2] => Equal3.IN1
random[3] => Equal0.IN0
random[3] => Equal1.IN0
random[3] => Equal2.IN0
random[3] => Equal3.IN0
key1[0] => Equal0.IN7
key1[1] => Equal0.IN6
key1[2] => Equal0.IN5
key1[3] => Equal0.IN4
key2[0] => Equal1.IN7
key2[1] => Equal1.IN6
key2[2] => Equal1.IN5
key2[3] => Equal1.IN4
key3[0] => Equal2.IN7
key3[1] => Equal2.IN6
key3[2] => Equal2.IN5
key3[3] => Equal2.IN4
key4[0] => Equal3.IN7
key4[1] => Equal3.IN6
key4[2] => Equal3.IN5
key4[3] => Equal3.IN4
sharp => reg_fstate.DATAB
sharp => Selector0.IN2
S <= S.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11
base1[0] <= com:inst14.out_n[0]
base1[1] <= com:inst14.out_n[1]
base1[2] <= com:inst14.out_n[2]
base1[3] <= com:inst14.out_n[3]
rst => com:inst14.reset
rst => con1:inst1.reset
rst => random:inst.rst
rst => four_bit_reg_ce:inst12.rst_n
rst => com:inst16.reset
rst => con2:inst9.reset
rst => four_bit_reg_ce:inst2.rst_n
rst => com:inst17.reset
rst => con3:inst13.reset
rst => four_bit_reg_ce:inst4.rst_n
rst => com:inst18.reset
rst => con4:inst15.reset
rst => four_bit_reg_ce:inst3.rst_n
clk => com:inst14.clock
clk => con1:inst1.clock
clk => random:inst.clk
clk => four_bit_reg_ce:inst12.clk
clk => com:inst16.clock
clk => con2:inst9.clock
clk => four_bit_reg_ce:inst2.clk
clk => com:inst17.clock
clk => con3:inst13.clock
clk => four_bit_reg_ce:inst4.clk
clk => com:inst18.clock
clk => con4:inst15.clock
clk => four_bit_reg_ce:inst3.clk
trigger => con1:inst1.trigger
trigger => con2:inst9.trigger
trigger => con3:inst13.trigger
trigger => con4:inst15.trigger
pr => random:inst.pr
base2[0] <= com:inst16.out_n[0]
base2[1] <= com:inst16.out_n[1]
base2[2] <= com:inst16.out_n[2]
base2[3] <= com:inst16.out_n[3]
base3[0] <= com:inst17.out_n[0]
base3[1] <= com:inst17.out_n[1]
base3[2] <= com:inst17.out_n[2]
base3[3] <= com:inst17.out_n[3]
base4[0] <= com:inst18.out_n[0]
base4[1] <= com:inst18.out_n[1]
base4[2] <= com:inst18.out_n[2]
base4[3] <= com:inst18.out_n[3]


|rnd123|test5:inst13|test4:inst11|com:inst14
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
clock => fstate~1.DATAIN
n[0] => out_n.DATAB
n[0] => Equal0.IN3
n[0] => Equal1.IN3
n[1] => out_n.DATAB
n[1] => Equal0.IN2
n[1] => Equal1.IN1
n[2] => out_n.DATAB
n[2] => Equal0.IN1
n[2] => Equal1.IN2
n[3] => out_n.DATAB
n[3] => Equal0.IN0
n[3] => Equal1.IN0
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst12
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst12|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst12|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst12|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst12|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|con1:inst1
reset => temprandom[1].IN0
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => final1.OUTPUTSELECT
reset => final1.OUTPUTSELECT
reset => final1.OUTPUTSELECT
reset => final1.OUTPUTSELECT
reset => En.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => temprandom[0].DATAIN
random[0] => Equal0.IN3
random[1] => temprandom[1].DATAIN
random[1] => Equal0.IN2
random[2] => temprandom[2].DATAIN
random[2] => Equal0.IN1
random[3] => temprandom[3].DATAIN
random[3] => Equal0.IN0
trigger => reg_fstate.DATAB
trigger => Selector0.IN1
final1[0] <= final1.DB_MAX_OUTPUT_PORT_TYPE
final1[1] <= final1.DB_MAX_OUTPUT_PORT_TYPE
final1[2] <= final1.DB_MAX_OUTPUT_PORT_TYPE
final1[3] <= final1.DB_MAX_OUTPUT_PORT_TYPE
En <= En.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|random:inst
one <= inst.DB_MAX_OUTPUT_PORT_TYPE
rst => inst.ACLR
rst => inst7.ACLR
rst => inst6.ACLR
rst => inst5.ACLR
clk => inst.CLK
clk => inst7.CLK
clk => inst6.CLK
clk => inst5.CLK
pr => inst5.PRESET
pr => inst6.PRESET
pr => inst7.PRESET
pr => inst.PRESET
two <= inst5.DB_MAX_OUTPUT_PORT_TYPE
three <= inst6.DB_MAX_OUTPUT_PORT_TYPE
four <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|com:inst16
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
clock => fstate~1.DATAIN
n[0] => out_n.DATAB
n[0] => Equal0.IN3
n[0] => Equal1.IN3
n[1] => out_n.DATAB
n[1] => Equal0.IN2
n[1] => Equal1.IN1
n[2] => out_n.DATAB
n[2] => Equal0.IN1
n[2] => Equal1.IN2
n[3] => out_n.DATAB
n[3] => Equal0.IN0
n[3] => Equal1.IN0
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst2
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst2|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst2|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst2|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst2|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|con2:inst9
reset => temprandom[2].IN0
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => final2.OUTPUTSELECT
reset => final2.OUTPUTSELECT
reset => final2.OUTPUTSELECT
reset => final2.OUTPUTSELECT
reset => En.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => temprandom[0].DATAIN
random[1] => temprandom[1].DATAIN
random[2] => temprandom[2].DATAIN
random[3] => temprandom[3].DATAIN
trigger => always1.IN1
trigger => always1.IN1
final1[0] => Equal1.IN3
final1[0] => Equal0.IN3
final1[1] => Equal1.IN2
final1[1] => Equal0.IN2
final1[2] => Equal1.IN1
final1[2] => Equal0.IN1
final1[3] => Equal1.IN0
final1[3] => Equal0.IN0
final2[0] <= final2.DB_MAX_OUTPUT_PORT_TYPE
final2[1] <= final2.DB_MAX_OUTPUT_PORT_TYPE
final2[2] <= final2.DB_MAX_OUTPUT_PORT_TYPE
final2[3] <= final2.DB_MAX_OUTPUT_PORT_TYPE
En <= En.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|com:inst17
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
clock => fstate~1.DATAIN
n[0] => out_n.DATAB
n[0] => Equal0.IN3
n[0] => Equal1.IN3
n[1] => out_n.DATAB
n[1] => Equal0.IN2
n[1] => Equal1.IN1
n[2] => out_n.DATAB
n[2] => Equal0.IN1
n[2] => Equal1.IN2
n[3] => out_n.DATAB
n[3] => Equal0.IN0
n[3] => Equal1.IN0
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst4
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst4|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst4|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst4|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst4|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|con3:inst13
reset => temprandom[2].IN0
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => En.OUTPUTSELECT
reset => final3.OUTPUTSELECT
reset => final3.OUTPUTSELECT
reset => final3.OUTPUTSELECT
reset => final3.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => temprandom[0].DATAIN
random[1] => temprandom[1].DATAIN
random[2] => temprandom[2].DATAIN
random[3] => temprandom[3].DATAIN
final1[0] => Equal1.IN3
final1[1] => Equal1.IN2
final1[2] => Equal1.IN1
final1[3] => Equal1.IN0
final2[0] => Equal2.IN3
final2[0] => Equal0.IN3
final2[1] => Equal2.IN2
final2[1] => Equal0.IN2
final2[2] => Equal2.IN1
final2[2] => Equal0.IN1
final2[3] => Equal2.IN0
final2[3] => Equal0.IN0
trigger => always1.IN1
En <= En.DB_MAX_OUTPUT_PORT_TYPE
final3[0] <= final3.DB_MAX_OUTPUT_PORT_TYPE
final3[1] <= final3.DB_MAX_OUTPUT_PORT_TYPE
final3[2] <= final3.DB_MAX_OUTPUT_PORT_TYPE
final3[3] <= final3.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|com:inst18
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
reset => out_n.OUTPUTSELECT
clock => fstate~1.DATAIN
n[0] => out_n.DATAB
n[0] => Equal0.IN3
n[0] => Equal1.IN3
n[1] => out_n.DATAB
n[1] => Equal0.IN2
n[1] => Equal1.IN1
n[2] => out_n.DATAB
n[2] => Equal0.IN1
n[2] => Equal1.IN2
n[3] => out_n.DATAB
n[3] => Equal0.IN0
n[3] => Equal1.IN0
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst3
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst2.ACLR
rst_n => inst3.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
din[2] => mx_2x1:inst7.s_1
din[3] => mx_2x1:inst8.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst8.sel


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst3|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst3|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst3|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|four_bit_reg_ce:inst3|mx_2x1:inst8
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|test4:inst11|con4:inst15
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => final4.OUTPUTSELECT
reset => final4.OUTPUTSELECT
reset => final4.OUTPUTSELECT
reset => final4.OUTPUTSELECT
reset => En.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => LessThan0.IN8
random[0] => LessThan1.IN8
random[0] => Equal1.IN3
random[0] => Equal2.IN3
random[0] => Equal3.IN3
random[0] => final4.DATAB
random[1] => LessThan0.IN7
random[1] => LessThan1.IN7
random[1] => Equal1.IN2
random[1] => Equal2.IN2
random[1] => Equal3.IN2
random[1] => final4.DATAB
random[2] => LessThan0.IN6
random[2] => LessThan1.IN6
random[2] => Equal1.IN1
random[2] => Equal2.IN1
random[2] => Equal3.IN1
random[2] => final4.DATAB
random[3] => LessThan0.IN5
random[3] => LessThan1.IN5
random[3] => Equal1.IN0
random[3] => Equal2.IN0
random[3] => Equal3.IN0
random[3] => final4.DATAB
trigger => always1.IN1
trigger => always1.IN1
final3[0] => Equal3.IN7
final3[0] => Equal0.IN3
final3[1] => Equal3.IN6
final3[1] => Equal0.IN2
final3[2] => Equal3.IN5
final3[2] => Equal0.IN1
final3[3] => Equal3.IN4
final3[3] => Equal0.IN0
final1[0] => Equal1.IN7
final1[1] => Equal1.IN6
final1[2] => Equal1.IN5
final1[3] => Equal1.IN4
final2[0] => Equal2.IN7
final2[1] => Equal2.IN6
final2[2] => Equal2.IN5
final2[3] => Equal2.IN4
final4[0] <= final4.DB_MAX_OUTPUT_PORT_TYPE
final4[1] <= final4.DB_MAX_OUTPUT_PORT_TYPE
final4[2] <= final4.DB_MAX_OUTPUT_PORT_TYPE
final4[3] <= final4.DB_MAX_OUTPUT_PORT_TYPE
En <= En.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|two_bit_reg_ce:inst5
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
clk => inst.CLK
clk => inst1.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel


|rnd123|test5:inst13|two_bit_reg_ce:inst5|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|two_bit_reg_ce:inst5|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|SBO:inst2
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => ce.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => Equal0.IN3
random[0] => Equal1.IN3
random[0] => Equal2.IN3
random[0] => Equal3.IN3
random[1] => Equal0.IN2
random[1] => Equal1.IN2
random[1] => Equal2.IN2
random[1] => Equal3.IN2
random[2] => Equal0.IN1
random[2] => Equal1.IN1
random[2] => Equal2.IN1
random[2] => Equal3.IN1
random[3] => Equal0.IN0
random[3] => Equal1.IN0
random[3] => Equal2.IN0
random[3] => Equal3.IN0
key1[0] => Equal0.IN7
key1[1] => Equal0.IN6
key1[2] => Equal0.IN5
key1[3] => Equal0.IN4
key2[0] => Equal1.IN7
key2[1] => Equal1.IN6
key2[2] => Equal1.IN5
key2[3] => Equal1.IN4
key3[0] => Equal2.IN7
key3[1] => Equal2.IN6
key3[2] => Equal2.IN5
key3[3] => Equal2.IN4
key4[0] => Equal3.IN7
key4[1] => Equal3.IN6
key4[2] => Equal3.IN5
key4[3] => Equal3.IN4
sharp => reg_fstate.DATAB
sharp => Selector0.IN2
S <= S.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|two_bit_reg_ce:inst6
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
clk => inst.CLK
clk => inst1.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel


|rnd123|test5:inst13|two_bit_reg_ce:inst6|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|two_bit_reg_ce:inst6|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|SBO:inst3
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => ce.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => Equal0.IN3
random[0] => Equal1.IN3
random[0] => Equal2.IN3
random[0] => Equal3.IN3
random[1] => Equal0.IN2
random[1] => Equal1.IN2
random[1] => Equal2.IN2
random[1] => Equal3.IN2
random[2] => Equal0.IN1
random[2] => Equal1.IN1
random[2] => Equal2.IN1
random[2] => Equal3.IN1
random[3] => Equal0.IN0
random[3] => Equal1.IN0
random[3] => Equal2.IN0
random[3] => Equal3.IN0
key1[0] => Equal0.IN7
key1[1] => Equal0.IN6
key1[2] => Equal0.IN5
key1[3] => Equal0.IN4
key2[0] => Equal1.IN7
key2[1] => Equal1.IN6
key2[2] => Equal1.IN5
key2[3] => Equal1.IN4
key3[0] => Equal2.IN7
key3[1] => Equal2.IN6
key3[2] => Equal2.IN5
key3[3] => Equal2.IN4
key4[0] => Equal3.IN7
key4[1] => Equal3.IN6
key4[2] => Equal3.IN5
key4[3] => Equal3.IN4
sharp => reg_fstate.DATAB
sharp => Selector0.IN2
S <= S.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|two_bit_reg_ce:inst7
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
clk => inst.CLK
clk => inst1.CLK
din[0] => mx_2x1:inst10.s_1
din[1] => mx_2x1:inst6.s_1
ce => mx_2x1:inst10.sel
ce => mx_2x1:inst6.sel


|rnd123|test5:inst13|two_bit_reg_ce:inst7|mx_2x1:inst10
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|two_bit_reg_ce:inst7|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|test5:inst13|SBO:inst4
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => ce.OUTPUTSELECT
clock => fstate~1.DATAIN
random[0] => Equal0.IN3
random[0] => Equal1.IN3
random[0] => Equal2.IN3
random[0] => Equal3.IN3
random[1] => Equal0.IN2
random[1] => Equal1.IN2
random[1] => Equal2.IN2
random[1] => Equal3.IN2
random[2] => Equal0.IN1
random[2] => Equal1.IN1
random[2] => Equal2.IN1
random[2] => Equal3.IN1
random[3] => Equal0.IN0
random[3] => Equal1.IN0
random[3] => Equal2.IN0
random[3] => Equal3.IN0
key1[0] => Equal0.IN7
key1[1] => Equal0.IN6
key1[2] => Equal0.IN5
key1[3] => Equal0.IN4
key2[0] => Equal1.IN7
key2[1] => Equal1.IN6
key2[2] => Equal1.IN5
key2[3] => Equal1.IN4
key3[0] => Equal2.IN7
key3[1] => Equal2.IN6
key3[2] => Equal2.IN5
key3[3] => Equal2.IN4
key4[0] => Equal3.IN7
key4[1] => Equal3.IN6
key4[2] => Equal3.IN5
key4[3] => Equal3.IN4
sharp => reg_fstate.DATAB
sharp => Selector0.IN2
S <= S.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|test5:inst13|sb_calculate:inst9
Result[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
SB0 => inst.IN0
SB0 => inst11.IN0
SB0 => inst12.IN0
SB0 => inst10.IN0
SB0 => inst3.IN0
SB0 => inst16.IN0
SB1 => inst.IN1
SB1 => inst4.IN0
SB1 => inst10.IN1
SB1 => inst8.IN0
SB1 => inst9.IN1
SB1 => inst16.IN1
SB2 => inst1.IN0
SB2 => inst12.IN2
SB2 => inst5.IN0
SB2 => inst9.IN2
SB2 => inst7.IN1
SB2 => inst16.IN2
SB3 => inst1.IN1
SB3 => inst11.IN2
SB3 => inst6.IN0
SB3 => inst8.IN2
SB3 => inst7.IN2
SB3 => inst16.IN3


|rnd123|test5:inst13|mx_2x1:inst12
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|before_game:inst3333
RESETN => LCD_DATA[0]~reg0.ACLR
RESETN => LCD_DATA[1]~reg0.ACLR
RESETN => LCD_DATA[2]~reg0.ACLR
RESETN => LCD_DATA[3]~reg0.ACLR
RESETN => LCD_DATA[4]~reg0.ACLR
RESETN => LCD_DATA[5]~reg0.ACLR
RESETN => LCD_DATA[6]~reg0.ACLR
RESETN => LCD_DATA[7]~reg0.ACLR
RESETN => LCD_RW~reg0.PRESET
RESETN => LCD_RS~reg0.ACLR
RESETN => CNT[0].ACLR
RESETN => CNT[1].ACLR
RESETN => CNT[2].ACLR
RESETN => CNT[3].ACLR
RESETN => CNT[4].ACLR
RESETN => CNT[5].ACLR
RESETN => CNT[6].ACLR
RESETN => CNT[7].ACLR
RESETN => CNT[8].ACLR
RESETN => CNT[9].ACLR
RESETN => CNT[10].ACLR
RESETN => CNT[11].ACLR
RESETN => CNT[12].ACLR
RESETN => CNT[13].ACLR
RESETN => CNT[14].ACLR
RESETN => CNT[15].ACLR
RESETN => CNT[16].ACLR
RESETN => CNT[17].ACLR
RESETN => CNT[18].ACLR
RESETN => CNT[19].ACLR
RESETN => CNT[20].ACLR
RESETN => CNT[21].ACLR
RESETN => CNT[22].ACLR
RESETN => CNT[23].ACLR
RESETN => CNT[24].ACLR
RESETN => CNT[25].ACLR
RESETN => CNT[26].ACLR
RESETN => CNT[27].ACLR
RESETN => CNT[28].ACLR
RESETN => CNT[29].ACLR
RESETN => CNT[30].ACLR
RESETN => CNT[31].ACLR
RESETN => STATE~11.DATAIN
CLK => LCD_DATA[0]~reg0.CLK
CLK => LCD_DATA[1]~reg0.CLK
CLK => LCD_DATA[2]~reg0.CLK
CLK => LCD_DATA[3]~reg0.CLK
CLK => LCD_DATA[4]~reg0.CLK
CLK => LCD_DATA[5]~reg0.CLK
CLK => LCD_DATA[6]~reg0.CLK
CLK => LCD_DATA[7]~reg0.CLK
CLK => LCD_RW~reg0.CLK
CLK => LCD_RS~reg0.CLK
CLK => CNT[0].CLK
CLK => CNT[1].CLK
CLK => CNT[2].CLK
CLK => CNT[3].CLK
CLK => CNT[4].CLK
CLK => CNT[5].CLK
CLK => CNT[6].CLK
CLK => CNT[7].CLK
CLK => CNT[8].CLK
CLK => CNT[9].CLK
CLK => CNT[10].CLK
CLK => CNT[11].CLK
CLK => CNT[12].CLK
CLK => CNT[13].CLK
CLK => CNT[14].CLK
CLK => CNT[15].CLK
CLK => CNT[16].CLK
CLK => CNT[17].CLK
CLK => CNT[18].CLK
CLK => CNT[19].CLK
CLK => CNT[20].CLK
CLK => CNT[21].CLK
CLK => CNT[22].CLK
CLK => CNT[23].CLK
CLK => CNT[24].CLK
CLK => CNT[25].CLK
CLK => CNT[26].CLK
CLK => CNT[27].CLK
CLK => CNT[28].CLK
CLK => CNT[29].CLK
CLK => CNT[30].CLK
CLK => CNT[31].CLK
CLK => LCD_E.DATAIN
CLK => STATE~9.DATAIN
LCD_E <= CLK.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|four_bit_counter:inst11
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|four_bit_counter:inst12
Q0[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q0[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst8.ACLR
rst_n => inst7.ACLR
clk => inst7.CLK
clk => inst8.CLK
ce => inst7.ENA
ce => inst8.ENA


|rnd123|Four_bit_Register_v3:inst253
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|Four_bit_Register_v3:inst253|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst253|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst253|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst253|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst254
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
rst_n => inst.ACLR
rst_n => inst1.ACLR
rst_n => inst3.ACLR
rst_n => inst2.ACLR
clk => inst.CLK
clk => inst1.CLK
clk => inst3.CLK
clk => inst2.CLK
din[0] => mx_2x1:inst4.s_1
din[1] => mx_2x1:inst5.s_1
din[2] => mx_2x1:inst6.s_1
din[3] => mx_2x1:inst7.s_1
ce => mx_2x1:inst4.sel
ce => mx_2x1:inst5.sel
ce => mx_2x1:inst7.sel
ce => mx_2x1:inst6.sel


|rnd123|Four_bit_Register_v3:inst254|mx_2x1:inst4
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst254|mx_2x1:inst5
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst254|mx_2x1:inst7
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|Four_bit_Register_v3:inst254|mx_2x1:inst6
m_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
s_0 => inst1.IN0
sel => inst3.IN0
sel => inst.IN1
s_1 => inst.IN0


|rnd123|final_winner:inst4
RESETN => LCD_DATA[0]~reg0.ACLR
RESETN => LCD_DATA[1]~reg0.ACLR
RESETN => LCD_DATA[2]~reg0.ACLR
RESETN => LCD_DATA[3]~reg0.ACLR
RESETN => LCD_DATA[4]~reg0.ACLR
RESETN => LCD_DATA[5]~reg0.ACLR
RESETN => LCD_DATA[6]~reg0.ACLR
RESETN => LCD_DATA[7]~reg0.ACLR
RESETN => LCD_RW~reg0.PRESET
RESETN => LCD_RS~reg0.PRESET
RESETN => CNT[0].ACLR
RESETN => CNT[1].ACLR
RESETN => CNT[2].ACLR
RESETN => CNT[3].ACLR
RESETN => CNT[4].ACLR
RESETN => CNT[5].ACLR
RESETN => CNT[6].ACLR
RESETN => CNT[7].ACLR
RESETN => CNT[8].ACLR
RESETN => CNT[9].ACLR
RESETN => CNT[10].ACLR
RESETN => CNT[11].ACLR
RESETN => CNT[12].ACLR
RESETN => CNT[13].ACLR
RESETN => CNT[14].ACLR
RESETN => CNT[15].ACLR
RESETN => CNT[16].ACLR
RESETN => CNT[17].ACLR
RESETN => CNT[18].ACLR
RESETN => CNT[19].ACLR
RESETN => CNT[20].ACLR
RESETN => CNT[21].ACLR
RESETN => CNT[22].ACLR
RESETN => CNT[23].ACLR
RESETN => CNT[24].ACLR
RESETN => CNT[25].ACLR
RESETN => CNT[26].ACLR
RESETN => CNT[27].ACLR
RESETN => CNT[28].ACLR
RESETN => CNT[29].ACLR
RESETN => CNT[30].ACLR
RESETN => CNT[31].ACLR
RESETN => STATE~11.DATAIN
CLK => LCD_DATA[0]~reg0.CLK
CLK => LCD_DATA[1]~reg0.CLK
CLK => LCD_DATA[2]~reg0.CLK
CLK => LCD_DATA[3]~reg0.CLK
CLK => LCD_DATA[4]~reg0.CLK
CLK => LCD_DATA[5]~reg0.CLK
CLK => LCD_DATA[6]~reg0.CLK
CLK => LCD_DATA[7]~reg0.CLK
CLK => LCD_RW~reg0.CLK
CLK => LCD_RS~reg0.CLK
CLK => CNT[0].CLK
CLK => CNT[1].CLK
CLK => CNT[2].CLK
CLK => CNT[3].CLK
CLK => CNT[4].CLK
CLK => CNT[5].CLK
CLK => CNT[6].CLK
CLK => CNT[7].CLK
CLK => CNT[8].CLK
CLK => CNT[9].CLK
CLK => CNT[10].CLK
CLK => CNT[11].CLK
CLK => CNT[12].CLK
CLK => CNT[13].CLK
CLK => CNT[14].CLK
CLK => CNT[15].CLK
CLK => CNT[16].CLK
CLK => CNT[17].CLK
CLK => CNT[18].CLK
CLK => CNT[19].CLK
CLK => CNT[20].CLK
CLK => CNT[21].CLK
CLK => CNT[22].CLK
CLK => CNT[23].CLK
CLK => CNT[24].CLK
CLK => CNT[25].CLK
CLK => CNT[26].CLK
CLK => CNT[27].CLK
CLK => CNT[28].CLK
CLK => CNT[29].CLK
CLK => CNT[30].CLK
CLK => CNT[31].CLK
CLK => LCD_E.DATAIN
CLK => STATE~9.DATAIN
LCD_E <= CLK.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner => Selector44.IN2
winner => Selector43.IN2


|rnd123|week3_3:inst8
Eq <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Player1[0] => week3_1_2:inst.A1
Player1[1] => week3_1_2:inst.A2
Player1[2] => week3_1_2:inst1.A1
Player1[3] => week3_1_2:inst1.A2
Player2[0] => week3_1_2:inst.B1
Player2[1] => week3_1_2:inst.B2
Player2[2] => week3_1_2:inst1.B1
Player2[3] => week3_1_2:inst1.B2
Gt <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Ls <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|week3_3:inst8|week3_1_2:inst
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


|rnd123|week3_3:inst8|week3_1_2:inst1
A1 => SYNTHESIZED_WIRE_4.IN0
A1 => SYNTHESIZED_WIRE_17.IN0
A1 => SYNTHESIZED_WIRE_15.IN0
A1 => SYNTHESIZED_WIRE_14.IN0
A1 => SYNTHESIZED_WIRE_11.IN0
A1 => SYNTHESIZED_WIRE_12.IN0
A1 => SYNTHESIZED_WIRE_16.IN0
A2 => SYNTHESIZED_WIRE_6.IN0
A2 => SYNTHESIZED_WIRE_15.IN1
A2 => SYNTHESIZED_WIRE_16.IN1
A2 => SYNTHESIZED_WIRE_13.IN0
A2 => SYNTHESIZED_WIRE_11.IN1
A2 => SYNTHESIZED_WIRE_14.IN1
A2 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_11.IN1
B1 => SYNTHESIZED_WIRE_12.IN1
B1 => SYNTHESIZED_WIRE_17.IN1
B1 => SYNTHESIZED_WIRE_15.IN1
B1 => SYNTHESIZED_WIRE_4.IN1
B1 => SYNTHESIZED_WIRE_5.IN1
B1 => SYNTHESIZED_WIRE_16.IN1
B1 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_13.IN1
B2 => SYNTHESIZED_WIRE_12.IN1
B2 => SYNTHESIZED_WIRE_15.IN1
B2 => SYNTHESIZED_WIRE_16.IN1
B2 => SYNTHESIZED_WIRE_6.IN1
B2 => SYNTHESIZED_WIRE_4.IN1
B2 => SYNTHESIZED_WIRE_14.IN1
B2 => SYNTHESIZED_WIRE_17.IN1
Eq <= Eq.DB_MAX_OUTPUT_PORT_TYPE
Gt <= Gt.DB_MAX_OUTPUT_PORT_TYPE
Ls <= Ls.DB_MAX_OUTPUT_PORT_TYPE


