// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_124_18_1_1.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 15
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<17> > x_10_V;
    sc_in< sc_lv<17> > x_11_V;
    sc_in< sc_lv<5> > x_V_offset;
    sc_out< sc_lv<18> > ap_return;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    myproject_mux_124_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_124_18_1_1_U1372;
    myproject_mux_124_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_124_18_1_1_U1373;
    myproject_mux_124_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_124_18_1_1_U1374;
    myproject_mux_124_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_124_18_1_1_U1375;
    sc_signal< sc_lv<18> > zext_ln43_fu_138_p1;
    sc_signal< sc_lv<18> > zext_ln43_1_fu_142_p1;
    sc_signal< sc_lv<18> > zext_ln43_2_fu_146_p1;
    sc_signal< sc_lv<18> > zext_ln43_3_fu_150_p1;
    sc_signal< sc_lv<18> > zext_ln43_4_fu_154_p1;
    sc_signal< sc_lv<18> > zext_ln43_5_fu_158_p1;
    sc_signal< sc_lv<18> > zext_ln43_6_fu_162_p1;
    sc_signal< sc_lv<18> > zext_ln43_7_fu_166_p1;
    sc_signal< sc_lv<18> > zext_ln43_8_fu_170_p1;
    sc_signal< sc_lv<18> > zext_ln43_9_fu_174_p1;
    sc_signal< sc_lv<18> > zext_ln43_10_fu_178_p1;
    sc_signal< sc_lv<18> > zext_ln43_11_fu_182_p1;
    sc_signal< sc_lv<4> > p_Val2_s_fu_186_p13;
    sc_signal< sc_lv<3> > empty_fu_130_p1;
    sc_signal< sc_lv<3> > add_ln43_fu_216_p2;
    sc_signal< sc_lv<4> > p_Val2_15_fu_226_p13;
    sc_signal< sc_lv<18> > p_Val2_s_fu_186_p14;
    sc_signal< sc_lv<18> > p_Val2_15_fu_226_p14;
    sc_signal< sc_lv<19> > rhs_V_1_fu_260_p1;
    sc_signal< sc_lv<19> > lhs_V_1_fu_256_p1;
    sc_signal< sc_lv<19> > ret_V_fu_264_p2;
    sc_signal< sc_lv<18> > p_Val2_17_fu_278_p2;
    sc_signal< sc_lv<1> > p_Result_13_fu_284_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_270_p3;
    sc_signal< sc_lv<1> > xor_ln786_12_fu_292_p2;
    sc_signal< sc_lv<1> > xor_ln340_25_fu_310_p2;
    sc_signal< sc_lv<1> > xor_ln340_24_fu_304_p2;
    sc_signal< sc_lv<1> > underflow_fu_298_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_316_p2;
    sc_signal< sc_lv<18> > select_ln340_24_fu_322_p3;
    sc_signal< sc_lv<18> > select_ln388_12_fu_330_p3;
    sc_signal< sc_lv<3> > add_ln45_fu_346_p2;
    sc_signal< sc_lv<4> > p_Val2_18_fu_356_p13;
    sc_signal< sc_lv<3> > add_ln43_1_fu_386_p2;
    sc_signal< sc_lv<4> > p_Val2_1_fu_396_p13;
    sc_signal< sc_lv<18> > p_Val2_18_fu_356_p14;
    sc_signal< sc_lv<18> > p_Val2_1_fu_396_p14;
    sc_signal< sc_lv<19> > rhs_V_2_fu_430_p1;
    sc_signal< sc_lv<19> > lhs_V_2_fu_426_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_434_p2;
    sc_signal< sc_lv<18> > p_Val2_20_fu_448_p2;
    sc_signal< sc_lv<1> > p_Result_15_fu_454_p3;
    sc_signal< sc_lv<1> > p_Result_14_fu_440_p3;
    sc_signal< sc_lv<1> > xor_ln786_13_fu_462_p2;
    sc_signal< sc_lv<1> > xor_ln340_27_fu_480_p2;
    sc_signal< sc_lv<1> > xor_ln340_26_fu_474_p2;
    sc_signal< sc_lv<1> > underflow_1_fu_468_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_486_p2;
    sc_signal< sc_lv<18> > select_ln340_26_fu_492_p3;
    sc_signal< sc_lv<18> > select_ln388_13_fu_500_p3;
    sc_signal< sc_lv<18> > p_Val2_21_fu_338_p3;
    sc_signal< sc_lv<18> > p_Val2_22_fu_508_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_516_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_520_p1;
    sc_signal< sc_lv<19> > ret_V_2_fu_524_p2;
    sc_signal< sc_lv<18> > p_Val2_24_fu_538_p2;
    sc_signal< sc_lv<1> > p_Result_17_fu_544_p3;
    sc_signal< sc_lv<1> > p_Result_16_fu_530_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_552_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_570_p2;
    sc_signal< sc_lv<1> > xor_ln340_28_fu_564_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_558_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_576_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_582_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_590_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_add_ln43_1_fu_386_p2();
    void thread_add_ln43_fu_216_p2();
    void thread_add_ln45_fu_346_p2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_empty_fu_130_p1();
    void thread_lhs_V_1_fu_256_p1();
    void thread_lhs_V_2_fu_426_p1();
    void thread_lhs_V_fu_516_p1();
    void thread_or_ln340_12_fu_316_p2();
    void thread_or_ln340_13_fu_486_p2();
    void thread_or_ln340_fu_576_p2();
    void thread_p_Result_13_fu_284_p3();
    void thread_p_Result_14_fu_440_p3();
    void thread_p_Result_15_fu_454_p3();
    void thread_p_Result_16_fu_530_p3();
    void thread_p_Result_17_fu_544_p3();
    void thread_p_Result_s_fu_270_p3();
    void thread_p_Val2_15_fu_226_p13();
    void thread_p_Val2_17_fu_278_p2();
    void thread_p_Val2_18_fu_356_p13();
    void thread_p_Val2_1_fu_396_p13();
    void thread_p_Val2_20_fu_448_p2();
    void thread_p_Val2_21_fu_338_p3();
    void thread_p_Val2_22_fu_508_p3();
    void thread_p_Val2_24_fu_538_p2();
    void thread_p_Val2_s_fu_186_p13();
    void thread_ret_V_1_fu_434_p2();
    void thread_ret_V_2_fu_524_p2();
    void thread_ret_V_fu_264_p2();
    void thread_rhs_V_1_fu_260_p1();
    void thread_rhs_V_2_fu_430_p1();
    void thread_rhs_V_fu_520_p1();
    void thread_select_ln340_24_fu_322_p3();
    void thread_select_ln340_26_fu_492_p3();
    void thread_select_ln340_fu_582_p3();
    void thread_select_ln388_12_fu_330_p3();
    void thread_select_ln388_13_fu_500_p3();
    void thread_select_ln388_fu_590_p3();
    void thread_underflow_1_fu_468_p2();
    void thread_underflow_2_fu_558_p2();
    void thread_underflow_fu_298_p2();
    void thread_xor_ln340_24_fu_304_p2();
    void thread_xor_ln340_25_fu_310_p2();
    void thread_xor_ln340_26_fu_474_p2();
    void thread_xor_ln340_27_fu_480_p2();
    void thread_xor_ln340_28_fu_564_p2();
    void thread_xor_ln340_fu_570_p2();
    void thread_xor_ln786_12_fu_292_p2();
    void thread_xor_ln786_13_fu_462_p2();
    void thread_xor_ln786_fu_552_p2();
    void thread_zext_ln43_10_fu_178_p1();
    void thread_zext_ln43_11_fu_182_p1();
    void thread_zext_ln43_1_fu_142_p1();
    void thread_zext_ln43_2_fu_146_p1();
    void thread_zext_ln43_3_fu_150_p1();
    void thread_zext_ln43_4_fu_154_p1();
    void thread_zext_ln43_5_fu_158_p1();
    void thread_zext_ln43_6_fu_162_p1();
    void thread_zext_ln43_7_fu_166_p1();
    void thread_zext_ln43_8_fu_170_p1();
    void thread_zext_ln43_9_fu_174_p1();
    void thread_zext_ln43_fu_138_p1();
};

}

using namespace ap_rtl;

#endif
