<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Project Watt: /home/tiago/Documents/MINIX-LCOM/shared/proj/src/uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Project Watt
   </div>
   <div id="projectbrief">LCOM Final Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;lcom/lcf.h&gt;</code><br />
<code>#include &quot;<a class="el" href="utils_8h_source.html">utils.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart.h:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h__incl.png" border="0" usemap="#_2home_2tiago_2_documents_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2uart_8h" alt=""/></div>
<map name="_2home_2tiago_2_documents_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2uart_8h" id="_2home_2tiago_2_documents_2_m_i_n_i_x-_l_c_o_m_2shared_2proj_2src_2uart_8h">
<area shape="rect" title=" " alt="" coords="5,5,189,61"/>
<area shape="rect" title=" " alt="" coords="55,184,140,211"/>
<area shape="rect" href="utils_8h.html" title=" " alt="" coords="101,109,163,136"/>
</map>
</div>
</div>
<p><a href="uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga701d23c28e02f907f93f5e185a309ef1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SER_1_IRQ</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga701d23c28e02f907f93f5e185a309ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5854ca30015a1a44aa0ef23e6db93ef0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SER_2_IRQ</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5854ca30015a1a44aa0ef23e6db93ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba29c0d1b675ad323c7a3ab4b83a918d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COM1_BASE</b>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="separator:gaba29c0d1b675ad323c7a3ab4b83a918d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5489a47a256541da88635eec975468f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COM2_BASE</b>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="separator:ga5489a47a256541da88635eec975468f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa1a456738225ac52c3fe321eca45a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7fa1a456738225ac52c3fe321eca45a3">UART_REG_DLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7fa1a456738225ac52c3fe321eca45a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch LSB. <br /></td></tr>
<tr class="separator:ga7fa1a456738225ac52c3fe321eca45a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2353b24561e70168aadedb180c7640c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga2353b24561e70168aadedb180c7640c1">UART_REG_DLM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2353b24561e70168aadedb180c7640c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch MSB. <br /></td></tr>
<tr class="separator:ga2353b24561e70168aadedb180c7640c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UART Accessible (8-bit) Registers</div></td></tr>
<tr class="memitem:gaac83f5cb2c5db65056e60f5666b9eeaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaac83f5cb2c5db65056e60f5666b9eeaa">UART_REG_RBR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaac83f5cb2c5db65056e60f5666b9eeaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Buffer Register. <br /></td></tr>
<tr class="separator:gaac83f5cb2c5db65056e60f5666b9eeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcca361571b153448027aeed613e13c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabcca361571b153448027aeed613e13c5">UART_REG_THR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabcca361571b153448027aeed613e13c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register. <br /></td></tr>
<tr class="separator:gabcca361571b153448027aeed613e13c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9e3b9f6a97163a54a330ce3007d5c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3e9e3b9f6a97163a54a330ce3007d5c4">UART_REG_IER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3e9e3b9f6a97163a54a330ce3007d5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register. <br /></td></tr>
<tr class="separator:ga3e9e3b9f6a97163a54a330ce3007d5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1e3685cb0a3ab3d8b3aff3b90e2a3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1d1e3685cb0a3ab3d8b3aff3b90e2a3b">UART_REG_IIR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1d1e3685cb0a3ab3d8b3aff3b90e2a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Register. <br /></td></tr>
<tr class="separator:ga1d1e3685cb0a3ab3d8b3aff3b90e2a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772a004400a683d9a7a32e02260bc173"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga772a004400a683d9a7a32e02260bc173">UART_REG_FCR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga772a004400a683d9a7a32e02260bc173"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register. <br /></td></tr>
<tr class="separator:ga772a004400a683d9a7a32e02260bc173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf719111a05daf109a449b5edd4fa301"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaaf719111a05daf109a449b5edd4fa301">UART_REG_LCR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaaf719111a05daf109a449b5edd4fa301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register. <br /></td></tr>
<tr class="separator:gaaf719111a05daf109a449b5edd4fa301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6056b346d96e1d64f38b8787be69a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaedf6056b346d96e1d64f38b8787be69a">UART_REG_MCR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaedf6056b346d96e1d64f38b8787be69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Control Register. <br /></td></tr>
<tr class="separator:gaedf6056b346d96e1d64f38b8787be69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1c1de4ee6a8405fe9b8856c9949ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga51c1c1de4ee6a8405fe9b8856c9949ce">UART_REG_LSR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga51c1c1de4ee6a8405fe9b8856c9949ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register. <br /></td></tr>
<tr class="separator:ga51c1c1de4ee6a8405fe9b8856c9949ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f97feca27e1a10aa9af23caadaacf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga43f97feca27e1a10aa9af23caadaacf6">UART_REG_MSR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga43f97feca27e1a10aa9af23caadaacf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register. <br /></td></tr>
<tr class="separator:ga43f97feca27e1a10aa9af23caadaacf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82e13d5477f5f1d3844d6b6b0c62bfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac82e13d5477f5f1d3844d6b6b0c62bfc">UART_REG_SR</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac82e13d5477f5f1d3844d6b6b0c62bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratchpad Register. <br /></td></tr>
<tr class="separator:gac82e13d5477f5f1d3844d6b6b0c62bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Line Control Register (LCR)</div></td></tr>
<tr class="memitem:ga5e1a4eb3c20c5993c6adc562f7bc6dc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_NO_BITS_PER_CHAR</b>&#160;&#160;&#160;(BIT(1) | BIT(0))</td></tr>
<tr class="separator:ga5e1a4eb3c20c5993c6adc562f7bc6dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf0f939d8fc86a75776502e08e83e31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_STOP_BIT</b>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="separator:gaedf0f939d8fc86a75776502e08e83e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eccd2b81b8cc03ee20ebfd8d2c20b28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_PARITY_CONTROL_MASK</b>&#160;&#160;&#160;(BIT(5) | BIT(4) | BIT(3))</td></tr>
<tr class="separator:ga7eccd2b81b8cc03ee20ebfd8d2c20b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8153311f90845501a4dd0befc8e21574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga8153311f90845501a4dd0befc8e21574">LCR_PARITY_ODD</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="separator:ga8153311f90845501a4dd0befc8e21574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda2ab112fb4dbffec4246609d3c1345"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_PARITY_EVEN</b>&#160;&#160;&#160;(BIT(4) | BIT(3))</td></tr>
<tr class="separator:gacda2ab112fb4dbffec4246609d3c1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b87705247757925558965a21949bef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_PARITY_ALWAYS_1</b>&#160;&#160;&#160;(BIT(5) | BIT(4))</td></tr>
<tr class="separator:ga31b87705247757925558965a21949bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbfcc55f7a824411bca6c64956a2bf3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_PARITY_ALWAYS_0</b>&#160;&#160;&#160;(BIT(5) | BIT(4) | BIT(3))</td></tr>
<tr class="separator:gaabbfcc55f7a824411bca6c64956a2bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6594f0d7ebea5ff37eeeb8adec6ffa4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_BREAK_CONTROL</b>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="separator:ga6594f0d7ebea5ff37eeeb8adec6ffa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf80a668c79b3081803063178f40920"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LCR_DLAB</b>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="separator:ga1cf80a668c79b3081803063178f40920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Line Status Register (LSR) (Read only)</div></td></tr>
<tr class="memitem:ga9833b4149a089d0717dcf83da68e3e62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9833b4149a089d0717dcf83da68e3e62">LSR_RECEIVER_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga9833b4149a089d0717dcf83da68e3e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is data for receiving. Reset upon reading LSR. <br /></td></tr>
<tr class="separator:ga9833b4149a089d0717dcf83da68e3e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2e230078e0423a6f7681d30d8e3798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1a2e230078e0423a6f7681d30d8e3798">LSR_OVERRUN_ERROR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga1a2e230078e0423a6f7681d30d8e3798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a characters received is overwritten by another one.  <a href="group__uart.html#ga1a2e230078e0423a6f7681d30d8e3798">More...</a><br /></td></tr>
<tr class="separator:ga1a2e230078e0423a6f7681d30d8e3798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga33db06ef4a01ba3df88ea1ff7255032d">LSR_PARITY_ERROR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a character with a parity error is received.  <a href="group__uart.html#ga33db06ef4a01ba3df88ea1ff7255032d">More...</a><br /></td></tr>
<tr class="separator:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8c453276843a913d454684a4069a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3b8c453276843a913d454684a4069a58">LSR_FRAMING_ERROR</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga3b8c453276843a913d454684a4069a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a received character does not have a valid Stop bit.  <a href="group__uart.html#ga3b8c453276843a913d454684a4069a58">More...</a><br /></td></tr>
<tr class="separator:ga3b8c453276843a913d454684a4069a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7627097cd345712b52b14a51fbb9356a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7627097cd345712b52b14a51fbb9356a">LSR_BREAK_INTERRUPT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga7627097cd345712b52b14a51fbb9356a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when the serial data input line is held in the low level for longer than a full “word” transmission. Reset upon reading LSR. <br /></td></tr>
<tr class="separator:ga7627097cd345712b52b14a51fbb9356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764c6e57c1e4f6b57460b5574969ca81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSR_THR_EMPTY</b>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="separator:ga764c6e57c1e4f6b57460b5574969ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5105ca210debfa9d6c126c2a5eeae7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac5105ca210debfa9d6c126c2a5eeae7e">LSR_THR_TSR_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:gac5105ca210debfa9d6c126c2a5eeae7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, means that both the THR and the Transmitter Shift Register are both empty. <br /></td></tr>
<tr class="separator:gac5105ca210debfa9d6c126c2a5eeae7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b748eb460e40c2a551437646e7bb1e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga6b748eb460e40c2a551437646e7bb1e4">LSR_FIFO_ERROR</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga6b748eb460e40c2a551437646e7bb1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is at least one parity error or framing error or break indication in the FIFO Reset to 0 when the LSR is read, if there are no subsequent errors in the FIFO. <br /></td></tr>
<tr class="separator:ga6b748eb460e40c2a551437646e7bb1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Control Register (FCR)</div></td></tr>
<tr class="memitem:ga70931a99a081a2ed8ee6b39fe72566c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga70931a99a081a2ed8ee6b39fe72566c8">FCR_ENABLE_BOTH_FIFO</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga70931a99a081a2ed8ee6b39fe72566c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register. <br /></td></tr>
<tr class="separator:ga70931a99a081a2ed8ee6b39fe72566c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb457e07d7bd576a4cd213b54f34ce65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gacb457e07d7bd576a4cd213b54f34ce65">FCR_CLEAR_RCVR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gacb457e07d7bd576a4cd213b54f34ce65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to clear all bytes in RCVR FIFO. Self-clearing. <br  />
 <br /></td></tr>
<tr class="separator:gacb457e07d7bd576a4cd213b54f34ce65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185f6e998721e2ea2af3920264f6f13e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga185f6e998721e2ea2af3920264f6f13e">FCR_CLEAR_XMIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga185f6e998721e2ea2af3920264f6f13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 to clear all bytes in the XMIT FIFO. Self-clearing. <br /></td></tr>
<tr class="separator:ga185f6e998721e2ea2af3920264f6f13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd506f341003e7973d4dd687987bc5c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gafd506f341003e7973d4dd687987bc5c0">FCR_ENABLE_64_BYTE_FIFO</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gafd506f341003e7973d4dd687987bc5c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 64 byte FIFO (for 16750 only) <br /></td></tr>
<tr class="separator:gafd506f341003e7973d4dd687987bc5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14b3de1a5c92658cb21bd83e4ec1b7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaf14b3de1a5c92658cb21bd83e4ec1b7d">FCR_TRIGGER_LEVEL_MASK</a>&#160;&#160;&#160;(BIT(7) | BIT(6))</td></tr>
<tr class="memdesc:gaf14b3de1a5c92658cb21bd83e4ec1b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the trigger level. <br /></td></tr>
<tr class="separator:gaf14b3de1a5c92658cb21bd83e4ec1b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0afcca81b607d7be488837d75ca6ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga2e0afcca81b607d7be488837d75ca6ab">FCR_TRIGGER_LEVEL_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2e0afcca81b607d7be488837d75ca6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger level to 1 (16 bit FIFO value only) <br /></td></tr>
<tr class="separator:ga2e0afcca81b607d7be488837d75ca6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560a1b441a1fed5053393c1cdc1f5c7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga560a1b441a1fed5053393c1cdc1f5c7f">FCR_TRIGGER_LEVEL_4</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga560a1b441a1fed5053393c1cdc1f5c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger level to 4 (16 bit FIFO value only) <br /></td></tr>
<tr class="separator:ga560a1b441a1fed5053393c1cdc1f5c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c26610b548bcbdf3f5447ba9aa4275"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga55c26610b548bcbdf3f5447ba9aa4275">FCR_TRIGGER_LEVEL_8</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga55c26610b548bcbdf3f5447ba9aa4275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger level to 8 (16 bit FIFO value only) <br /></td></tr>
<tr class="separator:ga55c26610b548bcbdf3f5447ba9aa4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5284e5ef2e89b389e5c8afa7d23168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gace5284e5ef2e89b389e5c8afa7d23168">FCR_TRIGGER_LEVEL_14</a>&#160;&#160;&#160;(BIT(7) | BIT(6))</td></tr>
<tr class="memdesc:gace5284e5ef2e89b389e5c8afa7d23168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger level to 14 (16 bit FIFO value only) <br /></td></tr>
<tr class="separator:gace5284e5ef2e89b389e5c8afa7d23168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Enable Register (IER)</div></td></tr>
<tr class="memitem:ga0e1a505ee8d8fc736ca7c8264695b82d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga0e1a505ee8d8fc736ca7c8264695b82d">IER_RECEIVED_DATA_INT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga0e1a505ee8d8fc736ca7c8264695b82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Received Data Available Interrupt. <br /></td></tr>
<tr class="separator:ga0e1a505ee8d8fc736ca7c8264695b82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab24efc82b23429c038d2f6dbfcffb86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaab24efc82b23429c038d2f6dbfcffb86">IER_TRANSMITTER_EMPTY_INT</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaab24efc82b23429c038d2f6dbfcffb86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Transmitter Holding Register Empty Interrupt. <br /></td></tr>
<tr class="separator:gaab24efc82b23429c038d2f6dbfcffb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b8af921ba466653305e561229b1f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga14b8af921ba466653305e561229b1f8f">IER_RECEIVER_LINE_STATUS_INT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga14b8af921ba466653305e561229b1f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Receiver Line Status Interrupt This event is gen- erated when there is a change in the state of bits 1 to 4, i.e.  <a href="group__uart.html#ga14b8af921ba466653305e561229b1f8f">More...</a><br /></td></tr>
<tr class="separator:ga14b8af921ba466653305e561229b1f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d90a69045d416f6766ca7884532bc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac1d90a69045d416f6766ca7884532bc1">IER_MODEM_STATUS_INT</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:gac1d90a69045d416f6766ca7884532bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receiver Line Status Interrupt. <br /></td></tr>
<tr class="separator:gac1d90a69045d416f6766ca7884532bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Identification Register (IIR)</div></td></tr>
<tr class="memitem:ga5d4e78266f49b88aa8c4ecc0ad4be3ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga5d4e78266f49b88aa8c4ecc0ad4be3ac">IIR_NO_INT_PENDING</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga5d4e78266f49b88aa8c4ecc0ad4be3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, no interrupt is pending. <br /></td></tr>
<tr class="separator:ga5d4e78266f49b88aa8c4ecc0ad4be3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5cc1b642b7192c1a886ae2878461a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7c5cc1b642b7192c1a886ae2878461a9">IIR_INT_SOURCE_MASK</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:ga7c5cc1b642b7192c1a886ae2878461a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">A mask to be used to distinguish the source of the interrupts. <br /></td></tr>
<tr class="separator:ga7c5cc1b642b7192c1a886ae2878461a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b82e747410ed930df75726df96c5789"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1b82e747410ed930df75726df96c5789">IIR_INT_SOURCE_RECEIVER_LINE_STATUS</a>&#160;&#160;&#160;(BIT(1) | BIT(2))</td></tr>
<tr class="memdesc:ga1b82e747410ed930df75726df96c5789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Line Status. <br /></td></tr>
<tr class="separator:ga1b82e747410ed930df75726df96c5789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f463b47e40cc7511454976a152825e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga74f463b47e40cc7511454976a152825e">IIR_INT_SOURCE_RECEIVED_DATA_AVAILABLE</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga74f463b47e40cc7511454976a152825e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received Data Available. <br /></td></tr>
<tr class="separator:ga74f463b47e40cc7511454976a152825e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3a6657d876654173dbafd9de67e6ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga5c3a6657d876654173dbafd9de67e6ec">IIR_INT_SOURCE_CHARACTER_TIMEOUT_FIFO</a>&#160;&#160;&#160;(BIT(3) | BIT(2))</td></tr>
<tr class="memdesc:ga5c3a6657d876654173dbafd9de67e6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Timeout (FIFO), discussed below. <br /></td></tr>
<tr class="separator:ga5c3a6657d876654173dbafd9de67e6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556a7c6f27c7fc52f17cd695b2832aea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga556a7c6f27c7fc52f17cd695b2832aea">IIR_INT_SOURCE_THR_EMPTY</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga556a7c6f27c7fc52f17cd695b2832aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty. <br /></td></tr>
<tr class="separator:ga556a7c6f27c7fc52f17cd695b2832aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cbcd3dd87d3d7b819fb402d9d9adb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IIR_INT_SOURCE_MODEM_STATUS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga61cbcd3dd87d3d7b819fb402d9d9adb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac80b4a476f86d9109cc476ba46006220"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac80b4a476f86d9109cc476ba46006220">uart_subscribe_int</a> (uint32_t *bit_mask)</td></tr>
<tr class="memdesc:gac80b4a476f86d9109cc476ba46006220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subscribes and enables UART interrupts.  <a href="group__uart.html#gac80b4a476f86d9109cc476ba46006220">More...</a><br /></td></tr>
<tr class="separator:gac80b4a476f86d9109cc476ba46006220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c1277688ee861e2d81aa712406d45e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga41c1277688ee861e2d81aa712406d45e">uart_unsubscribe_int</a> ()</td></tr>
<tr class="memdesc:ga41c1277688ee861e2d81aa712406d45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsubscribes UART interrupts.  <a href="group__uart.html#ga41c1277688ee861e2d81aa712406d45e">More...</a><br /></td></tr>
<tr class="separator:ga41c1277688ee861e2d81aa712406d45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb0a374ff7bc33d3ca9955cdebbca8f"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabeb0a374ff7bc33d3ca9955cdebbca8f">uart_initialize_receiver_queue</a> ()</td></tr>
<tr class="memdesc:gabeb0a374ff7bc33d3ca9955cdebbca8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates the queue object that is going to be used as the UART information receiver. <br /></td></tr>
<tr class="separator:gabeb0a374ff7bc33d3ca9955cdebbca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30fd9313255082919e514e310164451"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gae30fd9313255082919e514e310164451">uart_free_receiver_queue</a> ()</td></tr>
<tr class="memdesc:gae30fd9313255082919e514e310164451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frees the UART's receiver queue object. <br /></td></tr>
<tr class="separator:gae30fd9313255082919e514e310164451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc19fdf5f6938c25bdb38c85c2b015a6"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gadc19fdf5f6938c25bdb38c85c2b015a6">uart_receiver_q_clear</a> ()</td></tr>
<tr class="memdesc:gadc19fdf5f6938c25bdb38c85c2b015a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the UART's receiver queue. <br /></td></tr>
<tr class="separator:gadc19fdf5f6938c25bdb38c85c2b015a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894ffa9c3fed8bf77e18ab5f58e0348f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga894ffa9c3fed8bf77e18ab5f58e0348f">uart_receiver_q_front</a> ()</td></tr>
<tr class="memdesc:ga894ffa9c3fed8bf77e18ab5f58e0348f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the receiver queue's front.  <a href="group__uart.html#ga894ffa9c3fed8bf77e18ab5f58e0348f">More...</a><br /></td></tr>
<tr class="separator:ga894ffa9c3fed8bf77e18ab5f58e0348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed520051f7303a4b429d1e70c39cad0c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaed520051f7303a4b429d1e70c39cad0c">uart_receiver_q_pop</a> ()</td></tr>
<tr class="memdesc:gaed520051f7303a4b429d1e70c39cad0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pop's the top element from the receiver queue.  <a href="group__uart.html#gaed520051f7303a4b429d1e70c39cad0c">More...</a><br /></td></tr>
<tr class="separator:gaed520051f7303a4b429d1e70c39cad0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec827d569f873f7f10c4cfee3d57853"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaaec827d569f873f7f10c4cfee3d57853">uart_receiver_q_empty</a> ()</td></tr>
<tr class="memdesc:gaaec827d569f873f7f10c4cfee3d57853"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sees if the UART receiver is empty or not.  <a href="group__uart.html#gaaec827d569f873f7f10c4cfee3d57853">More...</a><br /></td></tr>
<tr class="separator:gaaec827d569f873f7f10c4cfee3d57853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87438fcfddb4bb2b708a26e9f586e9e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaa87438fcfddb4bb2b708a26e9f586e9e">uart_receiver_q_size</a> ()</td></tr>
<tr class="memdesc:gaa87438fcfddb4bb2b708a26e9f586e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the receiver queue size.  <a href="group__uart.html#gaa87438fcfddb4bb2b708a26e9f586e9e">More...</a><br /></td></tr>
<tr class="separator:gaa87438fcfddb4bb2b708a26e9f586e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3de4248f50c0124d9952e309d3c2ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gacb3de4248f50c0124d9952e309d3c2ad">uart_print_conf</a> ()</td></tr>
<tr class="memdesc:gacb3de4248f50c0124d9952e309d3c2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the UART configuration in a human-readable way.  <a href="group__uart.html#gacb3de4248f50c0124d9952e309d3c2ad">More...</a><br /></td></tr>
<tr class="separator:gacb3de4248f50c0124d9952e309d3c2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e0a53521a69f3ec0bb4a9d4e7c0bbe"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac6e0a53521a69f3ec0bb4a9d4e7c0bbe">uart_set_conf</a> ()</td></tr>
<tr class="memdesc:gac6e0a53521a69f3ec0bb4a9d4e7c0bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the UART configuration to the one we're using.  <a href="group__uart.html#gac6e0a53521a69f3ec0bb4a9d4e7c0bbe">More...</a><br /></td></tr>
<tr class="separator:gac6e0a53521a69f3ec0bb4a9d4e7c0bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf3493c91394238152427ff1418e7ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gafdf3493c91394238152427ff1418e7ad">uart_send_char</a> (uint8_t to_send)</td></tr>
<tr class="memdesc:gafdf3493c91394238152427ff1418e7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a 8-bit char over the UART.  <a href="group__uart.html#gafdf3493c91394238152427ff1418e7ad">More...</a><br /></td></tr>
<tr class="separator:gafdf3493c91394238152427ff1418e7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d2da4dd20c731989c130bbe2cd4c85"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga67d2da4dd20c731989c130bbe2cd4c85">uart_ih</a> ()</td></tr>
<tr class="memdesc:ga67d2da4dd20c731989c130bbe2cd4c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles UART's interrupts. <br /></td></tr>
<tr class="separator:ga67d2da4dd20c731989c130bbe2cd4c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gafe355e275269c6aa189026decb3ffb8c"><td class="memItemLeft" align="right" valign="top">
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gafe355e275269c6aa189026decb3ffb8c">uart_received_char</a></td></tr>
<tr class="memdesc:gafe355e275269c6aa189026decb3ffb8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Char received via UART. <br /></td></tr>
<tr class="separator:gafe355e275269c6aa189026decb3ffb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
