{
    "example": "Mixed Kernels (RTL & CL)",
    "overview": [
        "This example has one RTL kernel and one CL kernel. Both RTL kernel and CL kernel perform vector addition. The CL kernel reads the output from RTL kernel as one of two inputs."
    ],
    "key_concepts": [ "Mixed Kernels"],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl2"
    ],
    "runtime": ["OpenCL"],
    "host_exe": "host",
    "targets": ["hw", "hw_emu"],
    "containers": [
	{
	   "name": "vadd",
	   "accelerators": [
	    {
  		"name": "krnl_vadd_rtl"
    	    },
	    {
	  	"name": "krnl_vadd"
	    }
	]
	}
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "July2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ],
    "match_makefile": "false",
    "sdx_gui": "false"
}
