v 20110115 2
B 400 400 20200 25200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2700 5875 5 10 0 0 0 0 1
device=TMS320C6713B
T 20550 25650 8 10 1 1 0 6 1
refdes=U?
P 5300 400 5300 100 1 0 1
{
T 5250 305 5 8 1 1 90 6 1
pinnumber=4
T 5300 455 9 8 1 1 90 0 1
pinlabel=Vss
T 5350 300 5 8 0 1 90 8 1
pinseq=4
T 5300 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5600 400 5600 100 1 0 1
{
T 5550 305 5 8 1 1 90 6 1
pinnumber=10
T 5600 455 9 8 1 1 90 0 1
pinlabel=Vss
T 5650 300 5 8 0 1 90 8 1
pinseq=10
T 5600 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 18600 20900 18600 1 0 1
{
T 20695 18645 5 8 1 1 0 0 1
pinnumber=204
T 20545 18595 9 8 1 1 0 6 1
pinlabel=CLKIN
T 20700 18550 5 8 0 1 0 2 1
pinseq=204
T 20550 18600 5 8 0 1 0 8 1
pintype=io
}
P 400 14200 100 14200 1 0 1
{
T 300 14250 5 8 1 1 0 6 1
pinnumber=3
T 450 14200 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 14150 5 8 0 1 0 8 1
pinseq=3
T 450 14200 5 8 0 1 0 2 1
pintype=io
}
P 1600 25600 1600 25900 1 0 1
{
T 1550 25695 5 8 1 1 90 0 1
pinnumber=178
T 1600 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 1650 25700 5 8 0 1 270 6 1
pinseq=178
T 1600 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 24600 20900 24600 1 0 1
{
T 20695 24645 5 8 1 1 0 0 1
pinnumber=193
T 20545 24595 9 8 1 1 0 6 1
pinlabel=TCK
T 20700 24550 5 8 0 1 0 2 1
pinseq=193
T 20550 24600 5 8 0 1 0 8 1
pintype=io
}
P 20600 24300 20900 24300 1 0 1
{
T 20695 24345 5 8 1 1 0 0 1
pinnumber=191
T 20545 24295 9 8 1 1 0 6 1
pinlabel=TDI
T 20700 24250 5 8 0 1 0 2 1
pinseq=191
T 20550 24300 5 8 0 1 0 8 1
pintype=out
}
P 20600 24000 20900 24000 1 0 1
{
T 20695 24045 5 8 1 1 0 0 1
pinnumber=187
T 20545 23995 9 8 1 1 0 6 1
pinlabel=TDO
T 20700 23950 5 8 0 1 0 2 1
pinseq=187
T 20550 24000 5 8 0 1 0 8 1
pintype=io
}
P 400 13900 100 13900 1 0 1
{
T 300 13950 5 8 1 1 0 6 1
pinnumber=11
T 450 13900 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 13850 5 8 0 1 0 8 1
pinseq=11
T 450 13900 5 8 0 1 0 2 1
pintype=io
}
P 400 13600 100 13600 1 0 1
{
T 300 13650 5 8 1 1 0 6 1
pinnumber=14
T 450 13600 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 13550 5 8 0 1 0 8 1
pinseq=14
T 450 13600 5 8 0 1 0 2 1
pintype=in
}
P 5900 400 5900 100 1 0 1
{
T 5850 305 5 8 1 1 90 6 1
pinnumber=15
T 5900 455 9 8 1 1 90 0 1
pinlabel=Vss
T 5950 300 5 8 0 1 90 8 1
pinseq=15
T 5900 450 5 8 0 1 90 2 1
pintype=in
}
P 20600 25200 20900 25200 1 0 1
{
T 20695 25245 5 8 1 1 0 0 1
pinnumber=176
T 20545 25195 9 8 1 1 0 6 1
pinlabel=/RESET
T 20700 25250 5 8 0 1 180 8 1
pinseq=176
T 20550 25200 5 8 0 1 180 2 1
pintype=io
}
P 6200 400 6200 100 1 0 1
{
T 6150 305 5 8 1 1 90 6 1
pinnumber=23
T 6200 455 9 8 1 1 90 0 1
pinlabel=Vss
T 6250 300 5 8 0 1 90 8 1
pinseq=23
T 6200 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 12300 20900 12300 1 0 1
{
T 20695 12345 5 8 1 1 0 0 1
pinnumber=172
T 20545 12295 9 8 1 1 0 6 1
pinlabel=HD13/GP[13]
T 20700 12350 5 8 0 1 180 8 1
pinseq=172
T 20550 12300 5 8 0 1 180 2 1
pintype=io
}
P 20600 12900 20900 12900 1 0 1
{
T 20695 12945 5 8 1 1 0 0 1
pinnumber=167
T 20545 12895 9 8 1 1 0 6 1
pinlabel=HD11/GP[11]
T 20700 12950 5 8 0 1 180 8 1
pinseq=167
T 20550 12900 5 8 0 1 180 2 1
pintype=io
}
P 400 20500 100 20500 1 0 1
{
T 305 20545 5 8 1 1 0 6 1
pinnumber=5
T 455 20495 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 20550 5 8 0 1 180 2 1
pinseq=5
T 450 20500 5 8 0 1 180 8 1
pintype=io
}
P 20600 14100 20900 14100 1 0 1
{
T 20695 14145 5 8 1 1 0 0 1
pinnumber=164
T 20545 14095 9 8 1 1 0 6 1
pinlabel=HD7/GP[3]
T 20700 14150 5 8 0 1 180 8 1
pinseq=164
T 20550 14100 5 8 0 1 180 2 1
pintype=io
}
P 6500 400 6500 100 1 0 1
{
T 6450 305 5 8 1 1 90 6 1
pinnumber=26
T 6500 455 9 8 1 1 90 0 1
pinlabel=Vss
T 6550 300 5 8 0 1 90 8 1
pinseq=26
T 6500 450 5 8 0 1 90 2 1
pintype=io
}
P 6800 400 6800 100 1 0 1
{
T 6750 305 5 8 1 1 90 6 1
pinnumber=30
T 6800 455 9 8 1 1 90 0 1
pinlabel=Vss
T 6850 300 5 8 0 1 90 8 1
pinseq=30
T 6800 450 5 8 0 1 90 2 1
pintype=io
}
T 2700 5650 5 10 0 0 0 0 1
footprint=HLQFP_208
T 2700 5450 5 10 0 0 0 0 1
numslots=0
T 0 25650 3 10 1 0 0 0 1
TMS320C6713B
T 2700 6075 5 10 0 0 0 0 1
description=32bit DSP
T 2700 5250 5 10 0 0 0 0 1
documentation=http://www.ti.com/lit/ds/symlink/tms320c6713b.pdf
P 7100 400 7100 100 1 0 1
{
T 7050 305 5 8 1 1 90 6 1
pinnumber=34
T 7100 455 9 8 1 1 90 0 1
pinlabel=Vss
T 7150 300 5 8 0 1 90 8 1
pinseq=34
T 7100 450 5 8 0 1 90 2 1
pintype=pwr
}
P 400 13300 100 13300 1 0 1
{
T 300 13350 5 8 1 1 0 6 1
pinnumber=22
T 450 13300 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 13250 5 8 0 1 0 8 1
pinseq=22
T 450 13300 5 8 0 1 0 2 1
pintype=io
}
P 400 20200 100 20200 1 0 1
{
T 305 20245 5 8 1 1 0 6 1
pinnumber=9
T 455 20195 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 20250 5 8 0 1 180 2 1
pinseq=9
T 450 20200 5 8 0 1 180 8 1
pintype=io
}
P 7400 400 7400 100 1 0 1
{
T 7350 305 5 8 1 1 90 6 1
pinnumber=39
T 7400 455 9 8 1 1 90 0 1
pinlabel=Vss
T 7450 300 5 8 0 1 90 8 1
pinseq=39
T 7400 450 5 8 0 1 90 2 1
pintype=io
}
P 1900 25600 1900 25900 1 0 1
{
T 1850 25695 5 8 1 1 90 0 1
pinnumber=179
T 1900 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 1950 25700 5 8 0 1 270 6 1
pinseq=179
T 1900 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 23700 20900 23700 1 0 1
{
T 20695 23745 5 8 1 1 0 0 1
pinnumber=197
T 20545 23695 9 8 1 1 0 6 1
pinlabel=/TRST
T 20700 23650 5 8 0 1 0 2 1
pinseq=197
T 20550 23700 5 8 0 1 0 8 1
pintype=io
}
P 20600 23400 20900 23400 1 0 1
{
T 20695 23445 5 8 1 1 0 0 1
pinnumber=192
T 20545 23395 9 8 1 1 0 6 1
pinlabel=TMS
T 20700 23350 5 8 0 1 0 2 1
pinseq=192
T 20550 23400 5 8 0 1 0 8 1
pintype=out
}
P 400 19900 100 19900 1 0 1
{
T 305 19945 5 8 1 1 0 6 1
pinnumber=25
T 455 19895 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 19950 5 8 0 1 180 2 1
pinseq=25
T 450 19900 5 8 0 1 180 8 1
pintype=io
}
P 17800 25600 17800 25900 1 0 1
{
T 17750 25695 5 8 1 1 90 0 1
pinnumber=185
T 17800 25545 9 8 1 1 90 6 1
pinlabel=EMU1
T 17850 25700 5 8 0 1 270 6 1
pinseq=185
T 17800 25550 5 8 0 1 270 0 1
pintype=io
}
P 400 19600 100 19600 1 0 1
{
T 305 19645 5 8 1 1 0 6 1
pinnumber=44
T 455 19595 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 19650 5 8 0 1 180 2 1
pinseq=44
T 450 19600 5 8 0 1 180 8 1
pintype=io
}
P 20600 11700 20900 11700 1 0 1
{
T 20695 11745 5 8 1 1 0 0 1
pinnumber=174
T 20545 11695 9 8 1 1 0 6 1
pinlabel=HD15/GP[15]
T 20700 11750 5 8 0 1 180 8 1
pinseq=174
T 20550 11700 5 8 0 1 180 2 1
pintype=io
}
P 7700 400 7700 100 1 0 1
{
T 7650 305 5 8 1 1 90 6 1
pinnumber=45
T 7700 455 9 8 1 1 90 0 1
pinlabel=Vss
T 7750 300 5 8 0 1 90 8 1
pinseq=45
T 7700 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 13200 20900 13200 1 0 1
{
T 20695 13245 5 8 1 1 0 0 1
pinnumber=166
T 20545 13195 9 8 1 1 0 6 1
pinlabel=HD10/GP[10]
T 20700 13250 5 8 0 1 180 8 1
pinseq=166
T 20550 13200 5 8 0 1 180 2 1
pintype=io
}
P 20600 13800 20900 13800 1 0 1
{
T 20695 13845 5 8 1 1 0 0 1
pinnumber=160
T 20545 13795 9 8 1 1 0 6 1
pinlabel=HD8/GP[8]
T 20700 13850 5 8 0 1 180 8 1
pinseq=160
T 20550 13800 5 8 0 1 180 2 1
pintype=io
}
P 20600 14700 20900 14700 1 0 1
{
T 20695 14745 5 8 1 1 0 0 1
pinnumber=159
T 20545 14695 9 8 1 1 0 6 1
pinlabel=HD5/AHCLKX1
T 20700 14750 5 8 0 1 180 8 1
pinseq=159
T 20550 14700 5 8 0 1 180 2 1
pintype=io
}
P 400 13000 100 13000 1 0 1
{
T 300 13050 5 8 1 1 0 6 1
pinnumber=29
T 450 13000 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 12950 5 8 0 1 0 8 1
pinseq=29
T 450 13000 5 8 0 1 0 2 1
pintype=io
}
P 8000 400 8000 100 1 0 1
{
T 7950 305 5 8 1 1 90 6 1
pinnumber=48
T 8000 455 9 8 1 1 90 0 1
pinlabel=Vss
T 8050 300 5 8 0 1 90 8 1
pinseq=48
T 8000 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 4500 20900 4500 1 0 1
{
T 20695 4545 5 8 1 1 0 0 1
pinnumber=6
T 20545 4495 9 8 1 1 0 6 1
pinlabel=GP[5] (EXT _INT5)/AMUTEIN0
T 20700 4550 5 8 0 1 180 8 1
pinseq=6
T 20550 4500 5 8 0 1 180 2 1
pintype=pwr
}
P 20600 5100 20900 5100 1 0 1
{
T 20695 5145 5 8 1 1 0 0 1
pinnumber=1
T 20545 5095 9 8 1 1 0 6 1
pinlabel=GP[4] (EXT _INT4)/AMUTEIN1
T 20700 5150 5 8 0 1 180 8 1
pinseq=1
T 20550 5100 5 8 0 1 180 2 1
pintype=io
}
P 400 12700 100 12700 1 0 1
{
T 300 12750 5 8 1 1 0 6 1
pinnumber=35
T 450 12700 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 12650 5 8 0 1 0 8 1
pinseq=35
T 450 12700 5 8 0 1 0 2 1
pintype=io
}
P 20600 18300 20900 18300 1 0 1
{
T 20695 18345 5 8 1 1 0 0 1
pinnumber=205
T 20545 18295 9 8 1 1 0 6 1
pinlabel=CLK MODE0
T 20700 18250 5 8 0 1 0 2 1
pinseq=205
T 20550 18300 5 8 0 1 0 8 1
pintype=io
}
P 18700 25600 18700 25900 1 0 1
{
T 18650 25695 5 8 1 1 90 0 1
pinnumber=202
T 18700 25545 9 8 1 1 90 6 1
pinlabel=PLLHV
T 18750 25700 5 8 0 1 90 2 1
pinseq=202
T 18700 25550 5 8 0 1 90 8 1
pintype=io
}
P 8600 400 8600 100 1 0 1
{
T 8550 305 5 8 1 1 90 6 1
pinnumber=52
T 8600 455 9 8 1 1 90 0 1
pinlabel=Vss
T 8650 300 5 8 0 1 90 8 1
pinseq=52
T 8600 450 5 8 0 1 90 2 1
pintype=io
}
P 400 12400 100 12400 1 0 1
{
T 300 12450 5 8 1 1 0 6 1
pinnumber=40
T 450 12400 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 12350 5 8 0 1 0 8 1
pinseq=40
T 450 12400 5 8 0 1 0 2 1
pintype=out
}
P 8300 400 8300 100 1 0 1
{
T 8250 305 5 8 1 1 90 6 1
pinnumber=49
T 8300 455 9 8 1 1 90 0 1
pinlabel=Vss
T 8350 300 5 8 0 1 90 8 1
pinseq=49
T 8300 450 5 8 0 1 90 2 1
pintype=io
}
P 8900 400 8900 100 1 0 1
{
T 8850 305 5 8 1 1 90 6 1
pinnumber=54
T 8900 455 9 8 1 1 90 0 1
pinlabel=Vss
T 8950 300 5 8 0 1 90 8 1
pinseq=54
T 8900 450 5 8 0 1 90 2 1
pintype=io
}
P 400 19300 100 19300 1 0 1
{
T 305 19345 5 8 1 1 0 6 1
pinnumber=47
T 455 19295 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 19350 5 8 0 1 180 2 1
pinseq=47
T 450 19300 5 8 0 1 180 8 1
pintype=in
}
P 2200 25600 2200 25900 1 0 1
{
T 2150 25695 5 8 1 1 90 0 1
pinnumber=180
T 2200 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 2250 25700 5 8 0 1 270 6 1
pinseq=180
T 2200 25550 5 8 0 1 270 0 1
pintype=io
}
P 18400 25600 18400 25900 1 0 1
{
T 18350 25695 5 8 1 1 90 0 1
pinnumber=175
T 18400 25545 9 8 1 1 90 6 1
pinlabel=NMI
T 18450 25700 5 8 0 1 90 2 1
pinseq=175
T 18400 25550 5 8 0 1 90 8 1
pintype=io
}
P 20600 12000 20900 12000 1 0 1
{
T 20695 12045 5 8 1 1 0 0 1
pinnumber=173
T 20545 11995 9 8 1 1 0 6 1
pinlabel=HD14/GP[14]
T 20700 12050 5 8 0 1 180 8 1
pinseq=173
T 20550 12000 5 8 0 1 180 2 1
pintype=io
}
P 20600 12600 20900 12600 1 0 1
{
T 20695 12645 5 8 1 1 0 0 1
pinnumber=168
T 20545 12595 9 8 1 1 0 6 1
pinlabel=HD12/GP[12]
T 20700 12650 5 8 0 1 180 8 1
pinseq=168
T 20550 12600 5 8 0 1 180 2 1
pintype=io
}
P 20600 13500 20900 13500 1 0 1
{
T 20695 13545 5 8 1 1 0 0 1
pinnumber=165
T 20545 13495 9 8 1 1 0 6 1
pinlabel=HD9/GP[9]
T 20700 13550 5 8 0 1 180 8 1
pinseq=165
T 20550 13500 5 8 0 1 180 2 1
pintype=io
}
P 20600 14400 20900 14400 1 0 1
{
T 20695 14445 5 8 1 1 0 0 1
pinnumber=161
T 20545 14395 9 8 1 1 0 6 1
pinlabel=HD6/AHCLKR1
T 20700 14450 5 8 0 1 180 8 1
pinseq=161
T 20550 14400 5 8 0 1 180 2 1
pintype=io
}
P 400 12100 100 12100 1 0 1
{
T 300 12150 5 8 1 1 0 6 1
pinnumber=43
T 450 12100 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 12050 5 8 0 1 0 8 1
pinseq=43
T 450 12100 5 8 0 1 0 2 1
pintype=io
}
P 20600 15000 20900 15000 1 0 1
{
T 20695 15045 5 8 1 1 0 0 1
pinnumber=156
T 20545 14995 9 8 1 1 0 6 1
pinlabel=HD4/GP[0]
T 20700 15050 5 8 0 1 180 8 1
pinseq=156
T 20550 15000 5 8 0 1 180 2 1
pintype=io
}
P 20600 15300 20900 15300 1 0 1
{
T 20695 15345 5 8 1 1 0 0 1
pinnumber=154
T 20545 15295 9 8 1 1 0 6 1
pinlabel=HD3/AMUTE1
T 20700 15350 5 8 0 1 180 8 1
pinseq=154
T 20550 15300 5 8 0 1 180 2 1
pintype=io
}
P 400 19000 100 19000 1 0 1
{
T 305 19045 5 8 1 1 0 6 1
pinnumber=55
T 455 18995 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 19050 5 8 0 1 180 2 1
pinseq=55
T 450 19000 5 8 0 1 180 8 1
pintype=pwr
}
P 20600 4800 20900 4800 1 0 1
{
T 20695 4845 5 8 1 1 0 0 1
pinnumber=2
T 20545 4795 9 8 1 1 0 6 1
pinlabel=GP[6] (EXT _INT6)
T 20700 4850 5 8 0 1 180 8 1
pinseq=2
T 20550 4800 5 8 0 1 180 2 1
pintype=io
}
P 9200 400 9200 100 1 0 1
{
T 9150 305 5 8 1 1 90 6 1
pinnumber=59
T 9200 455 9 8 1 1 90 0 1
pinlabel=Vss
T 9250 300 5 8 0 1 90 8 1
pinseq=59
T 9200 450 5 8 0 1 90 2 1
pintype=io
}
P 400 11800 100 11800 1 0 1
{
T 300 11850 5 8 1 1 0 6 1
pinnumber=46
T 450 11800 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 11750 5 8 0 1 0 8 1
pinseq=46
T 450 11800 5 8 0 1 0 2 1
pintype=io
}
P 400 11500 100 11500 1 0 1
{
T 300 11550 5 8 1 1 0 6 1
pinnumber=50
T 450 11500 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 11450 5 8 0 1 0 8 1
pinseq=50
T 450 11500 5 8 0 1 0 2 1
pintype=io
}
P 2500 25600 2500 25900 1 0 1
{
T 2450 25695 5 8 1 1 90 0 1
pinnumber=181
T 2500 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 2550 25700 5 8 0 1 270 6 1
pinseq=181
T 2500 25550 5 8 0 1 270 0 1
pintype=out
}
P 9500 400 9500 100 1 0 1
{
T 9450 305 5 8 1 1 90 6 1
pinnumber=66
T 9500 455 9 8 1 1 90 0 1
pinlabel=Vss
T 9550 300 5 8 0 1 90 8 1
pinseq=66
T 9500 450 5 8 0 1 90 2 1
pintype=io
}
P 17500 25600 17500 25900 1 0 1
{
T 17450 25695 5 8 1 1 90 0 1
pinnumber=186
T 17500 25545 9 8 1 1 90 6 1
pinlabel=EMU0
T 17550 25700 5 8 0 1 270 6 1
pinseq=186
T 17500 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 17700 20900 17700 1 0 1
{
T 20695 17745 5 8 1 1 0 0 1
pinnumber=184
T 20545 17695 9 8 1 1 0 6 1
pinlabel=CLKOUT3
T 20700 17650 5 8 0 1 0 2 1
pinseq=184
T 20550 17700 5 8 0 1 0 8 1
pintype=in
}
P 400 11200 100 11200 1 0 1
{
T 300 11250 5 8 1 1 0 6 1
pinnumber=51
T 450 11200 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 11150 5 8 0 1 0 8 1
pinseq=51
T 450 11200 5 8 0 1 0 2 1
pintype=in
}
P 2800 25600 2800 25900 1 0 1
{
T 2750 25695 5 8 1 1 90 0 1
pinnumber=198
T 2800 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 2850 25700 5 8 0 1 270 6 1
pinseq=198
T 2800 25550 5 8 0 1 270 0 1
pintype=io
}
P 9800 400 9800 100 1 0 1
{
T 9750 305 5 8 1 1 90 6 1
pinnumber=73
T 9800 455 9 8 1 1 90 0 1
pinlabel=Vss
T 9850 300 5 8 0 1 90 8 1
pinseq=73
T 9800 450 5 8 0 1 90 2 1
pintype=io
}
P 400 10900 100 10900 1 0 1
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=53
T 450 10900 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 10850 5 8 0 1 0 8 1
pinseq=53
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 400 10600 100 10600 1 0 1
{
T 300 10650 5 8 1 1 0 6 1
pinnumber=60
T 450 10600 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 10550 5 8 0 1 0 8 1
pinseq=60
T 450 10600 5 8 0 1 0 2 1
pintype=io
}
P 400 18700 100 18700 1 0 1
{
T 305 18745 5 8 1 1 0 6 1
pinnumber=58
T 455 18695 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 18750 5 8 0 1 180 2 1
pinseq=58
T 450 18700 5 8 0 1 180 8 1
pintype=io
}
P 10100 400 10100 100 1 0 1
{
T 10050 305 5 8 1 1 90 6 1
pinnumber=81
T 10100 455 9 8 1 1 90 0 1
pinlabel=Vss
T 10150 300 5 8 0 1 90 8 1
pinseq=81
T 10100 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 15600 20900 15600 1 0 1
{
T 20695 15645 5 8 1 1 0 0 1
pinnumber=155
T 20545 15595 9 8 1 1 0 6 1
pinlabel=HD2/AFSX1
T 20700 15650 5 8 0 1 180 8 1
pinseq=155
T 20550 15600 5 8 0 1 180 2 1
pintype=io
}
P 400 18400 100 18400 1 0 1
{
T 305 18445 5 8 1 1 0 6 1
pinnumber=65
T 455 18395 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 18450 5 8 0 1 180 2 1
pinseq=65
T 450 18400 5 8 0 1 180 8 1
pintype=io
}
P 20600 15900 20900 15900 1 0 1
{
T 20695 15945 5 8 1 1 0 0 1
pinnumber=152
T 20545 15895 9 8 1 1 0 6 1
pinlabel=HD1/AXR1[7]
T 20700 15950 5 8 0 1 180 8 1
pinseq=152
T 20550 15900 5 8 0 1 180 2 1
pintype=io
}
P 400 16000 100 16000 1 0 1
{
T 305 16045 5 8 1 1 0 6 1
pinnumber=141
T 455 15995 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 15950 5 8 0 1 0 8 1
pinseq=141
T 450 16000 5 8 0 1 0 2 1
pintype=io
}
P 400 7300 100 7300 1 0 1
{
T 305 7345 5 8 1 1 0 6 1
pinnumber=157
T 455 7295 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 7250 5 8 0 1 0 8 1
pinseq=157
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 400 15700 100 15700 1 0 1
{
T 305 15745 5 8 1 1 0 6 1
pinnumber=162
T 455 15695 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 15650 5 8 0 1 0 8 1
pinseq=162
T 450 15700 5 8 0 1 0 2 1
pintype=out
}
P 400 7000 100 7000 1 0 1
{
T 305 7045 5 8 1 1 0 6 1
pinnumber=169
T 455 6995 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 6950 5 8 0 1 0 8 1
pinseq=169
T 450 7000 5 8 0 1 0 2 1
pintype=in
}
P 400 6700 100 6700 1 0 1
{
T 305 6745 5 8 1 1 0 6 1
pinnumber=171
T 455 6695 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 6650 5 8 0 1 0 8 1
pinseq=171
T 450 6700 5 8 0 1 0 2 1
pintype=in
}
P 400 15400 100 15400 1 0 1
{
T 305 15445 5 8 1 1 0 6 1
pinnumber=183
T 455 15395 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 15350 5 8 0 1 0 8 1
pinseq=183
T 450 15400 5 8 0 1 0 2 1
pintype=io
}
P 400 6400 100 6400 1 0 1
{
T 305 6445 5 8 1 1 0 6 1
pinnumber=177
T 455 6395 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 6350 5 8 0 1 0 8 1
pinseq=177
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 400 6100 100 6100 1 0 1
{
T 305 6145 5 8 1 1 0 6 1
pinnumber=190
T 455 6095 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 6050 5 8 0 1 0 8 1
pinseq=190
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 400 15100 100 15100 1 0 1
{
T 305 15145 5 8 1 1 0 6 1
pinnumber=188
T 455 15095 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 15050 5 8 0 1 0 8 1
pinseq=188
T 450 15100 5 8 0 1 0 2 1
pintype=io
}
P 14500 25600 14500 25900 1 0 1
{
T 14450 25695 5 8 1 1 90 0 1
pinnumber=109
T 14500 25545 9 8 1 1 90 6 1
pinlabel=EA21
T 14550 25700 5 8 0 1 90 2 1
pinseq=109
T 14500 25550 5 8 0 1 90 8 1
pintype=io
}
P 15400 25600 15400 25900 1 0 1
{
T 15350 25695 5 8 1 1 90 0 1
pinnumber=108
T 15400 25545 9 8 1 1 90 6 1
pinlabel=/BE1
T 15450 25700 5 8 0 1 90 2 1
pinseq=108
T 15400 25550 5 8 0 1 90 8 1
pintype=io
}
P 400 5800 100 5800 1 0 1
{
T 305 5845 5 8 1 1 0 6 1
pinnumber=195
T 455 5795 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 5750 5 8 0 1 0 8 1
pinseq=195
T 450 5800 5 8 0 1 0 2 1
pintype=io
}
P 16900 25600 16900 25900 1 0 1
{
T 16850 25695 5 8 1 1 90 0 1
pinnumber=57
T 16900 25545 9 8 1 1 90 6 1
pinlabel=/CE3
T 16950 25700 5 8 0 1 90 2 1
pinseq=57
T 16900 25550 5 8 0 1 90 8 1
pintype=io
}
P 9100 25600 9100 25900 1 0 1
{
T 9050 25695 5 8 1 1 90 0 1
pinnumber=63
T 9100 25545 9 8 1 1 90 6 1
pinlabel=EA3
T 9150 25700 5 8 0 1 90 2 1
pinseq=63
T 9100 25550 5 8 0 1 90 8 1
pintype=out
}
P 9700 25600 9700 25900 1 0 1
{
T 9650 25695 5 8 1 1 90 0 1
pinnumber=68
T 9700 25545 9 8 1 1 90 6 1
pinlabel=EA5
T 9750 25700 5 8 0 1 90 2 1
pinseq=68
T 9700 25550 5 8 0 1 90 8 1
pintype=io
}
P 10600 25600 10600 25900 1 0 1
{
T 10550 25695 5 8 1 1 90 0 1
pinnumber=71
T 10600 25545 9 8 1 1 90 6 1
pinlabel=EA8
T 10650 25700 5 8 0 1 90 2 1
pinseq=71
T 10600 25550 5 8 0 1 90 8 1
pintype=io
}
P 11200 25600 11200 25900 1 0 1
{
T 11150 25695 5 8 1 1 90 0 1
pinnumber=76
T 11200 25545 9 8 1 1 90 6 1
pinlabel=EA10
T 11250 25700 5 8 0 1 90 2 1
pinseq=76
T 11200 25550 5 8 0 1 90 8 1
pintype=in
}
P 20600 6000 20900 6000 1 0 1
{
T 20695 6045 5 8 1 1 0 0 1
pinnumber=79
T 20545 5995 9 8 1 1 0 6 1
pinlabel=/ARE / /SDCAS / /SSADS
T 20700 5950 5 8 0 1 0 2 1
pinseq=79
T 20550 6000 5 8 0 1 0 8 1
pintype=in
}
P 20600 5700 20900 5700 1 0 1
{
T 20695 5745 5 8 1 1 0 0 1
pinnumber=83
T 20545 5695 9 8 1 1 0 6 1
netname=/AWE / /SDWE / /SSWE
T 20700 5650 5 8 0 1 0 2 1
pinseq=83
T 20550 5700 5 8 0 1 0 8 1
pintype=io
}
P 400 14800 100 14800 1 0 1
{
T 305 14845 5 8 1 1 0 6 1
pinnumber=206
T 455 14795 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 14750 5 8 0 1 0 8 1
pinseq=206
T 450 14800 5 8 0 1 0 2 1
pintype=io
}
P 11800 25600 11800 25900 1 0 1
{
T 11750 25695 5 8 1 1 90 0 1
pinnumber=93
T 11800 25545 9 8 1 1 90 6 1
pinlabel=EA12
T 11850 25700 5 8 0 1 90 2 1
pinseq=93
T 11800 25550 5 8 0 1 90 8 1
pintype=io
}
P 13300 25600 13300 25900 1 0 1
{
T 13250 25695 5 8 1 1 90 0 1
pinnumber=99
T 13300 25545 9 8 1 1 90 6 1
pinlabel=EA17
T 13350 25700 5 8 0 1 90 2 1
pinseq=99
T 13300 25550 5 8 0 1 90 8 1
pintype=io
}
P 16000 25600 16000 25900 1 0 1
{
T 15950 25695 5 8 1 1 90 0 1
pinnumber=102
T 16000 25545 9 8 1 1 90 6 1
pinlabel=/CE0
T 16050 25700 5 8 0 1 90 2 1
pinseq=102
T 16000 25550 5 8 0 1 90 8 1
pintype=io
}
P 400 5500 100 5500 1 0 1
{
T 305 5545 5 8 1 1 0 6 1
pinnumber=196
T 455 5495 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 5450 5 8 0 1 0 8 1
pinseq=196
T 450 5500 5 8 0 1 0 2 1
pintype=io
}
P 15100 25600 15100 25900 1 0 1
{
T 15050 25695 5 8 1 1 90 0 1
pinnumber=110
T 15100 25545 9 8 1 1 90 6 1
pinlabel=/BE0
T 15150 25700 5 8 0 1 90 2 1
pinseq=110
T 15100 25550 5 8 0 1 90 8 1
pintype=io
}
P 400 5200 100 5200 1 0 1
{
T 305 5245 5 8 1 1 0 6 1
pinnumber=201
T 455 5195 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 5150 5 8 0 1 0 8 1
pinseq=201
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 16600 25600 16600 25900 1 0 1
{
T 16550 25695 5 8 1 1 90 0 1
pinnumber=61
T 16600 25545 9 8 1 1 90 6 1
pinlabel=/CE2
T 16650 25700 5 8 0 1 90 2 1
pinseq=61
T 16600 25550 5 8 0 1 90 8 1
pintype=io
}
P 9400 25600 9400 25900 1 0 1
{
T 9350 25695 5 8 1 1 90 0 1
pinnumber=64
T 9400 25545 9 8 1 1 90 6 1
pinlabel=EA4
T 9450 25700 5 8 0 1 90 2 1
pinseq=64
T 9400 25550 5 8 0 1 90 8 1
pintype=out
}
P 10000 25600 10000 25900 1 0 1
{
T 9950 25695 5 8 1 1 90 0 1
pinnumber=69
T 10000 25545 9 8 1 1 90 6 1
pinlabel=EA6
T 10050 25700 5 8 0 1 90 2 1
pinseq=69
T 10000 25550 5 8 0 1 90 8 1
pintype=io
}
P 20600 6300 20900 6300 1 0 1
{
T 20695 6345 5 8 1 1 0 0 1
pinnumber=75
T 20545 6295 9 8 1 1 0 6 1
pinlabel=/AOE / /SDRAS / /SSOE
T 20700 6250 5 8 0 1 0 2 1
pinseq=75
T 20550 6300 5 8 0 1 0 8 1
pintype=in
}
P 11500 25600 11500 25900 1 0 1
{
T 11450 25695 5 8 1 1 90 0 1
pinnumber=86
T 11500 25545 9 8 1 1 90 6 1
pinlabel=EA11
T 11550 25700 5 8 0 1 90 2 1
pinseq=86
T 11500 25550 5 8 0 1 90 8 1
pintype=io
}
P 12100 25600 12100 25900 1 0 1
{
T 12050 25695 5 8 1 1 90 0 1
pinnumber=91
T 12100 25545 9 8 1 1 90 6 1
pinlabel=EA13
T 12150 25700 5 8 0 1 90 2 1
pinseq=91
T 12100 25550 5 8 0 1 90 8 1
pintype=io
}
P 12700 25600 12700 25900 1 0 1
{
T 12650 25695 5 8 1 1 90 0 1
pinnumber=94
T 12700 25545 9 8 1 1 90 6 1
pinlabel=EA15
T 12750 25700 5 8 0 1 90 2 1
pinseq=94
T 12700 25550 5 8 0 1 90 8 1
pintype=io
}
P 13900 25600 13900 25900 1 0 1
{
T 13850 25695 5 8 1 1 90 0 1
pinnumber=100
T 13900 25545 9 8 1 1 90 6 1
pinlabel=EA19
T 13950 25700 5 8 0 1 90 2 1
pinseq=100
T 13900 25550 5 8 0 1 90 8 1
pintype=io
}
P 16300 25600 16300 25900 1 0 1
{
T 16250 25695 5 8 1 1 90 0 1
pinnumber=103
T 16300 25545 9 8 1 1 90 6 1
pinlabel=/CE1
T 16350 25700 5 8 0 1 90 2 1
pinseq=103
T 16300 25550 5 8 0 1 90 8 1
pintype=io
}
P 400 4900 100 4900 1 0 1
{
T 305 4945 5 8 1 1 0 6 1
pinnumber=208
T 455 4895 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 4850 5 8 0 1 0 8 1
pinseq=208
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 20600 6600 20900 6600 1 0 1
{
T 20695 6645 5 8 1 1 0 0 1
pinnumber=56
T 20545 6595 9 8 1 1 0 6 1
pinlabel=ARDY
T 20700 6550 5 8 0 1 0 2 1
pinseq=56
T 20550 6600 5 8 0 1 0 8 1
pintype=io
}
P 8800 25600 8800 25900 1 0 1
{
T 8750 25695 5 8 1 1 90 0 1
pinnumber=62
T 8800 25545 9 8 1 1 90 6 1
pinlabel=EA2
T 8850 25700 5 8 0 1 90 2 1
pinseq=62
T 8800 25550 5 8 0 1 90 8 1
pintype=io
}
P 10300 25600 10300 25900 1 0 1
{
T 10250 25695 5 8 1 1 90 0 1
pinnumber=70
T 10300 25545 9 8 1 1 90 6 1
pinlabel=EA7
T 10350 25700 5 8 0 1 90 2 1
pinseq=70
T 10300 25550 5 8 0 1 90 8 1
pintype=io
}
P 10900 25600 10900 25900 1 0 1
{
T 10850 25695 5 8 1 1 90 0 1
pinnumber=74
T 10900 25545 9 8 1 1 90 6 1
pinlabel=EA9
T 10950 25700 5 8 0 1 90 2 1
pinseq=74
T 10900 25550 5 8 0 1 90 8 1
pintype=io
}
P 20600 16800 20900 16800 1 0 1
{
T 20695 16845 5 8 1 1 0 0 1
pinnumber=77
T 20545 16795 9 8 1 1 0 6 1
pinlabel=ECLKOUT
T 20700 16750 5 8 0 1 0 2 1
pinseq=77
T 20550 16800 5 8 0 1 0 8 1
pintype=in
}
P 20600 17100 20900 17100 1 0 1
{
T 20695 17145 5 8 1 1 0 0 1
pinnumber=78
T 20545 17095 9 8 1 1 0 6 1
pinlabel=ECLKIN
T 20700 17050 5 8 0 1 0 2 1
pinseq=78
T 20550 17100 5 8 0 1 0 8 1
pintype=in
}
P 20600 18000 20900 18000 1 0 1
{
T 20695 18045 5 8 1 1 0 0 1
pinnumber=82
T 20545 17995 9 8 1 1 0 6 1
pinlabel=CLKOUT/GP[2]
T 20700 17950 5 8 0 1 0 2 1
pinseq=82
T 20550 18000 5 8 0 1 0 8 1
pintype=io
}
P 12400 25600 12400 25900 1 0 1
{
T 12350 25695 5 8 1 1 90 0 1
pinnumber=90
T 12400 25545 9 8 1 1 90 6 1
pinlabel=EA14
T 12450 25700 5 8 0 1 90 2 1
pinseq=90
T 12400 25550 5 8 0 1 90 8 1
pintype=io
}
P 13000 25600 13000 25900 1 0 1
{
T 12950 25695 5 8 1 1 90 0 1
pinnumber=92
T 13000 25545 9 8 1 1 90 6 1
pinlabel=EA16
T 13050 25700 5 8 0 1 90 2 1
pinseq=92
T 13000 25550 5 8 0 1 90 8 1
pintype=io
}
P 13600 25600 13600 25900 1 0 1
{
T 13550 25695 5 8 1 1 90 0 1
pinnumber=95
T 13600 25545 9 8 1 1 90 6 1
pinlabel=EA18
T 13650 25700 5 8 0 1 90 2 1
pinseq=95
T 13600 25550 5 8 0 1 90 8 1
pintype=io
}
P 14200 25600 14200 25900 1 0 1
{
T 14150 25695 5 8 1 1 90 0 1
pinnumber=101
T 14200 25545 9 8 1 1 90 6 1
pinlabel=EA20
T 14250 25700 5 8 0 1 90 2 1
pinseq=101
T 14200 25550 5 8 0 1 90 8 1
pintype=io
}
P 20600 11100 20900 11100 1 0 1
{
T 20695 11145 5 8 1 1 0 0 1
pinnumber=8
T 20545 11095 9 8 1 1 0 6 1
pinlabel=CLKS1/SCL1
T 20700 11050 5 8 0 1 0 2 1
pinseq=8
T 20550 11100 5 8 0 1 0 8 1
pintype=pwr
}
P 10400 400 10400 100 1 0 1
{
T 10350 305 5 8 1 1 90 6 1
pinnumber=85
T 10400 455 9 8 1 1 90 0 1
pinlabel=Vss
T 10450 300 5 8 0 1 90 8 1
pinseq=85
T 10400 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 4200 20900 4200 1 0 1
{
T 20695 4245 5 8 1 1 0 0 1
pinnumber=7
T 20545 4195 9 8 1 1 0 6 1
pinlabel=GP[7] (EXT _INT7)
T 20700 4250 5 8 0 1 180 8 1
pinseq=7
T 20550 4200 5 8 0 1 180 2 1
pintype=io
}
P 10700 400 10700 100 1 0 1
{
T 10650 305 5 8 1 1 90 6 1
pinnumber=88
T 10700 455 9 8 1 1 90 0 1
pinlabel=Vss
T 10750 300 5 8 0 1 90 8 1
pinseq=88
T 10700 450 5 8 0 1 90 2 1
pintype=io
}
P 11000 400 11000 100 1 0 1
{
T 10950 305 5 8 1 1 90 6 1
pinnumber=97
T 11000 455 9 8 1 1 90 0 1
pinlabel=Vss
T 11050 300 5 8 0 1 90 8 1
pinseq=97
T 11000 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 3300 20900 3300 1 0 1
{
T 20695 3345 5 8 1 1 0 0 1
pinnumber=153
T 20545 3295 9 8 1 1 0 6 1
pinlabel=/HAS / ACLKX1
T 20700 3250 5 8 0 1 0 2 1
pinseq=153
T 20550 3300 5 8 0 1 0 8 1
pintype=io
}
P 20600 7200 20900 7200 1 0 1
{
T 20695 7245 5 8 1 1 0 0 1
pinnumber=151
T 20545 7195 9 8 1 1 0 6 1
pinlabel=/HDS1 / AXR1[6]
T 20700 7150 5 8 0 1 0 2 1
pinseq=151
T 20550 7200 5 8 0 1 0 8 1
pintype=out
}
P 20600 16200 20900 16200 1 0 1
{
T 20695 16245 5 8 1 1 0 0 1
pinnumber=147
T 20545 16195 9 8 1 1 0 6 1
pinlabel=HD0/AXR1[2]
T 20700 16250 5 8 0 1 180 8 1
pinseq=147
T 20550 16200 5 8 0 1 180 2 1
pintype=io
}
P 20600 9000 20900 9000 1 0 1
{
T 20695 9045 5 8 1 1 0 0 1
pinnumber=13
T 20545 8995 9 8 1 1 0 6 1
pinlabel=TOUT1/AXR0[4]
T 20700 8950 5 8 0 1 0 2 1
pinseq=13
T 20550 9000 5 8 0 1 0 8 1
pintype=pwr
}
P 20600 3000 20900 3000 1 0 1
{
T 20695 3045 5 8 1 1 0 0 1
pinnumber=12
T 20545 2995 9 8 1 1 0 6 1
pinlabel=TINP1/AHCLKX0
T 20700 2950 5 8 0 1 0 2 1
pinseq=12
T 20550 3000 5 8 0 1 0 8 1
pintype=io
}
P 400 18100 100 18100 1 0 1
{
T 305 18145 5 8 1 1 0 6 1
pinnumber=72
T 455 18095 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 18150 5 8 0 1 180 2 1
pinseq=72
T 450 18100 5 8 0 1 180 8 1
pintype=io
}
P 400 10300 100 10300 1 0 1
{
T 305 10345 5 8 1 1 0 6 1
pinnumber=67
T 455 10295 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 10250 5 8 0 1 0 8 1
pinseq=67
T 450 10300 5 8 0 1 0 2 1
pintype=io
}
P 400 10000 100 10000 1 0 1
{
T 305 10045 5 8 1 1 0 6 1
pinnumber=80
T 455 9995 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 9950 5 8 0 1 0 8 1
pinseq=80
T 450 10000 5 8 0 1 0 2 1
pintype=io
}
P 20600 7500 20900 7500 1 0 1
{
T 20695 7545 5 8 1 1 0 0 1
pinnumber=150
T 20545 7495 9 8 1 1 0 6 1
pinlabel=/HDS2 / AXR1[5]
T 20700 7450 5 8 0 1 0 2 1
pinseq=150
T 20550 7500 5 8 0 1 0 8 1
pintype=io
}
P 11300 400 11300 100 1 0 1
{
T 11250 305 5 8 1 1 90 6 1
pinnumber=106
T 11300 455 9 8 1 1 90 0 1
pinlabel=Vss
T 11350 300 5 8 0 1 90 8 1
pinseq=106
T 11300 450 5 8 0 1 90 2 1
pintype=out
}
P 20600 8100 20900 8100 1 0 1
{
T 20695 8145 5 8 1 1 0 0 1
pinnumber=145
T 20545 8095 9 8 1 1 0 6 1
pinlabel=/HCS / AXR1[2]
T 20700 8050 5 8 0 1 0 2 1
pinseq=145
T 20550 8100 5 8 0 1 0 8 1
pintype=io
}
P 20600 9600 20900 9600 1 0 1
{
T 20695 9645 5 8 1 1 0 0 1
pinnumber=18
T 20545 9595 9 8 1 1 0 6 1
pinlabel=TOUT0/AXR0[2]
T 20700 9550 5 8 0 1 0 2 1
pinseq=18
T 20550 9600 5 8 0 1 0 8 1
pintype=pwr
}
P 20600 9300 20900 9300 1 0 1
{
T 20695 9345 5 8 1 1 0 0 1
pinnumber=17
T 20545 9295 9 8 1 1 0 6 1
pinlabel=TINP0/AXR0[3]
T 20700 9250 5 8 0 1 0 2 1
pinseq=17
T 20550 9300 5 8 0 1 0 8 1
pintype=io
}
P 20600 21900 20900 21900 1 0 1
{
T 20695 21945 5 8 1 1 0 0 1
pinnumber=16
T 20545 21895 9 8 1 1 0 6 1
pinlabel=CLKX0/ACLKX0
T 20700 21950 5 8 0 1 180 8 1
pinseq=16
T 20550 21900 5 8 0 1 180 2 1
pintype=io
}
P 11600 400 11600 100 1 0 1
{
T 11550 305 5 8 1 1 90 6 1
pinnumber=115
T 11600 455 9 8 1 1 90 0 1
pinlabel=Vss
T 11650 300 5 8 0 1 90 8 1
pinseq=115
T 11600 450 5 8 0 1 90 2 1
pintype=io
}
P 11900 400 11900 100 1 0 1
{
T 11850 305 5 8 1 1 90 6 1
pinnumber=125
T 11900 455 9 8 1 1 90 0 1
pinlabel=Vss
T 11950 300 5 8 0 1 90 8 1
pinseq=125
T 11900 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 7800 20900 7800 1 0 1
{
T 20695 7845 5 8 1 1 0 0 1
pinnumber=146
T 20545 7795 9 8 1 1 0 6 1
pinlabel=HCNTL0/AXR1[3]
T 20700 7750 5 8 0 1 0 2 1
pinseq=146
T 20550 7800 5 8 0 1 0 8 1
pintype=io
}
P 20600 8400 20900 8400 1 0 1
{
T 20695 8445 5 8 1 1 0 0 1
pinnumber=144
T 20545 8395 9 8 1 1 0 6 1
pinlabel=HCNTL1/AXR1[1]
T 20700 8350 5 8 0 1 0 2 1
pinseq=144
T 20550 8400 5 8 0 1 0 8 1
pintype=out
}
P 20600 8700 20900 8700 1 0 1
{
T 20695 8745 5 8 1 1 0 0 1
pinnumber=143
T 20545 8695 9 8 1 1 0 6 1
pinlabel=HR / /W / AXR1[0]
T 20700 8650 5 8 0 1 0 2 1
pinseq=143
T 20550 8700 5 8 0 1 0 8 1
pintype=io
}
P 20600 21300 20900 21300 1 0 1
{
T 20695 21345 5 8 1 1 0 0 1
pinnumber=21
T 20545 21295 9 8 1 1 0 6 1
pinlabel=FSX0/AFSX0
T 20700 21350 5 8 0 1 180 8 1
pinseq=21
T 20550 21300 5 8 0 1 180 2 1
pintype=pwr
}
P 20600 21600 20900 21600 1 0 1
{
T 20695 21645 5 8 1 1 0 0 1
pinnumber=20
T 20545 21595 9 8 1 1 0 6 1
pinlabel=DX0/AXR0[1]
T 20700 21650 5 8 0 1 180 8 1
pinseq=20
T 20550 21600 5 8 0 1 180 2 1
pintype=io
}
P 20600 10500 20900 10500 1 0 1
{
T 20695 10545 5 8 1 1 0 0 1
pinnumber=19
T 20545 10495 9 8 1 1 0 6 1
pinlabel=CLKR0/ACLKR0
T 20700 10450 5 8 0 1 0 2 1
pinseq=19
T 20550 10500 5 8 0 1 0 8 1
pintype=io
}
P 12200 400 12200 100 1 0 1
{
T 12150 305 5 8 1 1 90 6 1
pinnumber=134
T 12200 455 9 8 1 1 90 0 1
pinlabel=Vss
T 12250 300 5 8 0 1 90 8 1
pinseq=134
T 12200 450 5 8 0 1 90 2 1
pintype=io
}
P 12500 400 12500 100 1 0 1
{
T 12450 305 5 8 1 1 90 6 1
pinnumber=142
T 12500 455 9 8 1 1 90 0 1
pinlabel=Vss
T 12550 300 5 8 0 1 90 8 1
pinseq=142
T 12500 450 5 8 0 1 90 2 1
pintype=io
}
P 400 17800 100 17800 1 0 1
{
T 305 17845 5 8 1 1 0 6 1
pinnumber=84
T 455 17795 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 17850 5 8 0 1 180 2 1
pinseq=84
T 450 17800 5 8 0 1 180 8 1
pintype=io
}
P 20600 3600 20900 3600 1 0 1
{
T 20695 3645 5 8 1 1 0 0 1
pinnumber=140
T 20545 3595 9 8 1 1 0 6 1
pinlabel=/HRDY / ACLKR1
T 20700 3550 5 8 0 1 0 2 1
pinseq=140
T 20550 3600 5 8 0 1 0 8 1
pintype=out
}
P 20600 2400 20900 2400 1 0 1
{
T 20695 2445 5 8 1 1 0 0 1
pinnumber=139
T 20545 2395 9 8 1 1 0 6 1
pinlabel=HHWIL/AFSR1
T 20700 2350 5 8 0 1 0 2 1
pinseq=139
T 20550 2400 5 8 0 1 0 8 1
pintype=io
}
P 20600 9900 20900 9900 1 0 1
{
T 20695 9945 5 8 1 1 0 0 1
pinnumber=27
T 20545 9895 9 8 1 1 0 6 1
pinlabel=DR0/AXR0[0]
T 20700 9950 5 8 0 1 180 8 1
pinseq=27
T 20550 9900 5 8 0 1 180 2 1
pintype=pwr
}
P 400 17500 100 17500 1 0 1
{
T 305 17545 5 8 1 1 0 6 1
pinnumber=87
T 455 17495 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 17550 5 8 0 1 180 2 1
pinseq=87
T 450 17500 5 8 0 1 180 8 1
pintype=io
}
P 20600 2700 20900 2700 1 0 1
{
T 20695 2745 5 8 1 1 0 0 1
pinnumber=24
T 20545 2695 9 8 1 1 0 6 1
pinlabel=FSR0/AFSR0
T 20700 2650 5 8 0 1 0 2 1
pinseq=24
T 20550 2700 5 8 0 1 0 8 1
pintype=io
}
P 12800 400 12800 100 1 0 1
{
T 12750 305 5 8 1 1 90 6 1
pinnumber=148
T 12800 455 9 8 1 1 90 0 1
pinlabel=Vss
T 12850 300 5 8 0 1 90 8 1
pinseq=148
T 12800 450 5 8 0 1 90 2 1
pintype=io
}
P 13100 400 13100 100 1 0 1
{
T 13050 305 5 8 1 1 90 6 1
pinnumber=158
T 13100 455 9 8 1 1 90 0 1
pinlabel=Vss
T 13150 300 5 8 0 1 90 8 1
pinseq=158
T 13100 450 5 8 0 1 90 2 1
pintype=io
}
P 13400 400 13400 100 1 0 1
{
T 13350 305 5 8 1 1 90 6 1
pinnumber=163
T 13400 455 9 8 1 1 90 0 1
pinlabel=Vss
T 13450 300 5 8 0 1 90 8 1
pinseq=163
T 13400 450 5 8 0 1 90 2 1
pintype=io
}
P 13700 400 13700 100 1 0 1
{
T 13650 305 5 8 1 1 90 6 1
pinnumber=170
T 13700 455 9 8 1 1 90 0 1
pinlabel=Vss
T 13750 300 5 8 0 1 90 8 1
pinseq=170
T 13700 450 5 8 0 1 90 2 1
pintype=out
}
P 14000 400 14000 100 1 0 1
{
T 13950 305 5 8 1 1 90 6 1
pinnumber=182
T 14000 455 9 8 1 1 90 0 1
pinlabel=Vss
T 14050 300 5 8 0 1 90 8 1
pinseq=182
T 14000 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 1900 20900 1900 1 0 1
{
T 20695 1945 5 8 1 1 0 0 1
pinnumber=138
T 20545 1895 9 8 1 1 0 6 1
pinlabel=/HOLD
T 20700 1850 5 8 0 1 0 2 1
pinseq=138
T 20550 1900 5 8 0 1 0 8 1
pintype=io
}
P 20600 1600 20900 1600 1 0 1
{
T 20695 1645 5 8 1 1 0 0 1
pinnumber=137
T 20545 1595 9 8 1 1 0 6 1
pinlabel=/HOLDA
T 20700 1550 5 8 0 1 0 2 1
pinseq=137
T 20550 1600 5 8 0 1 0 8 1
pintype=io
}
P 20600 1000 20900 1000 1 0 1
{
T 20695 1045 5 8 1 1 0 0 1
pinnumber=136
T 20545 995 9 8 1 1 0 6 1
pinlabel=BUS REQ
T 20700 950 5 8 0 1 0 2 1
pinseq=136
T 20550 1000 5 8 0 1 0 8 1
pintype=out
}
P 20600 1300 20900 1300 1 0 1
{
T 20695 1345 5 8 1 1 0 0 1
pinnumber=135
T 20545 1295 9 8 1 1 0 6 1
pinlabel=/HINT / GP[1]
T 20700 1250 5 8 0 1 0 2 1
pinseq=135
T 20550 1300 5 8 0 1 0 8 1
pintype=io
}
P 400 9700 100 9700 1 0 1
{
T 305 9745 5 8 1 1 0 6 1
pinnumber=89
T 455 9695 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 9650 5 8 0 1 0 8 1
pinseq=89
T 450 9700 5 8 0 1 0 2 1
pintype=pwr
}
P 14300 400 14300 100 1 0 1
{
T 14250 305 5 8 1 1 90 6 1
pinnumber=189
T 14300 455 9 8 1 1 90 0 1
pinlabel=Vss
T 14350 300 5 8 0 1 90 8 1
pinseq=189
T 14300 450 5 8 0 1 90 2 1
pintype=io
}
P 20600 10800 20900 10800 1 0 1
{
T 20695 10845 5 8 1 1 0 0 1
pinnumber=28
T 20545 10795 9 8 1 1 0 6 1
pinlabel=CLKS0/AHCLKR0
T 20700 10750 5 8 0 1 0 2 1
pinseq=28
T 20550 10800 5 8 0 1 0 8 1
pintype=io
}
P 400 9400 100 9400 1 0 1
{
T 305 9445 5 8 1 1 0 6 1
pinnumber=96
T 455 9395 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 9350 5 8 0 1 0 8 1
pinseq=96
T 450 9400 5 8 0 1 0 2 1
pintype=io
}
P 14600 400 14600 100 1 0 1
{
T 14550 305 5 8 1 1 90 6 1
pinnumber=194
T 14600 455 9 8 1 1 90 0 1
pinlabel=Vss
T 14650 300 5 8 0 1 90 8 1
pinseq=194
T 14600 450 5 8 0 1 90 2 1
pintype=io
}
P 14900 400 14900 100 1 0 1
{
T 14850 305 5 8 1 1 90 6 1
pinnumber=199
T 14900 455 9 8 1 1 90 0 1
pinlabel=Vss
T 14950 300 5 8 0 1 90 8 1
pinseq=199
T 14900 450 5 8 0 1 90 2 1
pintype=io
}
P 15200 400 15200 100 1 0 1
{
T 15150 305 5 8 1 1 90 6 1
pinnumber=203
T 15200 455 9 8 1 1 90 0 1
pinlabel=Vss
T 15250 300 5 8 0 1 90 8 1
pinseq=203
T 15200 450 5 8 0 1 90 2 1
pintype=out
}
P 15500 400 15500 100 1 0 1
{
T 15450 305 5 8 1 1 90 6 1
pinnumber=207
T 15500 455 9 8 1 1 90 0 1
pinlabel=Vss
T 15550 300 5 8 0 1 90 8 1
pinseq=207
T 15500 450 5 8 0 1 90 2 1
pintype=io
}
P 400 9100 100 9100 1 0 1
{
T 305 9145 5 8 1 1 0 6 1
pinnumber=104
T 455 9095 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 9050 5 8 0 1 0 8 1
pinseq=104
T 450 9100 5 8 0 1 0 2 1
pintype=io
}
P 3700 25600 3700 25900 1 0 1
{
T 3650 25695 5 8 1 1 90 0 1
pinnumber=132
T 3700 25545 9 8 1 1 90 6 1
pinlabel=ED0
T 3750 25700 5 8 0 1 270 6 1
pinseq=132
T 3700 25550 5 8 0 1 270 0 1
pintype=io
}
P 4000 25600 4000 25900 1 0 1
{
T 3950 25695 5 8 1 1 90 0 1
pinnumber=131
T 4000 25545 9 8 1 1 90 6 1
pinlabel=ED1
T 4050 25700 5 8 0 1 270 6 1
pinseq=131
T 4000 25550 5 8 0 1 270 0 1
pintype=out
}
P 400 16300 100 16300 1 0 1
{
T 305 16345 5 8 1 1 0 6 1
pinnumber=126
T 455 16295 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 16250 5 8 0 1 180 0 1
pinseq=126
T 450 16300 5 8 0 1 180 6 1
pintype=io
}
P 7600 25600 7600 25900 1 0 1
{
T 7550 25695 5 8 1 1 90 0 1
pinnumber=111
T 7600 25545 9 8 1 1 90 6 1
pinlabel=ED13
T 7650 25700 5 8 0 1 270 6 1
pinseq=111
T 7600 25550 5 8 0 1 270 0 1
pintype=io
}
P 8200 25600 8200 25900 1 0 1
{
T 8150 25695 5 8 1 1 90 0 1
pinnumber=112
T 8200 25545 9 8 1 1 90 6 1
pinlabel=ED15
T 8250 25700 5 8 0 1 270 6 1
pinseq=112
T 8200 25550 5 8 0 1 270 0 1
pintype=out
}
P 7900 25600 7900 25900 1 0 1
{
T 7850 25695 5 8 1 1 90 0 1
pinnumber=113
T 7900 25545 9 8 1 1 90 6 1
pinlabel=ED14
T 7950 25700 5 8 0 1 270 6 1
pinseq=113
T 7900 25550 5 8 0 1 270 0 1
pintype=io
}
P 400 16900 100 16900 1 0 1
{
T 305 16945 5 8 1 1 0 6 1
pinnumber=107
T 455 16895 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 16850 5 8 0 1 180 0 1
pinseq=107
T 450 16900 5 8 0 1 180 6 1
pintype=pwr
}
P 400 7900 100 7900 1 0 1
{
T 305 7945 5 8 1 1 0 6 1
pinnumber=133
T 455 7895 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 7850 5 8 0 1 180 0 1
pinseq=133
T 450 7900 5 8 0 1 180 6 1
pintype=io
}
P 400 7600 100 7600 1 0 1
{
T 305 7645 5 8 1 1 0 6 1
pinnumber=149
T 455 7595 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 7550 5 8 0 1 180 0 1
pinseq=149
T 450 7600 5 8 0 1 180 6 1
pintype=io
}
P 400 16600 100 16600 1 0 1
{
T 305 16645 5 8 1 1 0 6 1
pinnumber=114
T 455 16595 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 16550 5 8 0 1 180 0 1
pinseq=114
T 450 16600 5 8 0 1 180 6 1
pintype=io
}
P 7000 25600 7000 25900 1 0 1
{
T 6950 25695 5 8 1 1 90 0 1
pinnumber=117
T 7000 25545 9 8 1 1 90 6 1
pinlabel=ED11
T 7050 25700 5 8 0 1 270 6 1
pinseq=117
T 7000 25550 5 8 0 1 270 0 1
pintype=out
}
P 7300 25600 7300 25900 1 0 1
{
T 7250 25695 5 8 1 1 90 0 1
pinnumber=118
T 7300 25545 9 8 1 1 90 6 1
pinlabel=ED12
T 7350 25700 5 8 0 1 270 6 1
pinseq=118
T 7300 25550 5 8 0 1 270 0 1
pintype=io
}
P 6400 25600 6400 25900 1 0 1
{
T 6350 25695 5 8 1 1 90 0 1
pinnumber=119
T 6400 25545 9 8 1 1 90 6 1
pinlabel=ED9
T 6450 25700 5 8 0 1 270 6 1
pinseq=119
T 6400 25550 5 8 0 1 270 0 1
pintype=io
}
P 6700 25600 6700 25900 1 0 1
{
T 6650 25695 5 8 1 1 90 0 1
pinnumber=120
T 6700 25545 9 8 1 1 90 6 1
pinlabel=ED10
T 6750 25700 5 8 0 1 270 6 1
pinseq=120
T 6700 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 22800 20900 22800 1 0 1
{
T 20695 22845 5 8 1 1 0 0 1
pinnumber=41
T 20545 22795 9 8 1 1 0 6 1
pinlabel=SCL0
T 20700 22750 5 8 0 1 180 6 1
pinseq=41
T 20550 22800 5 8 0 1 180 0 1
pintype=pwr
}
P 20600 22500 20900 22500 1 0 1
{
T 20695 22545 5 8 1 1 0 0 1
pinnumber=42
T 20545 22495 9 8 1 1 0 6 1
pinlabel=SDA0
T 20700 22450 5 8 0 1 180 6 1
pinseq=42
T 20550 22500 5 8 0 1 180 0 1
pintype=io
}
P 5500 25600 5500 25900 1 0 1
{
T 5450 25695 5 8 1 1 90 0 1
pinnumber=121
T 5500 25545 9 8 1 1 90 6 1
pinlabel=ED6
T 5550 25700 5 8 0 1 270 6 1
pinseq=121
T 5500 25550 5 8 0 1 270 0 1
pintype=io
}
P 5800 25600 5800 25900 1 0 1
{
T 5750 25695 5 8 1 1 90 0 1
pinnumber=122
T 5800 25545 9 8 1 1 90 6 1
pinlabel=ED7
T 5850 25700 5 8 0 1 270 6 1
pinseq=122
T 5800 25550 5 8 0 1 270 0 1
pintype=out
}
P 6100 25600 6100 25900 1 0 1
{
T 6050 25695 5 8 1 1 90 0 1
pinnumber=123
T 6100 25545 9 8 1 1 90 6 1
pinlabel=ED8
T 6150 25700 5 8 0 1 270 6 1
pinseq=123
T 6100 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 20400 20900 20400 1 0 1
{
T 20695 20445 5 8 1 1 0 0 1
pinnumber=36
T 20545 20395 9 8 1 1 0 6 1
pinlabel=CLKR1/AXR0[6]
T 20700 20350 5 8 0 1 180 6 1
pinseq=36
T 20550 20400 5 8 0 1 180 0 1
pintype=pwr
}
P 20600 19800 20900 19800 1 0 1
{
T 20695 19845 5 8 1 1 0 0 1
pinnumber=37
T 20545 19795 9 8 1 1 0 6 1
pinlabel=DR1/SDA1
T 20700 19750 5 8 0 1 180 6 1
pinseq=37
T 20550 19800 5 8 0 1 180 0 1
pintype=io
}
P 20600 19200 20900 19200 1 0 1
{
T 20695 19245 5 8 1 1 0 0 1
pinnumber=38
T 20545 19195 9 8 1 1 0 6 1
pinlabel=FSR1/AXR0[7]
T 20700 19150 5 8 0 1 180 6 1
pinseq=38
T 20550 19200 5 8 0 1 180 0 1
pintype=io
}
P 400 17200 100 17200 1 0 1
{
T 305 17245 5 8 1 1 0 6 1
pinnumber=98
T 455 17195 9 8 1 1 0 0 1
pinlabel=DVdd
T 300 17150 5 8 0 1 180 0 1
pinseq=98
T 450 17200 5 8 0 1 180 6 1
pintype=io
}
P 4900 25600 4900 25900 1 0 1
{
T 4850 25695 5 8 1 1 90 0 1
pinnumber=127
T 4900 25545 9 8 1 1 90 6 1
pinlabel=ED4
T 4950 25700 5 8 0 1 270 6 1
pinseq=127
T 4900 25550 5 8 0 1 270 0 1
pintype=out
}
P 5200 25600 5200 25900 1 0 1
{
T 5150 25695 5 8 1 1 90 0 1
pinnumber=128
T 5200 25545 9 8 1 1 90 6 1
pinlabel=ED5
T 5250 25700 5 8 0 1 270 6 1
pinseq=128
T 5200 25550 5 8 0 1 270 0 1
pintype=io
}
P 20600 19500 20900 19500 1 0 1
{
T 20695 19545 5 8 1 1 0 0 1
pinnumber=31
T 20545 19495 9 8 1 1 0 6 1
pinlabel=FSX1
T 20700 19450 5 8 0 1 180 6 1
pinseq=31
T 20550 19500 5 8 0 1 180 0 1
pintype=pwr
}
P 20600 20100 20900 20100 1 0 1
{
T 20695 20145 5 8 1 1 0 0 1
pinnumber=32
T 20545 20095 9 8 1 1 0 6 1
pinlabel=DX1/AXR0[5]
T 20700 20050 5 8 0 1 180 6 1
pinseq=32
T 20550 20100 5 8 0 1 180 0 1
pintype=io
}
P 20600 20700 20900 20700 1 0 1
{
T 20695 20745 5 8 1 1 0 0 1
pinnumber=33
T 20545 20695 9 8 1 1 0 6 1
pinlabel=CLKX1/AMUTE0
T 20700 20650 5 8 0 1 180 6 1
pinseq=33
T 20550 20700 5 8 0 1 180 0 1
pintype=io
}
P 400 8800 100 8800 1 0 1
{
T 305 8845 5 8 1 1 0 6 1
pinnumber=105
T 455 8795 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 8750 5 8 0 1 180 0 1
pinseq=105
T 450 8800 5 8 0 1 180 6 1
pintype=io
}
P 400 8500 100 8500 1 0 1
{
T 305 8545 5 8 1 1 0 6 1
pinnumber=116
T 455 8495 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 8450 5 8 0 1 180 0 1
pinseq=116
T 450 8500 5 8 0 1 180 6 1
pintype=io
}
P 4300 25600 4300 25900 1 0 1
{
T 4250 25695 5 8 1 1 90 0 1
pinnumber=130
T 4300 25545 9 8 1 1 90 6 1
pinlabel=ED2
T 4350 25700 5 8 0 1 270 6 1
pinseq=130
T 4300 25550 5 8 0 1 270 0 1
pintype=io
}
P 4600 25600 4600 25900 1 0 1
{
T 4550 25695 5 8 1 1 90 0 1
pinnumber=129
T 4600 25545 9 8 1 1 90 6 1
pinlabel=ED3
T 4650 25700 5 8 0 1 270 6 1
pinseq=129
T 4600 25550 5 8 0 1 270 0 1
pintype=out
}
P 400 8200 100 8200 1 0 1
{
T 305 8245 5 8 1 1 0 6 1
pinnumber=124
T 455 8195 9 8 1 1 0 0 1
pinlabel=CVdd
T 300 8150 5 8 0 1 180 0 1
pinseq=124
T 450 8200 5 8 0 1 180 6 1
pintype=io
}
P 3100 25600 3100 25900 1 0 1
{
T 3050 25695 5 8 1 1 90 0 1
pinnumber=200
T 3100 25545 9 8 1 1 90 6 1
pinlabel=RSV
T 3150 25700 5 8 0 1 270 6 1
pinseq=200
T 3100 25550 5 8 0 1 270 0 1
pintype=out
}
