// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module qaoa_kernel_costHamiltonian_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s,
        d_address0,
        d_ce0,
        d_q0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] s;
output  [3:0] d_address0;
output   d_ce0;
input  [31:0] d_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] reg_214;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] empty_fu_218_p1;
reg   [0:0] empty_reg_2265;
reg   [0:0] empty_reg_2265_pp0_iter1_reg;
reg   [0:0] empty_reg_2265_pp0_iter2_reg;
wire   [0:0] tmp_73_fu_222_p3;
reg   [0:0] tmp_73_reg_2275;
reg   [0:0] tmp_73_reg_2275_pp0_iter1_reg;
wire   [0:0] tmp_74_fu_230_p3;
reg   [0:0] tmp_74_reg_2286;
reg   [0:0] tmp_74_reg_2286_pp0_iter1_reg;
reg   [0:0] tmp_74_reg_2286_pp0_iter2_reg;
reg   [0:0] tmp_75_reg_2297;
reg   [0:0] tmp_75_reg_2297_pp0_iter1_reg;
reg   [0:0] tmp_75_reg_2297_pp0_iter2_reg;
reg   [0:0] tmp_76_reg_2310;
reg   [0:0] tmp_76_reg_2310_pp0_iter1_reg;
reg   [0:0] tmp_76_reg_2310_pp0_iter2_reg;
wire   [0:0] tmp_77_fu_254_p3;
reg   [0:0] tmp_77_reg_2323;
reg   [0:0] tmp_77_reg_2323_pp0_iter1_reg;
reg   [0:0] tmp_77_reg_2323_pp0_iter2_reg;
reg   [0:0] tmp_78_reg_2335;
reg   [0:0] tmp_78_reg_2335_pp0_iter1_reg;
reg   [0:0] tmp_78_reg_2335_pp0_iter2_reg;
reg   [0:0] tmp_79_reg_2347;
reg   [0:0] tmp_79_reg_2347_pp0_iter1_reg;
reg   [0:0] tmp_79_reg_2347_pp0_iter2_reg;
wire   [0:0] tmp_80_fu_278_p3;
reg   [0:0] tmp_80_reg_2358;
reg   [0:0] tmp_80_reg_2358_pp0_iter1_reg;
reg   [0:0] tmp_80_reg_2358_pp0_iter2_reg;
reg   [21:0] tmp_59_reg_2370;
reg   [21:0] tmp_66_reg_2375;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [70:0] shl_ln_fu_382_p3;
reg   [70:0] shl_ln_reg_2385;
wire   [91:0] add_ln19_fu_434_p2;
reg   [91:0] add_ln19_reg_2390;
wire  signed [22:0] add_ln32_fu_443_p2;
reg  signed [22:0] add_ln32_reg_2395;
wire   [48:0] sub_ln32_fu_473_p2;
reg   [48:0] sub_ln32_reg_2400;
reg   [21:0] tmp_62_reg_2405;
wire   [91:0] add_ln19_26_fu_569_p2;
reg   [91:0] add_ln19_26_reg_2415;
wire  signed [67:0] sext_ln32_12_fu_575_p1;
wire  signed [67:0] sext_ln32_13_fu_579_p1;
wire  signed [22:0] add_ln32_7_fu_586_p2;
reg  signed [22:0] add_ln32_7_reg_2430;
wire   [48:0] sub_ln32_3_fu_616_p2;
reg   [48:0] sub_ln32_3_reg_2435;
reg   [21:0] tmp_64_reg_2440;
reg   [21:0] tmp_70_reg_2445;
wire   [70:0] shl_ln19_35_fu_736_p3;
reg   [70:0] shl_ln19_35_reg_2455;
wire   [91:0] add_ln19_27_fu_766_p2;
reg   [91:0] add_ln19_27_reg_2461;
wire  signed [67:0] sext_ln32_16_fu_772_p1;
wire  signed [67:0] sext_ln32_17_fu_776_p1;
wire  signed [22:0] add_ln32_9_fu_783_p2;
reg  signed [22:0] add_ln32_9_reg_2476;
wire   [48:0] sub_ln32_4_fu_813_p2;
reg   [48:0] sub_ln32_4_reg_2481;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [91:0] add_ln19_28_fu_857_p2;
reg   [91:0] add_ln19_28_reg_2491;
reg   [31:0] d_load_11_reg_2496;
wire   [67:0] grp_fu_210_p2;
reg   [67:0] mul_ln32_reg_2501;
reg   [67:0] mul_ln32_reg_2501_pp0_iter1_reg;
reg   [67:0] mul_ln32_reg_2501_pp0_iter2_reg;
wire  signed [67:0] sext_ln32_20_fu_870_p1;
wire  signed [67:0] sext_ln32_21_fu_874_p1;
wire  signed [22:0] add_ln40_fu_881_p2;
reg  signed [22:0] add_ln40_reg_2516;
wire   [48:0] sub_ln40_fu_911_p2;
reg   [48:0] sub_ln40_reg_2521;
reg   [21:0] tmp_68_reg_2526;
wire   [91:0] add_ln19_29_fu_1000_p2;
reg   [91:0] add_ln19_29_reg_2531;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] d_load_12_reg_2536;
reg   [67:0] mul_ln32_3_reg_2541;
reg   [67:0] mul_ln32_3_reg_2541_pp0_iter1_reg;
reg   [67:0] mul_ln32_3_reg_2541_pp0_iter2_reg;
wire  signed [67:0] sext_ln40_12_fu_1006_p1;
wire  signed [67:0] sext_ln40_13_fu_1010_p1;
wire  signed [22:0] add_ln40_7_fu_1017_p2;
reg  signed [22:0] add_ln40_7_reg_2556;
wire   [48:0] sub_ln40_3_fu_1047_p2;
reg   [48:0] sub_ln40_3_reg_2561;
wire   [70:0] shl_ln19_39_fu_1070_p3;
reg   [70:0] shl_ln19_39_reg_2566;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [91:0] add_ln19_30_fu_1100_p2;
reg   [91:0] add_ln19_30_reg_2572;
reg   [67:0] mul_ln32_4_reg_2577;
reg   [67:0] mul_ln32_4_reg_2577_pp0_iter1_reg;
reg   [67:0] mul_ln32_4_reg_2577_pp0_iter2_reg;
wire  signed [67:0] sext_ln40_16_fu_1106_p1;
wire  signed [67:0] sext_ln40_17_fu_1110_p1;
wire  signed [22:0] add_ln40_9_fu_1117_p2;
reg  signed [22:0] add_ln40_9_reg_2592;
wire   [48:0] sub_ln40_4_fu_1147_p2;
reg   [48:0] sub_ln40_4_reg_2597;
wire   [91:0] add_ln19_31_fu_1191_p2;
reg   [91:0] add_ln19_31_reg_2602;
reg   [67:0] mul_ln40_reg_2607;
reg   [67:0] mul_ln40_reg_2607_pp0_iter1_reg;
reg   [67:0] mul_ln40_reg_2607_pp0_iter2_reg;
wire  signed [67:0] sext_ln40_20_fu_1197_p1;
wire  signed [67:0] sext_ln40_21_fu_1201_p1;
wire   [91:0] add_ln19_32_fu_1243_p2;
reg   [91:0] add_ln19_32_reg_2622;
wire    ap_block_pp0_stage8_11001;
reg   [67:0] mul_ln40_3_reg_2627;
reg   [67:0] mul_ln40_3_reg_2627_pp0_iter1_reg;
reg   [67:0] mul_ln40_3_reg_2627_pp0_iter2_reg;
wire   [70:0] shl_ln19_43_fu_1266_p3;
reg   [70:0] shl_ln19_43_reg_2632;
wire   [91:0] add_ln19_33_fu_1295_p2;
reg   [91:0] add_ln19_33_reg_2638;
reg   [67:0] mul_ln40_4_reg_2643;
reg   [67:0] mul_ln40_4_reg_2643_pp0_iter2_reg;
reg   [67:0] mul_ln40_4_reg_2643_pp0_iter3_reg;
wire   [91:0] add_ln19_34_fu_1339_p2;
reg   [91:0] add_ln19_34_reg_2648;
wire   [91:0] add_ln19_35_fu_1383_p2;
reg   [91:0] add_ln19_35_reg_2653;
wire   [70:0] shl_ln19_47_fu_1406_p3;
reg   [70:0] shl_ln19_47_reg_2658;
wire   [91:0] add_ln19_36_fu_1435_p2;
reg   [91:0] add_ln19_36_reg_2664;
wire   [91:0] add_ln19_37_fu_1479_p2;
reg   [91:0] add_ln19_37_reg_2669;
wire   [91:0] add_ln19_38_fu_1523_p2;
reg   [91:0] add_ln19_38_reg_2679;
wire   [70:0] shl_ln19_51_fu_1546_p3;
reg   [70:0] shl_ln19_51_reg_2689;
wire   [91:0] add_ln19_39_fu_1576_p2;
reg   [91:0] add_ln19_39_reg_2695;
wire   [91:0] add_ln19_40_fu_1620_p2;
reg   [91:0] add_ln19_40_reg_2705;
wire   [91:0] add_ln19_41_fu_1664_p2;
reg   [91:0] add_ln19_41_reg_2715;
reg   [31:0] d_load_15_reg_2720;
wire   [70:0] shl_ln19_55_fu_1687_p3;
reg   [70:0] shl_ln19_55_reg_2725;
wire   [91:0] add_ln19_42_fu_1717_p2;
reg   [91:0] add_ln19_42_reg_2731;
reg   [31:0] d_load_16_reg_2736;
wire   [91:0] add_ln19_43_fu_1761_p2;
reg   [91:0] add_ln19_43_reg_2741;
wire   [91:0] add_ln19_44_fu_1805_p2;
reg   [91:0] add_ln19_44_reg_2746;
wire   [70:0] shl_ln19_59_fu_1828_p3;
reg   [70:0] shl_ln19_59_reg_2751;
wire   [91:0] add_ln19_45_fu_1857_p2;
reg   [91:0] add_ln19_45_reg_2757;
wire   [91:0] add_ln19_46_fu_1901_p2;
reg   [91:0] add_ln19_46_reg_2762;
wire   [91:0] add_ln19_47_fu_1945_p2;
reg   [91:0] add_ln19_47_reg_2767;
wire   [70:0] shl_ln19_63_fu_1968_p3;
reg   [70:0] shl_ln19_63_reg_2772;
wire   [91:0] add_ln19_48_fu_1997_p2;
reg   [91:0] add_ln19_48_reg_2778;
wire   [91:0] add_ln19_49_fu_2041_p2;
reg   [91:0] add_ln19_49_reg_2783;
reg   [31:0] tmp_60_reg_2788;
reg   [31:0] tmp_63_reg_2793;
reg   [31:0] tmp_67_reg_2798;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
reg    d_ce0_local;
reg   [3:0] d_address0_local;
reg  signed [48:0] grp_fu_210_p0;
reg  signed [22:0] grp_fu_210_p1;
wire   [21:0] select_ln30_fu_286_p3;
wire   [21:0] select_ln30_14_fu_294_p3;
wire   [21:0] select_ln30_15_fu_302_p3;
wire   [41:0] shl_ln4_fu_310_p3;
wire   [41:0] select_ln30_16_fu_318_p3;
wire   [41:0] add_ln30_fu_326_p2;
wire   [21:0] select_ln38_fu_350_p3;
wire   [41:0] shl_ln5_fu_358_p3;
wire   [41:0] select_ln30_21_fu_342_p3;
wire   [41:0] add_ln38_fu_366_p2;
wire   [31:0] select_ln19_fu_390_p3;
wire   [91:0] and_ln_fu_397_p3;
wire   [70:0] select_ln19_55_fu_412_p3;
wire   [91:0] shl_ln19_s_fu_419_p3;
wire   [91:0] select_ln19_54_fu_405_p3;
wire   [91:0] select_ln19_56_fu_427_p3;
wire   [22:0] zext_ln32_fu_440_p1;
wire   [47:0] tmp_81_fu_449_p3;
wire   [43:0] tmp_82_fu_461_p3;
wire  signed [48:0] sext_ln32_fu_457_p1;
wire  signed [48:0] sext_ln32_15_fu_469_p1;
wire   [21:0] select_ln30_17_fu_479_p3;
wire   [21:0] select_ln30_18_fu_486_p3;
wire   [21:0] select_ln30_19_fu_493_p3;
wire   [41:0] shl_ln30_3_fu_500_p3;
wire   [41:0] select_ln30_20_fu_508_p3;
wire   [41:0] add_ln30_3_fu_515_p2;
wire   [31:0] tmp_fu_531_p4;
wire   [70:0] select_ln19_57_fu_548_p3;
wire   [91:0] shl_ln19_34_fu_554_p3;
wire   [91:0] and_ln19_s_fu_540_p3;
wire   [91:0] select_ln19_58_fu_562_p3;
wire   [22:0] zext_ln32_3_fu_583_p1;
wire   [47:0] tmp_83_fu_592_p3;
wire   [43:0] tmp_84_fu_604_p3;
wire  signed [48:0] sext_ln32_19_fu_600_p1;
wire  signed [48:0] sext_ln32_23_fu_612_p1;
wire   [21:0] select_ln30_23_fu_622_p3;
wire   [21:0] select_ln30_24_fu_629_p3;
wire   [21:0] select_ln30_25_fu_636_p3;
wire   [41:0] shl_ln30_4_fu_643_p3;
wire   [41:0] select_ln30_26_fu_651_p3;
wire   [41:0] add_ln30_4_fu_658_p2;
wire   [21:0] select_ln38_10_fu_674_p3;
wire   [21:0] select_ln38_11_fu_681_p3;
wire   [21:0] select_ln38_12_fu_688_p3;
wire   [41:0] shl_ln38_4_fu_695_p3;
wire   [41:0] add_ln38_4_fu_703_p2;
wire   [31:0] tmp_s_fu_719_p4;
wire   [70:0] select_ln19_59_fu_744_p3;
wire   [91:0] shl_ln19_36_fu_751_p3;
wire   [91:0] and_ln19_25_fu_728_p3;
wire   [91:0] select_ln19_60_fu_759_p3;
wire   [22:0] zext_ln32_4_fu_780_p1;
wire   [47:0] tmp_85_fu_789_p3;
wire   [43:0] tmp_86_fu_801_p3;
wire  signed [48:0] sext_ln32_24_fu_797_p1;
wire  signed [48:0] sext_ln32_25_fu_809_p1;
wire   [31:0] tmp_36_fu_819_p4;
wire   [70:0] select_ln19_61_fu_836_p3;
wire   [91:0] shl_ln19_37_fu_842_p3;
wire   [91:0] and_ln19_26_fu_828_p3;
wire   [91:0] select_ln19_62_fu_850_p3;
wire   [22:0] zext_ln40_fu_878_p1;
wire   [47:0] tmp_87_fu_887_p3;
wire   [43:0] tmp_88_fu_899_p3;
wire  signed [48:0] sext_ln40_fu_895_p1;
wire  signed [48:0] sext_ln40_15_fu_907_p1;
wire   [21:0] select_ln38_7_fu_917_p3;
wire   [21:0] select_ln38_8_fu_924_p3;
wire   [21:0] select_ln38_9_fu_931_p3;
wire   [41:0] shl_ln38_3_fu_938_p3;
wire   [41:0] select_ln30_22_fu_863_p3;
wire   [41:0] add_ln38_3_fu_946_p2;
wire   [31:0] tmp_37_fu_962_p4;
wire   [70:0] select_ln19_63_fu_979_p3;
wire   [91:0] shl_ln19_38_fu_985_p3;
wire   [91:0] and_ln19_27_fu_971_p3;
wire   [91:0] select_ln19_64_fu_993_p3;
wire   [22:0] zext_ln40_3_fu_1014_p1;
wire   [47:0] tmp_89_fu_1023_p3;
wire   [43:0] tmp_90_fu_1035_p3;
wire  signed [48:0] sext_ln40_19_fu_1031_p1;
wire  signed [48:0] sext_ln40_23_fu_1043_p1;
wire   [31:0] tmp_38_fu_1053_p4;
wire   [70:0] select_ln19_65_fu_1078_p3;
wire   [91:0] shl_ln19_40_fu_1085_p3;
wire   [91:0] and_ln19_28_fu_1062_p3;
wire   [91:0] select_ln19_66_fu_1093_p3;
wire   [22:0] zext_ln40_4_fu_1114_p1;
wire   [47:0] tmp_91_fu_1123_p3;
wire   [43:0] tmp_92_fu_1135_p3;
wire  signed [48:0] sext_ln40_24_fu_1131_p1;
wire  signed [48:0] sext_ln40_25_fu_1143_p1;
wire   [31:0] tmp_39_fu_1153_p4;
wire   [70:0] select_ln19_67_fu_1170_p3;
wire   [91:0] shl_ln19_41_fu_1176_p3;
wire   [91:0] and_ln19_29_fu_1162_p3;
wire   [91:0] select_ln19_68_fu_1184_p3;
wire   [31:0] tmp_40_fu_1205_p4;
wire   [70:0] select_ln19_69_fu_1222_p3;
wire   [91:0] shl_ln19_42_fu_1228_p3;
wire   [91:0] and_ln19_30_fu_1214_p3;
wire   [91:0] select_ln19_70_fu_1236_p3;
wire   [31:0] tmp_41_fu_1249_p4;
wire   [70:0] select_ln19_71_fu_1273_p3;
wire   [91:0] shl_ln19_44_fu_1280_p3;
wire   [91:0] and_ln19_31_fu_1258_p3;
wire   [91:0] select_ln19_72_fu_1288_p3;
wire   [31:0] tmp_42_fu_1301_p4;
wire   [70:0] select_ln19_73_fu_1318_p3;
wire   [91:0] shl_ln19_45_fu_1324_p3;
wire   [91:0] and_ln19_32_fu_1310_p3;
wire   [91:0] select_ln19_74_fu_1332_p3;
wire   [31:0] tmp_43_fu_1345_p4;
wire   [70:0] select_ln19_75_fu_1362_p3;
wire   [91:0] shl_ln19_46_fu_1368_p3;
wire   [91:0] and_ln19_33_fu_1354_p3;
wire   [91:0] select_ln19_76_fu_1376_p3;
wire   [31:0] tmp_44_fu_1389_p4;
wire   [70:0] select_ln19_77_fu_1413_p3;
wire   [91:0] shl_ln19_48_fu_1420_p3;
wire   [91:0] and_ln19_34_fu_1398_p3;
wire   [91:0] select_ln19_78_fu_1428_p3;
wire   [31:0] tmp_45_fu_1441_p4;
wire   [70:0] select_ln19_79_fu_1458_p3;
wire   [91:0] shl_ln19_49_fu_1464_p3;
wire   [91:0] and_ln19_35_fu_1450_p3;
wire   [91:0] select_ln19_80_fu_1472_p3;
wire   [31:0] tmp_46_fu_1485_p4;
wire   [70:0] select_ln19_81_fu_1502_p3;
wire   [91:0] shl_ln19_50_fu_1508_p3;
wire   [91:0] and_ln19_36_fu_1494_p3;
wire   [91:0] select_ln19_82_fu_1516_p3;
wire   [31:0] tmp_47_fu_1529_p4;
wire   [70:0] select_ln19_83_fu_1554_p3;
wire   [91:0] shl_ln19_52_fu_1561_p3;
wire   [91:0] and_ln19_37_fu_1538_p3;
wire   [91:0] select_ln19_84_fu_1569_p3;
wire   [31:0] tmp_48_fu_1582_p4;
wire   [70:0] select_ln19_85_fu_1599_p3;
wire   [91:0] shl_ln19_53_fu_1605_p3;
wire   [91:0] and_ln19_38_fu_1591_p3;
wire   [91:0] select_ln19_86_fu_1613_p3;
wire   [31:0] tmp_49_fu_1626_p4;
wire   [70:0] select_ln19_87_fu_1643_p3;
wire   [91:0] shl_ln19_54_fu_1649_p3;
wire   [91:0] and_ln19_39_fu_1635_p3;
wire   [91:0] select_ln19_88_fu_1657_p3;
wire   [31:0] tmp_50_fu_1670_p4;
wire   [70:0] select_ln19_89_fu_1695_p3;
wire   [91:0] shl_ln19_56_fu_1702_p3;
wire   [91:0] and_ln19_40_fu_1679_p3;
wire   [91:0] select_ln19_90_fu_1710_p3;
wire   [31:0] tmp_51_fu_1723_p4;
wire   [70:0] select_ln19_91_fu_1740_p3;
wire   [91:0] shl_ln19_57_fu_1746_p3;
wire   [91:0] and_ln19_41_fu_1732_p3;
wire   [91:0] select_ln19_92_fu_1754_p3;
wire   [31:0] tmp_52_fu_1767_p4;
wire   [70:0] select_ln19_93_fu_1784_p3;
wire   [91:0] shl_ln19_58_fu_1790_p3;
wire   [91:0] and_ln19_42_fu_1776_p3;
wire   [91:0] select_ln19_94_fu_1798_p3;
wire   [31:0] tmp_53_fu_1811_p4;
wire   [70:0] select_ln19_95_fu_1835_p3;
wire   [91:0] shl_ln19_60_fu_1842_p3;
wire   [91:0] and_ln19_43_fu_1820_p3;
wire   [91:0] select_ln19_96_fu_1850_p3;
wire   [31:0] tmp_54_fu_1863_p4;
wire   [70:0] select_ln19_97_fu_1880_p3;
wire   [91:0] shl_ln19_61_fu_1886_p3;
wire   [91:0] and_ln19_44_fu_1872_p3;
wire   [91:0] select_ln19_98_fu_1894_p3;
wire   [31:0] tmp_55_fu_1907_p4;
wire   [70:0] select_ln19_99_fu_1924_p3;
wire   [91:0] shl_ln19_62_fu_1930_p3;
wire   [91:0] and_ln19_45_fu_1916_p3;
wire   [91:0] select_ln19_100_fu_1938_p3;
wire   [31:0] tmp_56_fu_1951_p4;
wire   [70:0] select_ln19_101_fu_1975_p3;
wire   [91:0] shl_ln19_64_fu_1982_p3;
wire   [91:0] and_ln19_46_fu_1960_p3;
wire   [91:0] select_ln19_102_fu_1990_p3;
wire   [31:0] tmp_57_fu_2003_p4;
wire   [70:0] select_ln19_103_fu_2020_p3;
wire   [91:0] shl_ln19_65_fu_2026_p3;
wire   [91:0] and_ln19_47_fu_2012_p3;
wire   [91:0] select_ln19_104_fu_2034_p3;
wire   [31:0] tmp_58_fu_2047_p4;
wire   [70:0] select_ln19_105_fu_2064_p3;
wire   [91:0] shl_ln19_66_fu_2070_p3;
wire   [91:0] and_ln19_48_fu_2056_p3;
wire   [91:0] select_ln19_106_fu_2078_p3;
wire   [91:0] add_ln19_50_fu_2085_p2;
wire   [71:0] and_ln3_fu_2101_p3;
wire  signed [71:0] sext_ln32_14_fu_2108_p1;
wire   [71:0] add_ln32_6_fu_2111_p2;
wire   [31:0] tmp_61_fu_2117_p4;
wire   [71:0] and_ln32_3_fu_2127_p3;
wire  signed [71:0] sext_ln32_18_fu_2135_p1;
wire   [71:0] add_ln32_8_fu_2138_p2;
wire   [71:0] and_ln32_4_fu_2154_p3;
wire  signed [71:0] sext_ln32_22_fu_2161_p1;
wire   [71:0] add_ln32_10_fu_2164_p2;
wire   [31:0] tmp_65_fu_2170_p4;
wire   [71:0] and_ln4_fu_2180_p3;
wire  signed [71:0] sext_ln40_14_fu_2188_p1;
wire   [71:0] add_ln40_6_fu_2191_p2;
wire   [71:0] and_ln40_3_fu_2207_p3;
wire  signed [71:0] sext_ln40_18_fu_2214_p1;
wire   [71:0] add_ln40_8_fu_2217_p2;
wire   [31:0] tmp_69_fu_2223_p4;
wire   [71:0] and_ln40_4_fu_2233_p3;
wire  signed [71:0] sext_ln40_22_fu_2241_p1;
wire   [71:0] add_ln40_10_fu_2244_p2;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

qaoa_kernel_mul_49s_23s_68_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_210_p0),
    .din1(grp_fu_210_p1),
    .ce(1'b1),
    .dout(grp_fu_210_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln19_26_reg_2415[91 : 60] <= add_ln19_26_fu_569_p2[91 : 60];
        add_ln19_35_reg_2653[91 : 60] <= add_ln19_35_fu_1383_p2[91 : 60];
        add_ln19_44_reg_2746[91 : 60] <= add_ln19_44_fu_1805_p2[91 : 60];
        add_ln32_7_reg_2430[22 : 20] <= add_ln32_7_fu_586_p2[22 : 20];
        sub_ln32_3_reg_2435[48 : 41] <= sub_ln32_3_fu_616_p2[48 : 41];
        tmp_64_reg_2440 <= {{add_ln30_4_fu_658_p2[41:20]}};
        tmp_70_reg_2445 <= {{add_ln38_4_fu_703_p2[41:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln19_27_reg_2461[91 : 60] <= add_ln19_27_fu_766_p2[91 : 60];
        add_ln19_36_reg_2664[91 : 60] <= add_ln19_36_fu_1435_p2[91 : 60];
        add_ln19_45_reg_2757[91 : 60] <= add_ln19_45_fu_1857_p2[91 : 60];
        add_ln32_9_reg_2476[22 : 20] <= add_ln32_9_fu_783_p2[22 : 20];
        shl_ln19_35_reg_2455[70 : 39] <= shl_ln19_35_fu_736_p3[70 : 39];
        shl_ln19_47_reg_2658[70 : 39] <= shl_ln19_47_fu_1406_p3[70 : 39];
        shl_ln19_59_reg_2751[70 : 39] <= shl_ln19_59_fu_1828_p3[70 : 39];
        sub_ln32_4_reg_2481[48 : 41] <= sub_ln32_4_fu_813_p2[48 : 41];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln19_28_reg_2491[91 : 60] <= add_ln19_28_fu_857_p2[91 : 60];
        add_ln19_37_reg_2669[91 : 60] <= add_ln19_37_fu_1479_p2[91 : 60];
        add_ln19_46_reg_2762[91 : 60] <= add_ln19_46_fu_1901_p2[91 : 60];
        add_ln40_reg_2516[22 : 20] <= add_ln40_fu_881_p2[22 : 20];
        mul_ln32_reg_2501_pp0_iter1_reg <= mul_ln32_reg_2501;
        mul_ln32_reg_2501_pp0_iter2_reg <= mul_ln32_reg_2501_pp0_iter1_reg;
        sub_ln40_reg_2521[48 : 41] <= sub_ln40_fu_911_p2[48 : 41];
        tmp_68_reg_2526 <= {{add_ln38_3_fu_946_p2[41:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln19_29_reg_2531[91 : 60] <= add_ln19_29_fu_1000_p2[91 : 60];
        add_ln19_38_reg_2679[91 : 60] <= add_ln19_38_fu_1523_p2[91 : 60];
        add_ln19_47_reg_2767[91 : 60] <= add_ln19_47_fu_1945_p2[91 : 60];
        add_ln40_7_reg_2556[22 : 20] <= add_ln40_7_fu_1017_p2[22 : 20];
        mul_ln32_3_reg_2541_pp0_iter1_reg <= mul_ln32_3_reg_2541;
        mul_ln32_3_reg_2541_pp0_iter2_reg <= mul_ln32_3_reg_2541_pp0_iter1_reg;
        sub_ln40_3_reg_2561[48 : 41] <= sub_ln40_3_fu_1047_p2[48 : 41];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln19_30_reg_2572[91 : 60] <= add_ln19_30_fu_1100_p2[91 : 60];
        add_ln19_39_reg_2695[91 : 60] <= add_ln19_39_fu_1576_p2[91 : 60];
        add_ln19_48_reg_2778[91 : 60] <= add_ln19_48_fu_1997_p2[91 : 60];
        add_ln40_9_reg_2592[22 : 20] <= add_ln40_9_fu_1117_p2[22 : 20];
        mul_ln32_4_reg_2577_pp0_iter1_reg <= mul_ln32_4_reg_2577;
        mul_ln32_4_reg_2577_pp0_iter2_reg <= mul_ln32_4_reg_2577_pp0_iter1_reg;
        shl_ln19_39_reg_2566[70 : 39] <= shl_ln19_39_fu_1070_p3[70 : 39];
        shl_ln19_51_reg_2689[70 : 39] <= shl_ln19_51_fu_1546_p3[70 : 39];
        shl_ln19_63_reg_2772[70 : 39] <= shl_ln19_63_fu_1968_p3[70 : 39];
        sub_ln40_4_reg_2597[48 : 41] <= sub_ln40_4_fu_1147_p2[48 : 41];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln19_31_reg_2602[91 : 60] <= add_ln19_31_fu_1191_p2[91 : 60];
        add_ln19_40_reg_2705[91 : 60] <= add_ln19_40_fu_1620_p2[91 : 60];
        add_ln19_49_reg_2783[91 : 60] <= add_ln19_49_fu_2041_p2[91 : 60];
        mul_ln40_reg_2607_pp0_iter1_reg <= mul_ln40_reg_2607;
        mul_ln40_reg_2607_pp0_iter2_reg <= mul_ln40_reg_2607_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln19_32_reg_2622[91 : 60] <= add_ln19_32_fu_1243_p2[91 : 60];
        add_ln19_41_reg_2715[91 : 60] <= add_ln19_41_fu_1664_p2[91 : 60];
        mul_ln40_3_reg_2627_pp0_iter1_reg <= mul_ln40_3_reg_2627;
        mul_ln40_3_reg_2627_pp0_iter2_reg <= mul_ln40_3_reg_2627_pp0_iter1_reg;
        tmp_60_reg_2788 <= {{add_ln19_50_fu_2085_p2[91:60]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln19_33_reg_2638[91 : 60] <= add_ln19_33_fu_1295_p2[91 : 60];
        add_ln19_42_reg_2731[91 : 60] <= add_ln19_42_fu_1717_p2[91 : 60];
        empty_reg_2265 <= empty_fu_218_p1;
        empty_reg_2265_pp0_iter1_reg <= empty_reg_2265;
        empty_reg_2265_pp0_iter2_reg <= empty_reg_2265_pp0_iter1_reg;
        mul_ln40_4_reg_2643_pp0_iter2_reg <= mul_ln40_4_reg_2643;
        mul_ln40_4_reg_2643_pp0_iter3_reg <= mul_ln40_4_reg_2643_pp0_iter2_reg;
        shl_ln19_43_reg_2632[70 : 39] <= shl_ln19_43_fu_1266_p3[70 : 39];
        shl_ln19_55_reg_2725[70 : 39] <= shl_ln19_55_fu_1687_p3[70 : 39];
        tmp_59_reg_2370 <= {{add_ln30_fu_326_p2[41:20]}};
        tmp_63_reg_2793 <= {{add_ln32_8_fu_2138_p2[71:40]}};
        tmp_66_reg_2375 <= {{add_ln38_fu_366_p2[41:20]}};
        tmp_73_reg_2275 <= s[32'd3];
        tmp_73_reg_2275_pp0_iter1_reg <= tmp_73_reg_2275;
        tmp_74_reg_2286 <= s[32'd6];
        tmp_74_reg_2286_pp0_iter1_reg <= tmp_74_reg_2286;
        tmp_74_reg_2286_pp0_iter2_reg <= tmp_74_reg_2286_pp0_iter1_reg;
        tmp_75_reg_2297 <= s[32'd4];
        tmp_75_reg_2297_pp0_iter1_reg <= tmp_75_reg_2297;
        tmp_75_reg_2297_pp0_iter2_reg <= tmp_75_reg_2297_pp0_iter1_reg;
        tmp_76_reg_2310 <= s[32'd7];
        tmp_76_reg_2310_pp0_iter1_reg <= tmp_76_reg_2310;
        tmp_76_reg_2310_pp0_iter2_reg <= tmp_76_reg_2310_pp0_iter1_reg;
        tmp_77_reg_2323 <= s[32'd1];
        tmp_77_reg_2323_pp0_iter1_reg <= tmp_77_reg_2323;
        tmp_77_reg_2323_pp0_iter2_reg <= tmp_77_reg_2323_pp0_iter1_reg;
        tmp_78_reg_2335 <= s[32'd5];
        tmp_78_reg_2335_pp0_iter1_reg <= tmp_78_reg_2335;
        tmp_78_reg_2335_pp0_iter2_reg <= tmp_78_reg_2335_pp0_iter1_reg;
        tmp_79_reg_2347 <= s[32'd8];
        tmp_79_reg_2347_pp0_iter1_reg <= tmp_79_reg_2347;
        tmp_79_reg_2347_pp0_iter2_reg <= tmp_79_reg_2347_pp0_iter1_reg;
        tmp_80_reg_2358 <= s[32'd2];
        tmp_80_reg_2358_pp0_iter1_reg <= tmp_80_reg_2358;
        tmp_80_reg_2358_pp0_iter2_reg <= tmp_80_reg_2358_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln19_34_reg_2648[91 : 60] <= add_ln19_34_fu_1339_p2[91 : 60];
        add_ln19_43_reg_2741[91 : 60] <= add_ln19_43_fu_1761_p2[91 : 60];
        add_ln19_reg_2390[91 : 60] <= add_ln19_fu_434_p2[91 : 60];
        add_ln32_reg_2395[22 : 20] <= add_ln32_fu_443_p2[22 : 20];
        shl_ln_reg_2385[70 : 39] <= shl_ln_fu_382_p3[70 : 39];
        sub_ln32_reg_2400[48 : 41] <= sub_ln32_fu_473_p2[48 : 41];
        tmp_62_reg_2405 <= {{add_ln30_3_fu_515_p2[41:20]}};
        tmp_67_reg_2798 <= {{add_ln40_6_fu_2191_p2[71:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d_load_11_reg_2496 <= d_q0;
        mul_ln32_reg_2501 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d_load_12_reg_2536 <= d_q0;
        mul_ln32_3_reg_2541 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        d_load_15_reg_2720 <= d_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_load_16_reg_2736 <= d_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln32_4_reg_2577 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln40_3_reg_2627 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln40_4_reg_2643 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln40_reg_2607 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_214 <= d_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        d_address0_local = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        d_address0_local = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d_address0_local = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d_address0_local = 64'd5;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d_address0_local = 64'd4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d_address0_local = 64'd3;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d_address0_local = 64'd2;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_address0_local = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_address0_local = 64'd0;
    end else begin
        d_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        d_ce0_local = 1'b1;
    end else begin
        d_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_210_p0 = sext_ln40_20_fu_1197_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_210_p0 = sext_ln40_16_fu_1106_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_210_p0 = sext_ln40_12_fu_1006_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_210_p0 = sext_ln32_20_fu_870_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_210_p0 = sext_ln32_16_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_210_p0 = sext_ln32_12_fu_575_p1;
        end else begin
            grp_fu_210_p0 = 'bx;
        end
    end else begin
        grp_fu_210_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_210_p1 = sext_ln40_21_fu_1201_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_210_p1 = sext_ln40_17_fu_1110_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_210_p1 = sext_ln40_13_fu_1010_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_210_p1 = sext_ln32_21_fu_874_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_210_p1 = sext_ln32_17_fu_776_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_210_p1 = sext_ln32_13_fu_579_p1;
        end else begin
            grp_fu_210_p1 = 'bx;
        end
    end else begin
        grp_fu_210_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to3 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln19_26_fu_569_p2 = (and_ln19_s_fu_540_p3 + select_ln19_58_fu_562_p3);

assign add_ln19_27_fu_766_p2 = (and_ln19_25_fu_728_p3 + select_ln19_60_fu_759_p3);

assign add_ln19_28_fu_857_p2 = (and_ln19_26_fu_828_p3 + select_ln19_62_fu_850_p3);

assign add_ln19_29_fu_1000_p2 = (and_ln19_27_fu_971_p3 + select_ln19_64_fu_993_p3);

assign add_ln19_30_fu_1100_p2 = (and_ln19_28_fu_1062_p3 + select_ln19_66_fu_1093_p3);

assign add_ln19_31_fu_1191_p2 = (and_ln19_29_fu_1162_p3 + select_ln19_68_fu_1184_p3);

assign add_ln19_32_fu_1243_p2 = (and_ln19_30_fu_1214_p3 + select_ln19_70_fu_1236_p3);

assign add_ln19_33_fu_1295_p2 = (and_ln19_31_fu_1258_p3 + select_ln19_72_fu_1288_p3);

assign add_ln19_34_fu_1339_p2 = (and_ln19_32_fu_1310_p3 + select_ln19_74_fu_1332_p3);

assign add_ln19_35_fu_1383_p2 = (and_ln19_33_fu_1354_p3 + select_ln19_76_fu_1376_p3);

assign add_ln19_36_fu_1435_p2 = (and_ln19_34_fu_1398_p3 + select_ln19_78_fu_1428_p3);

assign add_ln19_37_fu_1479_p2 = (and_ln19_35_fu_1450_p3 + select_ln19_80_fu_1472_p3);

assign add_ln19_38_fu_1523_p2 = (and_ln19_36_fu_1494_p3 + select_ln19_82_fu_1516_p3);

assign add_ln19_39_fu_1576_p2 = (and_ln19_37_fu_1538_p3 + select_ln19_84_fu_1569_p3);

assign add_ln19_40_fu_1620_p2 = (and_ln19_38_fu_1591_p3 + select_ln19_86_fu_1613_p3);

assign add_ln19_41_fu_1664_p2 = (and_ln19_39_fu_1635_p3 + select_ln19_88_fu_1657_p3);

assign add_ln19_42_fu_1717_p2 = (and_ln19_40_fu_1679_p3 + select_ln19_90_fu_1710_p3);

assign add_ln19_43_fu_1761_p2 = (and_ln19_41_fu_1732_p3 + select_ln19_92_fu_1754_p3);

assign add_ln19_44_fu_1805_p2 = (and_ln19_42_fu_1776_p3 + select_ln19_94_fu_1798_p3);

assign add_ln19_45_fu_1857_p2 = (and_ln19_43_fu_1820_p3 + select_ln19_96_fu_1850_p3);

assign add_ln19_46_fu_1901_p2 = (and_ln19_44_fu_1872_p3 + select_ln19_98_fu_1894_p3);

assign add_ln19_47_fu_1945_p2 = (and_ln19_45_fu_1916_p3 + select_ln19_100_fu_1938_p3);

assign add_ln19_48_fu_1997_p2 = (and_ln19_46_fu_1960_p3 + select_ln19_102_fu_1990_p3);

assign add_ln19_49_fu_2041_p2 = (and_ln19_47_fu_2012_p3 + select_ln19_104_fu_2034_p3);

assign add_ln19_50_fu_2085_p2 = (and_ln19_48_fu_2056_p3 + select_ln19_106_fu_2078_p3);

assign add_ln19_fu_434_p2 = (select_ln19_54_fu_405_p3 + select_ln19_56_fu_427_p3);

assign add_ln30_3_fu_515_p2 = (shl_ln30_3_fu_500_p3 + select_ln30_20_fu_508_p3);

assign add_ln30_4_fu_658_p2 = (shl_ln30_4_fu_643_p3 + select_ln30_26_fu_651_p3);

assign add_ln30_fu_326_p2 = (shl_ln4_fu_310_p3 + select_ln30_16_fu_318_p3);

assign add_ln32_10_fu_2164_p2 = ($signed(and_ln32_4_fu_2154_p3) + $signed(sext_ln32_22_fu_2161_p1));

assign add_ln32_6_fu_2111_p2 = ($signed(and_ln3_fu_2101_p3) + $signed(sext_ln32_14_fu_2108_p1));

assign add_ln32_7_fu_586_p2 = ($signed(zext_ln32_3_fu_583_p1) + $signed(23'd7340032));

assign add_ln32_8_fu_2138_p2 = ($signed(and_ln32_3_fu_2127_p3) + $signed(sext_ln32_18_fu_2135_p1));

assign add_ln32_9_fu_783_p2 = ($signed(zext_ln32_4_fu_780_p1) + $signed(23'd7340032));

assign add_ln32_fu_443_p2 = ($signed(zext_ln32_fu_440_p1) + $signed(23'd7340032));

assign add_ln38_3_fu_946_p2 = (shl_ln38_3_fu_938_p3 + select_ln30_22_fu_863_p3);

assign add_ln38_4_fu_703_p2 = (shl_ln38_4_fu_695_p3 + select_ln30_26_fu_651_p3);

assign add_ln38_fu_366_p2 = (shl_ln5_fu_358_p3 + select_ln30_21_fu_342_p3);

assign add_ln40_10_fu_2244_p2 = ($signed(and_ln40_4_fu_2233_p3) + $signed(sext_ln40_22_fu_2241_p1));

assign add_ln40_6_fu_2191_p2 = ($signed(and_ln4_fu_2180_p3) + $signed(sext_ln40_14_fu_2188_p1));

assign add_ln40_7_fu_1017_p2 = ($signed(zext_ln40_3_fu_1014_p1) + $signed(23'd7340032));

assign add_ln40_8_fu_2217_p2 = ($signed(and_ln40_3_fu_2207_p3) + $signed(sext_ln40_18_fu_2214_p1));

assign add_ln40_9_fu_1117_p2 = ($signed(zext_ln40_4_fu_1114_p1) + $signed(23'd7340032));

assign add_ln40_fu_881_p2 = ($signed(zext_ln40_fu_878_p1) + $signed(23'd7340032));

assign and_ln19_25_fu_728_p3 = {{tmp_s_fu_719_p4}, {60'd0}};

assign and_ln19_26_fu_828_p3 = {{tmp_36_fu_819_p4}, {60'd0}};

assign and_ln19_27_fu_971_p3 = {{tmp_37_fu_962_p4}, {60'd0}};

assign and_ln19_28_fu_1062_p3 = {{tmp_38_fu_1053_p4}, {60'd0}};

assign and_ln19_29_fu_1162_p3 = {{tmp_39_fu_1153_p4}, {60'd0}};

assign and_ln19_30_fu_1214_p3 = {{tmp_40_fu_1205_p4}, {60'd0}};

assign and_ln19_31_fu_1258_p3 = {{tmp_41_fu_1249_p4}, {60'd0}};

assign and_ln19_32_fu_1310_p3 = {{tmp_42_fu_1301_p4}, {60'd0}};

assign and_ln19_33_fu_1354_p3 = {{tmp_43_fu_1345_p4}, {60'd0}};

assign and_ln19_34_fu_1398_p3 = {{tmp_44_fu_1389_p4}, {60'd0}};

assign and_ln19_35_fu_1450_p3 = {{tmp_45_fu_1441_p4}, {60'd0}};

assign and_ln19_36_fu_1494_p3 = {{tmp_46_fu_1485_p4}, {60'd0}};

assign and_ln19_37_fu_1538_p3 = {{tmp_47_fu_1529_p4}, {60'd0}};

assign and_ln19_38_fu_1591_p3 = {{tmp_48_fu_1582_p4}, {60'd0}};

assign and_ln19_39_fu_1635_p3 = {{tmp_49_fu_1626_p4}, {60'd0}};

assign and_ln19_40_fu_1679_p3 = {{tmp_50_fu_1670_p4}, {60'd0}};

assign and_ln19_41_fu_1732_p3 = {{tmp_51_fu_1723_p4}, {60'd0}};

assign and_ln19_42_fu_1776_p3 = {{tmp_52_fu_1767_p4}, {60'd0}};

assign and_ln19_43_fu_1820_p3 = {{tmp_53_fu_1811_p4}, {60'd0}};

assign and_ln19_44_fu_1872_p3 = {{tmp_54_fu_1863_p4}, {60'd0}};

assign and_ln19_45_fu_1916_p3 = {{tmp_55_fu_1907_p4}, {60'd0}};

assign and_ln19_46_fu_1960_p3 = {{tmp_56_fu_1951_p4}, {60'd0}};

assign and_ln19_47_fu_2012_p3 = {{tmp_57_fu_2003_p4}, {60'd0}};

assign and_ln19_48_fu_2056_p3 = {{tmp_58_fu_2047_p4}, {60'd0}};

assign and_ln19_s_fu_540_p3 = {{tmp_fu_531_p4}, {60'd0}};

assign and_ln32_3_fu_2127_p3 = {{tmp_61_fu_2117_p4}, {40'd0}};

assign and_ln32_4_fu_2154_p3 = {{tmp_63_reg_2793}, {40'd0}};

assign and_ln3_fu_2101_p3 = {{tmp_60_reg_2788}, {40'd0}};

assign and_ln40_3_fu_2207_p3 = {{tmp_67_reg_2798}, {40'd0}};

assign and_ln40_4_fu_2233_p3 = {{tmp_69_fu_2223_p4}, {40'd0}};

assign and_ln4_fu_2180_p3 = {{tmp_65_fu_2170_p4}, {40'd0}};

assign and_ln_fu_397_p3 = {{select_ln19_fu_390_p3}, {60'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = {{add_ln40_10_fu_2244_p2[71:40]}};

assign d_address0 = d_address0_local;

assign d_ce0 = d_ce0_local;

assign empty_fu_218_p1 = s[0:0];

assign select_ln19_100_fu_1938_p3 = ((tmp_77_reg_2323_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_62_fu_1930_p3 : 92'd0);

assign select_ln19_101_fu_1975_p3 = ((tmp_80_reg_2358_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_63_fu_1968_p3 : 71'd0);

assign select_ln19_102_fu_1990_p3 = ((tmp_78_reg_2335_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_64_fu_1982_p3 : 92'd0);

assign select_ln19_103_fu_2020_p3 = ((tmp_78_reg_2335_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_63_reg_2772 : 71'd0);

assign select_ln19_104_fu_2034_p3 = ((tmp_79_reg_2347_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_65_fu_2026_p3 : 92'd0);

assign select_ln19_105_fu_2064_p3 = ((tmp_79_reg_2347_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_63_reg_2772 : 71'd0);

assign select_ln19_106_fu_2078_p3 = ((tmp_80_reg_2358_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_66_fu_2070_p3 : 92'd0);

assign select_ln19_54_fu_405_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? and_ln_fu_397_p3 : 92'd0);

assign select_ln19_55_fu_412_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? shl_ln_fu_382_p3 : 71'd0);

assign select_ln19_56_fu_427_p3 = ((tmp_74_reg_2286[0:0] == 1'b1) ? shl_ln19_s_fu_419_p3 : 92'd0);

assign select_ln19_57_fu_548_p3 = ((tmp_74_reg_2286[0:0] == 1'b1) ? shl_ln_reg_2385 : 71'd0);

assign select_ln19_58_fu_562_p3 = ((empty_reg_2265[0:0] == 1'b1) ? shl_ln19_34_fu_554_p3 : 92'd0);

assign select_ln19_59_fu_744_p3 = ((empty_reg_2265[0:0] == 1'b1) ? shl_ln19_35_fu_736_p3 : 71'd0);

assign select_ln19_60_fu_759_p3 = ((tmp_75_reg_2297[0:0] == 1'b1) ? shl_ln19_36_fu_751_p3 : 92'd0);

assign select_ln19_61_fu_836_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? shl_ln19_35_reg_2455 : 71'd0);

assign select_ln19_62_fu_850_p3 = ((tmp_76_reg_2310[0:0] == 1'b1) ? shl_ln19_37_fu_842_p3 : 92'd0);

assign select_ln19_63_fu_979_p3 = ((tmp_74_reg_2286[0:0] == 1'b1) ? shl_ln19_35_reg_2455 : 71'd0);

assign select_ln19_64_fu_993_p3 = ((tmp_77_reg_2323[0:0] == 1'b1) ? shl_ln19_38_fu_985_p3 : 92'd0);

assign select_ln19_65_fu_1078_p3 = ((empty_reg_2265[0:0] == 1'b1) ? shl_ln19_39_fu_1070_p3 : 71'd0);

assign select_ln19_66_fu_1093_p3 = ((tmp_78_reg_2335[0:0] == 1'b1) ? shl_ln19_40_fu_1085_p3 : 92'd0);

assign select_ln19_67_fu_1170_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? shl_ln19_39_reg_2566 : 71'd0);

assign select_ln19_68_fu_1184_p3 = ((tmp_79_reg_2347[0:0] == 1'b1) ? shl_ln19_41_fu_1176_p3 : 92'd0);

assign select_ln19_69_fu_1222_p3 = ((tmp_74_reg_2286[0:0] == 1'b1) ? shl_ln19_39_reg_2566 : 71'd0);

assign select_ln19_70_fu_1236_p3 = ((tmp_80_reg_2358[0:0] == 1'b1) ? shl_ln19_42_fu_1228_p3 : 92'd0);

assign select_ln19_71_fu_1273_p3 = ((tmp_77_reg_2323[0:0] == 1'b1) ? shl_ln19_43_fu_1266_p3 : 71'd0);

assign select_ln19_72_fu_1288_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? shl_ln19_44_fu_1280_p3 : 92'd0);

assign select_ln19_73_fu_1318_p3 = ((tmp_75_reg_2297_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_43_reg_2632 : 71'd0);

assign select_ln19_74_fu_1332_p3 = ((tmp_74_reg_2286_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_45_fu_1324_p3 : 92'd0);

assign select_ln19_75_fu_1362_p3 = ((tmp_76_reg_2310_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_43_reg_2632 : 71'd0);

assign select_ln19_76_fu_1376_p3 = ((empty_reg_2265_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_46_fu_1368_p3 : 92'd0);

assign select_ln19_77_fu_1413_p3 = ((tmp_77_reg_2323_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_47_fu_1406_p3 : 71'd0);

assign select_ln19_78_fu_1428_p3 = ((tmp_75_reg_2297_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_48_fu_1420_p3 : 92'd0);

assign select_ln19_79_fu_1458_p3 = ((tmp_75_reg_2297_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_47_reg_2658 : 71'd0);

assign select_ln19_80_fu_1472_p3 = ((tmp_76_reg_2310_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_49_fu_1464_p3 : 92'd0);

assign select_ln19_81_fu_1502_p3 = ((tmp_76_reg_2310_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_47_reg_2658 : 71'd0);

assign select_ln19_82_fu_1516_p3 = ((tmp_77_reg_2323_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_50_fu_1508_p3 : 92'd0);

assign select_ln19_83_fu_1554_p3 = ((tmp_77_reg_2323_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_51_fu_1546_p3 : 71'd0);

assign select_ln19_84_fu_1569_p3 = ((tmp_78_reg_2335_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_52_fu_1561_p3 : 92'd0);

assign select_ln19_85_fu_1599_p3 = ((tmp_75_reg_2297_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_51_reg_2689 : 71'd0);

assign select_ln19_86_fu_1613_p3 = ((tmp_79_reg_2347_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_53_fu_1605_p3 : 92'd0);

assign select_ln19_87_fu_1643_p3 = ((tmp_76_reg_2310_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_51_reg_2689 : 71'd0);

assign select_ln19_88_fu_1657_p3 = ((tmp_80_reg_2358_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_54_fu_1649_p3 : 92'd0);

assign select_ln19_89_fu_1695_p3 = ((tmp_80_reg_2358_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_55_fu_1687_p3 : 71'd0);

assign select_ln19_90_fu_1710_p3 = ((tmp_73_reg_2275_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_56_fu_1702_p3 : 92'd0);

assign select_ln19_91_fu_1740_p3 = ((tmp_78_reg_2335_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_55_reg_2725 : 71'd0);

assign select_ln19_92_fu_1754_p3 = ((tmp_74_reg_2286_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_57_fu_1746_p3 : 92'd0);

assign select_ln19_93_fu_1784_p3 = ((tmp_79_reg_2347_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_55_reg_2725 : 71'd0);

assign select_ln19_94_fu_1798_p3 = ((empty_reg_2265_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_58_fu_1790_p3 : 92'd0);

assign select_ln19_95_fu_1835_p3 = ((tmp_80_reg_2358_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_59_fu_1828_p3 : 71'd0);

assign select_ln19_96_fu_1850_p3 = ((tmp_75_reg_2297_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_60_fu_1842_p3 : 92'd0);

assign select_ln19_97_fu_1880_p3 = ((tmp_78_reg_2335_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_59_reg_2751 : 71'd0);

assign select_ln19_98_fu_1894_p3 = ((tmp_76_reg_2310_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_61_fu_1886_p3 : 92'd0);

assign select_ln19_99_fu_1924_p3 = ((tmp_79_reg_2347_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_59_reg_2751 : 71'd0);

assign select_ln19_fu_390_p3 = ((empty_reg_2265[0:0] == 1'b1) ? d_q0 : 32'd0);

assign select_ln30_14_fu_294_p3 = ((empty_fu_218_p1[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_15_fu_302_p3 = ((tmp_73_fu_222_p3[0:0] == 1'b1) ? select_ln30_fu_286_p3 : select_ln30_14_fu_294_p3);

assign select_ln30_16_fu_318_p3 = ((tmp_74_fu_230_p3[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_17_fu_479_p3 = ((tmp_77_reg_2323[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln30_18_fu_486_p3 = ((tmp_77_reg_2323[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_19_fu_493_p3 = ((tmp_75_reg_2297[0:0] == 1'b1) ? select_ln30_17_fu_479_p3 : select_ln30_18_fu_486_p3);

assign select_ln30_20_fu_508_p3 = ((tmp_76_reg_2310[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_21_fu_342_p3 = ((tmp_80_fu_278_p3[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_22_fu_863_p3 = ((tmp_78_reg_2335[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_23_fu_622_p3 = ((tmp_80_reg_2358[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln30_24_fu_629_p3 = ((tmp_80_reg_2358[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_25_fu_636_p3 = ((tmp_78_reg_2335[0:0] == 1'b1) ? select_ln30_23_fu_622_p3 : select_ln30_24_fu_629_p3);

assign select_ln30_26_fu_651_p3 = ((tmp_79_reg_2347[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_fu_286_p3 = ((empty_fu_218_p1[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_10_fu_674_p3 = ((tmp_76_reg_2310[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_11_fu_681_p3 = ((tmp_76_reg_2310[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln38_12_fu_688_p3 = ((tmp_74_reg_2286[0:0] == 1'b1) ? select_ln38_10_fu_674_p3 : select_ln38_11_fu_681_p3);

assign select_ln38_7_fu_917_p3 = ((tmp_75_reg_2297[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_8_fu_924_p3 = ((tmp_75_reg_2297[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln38_9_fu_931_p3 = ((tmp_73_reg_2275[0:0] == 1'b1) ? select_ln38_7_fu_917_p3 : select_ln38_8_fu_924_p3);

assign select_ln38_fu_350_p3 = ((tmp_77_fu_254_p3[0:0] == 1'b1) ? select_ln30_fu_286_p3 : select_ln30_14_fu_294_p3);

assign sext_ln32_12_fu_575_p1 = $signed(sub_ln32_reg_2400);

assign sext_ln32_13_fu_579_p1 = add_ln32_reg_2395;

assign sext_ln32_14_fu_2108_p1 = $signed(mul_ln32_reg_2501_pp0_iter2_reg);

assign sext_ln32_15_fu_469_p1 = $signed(tmp_82_fu_461_p3);

assign sext_ln32_16_fu_772_p1 = $signed(sub_ln32_3_reg_2435);

assign sext_ln32_17_fu_776_p1 = add_ln32_7_reg_2430;

assign sext_ln32_18_fu_2135_p1 = $signed(mul_ln32_3_reg_2541_pp0_iter2_reg);

assign sext_ln32_19_fu_600_p1 = $signed(tmp_83_fu_592_p3);

assign sext_ln32_20_fu_870_p1 = $signed(sub_ln32_4_reg_2481);

assign sext_ln32_21_fu_874_p1 = add_ln32_9_reg_2476;

assign sext_ln32_22_fu_2161_p1 = $signed(mul_ln32_4_reg_2577_pp0_iter2_reg);

assign sext_ln32_23_fu_612_p1 = $signed(tmp_84_fu_604_p3);

assign sext_ln32_24_fu_797_p1 = $signed(tmp_85_fu_789_p3);

assign sext_ln32_25_fu_809_p1 = $signed(tmp_86_fu_801_p3);

assign sext_ln32_fu_457_p1 = $signed(tmp_81_fu_449_p3);

assign sext_ln40_12_fu_1006_p1 = $signed(sub_ln40_reg_2521);

assign sext_ln40_13_fu_1010_p1 = add_ln40_reg_2516;

assign sext_ln40_14_fu_2188_p1 = $signed(mul_ln40_reg_2607_pp0_iter2_reg);

assign sext_ln40_15_fu_907_p1 = $signed(tmp_88_fu_899_p3);

assign sext_ln40_16_fu_1106_p1 = $signed(sub_ln40_3_reg_2561);

assign sext_ln40_17_fu_1110_p1 = add_ln40_7_reg_2556;

assign sext_ln40_18_fu_2214_p1 = $signed(mul_ln40_3_reg_2627_pp0_iter2_reg);

assign sext_ln40_19_fu_1031_p1 = $signed(tmp_89_fu_1023_p3);

assign sext_ln40_20_fu_1197_p1 = $signed(sub_ln40_4_reg_2597);

assign sext_ln40_21_fu_1201_p1 = add_ln40_9_reg_2592;

assign sext_ln40_22_fu_2241_p1 = $signed(mul_ln40_4_reg_2643_pp0_iter3_reg);

assign sext_ln40_23_fu_1043_p1 = $signed(tmp_90_fu_1035_p3);

assign sext_ln40_24_fu_1131_p1 = $signed(tmp_91_fu_1123_p3);

assign sext_ln40_25_fu_1143_p1 = $signed(tmp_92_fu_1135_p3);

assign sext_ln40_fu_895_p1 = $signed(tmp_87_fu_887_p3);

assign shl_ln19_34_fu_554_p3 = {{select_ln19_57_fu_548_p3}, {21'd0}};

assign shl_ln19_35_fu_736_p3 = {{reg_214}, {39'd0}};

assign shl_ln19_36_fu_751_p3 = {{select_ln19_59_fu_744_p3}, {21'd0}};

assign shl_ln19_37_fu_842_p3 = {{select_ln19_61_fu_836_p3}, {21'd0}};

assign shl_ln19_38_fu_985_p3 = {{select_ln19_63_fu_979_p3}, {21'd0}};

assign shl_ln19_39_fu_1070_p3 = {{reg_214}, {39'd0}};

assign shl_ln19_40_fu_1085_p3 = {{select_ln19_65_fu_1078_p3}, {21'd0}};

assign shl_ln19_41_fu_1176_p3 = {{select_ln19_67_fu_1170_p3}, {21'd0}};

assign shl_ln19_42_fu_1228_p3 = {{select_ln19_69_fu_1222_p3}, {21'd0}};

assign shl_ln19_43_fu_1266_p3 = {{d_load_11_reg_2496}, {39'd0}};

assign shl_ln19_44_fu_1280_p3 = {{select_ln19_71_fu_1273_p3}, {21'd0}};

assign shl_ln19_45_fu_1324_p3 = {{select_ln19_73_fu_1318_p3}, {21'd0}};

assign shl_ln19_46_fu_1368_p3 = {{select_ln19_75_fu_1362_p3}, {21'd0}};

assign shl_ln19_47_fu_1406_p3 = {{d_load_12_reg_2536}, {39'd0}};

assign shl_ln19_48_fu_1420_p3 = {{select_ln19_77_fu_1413_p3}, {21'd0}};

assign shl_ln19_49_fu_1464_p3 = {{select_ln19_79_fu_1458_p3}, {21'd0}};

assign shl_ln19_50_fu_1508_p3 = {{select_ln19_81_fu_1502_p3}, {21'd0}};

assign shl_ln19_51_fu_1546_p3 = {{d_q0}, {39'd0}};

assign shl_ln19_52_fu_1561_p3 = {{select_ln19_83_fu_1554_p3}, {21'd0}};

assign shl_ln19_53_fu_1605_p3 = {{select_ln19_85_fu_1599_p3}, {21'd0}};

assign shl_ln19_54_fu_1649_p3 = {{select_ln19_87_fu_1643_p3}, {21'd0}};

assign shl_ln19_55_fu_1687_p3 = {{reg_214}, {39'd0}};

assign shl_ln19_56_fu_1702_p3 = {{select_ln19_89_fu_1695_p3}, {21'd0}};

assign shl_ln19_57_fu_1746_p3 = {{select_ln19_91_fu_1740_p3}, {21'd0}};

assign shl_ln19_58_fu_1790_p3 = {{select_ln19_93_fu_1784_p3}, {21'd0}};

assign shl_ln19_59_fu_1828_p3 = {{d_load_15_reg_2720}, {39'd0}};

assign shl_ln19_60_fu_1842_p3 = {{select_ln19_95_fu_1835_p3}, {21'd0}};

assign shl_ln19_61_fu_1886_p3 = {{select_ln19_97_fu_1880_p3}, {21'd0}};

assign shl_ln19_62_fu_1930_p3 = {{select_ln19_99_fu_1924_p3}, {21'd0}};

assign shl_ln19_63_fu_1968_p3 = {{d_load_16_reg_2736}, {39'd0}};

assign shl_ln19_64_fu_1982_p3 = {{select_ln19_101_fu_1975_p3}, {21'd0}};

assign shl_ln19_65_fu_2026_p3 = {{select_ln19_103_fu_2020_p3}, {21'd0}};

assign shl_ln19_66_fu_2070_p3 = {{select_ln19_105_fu_2064_p3}, {21'd0}};

assign shl_ln19_s_fu_419_p3 = {{select_ln19_55_fu_412_p3}, {21'd0}};

assign shl_ln30_3_fu_500_p3 = {{select_ln30_19_fu_493_p3}, {20'd0}};

assign shl_ln30_4_fu_643_p3 = {{select_ln30_25_fu_636_p3}, {20'd0}};

assign shl_ln38_3_fu_938_p3 = {{select_ln38_9_fu_931_p3}, {20'd0}};

assign shl_ln38_4_fu_695_p3 = {{select_ln38_12_fu_688_p3}, {20'd0}};

assign shl_ln4_fu_310_p3 = {{select_ln30_15_fu_302_p3}, {20'd0}};

assign shl_ln5_fu_358_p3 = {{select_ln38_fu_350_p3}, {20'd0}};

assign shl_ln_fu_382_p3 = {{d_q0}, {39'd0}};

assign sub_ln32_3_fu_616_p2 = ($signed(sext_ln32_19_fu_600_p1) - $signed(sext_ln32_23_fu_612_p1));

assign sub_ln32_4_fu_813_p2 = ($signed(sext_ln32_24_fu_797_p1) - $signed(sext_ln32_25_fu_809_p1));

assign sub_ln32_fu_473_p2 = ($signed(sext_ln32_fu_457_p1) - $signed(sext_ln32_15_fu_469_p1));

assign sub_ln40_3_fu_1047_p2 = ($signed(sext_ln40_19_fu_1031_p1) - $signed(sext_ln40_23_fu_1043_p1));

assign sub_ln40_4_fu_1147_p2 = ($signed(sext_ln40_24_fu_1131_p1) - $signed(sext_ln40_25_fu_1143_p1));

assign sub_ln40_fu_911_p2 = ($signed(sext_ln40_fu_895_p1) - $signed(sext_ln40_15_fu_907_p1));

assign tmp_36_fu_819_p4 = {{add_ln19_27_reg_2461[91:60]}};

assign tmp_37_fu_962_p4 = {{add_ln19_28_reg_2491[91:60]}};

assign tmp_38_fu_1053_p4 = {{add_ln19_29_reg_2531[91:60]}};

assign tmp_39_fu_1153_p4 = {{add_ln19_30_reg_2572[91:60]}};

assign tmp_40_fu_1205_p4 = {{add_ln19_31_reg_2602[91:60]}};

assign tmp_41_fu_1249_p4 = {{add_ln19_32_reg_2622[91:60]}};

assign tmp_42_fu_1301_p4 = {{add_ln19_33_reg_2638[91:60]}};

assign tmp_43_fu_1345_p4 = {{add_ln19_34_reg_2648[91:60]}};

assign tmp_44_fu_1389_p4 = {{add_ln19_35_reg_2653[91:60]}};

assign tmp_45_fu_1441_p4 = {{add_ln19_36_reg_2664[91:60]}};

assign tmp_46_fu_1485_p4 = {{add_ln19_37_reg_2669[91:60]}};

assign tmp_47_fu_1529_p4 = {{add_ln19_38_reg_2679[91:60]}};

assign tmp_48_fu_1582_p4 = {{add_ln19_39_reg_2695[91:60]}};

assign tmp_49_fu_1626_p4 = {{add_ln19_40_reg_2705[91:60]}};

assign tmp_50_fu_1670_p4 = {{add_ln19_41_reg_2715[91:60]}};

assign tmp_51_fu_1723_p4 = {{add_ln19_42_reg_2731[91:60]}};

assign tmp_52_fu_1767_p4 = {{add_ln19_43_reg_2741[91:60]}};

assign tmp_53_fu_1811_p4 = {{add_ln19_44_reg_2746[91:60]}};

assign tmp_54_fu_1863_p4 = {{add_ln19_45_reg_2757[91:60]}};

assign tmp_55_fu_1907_p4 = {{add_ln19_46_reg_2762[91:60]}};

assign tmp_56_fu_1951_p4 = {{add_ln19_47_reg_2767[91:60]}};

assign tmp_57_fu_2003_p4 = {{add_ln19_48_reg_2778[91:60]}};

assign tmp_58_fu_2047_p4 = {{add_ln19_49_reg_2783[91:60]}};

assign tmp_61_fu_2117_p4 = {{add_ln32_6_fu_2111_p2[71:40]}};

assign tmp_65_fu_2170_p4 = {{add_ln32_10_fu_2164_p2[71:40]}};

assign tmp_69_fu_2223_p4 = {{add_ln40_8_fu_2217_p2[71:40]}};

assign tmp_73_fu_222_p3 = s[32'd3];

assign tmp_74_fu_230_p3 = s[32'd6];

assign tmp_77_fu_254_p3 = s[32'd1];

assign tmp_80_fu_278_p3 = s[32'd2];

assign tmp_81_fu_449_p3 = {{add_ln32_fu_443_p2}, {25'd0}};

assign tmp_82_fu_461_p3 = {{add_ln32_fu_443_p2}, {21'd0}};

assign tmp_83_fu_592_p3 = {{add_ln32_7_fu_586_p2}, {25'd0}};

assign tmp_84_fu_604_p3 = {{add_ln32_7_fu_586_p2}, {21'd0}};

assign tmp_85_fu_789_p3 = {{add_ln32_9_fu_783_p2}, {25'd0}};

assign tmp_86_fu_801_p3 = {{add_ln32_9_fu_783_p2}, {21'd0}};

assign tmp_87_fu_887_p3 = {{add_ln40_fu_881_p2}, {25'd0}};

assign tmp_88_fu_899_p3 = {{add_ln40_fu_881_p2}, {21'd0}};

assign tmp_89_fu_1023_p3 = {{add_ln40_7_fu_1017_p2}, {25'd0}};

assign tmp_90_fu_1035_p3 = {{add_ln40_7_fu_1017_p2}, {21'd0}};

assign tmp_91_fu_1123_p3 = {{add_ln40_9_fu_1117_p2}, {25'd0}};

assign tmp_92_fu_1135_p3 = {{add_ln40_9_fu_1117_p2}, {21'd0}};

assign tmp_fu_531_p4 = {{add_ln19_reg_2390[91:60]}};

assign tmp_s_fu_719_p4 = {{add_ln19_26_reg_2415[91:60]}};

assign zext_ln32_3_fu_583_p1 = tmp_62_reg_2405;

assign zext_ln32_4_fu_780_p1 = tmp_64_reg_2440;

assign zext_ln32_fu_440_p1 = tmp_59_reg_2370;

assign zext_ln40_3_fu_1014_p1 = tmp_68_reg_2526;

assign zext_ln40_4_fu_1114_p1 = tmp_70_reg_2445;

assign zext_ln40_fu_878_p1 = tmp_66_reg_2375;

always @ (posedge ap_clk) begin
    shl_ln_reg_2385[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_reg_2390[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln32_reg_2395[19:0] <= 20'b00000000000000000000;
    sub_ln32_reg_2400[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln19_26_reg_2415[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln32_7_reg_2430[19:0] <= 20'b00000000000000000000;
    sub_ln32_3_reg_2435[40:0] <= 41'b00000000000000000000000000000000000000000;
    shl_ln19_35_reg_2455[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_27_reg_2461[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln32_9_reg_2476[19:0] <= 20'b00000000000000000000;
    sub_ln32_4_reg_2481[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln19_28_reg_2491[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln40_reg_2516[19:0] <= 20'b00000000000000000000;
    sub_ln40_reg_2521[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln19_29_reg_2531[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln40_7_reg_2556[19:0] <= 20'b00000000000000000000;
    sub_ln40_3_reg_2561[40:0] <= 41'b00000000000000000000000000000000000000000;
    shl_ln19_39_reg_2566[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_30_reg_2572[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln40_9_reg_2592[19:0] <= 20'b00000000000000000000;
    sub_ln40_4_reg_2597[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln19_31_reg_2602[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_32_reg_2622[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_43_reg_2632[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_33_reg_2638[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_34_reg_2648[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_35_reg_2653[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_47_reg_2658[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_36_reg_2664[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_37_reg_2669[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_38_reg_2679[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_51_reg_2689[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_39_reg_2695[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_40_reg_2705[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_41_reg_2715[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_55_reg_2725[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_42_reg_2731[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_43_reg_2741[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_44_reg_2746[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_59_reg_2751[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_45_reg_2757[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_46_reg_2762[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_47_reg_2767[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_63_reg_2772[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_48_reg_2778[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_49_reg_2783[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //qaoa_kernel_costHamiltonian_3_s
