<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><meta http-equiv="Content-Type" content="text/html; charset="ISO-8859-1""><title>Register Details</title></head>
<body>
<h2 class="title"><a name="idp27808648"></a>Register Details</h2>
<hr><hr><h2 class="title"><a name="H3-sect1-reg-DWC_mshc_map_DWC_mshc_vendor2_block"></a>DWC_mshc_vendor2_block Register Details</h2>
<p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER"></a><span>CQVER</span></p>
<ul><li><span>Name:</span>Command Queuing Version register</li><li><span>Description:</span>This register provides information about the version of the eMMC Command Queuing standard, which is implemented by the CQE in BCD format.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x180</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_31_12">31:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_11_8">11:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_7_4">7:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_3_0">3:0</a></td>
</tr>
<tr><td>EMMMC_VER_RSVD</td>
<td>EMMC_VER_MAJOR</td>
<td>EMMC_VER_MINOR</td>
<td>EMMC_VER_SUFFIX</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER"></a><p class="title">Table�1.�Fields for Register: CQVER</p>
<table summary="Fields for Register: CQVER" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_31_12"></a>31:12</p>
</td>
<td>EMMMC_VER_RSVD</td>
<td>R</td>
<td><p>These bits of the CQVER register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_11_8"></a>11:8</p>
</td>
<td>EMMC_VER_MAJOR</td>
<td>R</td>
<td><p>This bit indicates the eMMC major version (1st digit left of decimal point) in BCD format.</p>
<p><span>Value After Reset:</span>0x5</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_7_4"></a>7:4</p>
</td>
<td>EMMC_VER_MINOR</td>
<td>R</td>
<td><p>This bit indicates the eMMC minor version (1st digit right of decimal point) in BCD format.</p>
<p><span>Value After Reset:</span>0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER_F_3_0"></a>3:0</p>
</td>
<td>EMMC_VER_SUFFIX</td>
<td>R</td>
<td><p>This bit indicates the eMMC version suffix (2nd digit right of decimal point) in BCD format.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a><span>CQCAP</span></p>
<ul><li><span>Name:</span>Command Queuing Capabilities register</li><li><span>Description:</span>This register indicates the capabilities of the command queuing engine.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x184</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_27_16">27:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_15_12">15:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_11_10">11:10</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_9_0">9:0</a></td>
</tr>
<tr><td>CQCCAP_RSVD3</td>
<td>CRYPTO_SUPPORT</td>
<td>CQCCAP_RSVD2</td>
<td>ITCFMUL</td>
<td>CQCCAP_RSVD1</td>
<td>ITCFVAL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a><p class="title">Table�2.�Fields for Register: CQCAP</p>
<table summary="Fields for Register: CQCAP" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_31_29"></a>31:29</p>
</td>
<td>CQCCAP_RSVD3</td>
<td>R</td>
<td><p>These bits [31:29] of the CQCAP register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_28"></a>28</p>
</td>
<td>CRYPTO_SUPPORT</td>
<td>R</td>
<td><p>Crypto Support</p>
<p class="BLANK"></p>
<p>This bit indicates whether the Host Controller supports cryptographic operations.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x0 (FALSE): Crypto not Supported</li><li>0x1 (TRUE): Crypto Supported</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_27_16"></a>27:16</p>
</td>
<td>CQCCAP_RSVD2</td>
<td>R</td>
<td><p>These bits [27:16] of the CQCAP register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_15_12"></a>15:12</p>
</td>
<td>ITCFMUL</td>
<td>R</td>
<td><p>Internal Timer Clock Frequency Multiplier (ITCFMUL)</p>
<p class="BLANK"></p>
<p>This field indicates the frequency of the clock used for interrupt coalescing timer and for
determining the SQS polling period. See ITCFVAL definition for details. Values 0x5 to 0xF are reserved.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x0 (CLK_1KHz): 1KHz clock</li><li>0x1 (CLK_10KHz): 10KHz clock</li><li>0x2 (CLK_100KHz): 100KHz clock</li><li>0x3 (CLK_1MHz): 1MHz clock</li><li>0x4 (CLK_10MHz): 10MHz clock</li></ul><p></p>
<p><span>Value After Reset:</span>0x3</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_11_10"></a>11:10</p>
</td>
<td>CQCCAP_RSVD1</td>
<td>R</td>
<td><p>These bits of the CQCAP register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_9_0"></a>9:0</p>
</td>
<td>ITCFVAL</td>
<td>R</td>
<td><p>Internal Timer Clock Frequency Value (ITCFVAL)</p>
<p class="BLANK"></p>
<p>This field scales the frequency of the timer clock provided by ITCFMUL. The Final clock frequency of actual timer clock is calculated as ITCFVAL* ITCFMUL.</p>
<p><span>Value After Reset:</span>0x19</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG"></a><span>CQCFG</span></p>
<ul><li><span>Name:</span>Command Queuing Configuration register</li><li><span>Description:</span>This register controls CQE behavior affecting the general operation of command queuing engine.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x188</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_31_13">31:13</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_11_9">11:9</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_7_2">7:2</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_0">0</a></td>
</tr>
<tr><td>CQCCFG_RSVD3</td>
<td>DCMD_EN</td>
<td>CQCCFG_RSVD2</td>
<td>TASK_DESC_SIZE</td>
<td>CQCCFG_RSVD1</td>
<td>Rsvd</td>
<td>CQ_EN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG"></a><p class="title">Table�3.�Fields for Register: CQCFG</p>
<table summary="Fields for Register: CQCFG" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_31_13"></a>31:13</p>
</td>
<td>CQCCFG_RSVD3</td>
<td>R</td>
<td><p>These bits (CQCCFG_RSVD3) of the CQCFG register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_12"></a>12</p>
</td>
<td>DCMD_EN</td>
<td>R/W</td>
<td><p>This bit indicates to the hardware whether the Task Descriptor in slot #31 of the TDL is a data transfer descriptor or a direct-command descriptor.
CQE uses this bit when a task is issued in slot #31, to determine how to decode the Task Descriptor.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SLOT31_DCMD_ENABLE): Task descriptor in slot #31 is a DCMD Task Descriptor</li><li>0x0 (SLOT31_DCMD_DISABLE): Task descriptor in slot #31 is a data Transfer Task Descriptor</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_11_9"></a>11:9</p>
</td>
<td>CQCCFG_RSVD2</td>
<td>R</td>
<td><p>These bits (CQCCFG_RSVD2) of the CQCFG register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_8"></a>8</p>
</td>
<td>TASK_DESC_SIZE</td>
<td>R/W</td>
<td><p>Bit Value Description</p>
<p class="BLANK"></p>
<p>This bit indicates the size of task descriptor used in host memory. This bit can only be configured when Command Queuing Enable bit is 0 (command queuing is disabled).</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (TASK_DESC_128b): Task descriptor size is 128 bits</li><li>0x0 (TASK_DESC_64b): Task descriptor size is 64 bits</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_7_2"></a>7:2</p>
</td>
<td>CQCCFG_RSVD1</td>
<td>R</td>
<td><p>These bits (CQCCFG_RSVD1) of the CQCFG register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_1"></a>1</p>
</td>
<td>�</td>
<td>�</td>
<td><span>Reserved Field:</span>Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG_F_0"></a>0</p>
</td>
<td>CQ_EN</td>
<td>R/W</td>
<td><p>Enable command queuing engine (CQE).</p>
<p class="BLANK"></p>
<p>When CQE is disable, the software controls the eMMC bus using the registers between the addresses 0x000 to
0x1FF. Before the software writes to this bit, the software verifies that the eMMC host controller is in idle state and there are no ongoing commands or data transfers. When software wants to exit
command queuing mode, it clears all previous tasks (if any) before setting this bit to 0.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (CQE_ENABLE): Enable command queuing</li><li>0x0 (CQE_DISABLE): Disable command queuing</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Testable:</span>restore</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL"></a><span>CQCTL</span></p>
<ul><li><span>Name:</span>Command Queuing Control register</li><li><span>Description:</span>This register controls CQE behavior affecting the general operation of command queuing module or simultaneous operation of multiple tasks.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x18c</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_31_9">31:9</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_7_1">7:1</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_0">0</a></td>
</tr>
<tr><td>CQCTL_RSVD2</td>
<td>CLR_ALL_TASKS</td>
<td>CQCTL_RSVD1</td>
<td>HALT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL"></a><p class="title">Table�4.�Fields for Register: CQCTL</p>
<table summary="Fields for Register: CQCTL" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_31_9"></a>31:9</p>
</td>
<td>CQCTL_RSVD2</td>
<td>R</td>
<td><p>These bits (CQCTL_RSVD2) of the CQCTL register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_8"></a>8</p>
</td>
<td>CLR_ALL_TASKS</td>
<td>R/W</td>
<td><p>Clear all tasks</p>
<p class="BLANK"></p>
<p>This bit can only be written when the controller is halted. This bit does not clear tasks in the device. The software has to use the CMDQ_TASK_MGMT command to clear device's queue.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (CLEAR_ALL_TASKS): Clears all the tasks in the controller</li><li>0x0 (NO_EFFECT): Programming 0 has no effect</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_7_1"></a>7:1</p>
</td>
<td>CQCTL_RSVD1</td>
<td>R</td>
<td><p>These bits (CQCTL_RSVD1) of the CQCTL register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL_F_0"></a>0</p>
</td>
<td>HALT</td>
<td>R/W</td>
<td><p>Halt request and resume</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (HALT_CQE): Software writes 1 to this bit when it wants to acquire software control over the eMMC bus and to disable CQE from issuing command on the bus.</li></ul><p>For example, issuing a Discard Task command (CMDQ_TASK_MGMT). When the software writes 1, CQE completes the ongoing task (if any in progress). After the task is completed and the CQE is in idle state,
CQE does not issue new commands and indicates to the software by setting this bit to 1. The software can poll on this bit until it is set to 1 and only then send commands on the eMMC bus.</p>
<ul><li>0x0 (RESUME_CQE): Software writes 0 to this bit to exit from the halt state and resume CQE activity.</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS"></a><span>CQIS</span></p>
<ul><li><span>Name:</span>Command Queuing Interrupt Status register</li><li><span>Description:</span>This register indicates pending interrupts that require service. Each bit in this register is asserted in response to a specific event, only if the respective bit is set in the CQISE register.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x190</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_31_6">31:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_5_4">5:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_0">0</a></td>
</tr>
<tr><td>CQIS_RSVD1</td>
<td>Rsvd</td>
<td>TCL</td>
<td>RED</td>
<td>TCC</td>
<td>HAC</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS"></a><p class="title">Table�5.�Fields for Register: CQIS</p>
<table summary="Fields for Register: CQIS" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_31_6"></a>31:6</p>
</td>
<td>CQIS_RSVD1</td>
<td>R</td>
<td><p>These bits of the CQIS register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_5_4"></a>5:4</p>
</td>
<td>�</td>
<td>�</td>
<td><span>Reserved Field:</span>Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_3"></a>3</p>
</td>
<td>TCL</td>
<td>R/W1C</td>
<td><p>Task cleared interrupt</p>
<p class="BLANK"></p>
<p>This status bit is asserted (if CQISE.TCL_STE=1) when a task clear operation is completed by CQE. The completed task clear operation is either an individual task clear (by writing CQTCLR) or clearing of all tasks (by writing CQCTL). A value of 1 clears this status bit.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): TCL Interrupt is set</li><li>0x0 (NOTSET): TCL Interrupt is not set</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_2"></a>2</p>
</td>
<td>RED</td>
<td>R/W1C</td>
<td><p>Response error detected interrupt</p>
<p class="BLANK"></p>
<p>This status bit is asserted (if CQISE.RED_STE=1) when a response is received with an error bit set in the device status field. Configure the CQRMEM register to identify device status bit fields that may trigger an interrupt and that are masked. A value of 1 clears this status bit.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): RED Interrupt is set</li><li>0x0 (NOTSET): RED Interrupt is not set</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_1"></a>1</p>
</td>
<td>TCC</td>
<td>R/W1C</td>
<td><p>Task complete interrupt</p>
<p class="BLANK"></p>
<p>This status bit is asserted (if CQISE.TCC_STE=1) when at least one of the following conditions are met:</p>
<ul><li>A task is completed and the INT bit is set in its Task Descriptor</li><li>Interrupt caused by Interrupt Coalescing logic due to timeout</li><li>Interrupt Coalescing logic reached the configured threshold</li></ul><p>A value of 1 clears this status bit</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): TCC Interrupt is set</li><li>0x0 (NOTSET): TCC Interrupt is not set</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS_F_0"></a>0</p>
</td>
<td>HAC</td>
<td>R/W1C</td>
<td><p>Halt complete interrupt</p>
<p class="BLANK"></p>
<p>This status bit is asserted (only if CQISE.HAC_STE=1) when halt bit in the CQCTL register transitions from 0 to 1 indicating that the host controller has completed its current ongoing task and has entered halt state. A value of 1 clears this status bit.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): HAC Interrupt is set</li><li>0x0 (NOTSET): HAC Interrupt is not set</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE"></a><span>CQISE</span></p>
<ul><li><span>Name:</span>Command Queuing Interrupt Status Enable register</li><li><span>Description:</span>This register enables and disables the reporting of the corresponding interrupt to host software in the CQIS register. When a bit is set (1) and the corresponding interrupt condition is active, then the bit in CQIS is asserted. Interrupt sources that are disabled (when '0') are not indicated in the CQIS register. This register is bit-index matched to the CQIS register.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x194</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_31_6">31:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_5_4">5:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_0">0</a></td>
</tr>
<tr><td>CQISTE_RSVD1</td>
<td>Rsvd</td>
<td>TCL_STE</td>
<td>RED_STE</td>
<td>TCC_STE</td>
<td>HAC_STE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE"></a><p class="title">Table�6.�Fields for Register: CQISE</p>
<table summary="Fields for Register: CQISE" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_31_6"></a>31:6</p>
</td>
<td>CQISTE_RSVD1</td>
<td>R</td>
<td><p>These bits of the CQISE register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_5_4"></a>5:4</p>
</td>
<td>�</td>
<td>�</td>
<td><span>Reserved Field:</span>Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_3"></a>3</p>
</td>
<td>TCL_STE</td>
<td>R/W</td>
<td><p>Task cleared interrupt status enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_STS_ENABLE): CQIS.TCL is set when its interrupt condition is active</li><li>0x0 (INT_STS_DISABLE): CQIS.TCL is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_2"></a>2</p>
</td>
<td>RED_STE</td>
<td>R/W</td>
<td><p>Response error detected interrupt status enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_STS_ENABLE): CQIS.RED is set when its interrupt condition is active</li><li>0x0 (INT_STS_DISABLE): CQIS.RED is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_1"></a>1</p>
</td>
<td>TCC_STE</td>
<td>R/W</td>
<td><p>Task complete interrupt status enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_STS_ENABLE): CQIS.TCC is set when its interrupt condition is active</li><li>0x0 (INT_STS_DISABLE): CQIS.TCC is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE_F_0"></a>0</p>
</td>
<td>HAC_STE</td>
<td>R/W</td>
<td><p>Halt complete interrupt status enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_STS_ENABLE): CQIS.HAC is set when its interrupt condition is active</li><li>0x0 (INT_STS_DISABLE): CQIS.HAC is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE"></a><span>CQISGE</span></p>
<ul><li><span>Name:</span>Command Queuing Interrupt signal enable register</li><li><span>Description:</span>This register enables and disables the generation of interrupts to host software. When a bit is set and the corresponding bit in CQIS is set, then an interrupt is generated. Interrupt sources that are disabled are still indicated in the CQIS register. This register is bit-index matched to the CQIS register.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x198</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_31_6">31:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_5_4">5:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_0">0</a></td>
</tr>
<tr><td>CQISGE_RSVD1</td>
<td>Rsvd</td>
<td>TCL_SGE</td>
<td>RED_SGE</td>
<td>TCC_SGE</td>
<td>HAC_SGE</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE"></a><p class="title">Table�7.�Fields for Register: CQISGE</p>
<table summary="Fields for Register: CQISGE" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_31_6"></a>31:6</p>
</td>
<td>CQISGE_RSVD1</td>
<td>R</td>
<td><p>These bits of the CQISGE register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_5_4"></a>5:4</p>
</td>
<td>�</td>
<td>�</td>
<td><span>Reserved Field:</span>Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_3"></a>3</p>
</td>
<td>TCL_SGE</td>
<td>R/W</td>
<td><p>Task cleared interrupt signal enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_SIG_ENABLE): CQIS.TCL interrupt signal generation is active</li><li>0x0 (INT_SIG_DISABLE): CQIS.TCL interrupt signal generation is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_2"></a>2</p>
</td>
<td>RED_SGE</td>
<td>R/W</td>
<td><p>Response error detected interrupt signal enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_SIG_ENABLE): CQIS.RED interrupt signal generation is active</li><li>0x0 (INT_SIG_DISABLE): CQIS.RED interrupt signal generation is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_1"></a>1</p>
</td>
<td>TCC_SGE</td>
<td>R/W</td>
<td><p>Task complete interrupt signal enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_SIG_ENABLE): CQIS.TCC interrupt signal generation is active</li><li>0x0 (INT_SIG_DISABLE): CQIS.TCC interrupt signal generation is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE_F_0"></a>0</p>
</td>
<td>HAC_SGE</td>
<td>R/W</td>
<td><p>Halt complete interrupt signal enable</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INT_SIG_ENABLE): CQIS.HAC interrupt signal generation is active</li><li>0x0 (INT_SIG_DISABLE): CQIS.HAC interrupt signal generation is disabled</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC"></a><span>CQIC</span></p>
<ul><li><span>Name:</span>Command Queuing Interrupt Coalescing register</li><li><span>Description:</span>This register controls and configures interrupt coalescing feature.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x19c</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_30_21">30:21</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_19_17">19:17</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_14_13">14:13</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_12_8">12:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_6_0">6:0</a></td>
</tr>
<tr><td>INTC_EN</td>
<td>CQIC_RSVD3</td>
<td>INTC_STAT</td>
<td>CQIC_RSVD2</td>
<td>INTC_RST</td>
<td>INTC_TH_WEN</td>
<td>CQIC_RSVD1</td>
<td>INTC_TH</td>
<td>TOUT_VAL_WEN</td>
<td>TOUT_VAL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC"></a><p class="title">Table�8.�Fields for Register: CQIC</p>
<table summary="Fields for Register: CQIC" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_31"></a>31</p>
</td>
<td>INTC_EN</td>
<td>R/W</td>
<td><p>Interrupt Coalescing Enable Bit</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (ENABLE_INT_COALESCING): Interrupt coalescing mechanism is active. Interrupts are counted and timed, and coalesced interrupts are generated</li><li>0x0 (DISABLE_INT_COALESCING): Interrupt coalescing mechanism is disabled (Default).</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_30_21"></a>30:21</p>
</td>
<td>CQIC_RSVD3</td>
<td>R</td>
<td><p>These bits (CQIC_RSVD3) of the CQIC register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_20"></a>20</p>
</td>
<td>INTC_STAT</td>
<td>R</td>
<td><p>Interrupt Coalescing Status Bit</p>
<p class="BLANK"></p>
<p>This bit indicates to the software whether any tasks (with INT="0)" have completed and counted towards interrupt coalescing (that is, this is set if and only if INTC counter &gt; 0).</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (INTC_ATLEAST1_COMP): At least one INT0 task completion has been counted (INTC counter &gt; 0)</li><li>0x0 (INTC_NO_TASK_COMP): INT0 Task completions have not occurred since last counter reset (INTC counter == 0)</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_19_17"></a>19:17</p>
</td>
<td>CQIC_RSVD2</td>
<td>R</td>
<td><p>These bits (CQIC_RSVD2) of the CQIC register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_16"></a>16</p>
</td>
<td>INTC_RST</td>
<td>W</td>
<td><p>Counter and Timer Reset</p>
<p class="BLANK"></p>
<p>When host driver writes 1, the interrupt coalescing timer and counter are reset.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (ASSERT_INTC_RESET): Interrupt coalescing timer and counter are reset</li><li>0x0 (NO_EFFECT): No Effect</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_15"></a>15</p>
</td>
<td>INTC_TH_WEN</td>
<td>W</td>
<td><p>Interrupt Coalescing Counter Threshold Write Enable</p>
<p class="BLANK"></p>
<p>When software writes 1 to this bit, the value INTC_TH is updated with the contents written on the same cycle.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (WEN_SET): Sets INTC_TH_WEN</li><li>0x0 (WEN_CLR): Clears INTC_TH_WEN</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_14_13"></a>14:13</p>
</td>
<td>CQIC_RSVD1</td>
<td>R</td>
<td><p>These bits (CQIC_RSVD1) of the CQIC register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_12_8"></a>12:8</p>
</td>
<td>INTC_TH</td>
<td>W</td>
<td><p>Interrupt Coalescing Counter Threshold filed</p>
<p class="BLANK"></p>
<p>Software uses this field to configure the number of task completions (only tasks with INT="0" in the Task Descriptor), which are required in order to generate an interrupt.</p>
<p class="BLANK"></p>
<p>Counter Operation: As data transfer tasks with INT="0" complete, they are counted by CQE. The counter is reset by software during the interrupt service routine. The counter stops counting when it reaches the value configured in INTC_TH, and generates interrupt.</p>
<ul><li>0x0: Interrupt coalescing feature disabled</li><li>0x1: Interrupt coalescing interrupt generated after 1 task when INT="0" completes</li><li>0x2: Interrupt coalescing interrupt generated after 2 tasks when INT="0" completes</li><li>........</li><li>0x1f: Interrupt coalescing interrupt generated after 31 tasks when INT="0" completes</li></ul><p>To write to this field, the INTC_TH_WEN bit must be set during the same write operation.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Testable:</span>untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_7"></a>7</p>
</td>
<td>TOUT_VAL_WEN</td>
<td>W</td>
<td><p>When software writes 1 to this bit, the value TOUT_VAL is updated with the contents written on the same cycle.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (WEN_SET): Sets TOUT_VAL_WEN</li><li>0x0 (WEN_CLR): clears TOUT_VAL_WEN</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC_F_6_0"></a>6:0</p>
</td>
<td>TOUT_VAL</td>
<td>R/W</td>
<td><p>Interrupt Coalescing Timeout Value</p>
<p class="BLANK"></p>
<p>Software uses this field to configure the maximum time allowed between the completion of a task on the bus and the generation of an interrupt.</p>
<p class="BLANK"></p>
<p>Timer Operation: The timer is reset by software during the interrupt service routine. It starts running when the first data transfer task with INT="0" is completed, after the timer was reset. When the timer reaches the value configured in ICTOVAL field, it generates an interrupt and stops.</p>
<p class="BLANK"></p>
<p>The timer's unit is equal to 1024 clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register.</p>
<ul><li>0x0: Timer is disabled. Timeout-based interrupt is not generated</li><li>0x1: Timeout on 01x1024 cycles of timer clock frequency</li><li>0x2: Timeout on 02x1024 cycles of timer clock frequency</li><li>........</li><li>0x7f: Timeout on 127x1024 cycles of timer clock frequency</li></ul><p>In order to write to this field, the TOUT_VAL_WEN bit must be set at the same write operation.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Testable:</span>untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA"></a><span>CQTDLBA</span></p>
<ul><li><span>Name:</span>Command Queuing Task Descriptor List Base Address register</li><li><span>Description:</span>This register is used for configuring the lower 32 bits of the byte address of the head of the Task Descriptor List in the host memory.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1a0</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA_F_31_0">31:0</a></td>
</tr>
<tr><td>TDLBA</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA"></a><p class="title">Table�9.�Fields for Register: CQTDLBA</p>
<table summary="Fields for Register: CQTDLBA" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA_F_31_0"></a>31:0</p>
</td>
<td>TDLBA</td>
<td>R/W</td>
<td><p>This register stores the LSB bits (31:0) of the byte address of the head of the Task Descriptor List in system memory.</p>
<p class="BLANK"></p>
<p>The size of the task
descriptor list is 32 * (Task Descriptor size + Transfer Descriptor size) as configured by the host driver. This address is set on 1 KB boundary. The lower 10 bits of this register are set to 0 by
the software and are ignored by CQE.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR"></a><span>CQTDBR</span></p>
<ul><li><span>Name:</span>Command Queuing DoorBell register</li><li><span>Description:</span>Using this register, software triggers CQE to process a new task.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1a8</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR_F_31_0">31:0</a></td>
</tr>
<tr><td>DBR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR"></a><p class="title">Table�10.�Fields for Register: CQTDBR</p>
<table summary="Fields for Register: CQTDBR" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR_F_31_0"></a>31:0</p>
</td>
<td>DBR</td>
<td>R/W</td>
<td><p>The software configures TDLBA and TDLBAU, and enable CQE in CQCFG before using this register.</p>
<p class="BLANK"></p>
<p>Writing 1 to bit n of this register triggers
CQE to start processing the task encoded in slot n of the TDL. Writing 0 by the software does not have any impact on the hardware, and does not change the value of the register bit.</p>
<p class="BLANK"></p>
<p>CQE always processes tasks according to the order submitted to the list by CQTDBR write transactions. CQE processes Data Transfer tasks by reading the Task Descriptor and sending QUEUED_TASK_PARAMS (CMD44) and QUEUED_TASK_ADDRESS (CMD45) commands to the device. CQE processes DCMD tasks (in slot #31, when enabled) by reading the Task Descriptor, and generating the command encoded by its index and argument.</p>
<p class="BLANK"></p>
<p>The corresponding bit is cleared to 0 by CQE in one of the following events:</p>
<ul><li>A task execution is completed (with success or error).</li><li>The task is cleared using CQTCLR register.</li><li>All tasks are cleared using CQCTL register.</li><li>CQE is disabled using CQCFG register.</li></ul><p>Software may initiate multiple tasks at the same time (batch submission) by writing 1 to multiple bits of this register in the same transaction. In the case of batch submission, CQE processes the
tasks in order of the task index, starting with the lowest index. If one or more tasks in the batch are marked with QBR, the ordering of execution is based on said processing order.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN"></a><span>CQTCN</span></p>
<ul><li><span>Name:</span>Command Queuing TaskClear Notification register</li><li><span>Description:</span>This register is used by CQE to notify software about completed tasks.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1ac</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN_F_31_0">31:0</a></td>
</tr>
<tr><td>TCN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN"></a><p class="title">Table�11.�Fields for Register: CQTCN</p>
<table summary="Fields for Register: CQTCN" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN_F_31_0"></a>31:0</p>
</td>
<td>TCN</td>
<td>R/W1C</td>
<td><p>Task Completion Notification</p>
<p class="BLANK"></p>
<p>Each of the 32 bits are bit mapped to the 32 tasks.</p>
<ul><li>Bit-N(1): Task-N has completed execution (with success or errors)</li><li>Bit-N(0): Task-N has not completed, could be pending or not submitted.</li></ul><p>On task completion, software may read this register to know tasks that have completed. After reading this register, software may clear the relevant bit fields by writing 1 to the corresponding bits.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS"></a><span>CQDQS</span></p>
<ul><li><span>Name:</span>Device queue status register</li><li><span>Description:</span>This register stores the most recent value of the device's queue status.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1b0</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS_F_31_0">31:0</a></td>
</tr>
<tr><td>DQS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS"></a><p class="title">Table�12.�Fields for Register: CQDQS</p>
<table summary="Fields for Register: CQDQS" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS_F_31_0"></a>31:0</p>
</td>
<td>DQS</td>
<td>R</td>
<td><p>Device Queue Status</p>
<p class="BLANK"></p>
<p>Each of the 32 bits are bit mapped to the 32 tasks.</p>
<ul><li>Bit-N(1): Device has marked task N as ready for execution</li><li>Bit-N(0): Task-N is not ready for execution. This task could be pending in device or not submitted.</li></ul><p>Host controller updates this register with response of the Device Queue Status command.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT"></a><span>CQDPT</span></p>
<ul><li><span>Name:</span>Device pending tasks register</li><li><span>Description:</span>This register maintains the list of tasks that are queued into device and are awaiting execution completion.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1b4</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT_F_31_0">31:0</a></td>
</tr>
<tr><td>DPT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT"></a><p class="title">Table�13.�Fields for Register: CQDPT</p>
<table summary="Fields for Register: CQDPT" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT_F_31_0"></a>31:0</p>
</td>
<td>DPT</td>
<td>R</td>
<td><p>Device-Pending Tasks</p>
<p class="BLANK"></p>
<p>Each of the 32 bits are bit mapped to the 32 tasks.</p>
<ul><li>Bit-N(1): Task-N has been successfully queued into the device and is awaiting execution</li><li>Bit-N(0): Task-N is not yet queued.</li></ul><p>Bit n of this register is set if and only if QUEUED_TASK_PARAMS (CMD44) and QUEUED_TASK_ADDRESS (CMD45) were sent for this specific task and if this task has not been executed.</p>
<p class="BLANK"></p>
<p>The
controller sets this bit after receiving a successful response for CMD45. CQE clears this bit after the task has completed execution.</p>
<p class="BLANK"></p>
<p>Software reads this register in the task-discard procedure to determine if the task is queued in the device.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR"></a><span>CQTCLR</span></p>
<ul><li><span>Name:</span>Command Queuing Task Clear register</li><li><span>Description:</span>This register is used for removing an outstanding task in the CQE. The register must be used only when CQE is in Halt state.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1b8</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR_F_31_0">31:0</a></td>
</tr>
<tr><td>TCLR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR"></a><p class="title">Table�14.�Fields for Register: CQTCLR</p>
<table summary="Fields for Register: CQTCLR" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR_F_31_0"></a>31:0</p>
</td>
<td>TCLR</td>
<td>R/W</td>
<td><p>Writing 1 to bit n of this register orders CQE to clear a task that the software has previously issued.</p>
<p class="BLANK"></p>
<p>This bit can only be written when CQE is in Halt state as indicated in CQCFG register Halt bit. When software writes 1 to a bit in this register, CQE updates the value to 1, and starts clearing the data structures related to the task. CQE clears the bit fields (sets a value of 0) in CQTCLR and in CQTDBR once the clear operation is complete. Software must poll on the CQTCLR until it is cleared to verify that a clear operation was done.</p>
<p><span>Value After Reset:</span>0x0</p>
<p><span>Volatile:</span>true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1"></a><span>CQSSC1</span></p>
<ul><li><span>Name:</span>CQ Send Status Configuration 1 register</li><li><span>Description:</span>This register is used for removing an outstanding task in the CQE. The register controls when SEND_QUEUE_STATUS commands are sent.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1c0</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_19_16">19:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_20_31</td>
<td>SQSCMD_BLK_CNT</td>
<td>SQSCMD_IDLE_TMR</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1"></a><p class="title">Table�15.�Fields for Register: CQSSC1</p>
<table summary="Fields for Register: CQSSC1" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_31_20"></a>31:20</p>
</td>
<td>RSVD_20_31</td>
<td>R</td>
<td><p>These bits of the CQSSC1 register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_19_16"></a>19:16</p>
</td>
<td>SQSCMD_BLK_CNT</td>
<td>R/W</td>
<td><p>This field indicates when SQS CMD is sent while data transfer is in progress.</p>
<p class="BLANK"></p>
<p>A value of 'n' indicates that CQE sends status command on the CMD line, during the transfer of data block BLOCK_CNT-n, on the data lines, where BLOCK_CNT is the number of blocks in the current transaction.</p>
<ul><li>0x0: SEND_QUEUE_STATUS (CMD13) command is not sent during the transaction. Instead, it is sent only when the data lines are idle.</li><li>0x1: SEND_QUEUE_STATUS command is to be sent during the last block of the transaction.</li><li>0x2: SEND_QUEUE_STATUS command when last 2 blocks are pending.</li><li>0x3: SEND_QUEUE_STATUS command when last 3 blocks are pending.</li><li>........</li><li>0xf: SEND_QUEUE_STATUS command when last 15 blocks are pending.</li></ul><p></p>
<p class="BLANK"></p>
<p>Should be programmed only when CQCFG.CQ_EN is '0'</p>
<p><span>Value After Reset:</span>0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1_F_15_0"></a>15:0</p>
</td>
<td>SQSCMD_IDLE_TMR</td>
<td>R/W</td>
<td><p>This field configures the polling period to be used when using periodic SEND_QUEUE_STATUS (CMD13) polling.</p>
<p class="BLANK"></p>
<p>Periodic polling is used when tasks are pending in the device, but no data transfer is in progress. When a SEND_QUEUE_STATUS response indicates that no task is ready for execution, CQE counts the configured time until it issues the next SEND_QUEUE_STATUS.</p>
<p class="BLANK"></p>
<p>Timer units are clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register. The minimum value is 0001h (1 clock period) and the maximum value is FFFFh (65535 clock periods).</p>
<p class="BLANK"></p>
<p>For example, a CQCAP field value of 0 indicates a 19.2 MHz clock frequency (period = 52.08 ns). If the setting in CQSSC1.CIT is 1000h, the calculated polling period is 4096*52.08 ns= 213.33 ns.</p>
<p class="BLANK"></p>
<p>Should be programmed only when CQCFG.CQ_EN is '0'.</p>
<p><span>Value After Reset:</span>0x1000</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2"></a><span>CQSSC2</span></p>
<ul><li><span>Name:</span>CQ Send Status Configuration 2 register</li><li><span>Description:</span>The register is used for configuring the RCA field in SEND_QUEUE_STATUS command argument.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1c4</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_16_31</td>
<td>SQSCMD_RCA</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2"></a><p class="title">Table�16.�Fields for Register: CQSSC2</p>
<table summary="Fields for Register: CQSSC2" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2_F_31_16"></a>31:16</p>
</td>
<td>RSVD_16_31</td>
<td>R</td>
<td><p>These bits of the CQSSC2 register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2_F_15_0"></a>15:0</p>
</td>
<td>SQSCMD_RCA</td>
<td>R/W</td>
<td><p>This field provides CQE with the contents of the 16-bit RCA field in SEND_QUEUE_STATUS (CMD13) command argument.</p>
<p class="BLANK"></p>
<p>CQE copies this field to bits 31:16 of the argument when transmitting SEND_ QUEUE_STATUS (CMD13) command.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT"></a><span>CQCRDCT</span></p>
<ul><li><span>Name:</span>Command response for direct command register</li><li><span>Description:</span>This register stores the response of last executed DCMD.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1c8</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT_F_31_0">31:0</a></td>
</tr>
<tr><td>DCMD_RESP</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT"></a><p class="title">Table�17.�Fields for Register: CQCRDCT</p>
<table summary="Fields for Register: CQCRDCT" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT_F_31_0"></a>31:0</p>
</td>
<td>DCMD_RESP</td>
<td>R</td>
<td><p>This register contains the response of the command generated by the last direct command (DCMD) task that was sent.</p>
<p class="BLANK"></p>
<p>Contents of this register are valid only after bit 31 of CQTDBR register is cleared by the controller.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM"></a><span>CQRMEM</span></p>
<ul><li><span>Name:</span>Command response mode error mask register</li><li><span>Description:</span>This register controls the generation of response error detect (RED) interrupt. Only the bits enabled here can contribute to RED.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1d0</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM_F_31_0">31:0</a></td>
</tr>
<tr><td>RESP_ERR_MASK</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM"></a><p class="title">Table�18.�Fields for Register: CQRMEM</p>
<table summary="Fields for Register: CQRMEM" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM_F_31_0"></a>31:0</p>
</td>
<td>RESP_ERR_MASK</td>
<td>R/W</td>
<td><p>The bits of this field are bit mapped to the device response. This bit is used as an interrupt mask on the device status filed that is received in R1/R1b responses.</p>
<ul><li>1: When a R1/R1b response is received, with a bit i in the device status set, a RED interrupt is generated.</li><li>0: When a R1/R1b response is received, bit i in the device status is ignored.</li></ul><p>The reset value of this register is set to trigger an interrupt on all "Error" type bits in the device status.</p>
<p class="BLANK"></p>
<p><span>Note</span>: Responses to CMD13 (SQS) encode the QSR so that they are ignored by this logic.</p>
<p><span>Value After Reset:</span>0xfdf9a080</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI"></a><span>CQTERRI</span></p>
<ul><li><span>Name:</span>CQ Task Error Information register</li><li><span>Description:</span>This register is updated by CQE when an error occurs on data or command related to a task activity. When such an error is detected by CQE or indicated by the eMMC controller, CQE stores the following in the CQTERRI register: task IDs and indices of commands that were executed on the command line and data lines when the error occurred.<p class="BLANK"></p>
Software must use this information in the error recovery procedure.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1d4</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_28_24">28:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_23_22">23:22</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_21_16">21:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_14_13">14:13</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_12_8">12:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_7_6">7:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_5_0">5:0</a></td>
</tr>
<tr><td>TRANS_ERR_FIELDS_VALID</td>
<td>RSVD_30_29</td>
<td>TRANS_ERR_TASKID</td>
<td>RSVD_23_22</td>
<td>TRANS_ERR_CMD_INDX</td>
<td>RESP_ERR_FIELDS_VALID</td>
<td>RSVD_13_14</td>
<td>RESP_ERR_TASKID</td>
<td>RSVD_6_7</td>
<td>RESP_ERR_CMD_INDX</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI"></a><p class="title">Table�19.�Fields for Register: CQTERRI</p>
<table summary="Fields for Register: CQTERRI" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_31"></a>31</p>
</td>
<td>TRANS_ERR_FIELDS_VALID</td>
<td>R</td>
<td><p>This bit is updated when an error is detected while a data transfer transaction was in progress.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): data transfer related error detected. Check contents of TRANS_ERR_TASKID and TRANS_ERR_CMD_INDX fields</li><li>0x0 (NOT_SET): Ignore contents of TRANS_ERR_TASKID and TRANS_ERR_CMD_INDX</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_30_29"></a>30:29</p>
</td>
<td>RSVD_30_29</td>
<td>R</td>
<td><p>These bits (RSVD_30_29) of the CQTERRI register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_28_24"></a>28:24</p>
</td>
<td>TRANS_ERR_TASKID</td>
<td>R</td>
<td><p>This field captures the ID of the task that was executed and whose data transfer has errors.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_23_22"></a>23:22</p>
</td>
<td>RSVD_23_22</td>
<td>R</td>
<td><p>These bits (RSVD_23_22) of the CQTERRI register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_21_16"></a>21:16</p>
</td>
<td>TRANS_ERR_CMD_INDX</td>
<td>R</td>
<td><p>This field captures the index of the command that was executed and whose data transfer has errors.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_15"></a>15</p>
</td>
<td>RESP_ERR_FIELDS_VALID</td>
<td>R</td>
<td><p>This bit is updated when an error is detected while a command transaction was in progress.</p>
<p class="BLANK"></p>
<p><span>Values:</span></p>
<ul><li>0x1 (SET): Response-related error is detected. Check contents of RESP_ERR_TASKID and RESP_ERR_CMD_INDX fields</li><li>0x0 (NOT_SET): Ignore contents of RESP_ERR_TASKID and RESP_ERR_CMD_INDX</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_14_13"></a>14:13</p>
</td>
<td>RSVD_13_14</td>
<td>R</td>
<td><p>These bits (RSVD_13_14) of the CQTERRI register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_12_8"></a>12:8</p>
</td>
<td>RESP_ERR_TASKID</td>
<td>R</td>
<td><p>This field captures the ID of the task which was executed on the command line when the error occurred.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_7_6"></a>7:6</p>
</td>
<td>RSVD_6_7</td>
<td>R</td>
<td><p>These bits (RSVD_6_7) of the CQTERRI register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI_F_5_0"></a>5:0</p>
</td>
<td>RESP_ERR_CMD_INDX</td>
<td>R</td>
<td><p>This field captures the index of the command that was executed on the command line when the error occurred.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI"></a><span>CQCRI</span></p>
<ul><li><span>Name:</span>CQ Command response index</li><li><span>Description:</span>This register stores the index of the last received command response.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1d8</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI_F_31_6">31:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI_F_5_0">5:0</a></td>
</tr>
<tr><td>RSVD_31_6</td>
<td>CMD_RESP_INDX</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI"></a><p class="title">Table�20.�Fields for Register: CQCRI</p>
<table summary="Fields for Register: CQCRI" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI_F_31_6"></a>31:6</p>
</td>
<td>RSVD_31_6</td>
<td>R</td>
<td><p>These bits of the CQCRI register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI_F_5_0"></a>5:0</p>
</td>
<td>CMD_RESP_INDX</td>
<td>R</td>
<td><p>Last Command Response index</p>
<p class="BLANK"></p>
<p>This field stores the index of the last received command response. Controller updates the value every time a command response is received.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA"></a><span>CQCRA</span></p>
<ul><li><span>Name:</span>CQ Command response argument register</li><li><span>Description:</span>This register stores the argument of the last received command response.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0x1dc</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA_F_31_0">31:0</a></td>
</tr>
<tr><td>CMD_RESP_ARG</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA"></a><p class="title">Table�21.�Fields for Register: CQCRA</p>
<table summary="Fields for Register: CQCRA" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA_F_31_0"></a>31:0</p>
</td>
<td>CMD_RESP_ARG</td>
<td>R</td>
<td><p>Last Command Response argument</p>
<p class="BLANK"></p>
<p>This field stores the argument of the last received command response. Controller updates the value every time a command response is received.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table></body></html>

