{
 "awd_id": "9322241",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Propagation Delay Uncertainty and Its Effect on             Latchless Circuits",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Lionel Ni",
 "awd_eff_date": "1994-04-01",
 "awd_exp_date": "1995-09-30",
 "tot_intn_awd_amt": 48778.0,
 "awd_amount": 48778.0,
 "awd_min_amd_letter_date": "1994-04-04",
 "awd_max_amd_letter_date": "1994-04-04",
 "awd_abstract_narration": "This project will investigate the use of time-of-flight design  techniques in the design of optical computers.  This is a new  design approach that takes advantage of the absence of capacitive  and inductive effects, giving optical interconnects an advantage  over electrical one in high-speed digital systems.  As a result,  propagation delays can be precisely controlled in optical  interconnects and logic, thus mitigating problems such as clock  skew.  This feature of optics motivates a new method of digital  design, where latches used to synchronize signals are removed.  To  synchronize signals at logic gates, the designer instead relies on  adjustments of signal propagation delays.  Clock gating is used to  eliminate residual timing uncertainty which would cause phase drift  in feedback loops.  This new scheme eliminates latch overhead and  allows deep pipelining at the gate level.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Harry",
   "pi_last_name": "Jordan",
   "pi_mid_init": "F",
   "pi_sufx_name": "",
   "pi_full_name": "Harry F Jordan",
   "pi_email_addr": "Harry.Jordan@colorado.edu",
   "nsf_id": "000416596",
   "pi_start_date": "1994-04-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Colorado at Boulder",
  "inst_street_address": "3100 MARINE ST",
  "inst_street_address_2": "STE 481 572 UCB",
  "inst_city_name": "Boulder",
  "inst_state_code": "CO",
  "inst_state_name": "Colorado",
  "inst_phone_num": "3034926221",
  "inst_zip_code": "803090001",
  "inst_country_name": "United States",
  "cong_dist_code": "02",
  "st_cong_dist_code": "CO02",
  "org_lgl_bus_name": "THE REGENTS OF THE UNIVERSITY OF COLORADO",
  "org_prnt_uei_num": "",
  "org_uei_num": "SPVKK1RC2MZ3"
 },
 "perf_inst": {
  "perf_inst_name": "University of Colorado at Boulder",
  "perf_str_addr": "3100 MARINE ST",
  "perf_city_name": "Boulder",
  "perf_st_code": "CO",
  "perf_st_name": "Colorado",
  "perf_zip_code": "803090001",
  "perf_ctry_code": "US",
  "perf_cong_dist": "02",
  "perf_st_cong_dist": "CO02",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "9237",
   "pgm_ref_txt": "SMALL GRANTS-EXPLORATORY RSRCH"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0194",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0194",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1994,
   "fund_oblg_amt": 48778.0
  }
 ],
 "por": null
}