// Seed: 3424189797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd97
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output logic [7:0] id_1;
  logic id_3 = -1 == -1;
  logic id_4;
  assign id_1[id_2] = id_2 ? id_4 : 1 == id_2;
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = 1 == id_3;
  assign id_3 = 1;
  tri id_5 = id_2 ? -1 : (1) - {1'b0};
endmodule
