// Seed: 2891149363
module module_0 #(
    parameter id_4 = 32'd65,
    parameter id_5 = 32'd15
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic _id_4;
  assign module_1.id_3 = 0;
  wire [id_4 : 1] _id_5;
  wire [id_5 : -1] id_6, id_7;
endmodule
module module_1 #(
    parameter id_26 = 32'd99,
    parameter id_27 = 32'd72,
    parameter id_48 = 32'd25
) (
    output wand id_0,
    output uwire id_1,
    input tri id_2
    , id_50,
    output supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    output logic id_8,
    input tri1 id_9[-1 : 1],
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input wor id_13,
    input wand id_14,
    input supply1 id_15,
    output tri1 id_16,
    output uwire id_17,
    input wand id_18,
    input tri1 id_19,
    output wor id_20,
    output uwire id_21,
    output supply1 id_22,
    inout tri id_23[(  id_27  ) : -1],
    output wor void id_24,
    input tri0 id_25,
    output supply1 _id_26,
    input wor _id_27,
    output supply0 id_28,
    input wor id_29,
    input supply1 id_30,
    input wire id_31,
    input tri1 id_32,
    input supply1 id_33,
    input tri0 id_34,
    input supply0 id_35,
    input wire id_36,
    output tri1 id_37,
    output wand id_38,
    input uwire id_39,
    input wor id_40,
    input tri0 id_41,
    output tri1 id_42,
    output wand id_43,
    output tri0 id_44,
    output tri0 id_45,
    input tri0 id_46,
    output wor id_47,
    input tri _id_48
);
  assign id_17 = 1;
  assign id_37 = (1);
  assign id_45 = (id_10);
  assign id_47 = id_10;
  union packed {
    logic id_51;
    logic id_52;
    logic id_53;
  }
      id_54, id_55;
  assign id_20 = id_19;
  logic id_56;
  wire  id_57;
  module_0 modCall_1 (
      id_57,
      id_51,
      id_51
  );
  initial if (-1) id_8 <= 1;
  logic [id_48 : id_26] id_58;
  assign id_38 = id_30;
  logic id_59, id_60;
  localparam id_61 = 1;
endmodule
