#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS_1 */
SS_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SS_1__0__MASK EQU 0x02
SS_1__0__PC EQU CYREG_PRT12_PC1
SS_1__0__PORT EQU 12
SS_1__0__SHIFT EQU 1
SS_1__AG EQU CYREG_PRT12_AG
SS_1__BIE EQU CYREG_PRT12_BIE
SS_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS_1__BYP EQU CYREG_PRT12_BYP
SS_1__DM0 EQU CYREG_PRT12_DM0
SS_1__DM1 EQU CYREG_PRT12_DM1
SS_1__DM2 EQU CYREG_PRT12_DM2
SS_1__DR EQU CYREG_PRT12_DR
SS_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS_1__MASK EQU 0x02
SS_1__PORT EQU 12
SS_1__PRT EQU CYREG_PRT12_PRT
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS_1__PS EQU CYREG_PRT12_PS
SS_1__SHIFT EQU 1
SS_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS_1__SLW EQU CYREG_PRT12_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Pin_X */
Pin_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_X__0__MASK EQU 0x10
Pin_X__0__PC EQU CYREG_PRT0_PC4
Pin_X__0__PORT EQU 0
Pin_X__0__SHIFT EQU 4
Pin_X__AG EQU CYREG_PRT0_AG
Pin_X__AMUX EQU CYREG_PRT0_AMUX
Pin_X__BIE EQU CYREG_PRT0_BIE
Pin_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_X__BYP EQU CYREG_PRT0_BYP
Pin_X__CTL EQU CYREG_PRT0_CTL
Pin_X__DM0 EQU CYREG_PRT0_DM0
Pin_X__DM1 EQU CYREG_PRT0_DM1
Pin_X__DM2 EQU CYREG_PRT0_DM2
Pin_X__DR EQU CYREG_PRT0_DR
Pin_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_X__MASK EQU 0x10
Pin_X__PORT EQU 0
Pin_X__PRT EQU CYREG_PRT0_PRT
Pin_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_X__PS EQU CYREG_PRT0_PS
Pin_X__SHIFT EQU 4
Pin_X__SLW EQU CYREG_PRT0_SLW

/* Pin_Y */
Pin_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_Y__0__MASK EQU 0x01
Pin_Y__0__PC EQU CYREG_PRT0_PC0
Pin_Y__0__PORT EQU 0
Pin_Y__0__SHIFT EQU 0
Pin_Y__AG EQU CYREG_PRT0_AG
Pin_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Y__BIE EQU CYREG_PRT0_BIE
Pin_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Y__BYP EQU CYREG_PRT0_BYP
Pin_Y__CTL EQU CYREG_PRT0_CTL
Pin_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Y__DR EQU CYREG_PRT0_DR
Pin_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Y__MASK EQU 0x01
Pin_Y__PORT EQU 0
Pin_Y__PRT EQU CYREG_PRT0_PRT
Pin_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Y__PS EQU CYREG_PRT0_PS
Pin_Y__SHIFT EQU 0
Pin_Y__SLW EQU CYREG_PRT0_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_x */
isr_x__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_x__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_x__INTC_MASK EQU 0x10
isr_x__INTC_NUMBER EQU 4
isr_x__INTC_PRIOR_NUM EQU 7
isr_x__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_x__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_x__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_y */
isr_y__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_y__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_y__INTC_MASK EQU 0x20
isr_y__INTC_NUMBER EQU 5
isr_y__INTC_PRIOR_NUM EQU 7
isr_y__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_y__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_y__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MISO_1 */
MISO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MISO_1__0__MASK EQU 0x10
MISO_1__0__PC EQU CYREG_PRT12_PC4
MISO_1__0__PORT EQU 12
MISO_1__0__SHIFT EQU 4
MISO_1__AG EQU CYREG_PRT12_AG
MISO_1__BIE EQU CYREG_PRT12_BIE
MISO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_1__BYP EQU CYREG_PRT12_BYP
MISO_1__DM0 EQU CYREG_PRT12_DM0
MISO_1__DM1 EQU CYREG_PRT12_DM1
MISO_1__DM2 EQU CYREG_PRT12_DM2
MISO_1__DR EQU CYREG_PRT12_DR
MISO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_1__MASK EQU 0x10
MISO_1__PORT EQU 12
MISO_1__PRT EQU CYREG_PRT12_PRT
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_1__PS EQU CYREG_PRT12_PS
MISO_1__SHIFT EQU 4
MISO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_1__SLW EQU CYREG_PRT12_SLW

/* MOSI_1 */
MOSI_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI_1__0__MASK EQU 0x08
MOSI_1__0__PC EQU CYREG_PRT12_PC3
MOSI_1__0__PORT EQU 12
MOSI_1__0__SHIFT EQU 3
MOSI_1__AG EQU CYREG_PRT12_AG
MOSI_1__BIE EQU CYREG_PRT12_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT12_BYP
MOSI_1__DM0 EQU CYREG_PRT12_DM0
MOSI_1__DM1 EQU CYREG_PRT12_DM1
MOSI_1__DM2 EQU CYREG_PRT12_DM2
MOSI_1__DR EQU CYREG_PRT12_DR
MOSI_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_1__MASK EQU 0x08
MOSI_1__PORT EQU 12
MOSI_1__PRT EQU CYREG_PRT12_PRT
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT12_PS
MOSI_1__SHIFT EQU 3
MOSI_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_1__SLW EQU CYREG_PRT12_SLW

/* SCLK_1 */
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCLK_1__0__MASK EQU 0x04
SCLK_1__0__PC EQU CYREG_PRT12_PC2
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 2
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x04
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 2
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

/* SPIS_1_BSPIS */
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIS_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIS_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* SPIS_1_IntClock */
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x00
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x01
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

/* Coils_X */
Coils_X__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Coils_X__0__MASK EQU 0x01
Coils_X__0__PC EQU CYREG_PRT2_PC0
Coils_X__0__PORT EQU 2
Coils_X__0__SHIFT EQU 0
Coils_X__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Coils_X__1__MASK EQU 0x02
Coils_X__1__PC EQU CYREG_PRT2_PC1
Coils_X__1__PORT EQU 2
Coils_X__1__SHIFT EQU 1
Coils_X__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Coils_X__2__MASK EQU 0x04
Coils_X__2__PC EQU CYREG_PRT2_PC2
Coils_X__2__PORT EQU 2
Coils_X__2__SHIFT EQU 2
Coils_X__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Coils_X__3__MASK EQU 0x08
Coils_X__3__PC EQU CYREG_PRT2_PC3
Coils_X__3__PORT EQU 2
Coils_X__3__SHIFT EQU 3
Coils_X__AG EQU CYREG_PRT2_AG
Coils_X__AMUX EQU CYREG_PRT2_AMUX
Coils_X__BIE EQU CYREG_PRT2_BIE
Coils_X__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Coils_X__BYP EQU CYREG_PRT2_BYP
Coils_X__CTL EQU CYREG_PRT2_CTL
Coils_X__DM0 EQU CYREG_PRT2_DM0
Coils_X__DM1 EQU CYREG_PRT2_DM1
Coils_X__DM2 EQU CYREG_PRT2_DM2
Coils_X__DR EQU CYREG_PRT2_DR
Coils_X__INP_DIS EQU CYREG_PRT2_INP_DIS
Coils_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Coils_X__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Coils_X__LCD_EN EQU CYREG_PRT2_LCD_EN
Coils_X__MASK EQU 0x0F
Coils_X__PORT EQU 2
Coils_X__PRT EQU CYREG_PRT2_PRT
Coils_X__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Coils_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Coils_X__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Coils_X__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Coils_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Coils_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Coils_X__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Coils_X__PS EQU CYREG_PRT2_PS
Coils_X__SHIFT EQU 0
Coils_X__SLW EQU CYREG_PRT2_SLW

/* Coils_Y */
Coils_Y__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Coils_Y__0__MASK EQU 0x10
Coils_Y__0__PC EQU CYREG_PRT1_PC4
Coils_Y__0__PORT EQU 1
Coils_Y__0__SHIFT EQU 4
Coils_Y__1__INTTYPE EQU CYREG_PICU1_INTTYPE5
Coils_Y__1__MASK EQU 0x20
Coils_Y__1__PC EQU CYREG_PRT1_PC5
Coils_Y__1__PORT EQU 1
Coils_Y__1__SHIFT EQU 5
Coils_Y__2__INTTYPE EQU CYREG_PICU1_INTTYPE6
Coils_Y__2__MASK EQU 0x40
Coils_Y__2__PC EQU CYREG_PRT1_PC6
Coils_Y__2__PORT EQU 1
Coils_Y__2__SHIFT EQU 6
Coils_Y__3__INTTYPE EQU CYREG_PICU1_INTTYPE7
Coils_Y__3__MASK EQU 0x80
Coils_Y__3__PC EQU CYREG_PRT1_PC7
Coils_Y__3__PORT EQU 1
Coils_Y__3__SHIFT EQU 7
Coils_Y__AG EQU CYREG_PRT1_AG
Coils_Y__AMUX EQU CYREG_PRT1_AMUX
Coils_Y__BIE EQU CYREG_PRT1_BIE
Coils_Y__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Coils_Y__BYP EQU CYREG_PRT1_BYP
Coils_Y__CTL EQU CYREG_PRT1_CTL
Coils_Y__DM0 EQU CYREG_PRT1_DM0
Coils_Y__DM1 EQU CYREG_PRT1_DM1
Coils_Y__DM2 EQU CYREG_PRT1_DM2
Coils_Y__DR EQU CYREG_PRT1_DR
Coils_Y__INP_DIS EQU CYREG_PRT1_INP_DIS
Coils_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Coils_Y__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Coils_Y__LCD_EN EQU CYREG_PRT1_LCD_EN
Coils_Y__MASK EQU 0xF0
Coils_Y__PORT EQU 1
Coils_Y__PRT EQU CYREG_PRT1_PRT
Coils_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Coils_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Coils_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Coils_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Coils_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Coils_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Coils_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Coils_Y__PS EQU CYREG_PRT1_PS
Coils_Y__SHIFT EQU 4
Coils_Y__SLW EQU CYREG_PRT1_SLW

/* Enable_1 */
Enable_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Enable_1__0__MASK EQU 0x01
Enable_1__0__PC EQU CYREG_PRT3_PC0
Enable_1__0__PORT EQU 3
Enable_1__0__SHIFT EQU 0
Enable_1__AG EQU CYREG_PRT3_AG
Enable_1__AMUX EQU CYREG_PRT3_AMUX
Enable_1__BIE EQU CYREG_PRT3_BIE
Enable_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Enable_1__BYP EQU CYREG_PRT3_BYP
Enable_1__CTL EQU CYREG_PRT3_CTL
Enable_1__DM0 EQU CYREG_PRT3_DM0
Enable_1__DM1 EQU CYREG_PRT3_DM1
Enable_1__DM2 EQU CYREG_PRT3_DM2
Enable_1__DR EQU CYREG_PRT3_DR
Enable_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Enable_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Enable_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Enable_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Enable_1__MASK EQU 0x01
Enable_1__PORT EQU 3
Enable_1__PRT EQU CYREG_PRT3_PRT
Enable_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Enable_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Enable_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Enable_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Enable_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Enable_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Enable_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Enable_1__PS EQU CYREG_PRT3_PS
Enable_1__SHIFT EQU 0
Enable_1__SLW EQU CYREG_PRT3_SLW

/* Enable_2 */
Enable_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Enable_2__0__MASK EQU 0x02
Enable_2__0__PC EQU CYREG_PRT3_PC1
Enable_2__0__PORT EQU 3
Enable_2__0__SHIFT EQU 1
Enable_2__AG EQU CYREG_PRT3_AG
Enable_2__AMUX EQU CYREG_PRT3_AMUX
Enable_2__BIE EQU CYREG_PRT3_BIE
Enable_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Enable_2__BYP EQU CYREG_PRT3_BYP
Enable_2__CTL EQU CYREG_PRT3_CTL
Enable_2__DM0 EQU CYREG_PRT3_DM0
Enable_2__DM1 EQU CYREG_PRT3_DM1
Enable_2__DM2 EQU CYREG_PRT3_DM2
Enable_2__DR EQU CYREG_PRT3_DR
Enable_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Enable_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Enable_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Enable_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Enable_2__MASK EQU 0x02
Enable_2__PORT EQU 3
Enable_2__PRT EQU CYREG_PRT3_PRT
Enable_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Enable_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Enable_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Enable_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Enable_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Enable_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Enable_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Enable_2__PS EQU CYREG_PRT3_PS
Enable_2__SHIFT EQU 1
Enable_2__SLW EQU CYREG_PRT3_SLW

/* Pin_int_x */
Pin_int_x__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_int_x__0__MASK EQU 0x40
Pin_int_x__0__PC EQU CYREG_PRT0_PC6
Pin_int_x__0__PORT EQU 0
Pin_int_x__0__SHIFT EQU 6
Pin_int_x__AG EQU CYREG_PRT0_AG
Pin_int_x__AMUX EQU CYREG_PRT0_AMUX
Pin_int_x__BIE EQU CYREG_PRT0_BIE
Pin_int_x__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_int_x__BYP EQU CYREG_PRT0_BYP
Pin_int_x__CTL EQU CYREG_PRT0_CTL
Pin_int_x__DM0 EQU CYREG_PRT0_DM0
Pin_int_x__DM1 EQU CYREG_PRT0_DM1
Pin_int_x__DM2 EQU CYREG_PRT0_DM2
Pin_int_x__DR EQU CYREG_PRT0_DR
Pin_int_x__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_int_x__INTSTAT EQU CYREG_PICU0_INTSTAT
Pin_int_x__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_int_x__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_int_x__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_int_x__MASK EQU 0x40
Pin_int_x__PORT EQU 0
Pin_int_x__PRT EQU CYREG_PRT0_PRT
Pin_int_x__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_int_x__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_int_x__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_int_x__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_int_x__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_int_x__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_int_x__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_int_x__PS EQU CYREG_PRT0_PS
Pin_int_x__SHIFT EQU 6
Pin_int_x__SLW EQU CYREG_PRT0_SLW
Pin_int_x__SNAP EQU CYREG_PICU0_SNAP

/* Pin_int_y */
Pin_int_y__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_int_y__0__MASK EQU 0x04
Pin_int_y__0__PC EQU CYREG_PRT1_PC2
Pin_int_y__0__PORT EQU 1
Pin_int_y__0__SHIFT EQU 2
Pin_int_y__AG EQU CYREG_PRT1_AG
Pin_int_y__AMUX EQU CYREG_PRT1_AMUX
Pin_int_y__BIE EQU CYREG_PRT1_BIE
Pin_int_y__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_int_y__BYP EQU CYREG_PRT1_BYP
Pin_int_y__CTL EQU CYREG_PRT1_CTL
Pin_int_y__DM0 EQU CYREG_PRT1_DM0
Pin_int_y__DM1 EQU CYREG_PRT1_DM1
Pin_int_y__DM2 EQU CYREG_PRT1_DM2
Pin_int_y__DR EQU CYREG_PRT1_DR
Pin_int_y__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_int_y__INTSTAT EQU CYREG_PICU1_INTSTAT
Pin_int_y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_int_y__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_int_y__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_int_y__MASK EQU 0x04
Pin_int_y__PORT EQU 1
Pin_int_y__PRT EQU CYREG_PRT1_PRT
Pin_int_y__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_int_y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_int_y__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_int_y__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_int_y__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_int_y__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_int_y__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_int_y__PS EQU CYREG_PRT1_PS
Pin_int_y__SHIFT EQU 2
Pin_int_y__SLW EQU CYREG_PRT1_SLW
Pin_int_y__SNAP EQU CYREG_PICU1_SNAP

/* pwm_isr_1 */
pwm_isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
pwm_isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
pwm_isr_1__INTC_MASK EQU 0x04
pwm_isr_1__INTC_NUMBER EQU 2
pwm_isr_1__INTC_PRIOR_NUM EQU 7
pwm_isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
pwm_isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
pwm_isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* pwm_isr_2 */
pwm_isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
pwm_isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
pwm_isr_2__INTC_MASK EQU 0x08
pwm_isr_2__INTC_NUMBER EQU 3
pwm_isr_2__INTC_PRIOR_NUM EQU 7
pwm_isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
pwm_isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
pwm_isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MotorOut_1 */
MotorOut_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MotorOut_1__0__MASK EQU 0x10
MotorOut_1__0__PC EQU CYREG_PRT3_PC4
MotorOut_1__0__PORT EQU 3
MotorOut_1__0__SHIFT EQU 4
MotorOut_1__1__INTTYPE EQU CYREG_PICU3_INTTYPE5
MotorOut_1__1__MASK EQU 0x20
MotorOut_1__1__PC EQU CYREG_PRT3_PC5
MotorOut_1__1__PORT EQU 3
MotorOut_1__1__SHIFT EQU 5
MotorOut_1__2__INTTYPE EQU CYREG_PICU3_INTTYPE6
MotorOut_1__2__MASK EQU 0x40
MotorOut_1__2__PC EQU CYREG_PRT3_PC6
MotorOut_1__2__PORT EQU 3
MotorOut_1__2__SHIFT EQU 6
MotorOut_1__3__INTTYPE EQU CYREG_PICU3_INTTYPE7
MotorOut_1__3__MASK EQU 0x80
MotorOut_1__3__PC EQU CYREG_PRT3_PC7
MotorOut_1__3__PORT EQU 3
MotorOut_1__3__SHIFT EQU 7
MotorOut_1__AG EQU CYREG_PRT3_AG
MotorOut_1__AMUX EQU CYREG_PRT3_AMUX
MotorOut_1__BIE EQU CYREG_PRT3_BIE
MotorOut_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorOut_1__BYP EQU CYREG_PRT3_BYP
MotorOut_1__CTL EQU CYREG_PRT3_CTL
MotorOut_1__DM0 EQU CYREG_PRT3_DM0
MotorOut_1__DM1 EQU CYREG_PRT3_DM1
MotorOut_1__DM2 EQU CYREG_PRT3_DM2
MotorOut_1__DR EQU CYREG_PRT3_DR
MotorOut_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorOut_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorOut_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorOut_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorOut_1__MASK EQU 0xF0
MotorOut_1__PORT EQU 3
MotorOut_1__PRT EQU CYREG_PRT3_PRT
MotorOut_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorOut_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorOut_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorOut_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorOut_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorOut_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorOut_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorOut_1__PS EQU CYREG_PRT3_PS
MotorOut_1__SHIFT EQU 4
MotorOut_1__SLW EQU CYREG_PRT3_SLW

/* MotorOut_2 */
MotorOut_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
MotorOut_2__0__MASK EQU 0x10
MotorOut_2__0__PC EQU CYREG_PRT2_PC4
MotorOut_2__0__PORT EQU 2
MotorOut_2__0__SHIFT EQU 4
MotorOut_2__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
MotorOut_2__1__MASK EQU 0x20
MotorOut_2__1__PC EQU CYREG_PRT2_PC5
MotorOut_2__1__PORT EQU 2
MotorOut_2__1__SHIFT EQU 5
MotorOut_2__2__INTTYPE EQU CYREG_PICU2_INTTYPE6
MotorOut_2__2__MASK EQU 0x40
MotorOut_2__2__PC EQU CYREG_PRT2_PC6
MotorOut_2__2__PORT EQU 2
MotorOut_2__2__SHIFT EQU 6
MotorOut_2__3__INTTYPE EQU CYREG_PICU2_INTTYPE7
MotorOut_2__3__MASK EQU 0x80
MotorOut_2__3__PC EQU CYREG_PRT2_PC7
MotorOut_2__3__PORT EQU 2
MotorOut_2__3__SHIFT EQU 7
MotorOut_2__AG EQU CYREG_PRT2_AG
MotorOut_2__AMUX EQU CYREG_PRT2_AMUX
MotorOut_2__BIE EQU CYREG_PRT2_BIE
MotorOut_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MotorOut_2__BYP EQU CYREG_PRT2_BYP
MotorOut_2__CTL EQU CYREG_PRT2_CTL
MotorOut_2__DM0 EQU CYREG_PRT2_DM0
MotorOut_2__DM1 EQU CYREG_PRT2_DM1
MotorOut_2__DM2 EQU CYREG_PRT2_DM2
MotorOut_2__DR EQU CYREG_PRT2_DR
MotorOut_2__INP_DIS EQU CYREG_PRT2_INP_DIS
MotorOut_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MotorOut_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MotorOut_2__LCD_EN EQU CYREG_PRT2_LCD_EN
MotorOut_2__MASK EQU 0xF0
MotorOut_2__PORT EQU 2
MotorOut_2__PRT EQU CYREG_PRT2_PRT
MotorOut_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MotorOut_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MotorOut_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MotorOut_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MotorOut_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MotorOut_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MotorOut_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MotorOut_2__PS EQU CYREG_PRT2_PS
MotorOut_2__SHIFT EQU 4
MotorOut_2__SLW EQU CYREG_PRT2_SLW

/* ADC_SAR_Seq_bSAR_SEQ */
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB02_ST

/* ADC_SAR_Seq_FinalBuf */
ADC_SAR_Seq_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_IntClock */
ADC_SAR_Seq_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_IntClock__PM_STBY_MSK EQU 0x02

/* ADC_SAR_Seq_IRQ */
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
ADC_SAR_Seq_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Seq_TempBuf */
ADC_SAR_Seq_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT1_SEL EQU 0

/* stepindex_1 */
stepindex_1_Sync_ctrl_reg__0__MASK EQU 0x01
stepindex_1_Sync_ctrl_reg__0__POS EQU 0
stepindex_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
stepindex_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
stepindex_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
stepindex_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
stepindex_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
stepindex_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
stepindex_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
stepindex_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
stepindex_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
stepindex_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
stepindex_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
stepindex_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
stepindex_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
stepindex_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
stepindex_1_Sync_ctrl_reg__MASK EQU 0x01
stepindex_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
stepindex_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
stepindex_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* stepindex_2 */
stepindex_2_Sync_ctrl_reg__0__MASK EQU 0x01
stepindex_2_Sync_ctrl_reg__0__POS EQU 0
stepindex_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
stepindex_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
stepindex_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
stepindex_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
stepindex_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
stepindex_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
stepindex_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
stepindex_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
stepindex_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
stepindex_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
stepindex_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
stepindex_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
stepindex_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
stepindex_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
stepindex_2_Sync_ctrl_reg__MASK EQU 0x01
stepindex_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
stepindex_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
stepindex_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
