package com.cburch.logisim.verilog.std.adapters.wordlvl.memories;

public class MemWRV2 {
}
