AHB CLI. 2003. http://www.arm.com/armtech/ahbcli.
AMBA AXI. http://www.arm.com/armtech/AXI.
Mohamed S. Romdhane , John W. Hines, Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis, Kluwer Academic Publishers, Norwell, MA, 1996
Reinaldo A. Bergamaschi , Salil Raje, Observable Time Windows: Verifying the Results of High-Level Synthesis, Proceedings of the 1996 European conference on Design and Test, p.350, March 11-14, 1996
M. Caldari , M. Conti , M. Coppola , S. Curaba , L. Pieralisi , C. Turchetti, Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20026, March 03-07, 2003
Coware. http://www.coware.com.
Davis, J. A. and Meindl, J. D. 1998. Is Interconnect the weak link&quest; Circuit and Device Magazine, 30--36.
IEEE Design & Test Staff, A D&T; Roundtable: System-on-Chip Specification and Modeling Using C++: Challenges and Opportunities, IEEE Design & Test, v.18 n.3, p.115-123, May 2001[doi>10.1109/MDT.2001.922808]
David Flynn, AMBA: Enabling Reusable On-Chip Designs, IEEE Micro, v.17 n.4, p.20-27, July 1997[doi>10.1109/40.612211]
Gajski, D. D., Zhu, J., Dömer, R., Gerstlauer, A., and Zhao, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publ. Norwell, MA.
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Hofmann, R. and Drerup, B. 2002. Next generation CoreConnect processor local bus architecture. In Annual IEEE International ASIC/SOC Conference. 25--28.
Hye-On Jang , Minsoo Kang , Myeong-jin Lee , Kwanyeob Chae , Kookpyo Lee , Kyuhyun Shim, High-Level System Modeling and Architecture Exploration with SystemC on a Network SoC: S3C2510 Case Study, Proceedings of the conference on Design, automation and test in Europe, p.10538, February 16-20, 2004
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
NCSystemC. http://www.cadence.com/products/functional_ver/nc-systemc/index.aspx.
G. Nicolescu , S. Yoo , A. Jerraya, Mixed-level cosimulation for fine gradual refinement of communication in SoC design, Proceedings of the conference on Design, automation and test in Europe, p.754-759, March 2001, Munich, Germany
OCP. http://www.ocpip.org.
Osamu Ogawa , Sylvain Bayon de Noyer , Pascal Chauvet , Katsuya Shinohara , Yoshiharu Watanabe , Hiroshi Niizuma , Takayuki Sasaki , Yuji Takai, A Practical Approach for Bus Architecture Optimization at Transaction Level, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20176, March 03-07, 2003
Pasricha, S. 2002. Transaction level modeling of SoC with SystemC 2.0. In Synopsys User Group Conference. 55--59.
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996603]
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Fast exploration of bus-based on-chip communication architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016778]
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual Design Automation Conference, p.178-183, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266060]
Scandurra, A., Falconeri, G., and Jego, B. 2003. STBus communication system: Concepts and sefinitions. Reference Guide, STMicroelectronics.
Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.405-408, January 2000, Yokohama, Japan[doi>10.1145/368434.368712]
Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288614]
System Studio. http://www.synopsys.com/products/designware/system_studio/system_studio.html
Drew Wingard, Micronetwork-based integration for SOCs: 673, Proceedings of the 38th annual Design Automation Conference, p.677, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379046]
Joon-Seo Yim , Yoon-Ho Hwang , Chang-Jae Park , Hoon Choi , Woo-Seung Yang , Hun-Seung Oh , In-Cheol Park , Chong-Min Kyung, A C-based RTL design verification methodology for complex microprocessor, Proceedings of the 34th annual Design Automation Conference, p.83-88, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266040]
Xinping Zhu , Sharad Malik, A hierarchical modeling framework for on-chip communication architectures, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.663-671, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774670]
