#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 12 11:15:56 2023
# Process ID: 28708
# Current directory: F:/Study/FPGA/Project/car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10628 F:\Study\FPGA\Project\car\car.xpr
# Log file: F:/Study/FPGA/Project/car/vivado.log
# Journal file: F:/Study/FPGA/Project/car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Study/FPGA/Project/car/car.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/xilinx1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 730.246 ; gain = 71.211
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-1
Top: top
WARNING: [Synth 8-2611] redeclaration of ansi port distance is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port flag_en is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port flag_en1 is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1448.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ajxd' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:2]
INFO: [Synth 8-226] default block is never used [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:71]
INFO: [Synth 8-6155] done synthesizing module 'ajxd' (1#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:2]
WARNING: [Synth 8-350] instance 'i_ajxd' of module 'ajxd' requires 6 connections, but only 5 given [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:56]
INFO: [Synth 8-6157] synthesizing module 'digital_tube' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:1]
	Parameter maxcnt bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digital_tube' (2#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:1]
INFO: [Synth 8-6157] synthesizing module 'CAM_RECO' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:3]
	Parameter CLOCK_MAIN bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sys_mmcm' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/sys_mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_mmcm' (3#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/sys_mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'i2c_timing_ctrl' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:2]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter DELAY_TOP bound to: 50000 - type: integer 
	Parameter I2C_IDLE bound to: 5'b00000 
	Parameter I2C_WR_START bound to: 5'b00001 
	Parameter I2C_WR_IDADDR bound to: 5'b00010 
	Parameter I2C_WR_ACK1 bound to: 5'b00011 
	Parameter I2C_WR_REGADDR bound to: 5'b00100 
	Parameter I2C_WR_ACK2 bound to: 5'b00101 
	Parameter I2C_WR_REGDATA bound to: 5'b00110 
	Parameter I2C_WR_ACK3 bound to: 5'b00111 
	Parameter I2C_WR_STOP bound to: 5'b01000 
	Parameter I2C_RD_START1 bound to: 5'b01001 
	Parameter I2C_RD_IDADDR1 bound to: 5'b01010 
	Parameter I2C_RD_ACK1 bound to: 5'b01011 
	Parameter I2C_RD_REGADDR bound to: 5'b01100 
	Parameter I2C_RD_ACK2 bound to: 5'b01101 
	Parameter I2C_RD_STOP1 bound to: 5'b01110 
	Parameter I2C_RD_IDLE bound to: 5'b01111 
	Parameter I2C_RD_START2 bound to: 5'b10000 
	Parameter I2C_RD_IDADDR2 bound to: 5'b10001 
	Parameter I2C_RD_ACK3 bound to: 5'b10010 
	Parameter I2C_RD_REGDATA bound to: 5'b10011 
	Parameter I2C_RD_NACK bound to: 5'b10100 
	Parameter I2C_RD_STOP2 bound to: 5'b10101 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:118]
INFO: [Synth 8-6157] synthesizing module 'i2c_OV7670_RGB565_config' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_OV7670_RGB565_config.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i2c_OV7670_RGB565_config' (4#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_OV7670_RGB565_config.v:6]
WARNING: [Synth 8-6014] Unused sequential element i2c_rdata_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:115]
INFO: [Synth 8-6155] done synthesizing module 'i2c_timing_ctrl' (5#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'cmos_capture_RGB565' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/cmos_capture_RGB565.v:2]
	Parameter CMOS_FRAME_WAITCNT bound to: 4'b1010 
	Parameter DELAY_TOP bound to: 48000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmos_capture_RGB565' (6#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/cmos_capture_RGB565.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/rgb2ycbcr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/rgb2ycbcr.v:1]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (8#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mid_value' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/mid-value.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'matrix3x3' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix3x3.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'line_shift_ram' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/line_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'line_shift_ram' (9#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/line_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matrix3x3' (10#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix3x3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mid_value' (11#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/mid-value.v:2]
INFO: [Synth 8-6157] synthesizing module 'gauss1' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/gauss1.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6155] done synthesizing module 'gauss1' (12#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/gauss1.v:2]
INFO: [Synth 8-6157] synthesizing module 'binarization1' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/binarization1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binarization1' (13#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/binarization1.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_buffer' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/binary_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'binary_buffer' (14#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/binary_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sobel_edge_detector' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'matrix_generate_3x3' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix_generate_3x3.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6155] done synthesizing module 'matrix_generate_3x3' (15#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix_generate_3x3.v:2]
INFO: [Synth 8-6157] synthesizing module 'cordic_sqrt' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/cordic_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_sqrt' (16#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/cordic_sqrt_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'cordic_sqrt' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:131]
INFO: [Synth 8-6155] done synthesizing module 'sobel_edge_detector' (17#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:2]
INFO: [Synth 8-6157] synthesizing module 'edge_buffer' [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/edge_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'edge_buffer' (18#1) [F:/Study/FPGA/Project/car/.Xil/Vivado-28708-DESKTOP-0TSH46O/realtime/edge_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Filter_bit' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:1]
WARNING: [Synth 8-5788] Register data_out_reg in module Filter_bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Filter_bit' (19#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'square_frame' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:2]
INFO: [Synth 8-6155] done synthesizing module 'square_frame' (20#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:2]
WARNING: [Synth 8-350] instance 'i_square_frame' of module 'square_frame' requires 10 connections, but only 8 given [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:359]
INFO: [Synth 8-6157] synthesizing module 'digital_reco' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:1]
	Parameter FP_1_3 bound to: 6'b010101 
	Parameter FP_2_3 bound to: 6'b101011 
	Parameter FP_2_5 bound to: 6'b011010 
	Parameter FP_3_5 bound to: 6'b100110 
WARNING: [Synth 8-6014] Unused sequential element flag_en2_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:97]
WARNING: [Synth 8-6014] Unused sequential element flag_en3_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:98]
WARNING: [Synth 8-6014] Unused sequential element flag_en4_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:99]
INFO: [Synth 8-6155] done synthesizing module 'digital_reco' (21#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/VGA_Interface/VGA.v:1]
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WIGHT bound to: 12'b111111111111 
INFO: [Synth 8-6155] done synthesizing module 'VGA' (22#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/VGA_Interface/VGA.v:1]
INFO: [Synth 8-6157] synthesizing module 'threshold' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/threshold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (23#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/threshold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CAM_RECO' (24#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:3]
INFO: [Synth 8-6157] synthesizing module 'car' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:2]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter UP bound to: 8'b01000111 
	Parameter DOWN bound to: 8'b01001011 
	Parameter LEFT bound to: 8'b01001000 
	Parameter RIGHT bound to: 8'b01001010 
	Parameter STOP bound to: 8'b01001001 
INFO: [Synth 8-6157] synthesizing module 'motor' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v:2]
	Parameter SP bound to: 2000 - type: integer 
	Parameter UP bound to: 8'b01000111 
	Parameter DOWN bound to: 8'b01001011 
	Parameter LEFT bound to: 8'b01001000 
	Parameter RIGHT bound to: 8'b01001010 
	Parameter STOP bound to: 8'b01001001 
INFO: [Synth 8-6155] done synthesizing module 'motor' (25#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_send.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (26#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_recv.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (27#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_recv.v:1]
INFO: [Synth 8-6157] synthesizing module 'sr04' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sr04.v:1]
	Parameter INTERVAL bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr04' (28#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sr04.v:1]
WARNING: [Synth 8-3848] Net uart1_txd in module/entity car does not have driver. [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:8]
INFO: [Synth 8-6155] done synthesizing module 'car' (29#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (30#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design car has unconnected port uart1_txd
WARNING: [Synth 8-3331] design car has unconnected port uart_rxd
WARNING: [Synth 8-3331] design VGA has unconnected port img[3]
WARNING: [Synth 8-3331] design VGA has unconnected port img[2]
WARNING: [Synth 8-3331] design VGA has unconnected port img[1]
WARNING: [Synth 8-3331] design VGA has unconnected port img[0]
WARNING: [Synth 8-3331] design VGA has unconnected port sobel1
WARNING: [Synth 8-3331] design VGA has unconnected port sobel2
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[0]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm.dcp' for cell 'i_CAM_RECO/sys_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'i_CAM_RECO/frame_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/binary_buffer/binary_buffer.dcp' for cell 'i_CAM_RECO/binary_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/edge_buffer/edge_buffer.dcp' for cell 'i_CAM_RECO/edge1_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram.dcp' for cell 'i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/cordic_sqrt/cordic_sqrt.dcp' for cell 'i_CAM_RECO/sobel1_edge_detector_inst/cordic_sqrt_inst'
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm_board.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst/inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm_board.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst/inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst/inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1448.594 ; gain = 0.000
Parsing XDC File [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_sys' already exists, overwriting the previous clock with the same name. [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc:3]
Finished Parsing XDC File [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1448.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.594 ; gain = 0.000
79 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.594 ; gain = 0.000
set_property top sim_motor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_motor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor_behav xil_defaultlib.sim_motor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'flag' on this module [F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_motor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor_behav xil_defaultlib.sim_motor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.motor
Compiling module xil_defaultlib.sim_motor
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_motor_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/xsim.dir/sim_motor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 15:44:14 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor_behav -key {Behavioral:sim_1:Functional:sim_motor} -tclbatch {sim_motor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_motor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.754 ; gain = 0.000
run 20 ms
run 20 ms
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor1.v w ]
add_files -fileset sim_1 F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor1.v
update_compile_order -fileset sim_1
set_property top sim_motor1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_motor1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor1_behav xil_defaultlib.sim_motor1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_motor1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_motor1_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/xsim.dir/sim_motor1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 15:46:50 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor1_behav -key {Behavioral:sim_1:Functional:sim_motor1} -tclbatch {sim_motor1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_motor1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2538.754 ; gain = 0.000
run 20 ms
set_property top sim_sr04 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_sr04' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_sr04_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_sr04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_sr04
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_sr04_behav xil_defaultlib.sim_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_sr04_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/xsim.dir/sim_sr04_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 15:47:36 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_sr04_behav -key {Behavioral:sim_1:Functional:sim_sr04} -tclbatch {sim_sr04.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_sr04.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_sr04_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2538.754 ; gain = 0.000
run 20 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_sr04' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_sr04_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_sr04_behav xil_defaultlib.sim_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2538.754 ; gain = 0.000
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
export_ip_user_files -of_objects  [get_files F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v
file delete -force F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v
set_property top sim_motor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_motor
INFO: [VRFC 10-2458] undeclared symbol uart_data_reg, assumed default net type wire [F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v:52]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor_behav xil_defaultlib.sim_motor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_data' [F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.motor
Compiling module xil_defaultlib.sim_motor
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_motor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor_behav -key {Behavioral:sim_1:Functional:sim_motor} -tclbatch {sim_motor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_motor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 4 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_motor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor_behav xil_defaultlib.sim_motor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.motor
Compiling module xil_defaultlib.sim_motor
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_motor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor_behav -key {Behavioral:sim_1:Functional:sim_motor} -tclbatch {sim_motor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_motor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 4 ms
run 4 ms
run 4 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/xilinx1/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/img_bit.mif'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5_1.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_motor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/FPGA/Project/car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e9f84b25ced04ea58f0cbcea9946bd3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_motor_behav xil_defaultlib.sim_motor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 4 ms
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 16:30:40 2023...
