{
  "title": "Digital_Logic - Combinational_Circuit — Slot 3 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Combinational_Circuit — Slot 3",
      "questions": [
        {
          "id": 1,
          "question": "<p>The following circuit implements a two-input AND gate using two 2-1 multiplexers.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q8_8800407c.jpg\"><br>\nWhat are the values of \\(X_1, X_2, X_3\\)? <br><br><strong>(GATE IT 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(X_1 = b, X_2 = 0, X_3 = a\\)</p>",
            "<b>B.</b> <p>\\(X_1 = b, X_2 = 1, X_3 = b\\)</p>",
            "<b>C.</b> <p>\\(X_1 = a, X_2 = b, X_3 = 1\\)</p>",
            "<b>D.</b> <p>\\(X_1 = a, X_2 = 0, X_3 = b\\)</p>"
          ],
          "correct_answer": "<b>A.</b> <p>\\(X_1 = b, X_2 = 0, X_3 = a\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3441/gate2007-it-8\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>The control signal functions of a 4-bit binary counter are given below (where X is \"don't care\"):  <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q36_302f0c23.jpg\"> <br>  Assume that the counter and gate delays are negligible. If the counter starts at 0, then it cycles through the following sequence: <br><br><strong>(GATE CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0, 3, 4</p>",
            "<b>B.</b> <p>0, 3, 4, 5</p>",
            "<b>C.</b> <p>0, 1, 2, 3, 4</p>",
            "<b>D.</b> <p>0, 1, 2, 3, 4, 5</p>"
          ],
          "correct_answer": "<b>C.</b> <p>0, 1, 2, 3, 4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1234/gate2007-36#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>In a look-ahead carry generator, the carry generate function i G and the carry\npropagate function \\(P_{i}\\) for inputs \\(A_{i}\\) and \\(B_{i}\\) are given by: <br><br>\n\\(P_{i}=A_{i}\\bigoplus B_{i} \\; and \\; G_{i}=A_{i}B_{i}\\) <br><br>\nThe expressions for the sum bit \\(S_{i}\\) and the carry bit \\(C_{i+1}\\) of the look-ahead carry\nCombinational Circuit are given by:\n<br><br> \\(S_{i}=P_{i}\\bigoplus C_{i} \\; and \\; C_{i+1}=G_{i}+P_{i}C_{i}\\) <br><br> Consider a two-level logic implementation of the look-ahead carry generator. Assume that all \\(P_{i}\\) and \\(G_{i}\\) are available for the carry generator circuit and that\nthe AND and OR gates can have any number of inputs. The number of AND gates\nand OR gates needed to implement the look-ahead carry generator for a 4-bit\nCombinational Circuit with and \\(S_{3},S_{2},S_{1},S_{0}\\) as \\(C_{4}\\)  its outputs are respectively: <br><br><strong>(GATE CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>6, 3</p>",
            "<b>B.</b> <p>10, 4</p>",
            "<b>C.</b> <p>6, 4</p>",
            "<b>D.</b> <p>10, 5</p>"
          ],
          "correct_answer": "<b>B.</b> <p>10, 4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1233/gate2007-35#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>Suppose only one multiplexer and one inverter are allowed to be used to implement any Boolean function of n variables. What is the minimum size of the multiplexer needed? <br><br><strong>(GATE CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(2^{n}\\) line to 1 line</p>",
            "<b>B.</b> <p>\\(2^{n+1}\\) line to 1 line</p>",
            "<b>C.</b> <p>\\(2^{n-1}\\) line to 1 line</p>",
            "<b>D.</b> <p>\\(2^{n-2}\\) line to 1 line</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(2^{n-1}\\) line to 1 line</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1232/gate2007-34#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>How many 3-to-8 line decoders with an enable input are needed to construct a 6-\nto-64 line decoder without using any other logic gates? <br><br><strong>(GATE CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>7</p>",
            "<b>B.</b> <p>8</p>",
            "<b>C.</b> <p>9</p>",
            "<b>D.</b> <p>10</p>"
          ],
          "correct_answer": "<b>C.</b> <p>9</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1206/gate2007-8#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>The boolean function for a combinational circuit with four inputs is represented by the following Karnaugh map.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q35_73871bb5.jpg\"><br>Which of the product terms given below is an essential prime implicant of the function? <br><br><strong>(GATE IT 2006)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>QRS</p>",
            "<b>B.</b> <p>PQS</p>",
            "<b>C.</b> <p>PQ'S'</p>",
            "<b>D.</b> <p>Q'S'</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Q'S'</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3574/gate2006-it-35\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>We consider addition of two 2's complement numbers \\(b_{n-1}b_{n-2}...b_{0}\\) and\n\\(a_{n-1}a_{n-2}...a_{0}\\). A binary Combinational Circuit for adding unsigned binary numbers is used to add\nthe two numbers. The sum is denoted by \\(c_{n-1}c_{n-2}...c_{0}\\) and the carryout by \\(c_{out}\\) .\nWhich one of the following options correctly identifies the overflow condition? <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q39_05a110d1.jpg\"> <br><br><strong>(GATE CSE 2006)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A</p>",
            "<b>B.</b> <p>B</p>",
            "<b>C.</b> <p>C</p>",
            "<b>D.</b> <p>D</p>"
          ],
          "correct_answer": "<b>B.</b> <p>B</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1815/gate2006-39#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>The circuit shown below implements a 2-input NOR gate using two 2-4 MUX (control signal 1 selects the upper input). What are the values of signals x, y and z?<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q48_572e5c83.jpg\"><br> <br><br><strong>(GATE IT 2005)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1,0,B</p>",
            "<b>B.</b> <p>1,0,A</p>",
            "<b>C.</b> <p>0,1,B</p>",
            "<b>D.</b> <p>0,1,A</p>"
          ],
          "correct_answer": "<b>D.</b> <p>0,1,A</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3809/gate2005-it-48\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>A 4-bit carry look ahead Combinational Circuit, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both complemented and uncomplemented  forms and the delay of each gate is one time unit, what is the overall propagation delay of the Combinational Circuit? Assume that the carry network has been implemented using two-level AND-OR logic. <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>4 time units</p>",
            "<b>B.</b> <p>6 time units</p>",
            "<b>C.</b> <p>10 time units</p>",
            "<b>D.</b> <p>12 time units</p>"
          ],
          "correct_answer": "<b>B.</b> <p>6 time units</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1057/gate2004-62#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>Consider a multiplexer with X and Y as data inputs and Z as control input. Z = 0 selects input X, and\nZ = 1 selects input Y. What are the connections required to realize the 2-variable Boolean function f=T+R, without using any additional hardware? <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>R to X, 1 to Y, T to Z</p>",
            "<b>B.</b> <p>T to X, R to Y, T to Z</p>",
            "<b>C.</b> <p>T to X, R to Y, 0 to Z</p>",
            "<b>D.</b> <p>R to X, 0 to Y, T to Z</p>"
          ],
          "correct_answer": "<b>A.</b> <p>R to X, 1 to Y, T to Z</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1055/gate2004-60#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>A circuit outputs a digit in the form of 4 bits. 0 is represented by 0000, 1 by 0001,..., 9 by 1001. A\ncombinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit \\(\\geq\\)5, and 0 otherwise. If only AND, OR and NOT gates may be used, what is the minimum number of gates required? <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>2</p>",
            "<b>B.</b> <p>3</p>",
            "<b>C.</b> <p>4</p>",
            "<b>D.</b> <p>5</p>"
          ],
          "correct_answer": "<b>B.</b> <p>3</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1053/gate2004-58#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Consider the following circuit composed of XOR gates and non-inverting buffers <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q47_c9d66e82.jpg\"><br> The non-inverting buffers have delays \\(\\delta _{1}\\)= 2ns and \\(\\delta _{2}\\)= 4ns as shown in the\nfigure. Both XOR gates and al wires have zero delay. Assume that all gate inputs,\noutputs and wires are stable at logic level 0. If the following waveform is applied\nat input. A, how many transition (s) (change of logic levels) occur (s) at B during\nthe interval from 0 to 10 ns? <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q47a_f5dff2b0.jpg\"> <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1</p>",
            "<b>B.</b> <p>2</p>",
            "<b>C.</b> <p>3</p>",
            "<b>D.</b> <p>4</p>"
          ],
          "correct_answer": "<b>D.</b> <p>4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/29098/gate2003-47#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>Consider the ALU shown below <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q46_4fb5071c.jpg\"> <br> If the operands are in 2's complement representation, which of the following\noperations can be performed by suitably setting the control lines K and C0 only\n(+ and - denote addition and subtraction respectively)? <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A + B, and A - B,but not A + 1</p>",
            "<b>B.</b> <p>A + B,and A + 1,but not A - B</p>",
            "<b>C.</b> <p>A + B,but not A - B,or A + 1</p>",
            "<b>D.</b> <p>A + B,and A - B,and A + 1</p>"
          ],
          "correct_answer": "<b>A.</b> <p>A + B, and A - B,but not A + 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/937/gate2003-46#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Consider an array multiplier for multiplying two n bit numbers. If each gate in\nthe circuit has a unit delay, the total delay of the multiplier is <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\Theta (1)\\)</p>",
            "<b>B.</b> <p>\\(\\Theta (log n)\\)</p>",
            "<b>C.</b> <p>\\(\\Theta (n)\\)</p>",
            "<b>D.</b> <p>\\(\\Theta (n^{2})\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\Theta (n)\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/902/gate2003-11#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>Consider the following multiplexor where I0,I1,I2,I3 are four data input lines\nselected by two address line combinations A1A0 = 00,01,10,11 respectively and\nf is the output of the multiplexor. EN is the Enable input. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q27_4b0295b7.jpg\"> <br>The function f (x,y,z) implemented by the above circuit is <br><br><strong>(GATE CSE 2002)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>xyz'</p>",
            "<b>B.</b> <p>xy + z</p>",
            "<b>C.</b> <p>x + y</p>",
            "<b>D.</b> <p>None of the above</p>"
          ],
          "correct_answer": "<b>A.</b> <p>xyz'</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/832/gate2002-2-2#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
}