$date
     Apr 17, 2018       20:15:36
$end

$version
 SystemC 2.3.1-Accellera --- Feb 22 2018 21:52:05
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire    1  aaaaa  reset       $end
$var wire    1  aaaab  clk       $end
$var wire    5  aaaac  mem_addr [4:0]  $end
$var wire    1  aaaad  mem_w_r       $end
$var wire    1  aaaae  inst_data       $end
$var wire    5  aaaaf  A_addr [4:0]  $end
$var wire    5  aaaag  B_addr [4:0]  $end
$var wire    1  aaaah  regFile_w_r       $end
$var wire    1  aaaai  enable       $end
$var wire    1  aaaaj  wb_mux       $end
$var wire    1  aaaak  alu_sel       $end
$var wire    1  aaaal  mux_sel       $end
$var wire    3  aaaam  pc [2:0]  $end
$var wire   128  aaaan  mem_out [127:0]  $end
$var wire   128  aaaao  fetch_A [127:0]  $end
$var wire   128  aaaap  fetch_B [127:0]  $end
$var wire   128  aaaaq  Dec_A [127:0]  $end
$var wire   128  aaaar  Dec_B [127:0]  $end
$var wire   128  aaaas  Dec_Imm [127:0]  $end
$var wire   128  aaaat  ALU_out [127:0]  $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
1aaaab
bXXXXX aaaac
0aaaad
0aaaae
bXXXXX aaaaf
bXXXXX aaaag
0aaaah
0aaaai
0aaaaj
xaaaak
xaaaal
b1 aaaam
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaan
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaao
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaap
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaaq
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaar
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX aaaas
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000 aaaat
$end

#5000
0aaaab

#10000
0aaaaa
1aaaab
b101 aaaac
b10 aaaam
b11 aaaan
b0 aaaao
b0 aaaap
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100001 aaaat

#15000
0aaaab

#20000
1aaaab
b1 aaaaf
1aaaah
1aaaai
b11 aaaam

#25000
0aaaab

#30000
1aaaab
0aaaah
b100 aaaam
b11 aaaao
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100 aaaat

#35000
0aaaab

#40000
1aaaab
b10 aaaag
0aaaak
0aaaal
b1 aaaam
b11 aaaat

#45000
0aaaab

#50000
1aaaab
b110 aaaac
1aaaad
1aaaaj
b10 aaaam

#55000
0aaaab

#60000
1aaaab
0aaaad
b11 aaaam

#65000
0aaaab

