<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="data_width" TYPE="Integer" VALUE="3..10" DEFAULT_VALUE="10" />
		<PARAMETER NAME="enable_dpa" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="lose_lock_on_one_change" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="reset_fifo_at_first_lock" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="x_on_bitslip" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="align_to_rising_edge_only" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="dpa_debug" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="enable_soft_cdr" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="enable_dpa_initial_phase_selection" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="enable_dpa_align_to_rising_edge_only" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="is_negative_ppm_drift" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="data_align_rollover" TYPE="Integer" VALUE="1..11" DEFAULT_VALUE="0" />
		<PARAMETER NAME="dpa_clock_output_phase_shift" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="dpa_initial_phase_value" TYPE="Integer" VALUE="0..7" DEFAULT_VALUE="0" />
		<PARAMETER NAME="net_ppm_variation" TYPE="Integer" DEFAULT_VALUE="0" />
		<PARAMETER NAME="rx_input_path_delay_engineering_bits" TYPE="Integer" VALUE="0..3" DEFAULT_VALUE="0" />
		<PARAMETER NAME="enable_clock_pin_mode" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="dpa_config" TYPE="Integer" VALUE="0..2" DEFAULT_VALUE="2" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixv_lvds_rx" />
		<PARAMETER NAME="use_serial_feedback_input" TYPE="STRING" VALUE="off" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clock0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enable0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpareset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpahold" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpaswitch" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="fiforeset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="bitslip" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="bitslipreset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="serialfbk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpaclkin" TYPE="INPUT" WIDTH="8" DEFAULT_VALUE="0" />
		<PORT NAME="dpalock" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="bitslipmax" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="divfwdclk" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="serialdataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="postdpaserialdataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpaclkout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="10" DEFAULT_VALUE="0" />
		<PORT NAME="observableout" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
