vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/freg_div_23.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_DFF_pos.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/DFF_pos.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/seven_segment.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_seven_segment.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/decorder.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_decorder.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_mul.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/mul.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/adder4.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/mcu.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/mcu.sdc
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/add.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_add.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_adder4.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/add_minus.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_add_minus.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/new_decorder.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/BCD.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/BCD_show.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/threeBitCNT.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_threeBitCNT.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/fourBitCNT.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_fourBitCNT.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/comfourbitcnt.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/fourupdown.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_fourupdown.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/RGYcombine.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_RGBcombine.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/unit_digit.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/ten_digit.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/hour_timer.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_hour_timer.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/day_timer.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/studentID.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_studentID.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/design/birthday.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/simulation/tb/tb_birthday.sv
source_file = 1, C:/Users/user/Desktop/logic/one/fa_1bit/db/mcu.cbx.xml
design_name = mcu
instance = comp, \HEX0[0]~output , HEX0[0]~output, mcu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, mcu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, mcu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, mcu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, mcu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, mcu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, mcu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, mcu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, mcu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, mcu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, mcu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, mcu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, mcu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, mcu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, mcu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, mcu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, mcu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, mcu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, mcu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, mcu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, mcu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, mcu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, mcu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, mcu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, mcu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, mcu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, mcu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, mcu, 1
instance = comp, \LED[0]~output , LED[0]~output, mcu, 1
instance = comp, \LED[1]~output , LED[1]~output, mcu, 1
instance = comp, \LED[2]~output , LED[2]~output, mcu, 1
instance = comp, \LED[3]~output , LED[3]~output, mcu, 1
instance = comp, \LED[4]~output , LED[4]~output, mcu, 1
instance = comp, \LED[5]~output , LED[5]~output, mcu, 1
instance = comp, \LED[6]~output , LED[6]~output, mcu, 1
instance = comp, \LED[7]~output , LED[7]~output, mcu, 1
instance = comp, \LED[8]~output , LED[8]~output, mcu, 1
instance = comp, \LED[9]~output , LED[9]~output, mcu, 1
instance = comp, \CLK~input , CLK~input, mcu, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, mcu, 1
instance = comp, \f1|q[0]~69 , f1|q[0]~69, mcu, 1
instance = comp, \BTN[0]~input , BTN[0]~input, mcu, 1
instance = comp, \f1|q[0] , f1|q[0], mcu, 1
instance = comp, \f1|q[1]~23 , f1|q[1]~23, mcu, 1
instance = comp, \f1|q[1] , f1|q[1], mcu, 1
instance = comp, \f1|q[2]~25 , f1|q[2]~25, mcu, 1
instance = comp, \f1|q[2] , f1|q[2], mcu, 1
instance = comp, \f1|q[3]~27 , f1|q[3]~27, mcu, 1
instance = comp, \f1|q[3] , f1|q[3], mcu, 1
instance = comp, \f1|q[4]~29 , f1|q[4]~29, mcu, 1
instance = comp, \f1|q[4] , f1|q[4], mcu, 1
instance = comp, \f1|q[5]~31 , f1|q[5]~31, mcu, 1
instance = comp, \f1|q[5] , f1|q[5], mcu, 1
instance = comp, \f1|q[6]~33 , f1|q[6]~33, mcu, 1
instance = comp, \f1|q[6] , f1|q[6], mcu, 1
instance = comp, \f1|q[7]~35 , f1|q[7]~35, mcu, 1
instance = comp, \f1|q[7] , f1|q[7], mcu, 1
instance = comp, \f1|q[8]~37 , f1|q[8]~37, mcu, 1
instance = comp, \f1|q[8] , f1|q[8], mcu, 1
instance = comp, \f1|q[9]~39 , f1|q[9]~39, mcu, 1
instance = comp, \f1|q[9] , f1|q[9], mcu, 1
instance = comp, \f1|q[10]~41 , f1|q[10]~41, mcu, 1
instance = comp, \f1|q[10] , f1|q[10], mcu, 1
instance = comp, \f1|q[11]~43 , f1|q[11]~43, mcu, 1
instance = comp, \f1|q[11] , f1|q[11], mcu, 1
instance = comp, \f1|q[12]~45 , f1|q[12]~45, mcu, 1
instance = comp, \f1|q[12] , f1|q[12], mcu, 1
instance = comp, \f1|q[13]~47 , f1|q[13]~47, mcu, 1
instance = comp, \f1|q[13] , f1|q[13], mcu, 1
instance = comp, \f1|q[14]~49 , f1|q[14]~49, mcu, 1
instance = comp, \f1|q[14] , f1|q[14], mcu, 1
instance = comp, \f1|q[15]~51 , f1|q[15]~51, mcu, 1
instance = comp, \f1|q[15] , f1|q[15], mcu, 1
instance = comp, \f1|q[16]~53 , f1|q[16]~53, mcu, 1
instance = comp, \f1|q[16] , f1|q[16], mcu, 1
instance = comp, \f1|q[17]~55 , f1|q[17]~55, mcu, 1
instance = comp, \f1|q[17] , f1|q[17], mcu, 1
instance = comp, \f1|q[18]~57 , f1|q[18]~57, mcu, 1
instance = comp, \f1|q[18] , f1|q[18], mcu, 1
instance = comp, \f1|q[19]~59 , f1|q[19]~59, mcu, 1
instance = comp, \f1|q[19] , f1|q[19], mcu, 1
instance = comp, \f1|q[20]~61 , f1|q[20]~61, mcu, 1
instance = comp, \f1|q[20] , f1|q[20], mcu, 1
instance = comp, \f1|q[21]~63 , f1|q[21]~63, mcu, 1
instance = comp, \f1|q[21] , f1|q[21], mcu, 1
instance = comp, \f1|q[22]~65 , f1|q[22]~65, mcu, 1
instance = comp, \f1|q[22] , f1|q[22], mcu, 1
instance = comp, \f1|q[23]~67 , f1|q[23]~67, mcu, 1
instance = comp, \f1|q[23] , f1|q[23], mcu, 1
instance = comp, \f1|q[23]~clkctrl , f1|q[23]~clkctrl, mcu, 1
instance = comp, \f0|dc~0 , f0|dc~0, mcu, 1
instance = comp, \f0|f2|q , f0|f2|q, mcu, 1
instance = comp, \f0|dd , f0|dd, mcu, 1
instance = comp, \f0|f3|q , f0|f3|q, mcu, 1
instance = comp, \f0|da~0 , f0|da~0, mcu, 1
instance = comp, \f0|f0|q , f0|f0|q, mcu, 1
instance = comp, \f0|db~0 , f0|db~0, mcu, 1
instance = comp, \f0|f1|q , f0|f1|q, mcu, 1
instance = comp, \f2|out[0]~0 , f2|out[0]~0, mcu, 1
instance = comp, \f2|out[1]~1 , f2|out[1]~1, mcu, 1
instance = comp, \f2|out[2]~2 , f2|out[2]~2, mcu, 1
instance = comp, \f2|out[3]~3 , f2|out[3]~3, mcu, 1
instance = comp, \f2|out[4]~4 , f2|out[4]~4, mcu, 1
instance = comp, \f2|out[5]~5 , f2|out[5]~5, mcu, 1
instance = comp, \f2|out[6]~6 , f2|out[6]~6, mcu, 1
instance = comp, \SW[0]~input , SW[0]~input, mcu, 1
instance = comp, \SW[1]~input , SW[1]~input, mcu, 1
instance = comp, \SW[2]~input , SW[2]~input, mcu, 1
instance = comp, \SW[3]~input , SW[3]~input, mcu, 1
instance = comp, \SW[4]~input , SW[4]~input, mcu, 1
instance = comp, \SW[5]~input , SW[5]~input, mcu, 1
instance = comp, \SW[6]~input , SW[6]~input, mcu, 1
instance = comp, \SW[7]~input , SW[7]~input, mcu, 1
instance = comp, \SW[8]~input , SW[8]~input, mcu, 1
instance = comp, \SW[9]~input , SW[9]~input, mcu, 1
instance = comp, \BTN[1]~input , BTN[1]~input, mcu, 1
instance = comp, \BTN[2]~input , BTN[2]~input, mcu, 1
