#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 24 14:41:13 2021
# Process ID: 39840
# Current directory: C:/Users/losyo/Desktop/verilog/Lab5/Lab5_FPGA1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36708 C:\Users\losyo\Desktop\verilog\Lab5\Lab5_FPGA1\Lab5_FPGA1.xpr
# Log file: C:/Users/losyo/Desktop/verilog/Lab5/Lab5_FPGA1/vivado.log
# Journal file: C:/Users/losyo/Desktop/verilog/Lab5/Lab5_FPGA1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/losyo/Desktop/verilog/Lab5/Lab5_FPGA1/Lab5_FPGA1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/losyo/Desktop/verilog/Lab5/Lab5_FPGA1/Lab5_FPGA1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 15:06:59 2021...
