[{"DBLP title": "Mapping on multi/many-core systems: survey of current and emerging trends.", "DBLP authors": ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488734", "OA papers": [{"PaperId": "https://openalex.org/W2090066236", "PaperTitle": "Mapping on multi/many-core systems", "Year": 2013, "CitationCount": 324, "EstimatedCitation": 324, "Affiliations": {"National University of Singapore": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Amit Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"]}]}, {"DBLP title": "Workload and user experience-aware dynamic reliability management in multicore processors.", "DBLP authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488735", "OA papers": [{"PaperId": "https://openalex.org/W2074077900", "PaperTitle": "Workload and user experience-aware dynamic reliability management in multicore processors", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Universidad Cat\u00f3lica Santo Domingo": 3.0, "University of Bologna": 2.0}, "Authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Rosing", "Luca Benini"]}]}, {"DBLP title": "Liveness evaluation of a cyclo-static DataFlow graph.", "DBLP authors": ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488736", "OA papers": [{"PaperId": "https://openalex.org/W2053003854", "PaperTitle": "Liveness evaluation of a cyclo-static DataFlow graph", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"CEA LIST": 1.0, "Laboratoire de Recherche en Informatique de Paris 6": 2.0, "Centre Hospitalier d'Orsay": 1.0}, "Authors": ["Mohamed Benazouz", "Alix Munier-Kordon", "Thomas Hujsa", "Bruno Bodin"]}]}, {"DBLP title": "Double patterning lithography-aware analog placement.", "DBLP authors": ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488738", "OA papers": [{"PaperId": "https://openalex.org/W2032320341", "PaperTitle": "Double patterning lithography-aware analog placement", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0, "Synopsys, Hsinchu, Taiwan#TAB#": 2.0}, "Authors": ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"]}]}, {"DBLP title": "Simultaneous analog placement and routing with current flow and current density considerations.", "DBLP authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488739", "OA papers": [{"PaperId": "https://openalex.org/W2045221862", "PaperTitle": "Simultaneous analog placement and routing with current flow and current density considerations", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"]}]}, {"DBLP title": "Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits.", "DBLP authors": ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488740", "OA papers": [{"PaperId": "https://openalex.org/W1973885140", "PaperTitle": "Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"]}]}, {"DBLP title": "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine.", "DBLP authors": ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488741", "OA papers": [{"PaperId": "https://openalex.org/W2009464942", "PaperTitle": "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Pittsburgh": 5.0, "Texas A&M University at Qatar": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yi Chen", "Tingwen Huang", "Wei Zhang"]}]}, {"DBLP title": "Dynamic behavior of cell signaling networks: model design and analysis automation.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488743", "OA papers": [{"PaperId": "https://openalex.org/W2035700463", "PaperTitle": "Dynamic behavior of cell signaling networks", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"]}]}, {"DBLP title": "Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488745", "OA papers": [{"PaperId": "https://openalex.org/W2108082466", "PaperTitle": "Defect tolerance in nanodevice-based programmable interconnects", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Bingjun Xiao"]}]}, {"DBLP title": "An efficient and effective analytical placer for FPGAs.", "DBLP authors": ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488746", "OA papers": [{"PaperId": "https://openalex.org/W2154302973", "PaperTitle": "An efficient and effective analytical placer for FPGAs", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Taiwan University": 2.0, "University of Calcutta": 1.0}, "Authors": ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"]}]}, {"DBLP title": "Throughput-oriented kernel porting onto FPGAs.", "DBLP authors": ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488747", "OA papers": [{"PaperId": "https://openalex.org/W2081228314", "PaperTitle": "Throughput-oriented kernel porting onto FPGAs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "University of California, Los Angeles": 1.0, "Peking University": 1.0}, "Authors": ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"]}]}, {"DBLP title": "Memory partitioning for multidimensional arrays in high-level synthesis.", "DBLP authors": ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488748", "OA papers": [{"PaperId": "https://openalex.org/W2143230897", "PaperTitle": "Memory partitioning for multidimensional arrays in high-level synthesis", "Year": 2013, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Peking University": 3.5, "University of California, Los Angeles": 1.5}, "Authors": ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"]}]}, {"DBLP title": "Balancing security and utility in medical devices?", "DBLP authors": ["Masoud Rostami", "Wayne P. Burleson", "Farinaz Koushanfar", "Ari Juels"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488750", "OA papers": [{"PaperId": "https://openalex.org/W2165995181", "PaperTitle": "Balancing security and utility in medical devices?", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Rice University": 2.0, "University of Massachusetts Amherst": 1.0, "RSA Laboratories, Cambridge, MA, USA": 1.0}, "Authors": ["Masoud Rostami", "Wayne Burleson", "Ari Juels", "Farinaz Koushanfar"]}]}, {"DBLP title": "Towards trustworthy medical devices and body area networks.", "DBLP authors": ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488751", "OA papers": [{"PaperId": "https://openalex.org/W2066153556", "PaperTitle": "Towards trustworthy medical devices and body area networks", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Rui Zhang", "Anand Raghunathan", "Niraj K. Jha"]}]}, {"DBLP title": "Low-energy encryption for medical devices: security adds an extra design dimension.", "DBLP authors": ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488752", "OA papers": [{"PaperId": "https://openalex.org/W2114980291", "PaperTitle": "Low-energy encryption for medical devices", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"iMinds": 2.0, "KU Leuven": 2.0}, "Authors": ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Aging-aware compiler-directed VLIW assignment for GPGPU architectures.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488754", "OA papers": [{"PaperId": "https://openalex.org/W1980918745", "PaperTitle": "Aging-aware compiler-directed VLIW assignment for GPGPU architectures", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, San Diego": 2.0, "University of Bologna": 1.0}, "Authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"]}]}, {"DBLP title": "Exploiting program-level masking and error propagation for constrained reliability optimization.", "DBLP authors": ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488755", "OA papers": [{"PaperId": "https://openalex.org/W2144392302", "PaperTitle": "Exploiting program-level masking and error propagation for constrained reliability optimization", "Year": 2013, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Embedded Syst. (CES), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany": 4.0}, "Authors": ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"]}]}, {"DBLP title": "REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488756", "OA papers": [{"PaperId": "https://openalex.org/W1964191474", "PaperTitle": "REGIMap", "Year": 2013, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Decision Systems (United States)": 1.5, "Arizona State University": 1.5}, "Authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma Vrudhula"]}]}, {"DBLP title": "Polyhedral model based mapping optimization of loop nests for CGRAs.", "DBLP authors": ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488757", "OA papers": [{"PaperId": "https://openalex.org/W2039223206", "PaperTitle": "Polyhedral model based mapping optimization of loop nests for CGRAs", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Da-Jiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Improving energy gains of inexact DSP hardware through reciprocative error compensation.", "DBLP authors": ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488759", "OA papers": [{"PaperId": "https://openalex.org/W2158817289", "PaperTitle": "Improving energy gains of<i>inexact</i>DSP hardware through<i>reciprocative error compensation</i>", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Rice University": 2.0, "Nanyang Technological University": 1.0, "Swiss Center for Electronics and Microtechnology (Switzerland)": 2.0}, "Authors": ["Avinash Lingamneni", "Arindam Basu", "Christian Enz", "Krishna V. Palem", "Christian Piguet"]}]}, {"DBLP title": "Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.", "DBLP authors": ["Harry Wagstaff", "Miles Gould", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488760", "OA papers": [{"PaperId": "https://openalex.org/W2096218937", "PaperTitle": "Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Harry Wagstaff", "Miles Gould", "Bj\u00f6rn Franke", "Nigel Topham"]}]}, {"DBLP title": "XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs.", "DBLP authors": ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488761", "OA papers": [{"PaperId": "https://openalex.org/W2091249889", "PaperTitle": "XDRA", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Su Min", "Haris Javaid", "Sri Parameswaran"]}]}, {"DBLP title": "Towards variation-aware system-level power estimation of DRAMs: an empirical approach.", "DBLP authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488762", "OA papers": [{"PaperId": "https://openalex.org/W2058539177", "PaperTitle": "Towards variation-aware system-level power estimation of DRAMs", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Delft University of Technology": 1.0, "University of Kaiserslautern": 2.0, "Polytechnic Institute of Porto": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"]}]}, {"DBLP title": "TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes.", "DBLP authors": ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488764", "OA papers": [{"PaperId": "https://openalex.org/W2017168063", "PaperTitle": "TEASE", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imec": 12.0}, "Authors": ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "K. Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"]}]}, {"DBLP title": "Stitch-aware routing for multiple e-beam lithography.", "DBLP authors": ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488765", "OA papers": [{"PaperId": "https://openalex.org/W1989908538", "PaperTitle": "Stitch-aware routing for multiple e-beam lithography", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"]}]}, {"DBLP title": "Automatic design rule correction in presence of multiple grids and track patterns.", "DBLP authors": ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488766", "OA papers": [{"PaperId": "https://openalex.org/W2012818434", "PaperTitle": "Automatic design rule correction in presence of multiple grids and track patterns", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RMZ Infinity, Synopsys India Pvt. Ltd., Bangalore, India": 4.0}, "Authors": ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"]}]}, {"DBLP title": "Multiple chip planning for chip-interposer codesign.", "DBLP authors": ["Yuan-Kai Ho", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488767", "OA papers": [{"PaperId": "https://openalex.org/W2154854069", "PaperTitle": "Multiple chip planning for chip-interposer codesign", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Taiwan University": 1.0, "National Taiwan University, Taipei, Taiwan and Research Center for Information Technology Innovation, Taipei, Taiwan": 1.0}, "Authors": ["Yuan-Kai Ho", "Yao-Wen Chang"]}]}, {"DBLP title": "GPU-based n-detect transition fault ATPG.", "DBLP authors": ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488769", "OA papers": [{"PaperId": "https://openalex.org/W1988641939", "PaperTitle": "GPU-based n-detect transition fault ATPG", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 3.0}, "Authors": ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James T. Li"]}]}, {"DBLP title": "Post-silicon conformance checking with virtual prototypes.", "DBLP authors": ["Li Lei", "Fei Xie", "Kai Cong"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488770", "OA papers": [{"PaperId": "https://openalex.org/W1985018157", "PaperTitle": "Post-silicon conformance checking with virtual prototypes", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Portland State University": 3.0}, "Authors": ["Li Lei", "Fei Xie", "Kai Cong"]}]}, {"DBLP title": "On testing timing-speculative circuits.", "DBLP authors": ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488771", "OA papers": [{"PaperId": "https://openalex.org/W2008005413", "PaperTitle": "On testing timing-speculative circuits", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chinese University of Hong Kong": 3.0, "University of Cincinnati": 1.0}, "Authors": ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"]}]}, {"DBLP title": "An ATE assisted DFD technique for volume diagnosis of scan chains.", "DBLP authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488772", "OA papers": [{"PaperId": "https://openalex.org/W2162950332", "PaperTitle": "An ATE assisted DFD technique for volume diagnosis of scan chains", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"]}]}, {"DBLP title": "Predicting future technology performance.", "DBLP authors": ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488774", "OA papers": [{"PaperId": "https://openalex.org/W2012450845", "PaperTitle": "Predicting future technology performance", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Gold Standard Simulations (United Kingdom)": 2.0, "University of Glasgow": 2.0}, "Authors": ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"]}]}, {"DBLP title": "Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies.", "DBLP authors": ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488775", "OA papers": [{"PaperId": "https://openalex.org/W2082209063", "PaperTitle": "Predicting future product performance", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Veit B. Kleeberger", "Helmut Graeb", "Ulf Schlichtmann"]}]}, {"DBLP title": "The ITRS design technology and system drivers roadmap: process and status.", "DBLP authors": ["Andrew B. Kahng"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488776", "OA papers": [{"PaperId": "https://openalex.org/W2045647383", "PaperTitle": "The ITRS design technology and system drivers roadmap", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Andrew B. Kahng"]}]}, {"DBLP title": "Proactive circuit allocation in multiplane NoCs.", "DBLP authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488778", "OA papers": [{"PaperId": "https://openalex.org/W2091348577", "PaperTitle": "Proactive circuit allocation in multiplane NoCs", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami Melhem"]}]}, {"DBLP title": "A heterogeneous multiple network-on-chip design: an application-aware approach.", "DBLP authors": ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488779", "OA papers": [{"PaperId": "https://openalex.org/W2028369189", "PaperTitle": "A heterogeneous multiple network-on-chip design", "Year": 2013, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Intel (United States)": 1.0, "Carnegie Mellon University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"]}]}, {"DBLP title": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "DBLP authors": ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488780", "OA papers": [{"PaperId": "https://openalex.org/W2090580303", "PaperTitle": "Designing energy-efficient NoC for real-time embedded systems through slack optimization", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Pennsylvania State University": 3.0, "ETH Z\u00fcrich": 2.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"]}]}, {"DBLP title": "RISO: relaxed network-on-chip isolation for cloud processors.", "DBLP authors": ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488781", "OA papers": [{"PaperId": "https://openalex.org/W1970177366", "PaperTitle": "RISO", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Chinese Academy of Sciences": 3.0, "State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 2.0}, "Authors": ["Hang Lu", "Yinhe Han", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"]}]}, {"DBLP title": "Smart hill climbing for agile dynamic mapping in many-core systems.", "DBLP authors": ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488782", "OA papers": [{"PaperId": "https://openalex.org/W1968547202", "PaperTitle": "Smart hill climbing for agile dynamic mapping in many-core systems", "Year": 2013, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"University of Turku": 4.0}, "Authors": ["Sheik Mohammad Mostakim Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"]}]}, {"DBLP title": "HCI-tolerant NoC router microarchitecture.", "DBLP authors": ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488783", "OA papers": [{"PaperId": "https://openalex.org/W2011901309", "PaperTitle": "HCI-tolerant NoC router microarchitecture", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Dean Michael Ancajas", "James G. Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488785", "OA papers": [{"PaperId": "https://openalex.org/W1975824633", "PaperTitle": "Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures", "Year": 2013, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"]}]}, {"DBLP title": "LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488786", "OA papers": [{"PaperId": "https://openalex.org/W2006615804", "PaperTitle": "LEQA", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Javad Dousti", "Massoud Pedram"]}]}, {"DBLP title": "Pareto epsilon-dominance and identifiable solutions for BioCAD modeling.", "DBLP authors": ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Li\u00f2", "Giuseppe Nicosia"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488787", "OA papers": [{"PaperId": "https://openalex.org/W1969288081", "PaperTitle": "Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Cambridge": 2.0, "University of Catania": 3.0}, "Authors": ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Li\u00f2", "Giuseppe Nicosia"]}]}, {"DBLP title": "Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488788", "OA papers": [{"PaperId": "https://openalex.org/W1967263464", "PaperTitle": "Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Duke University": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"]}]}, {"DBLP title": "Gene modification identification under flux capacity uncertainty.", "DBLP authors": ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488789", "OA papers": [{"PaperId": "https://openalex.org/W2007537942", "PaperTitle": "Gene modification identification under flux capacity uncertainty", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tufts University": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"]}]}, {"DBLP title": "A field-programmable pin-constrained digital microfluidic biochip.", "DBLP authors": ["Daniel T. Grissom", "Philip Brisk"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488790", "OA papers": [{"PaperId": "https://openalex.org/W2132670485", "PaperTitle": "A field-programmable pin-constrained digital microfluidic biochip", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Daniel Grissom", "Philip Brisk"]}]}, {"DBLP title": "BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488792", "OA papers": [{"PaperId": "https://openalex.org/W2119748374", "PaperTitle": "BDS-MAJ", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Integrated Syst. Lab. (LSI), EPFL, Lausanne, Switzerland": 3.0}, "Authors": ["Luca Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures.", "DBLP authors": ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488793", "OA papers": [{"PaperId": "https://openalex.org/W1994560221", "PaperTitle": "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Subhendu Roy", "Mihir Choudhury", "Ruchir Puri", "David Z. Pan"]}]}, {"DBLP title": "Synthesis of feedback decoders for initialized encoders.", "DBLP authors": ["Kuan-Hua Tu", "Jie-Hong R. Jiang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488794", "OA papers": [{"PaperId": "https://openalex.org/W2119949815", "PaperTitle": "Synthesis of feedback decoders for initialized encoders", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 2.0}, "Authors": ["Kuan-Hua Tu", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "On learning-based methods for design-space exploration with high-level synthesis.", "DBLP authors": ["Hung-Yi Liu", "Luca P. Carloni"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488795", "OA papers": [{"PaperId": "https://openalex.org/W2138209363", "PaperTitle": "On learning-based methods for design-space exploration with high-level synthesis", "Year": 2013, "CitationCount": 132, "EstimatedCitation": 132, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Hung-Yi Liu", "Luca P. Carloni"]}]}, {"DBLP title": "Runtime dependency analysis for loop pipelining in high-level synthesis.", "DBLP authors": ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488796", "OA papers": [{"PaperId": "https://openalex.org/W2061988908", "PaperTitle": "Runtime dependency analysis for loop pipelining in high-level synthesis", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "University of Rennes": 1.0, "\u00c9cole Normale Sup\u00e9rieure Paris-Saclay": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Mythri Alle", "Antoine Morvan", "Steven Derrien"]}]}, {"DBLP title": "A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.", "DBLP authors": ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488797", "OA papers": [{"PaperId": "https://openalex.org/W2110902796", "PaperTitle": "A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Politecnico di Milano": 4.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"]}]}, {"DBLP title": "Cross-layer racetrack memory design for ultra high density and low power consumption.", "DBLP authors": ["Zhenyu Sun", "Wenqing Wu", "Hai (Helen) Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488799", "OA papers": [{"PaperId": "https://openalex.org/W2078760460", "PaperTitle": "Cross-layer racetrack memory design for ultra high density and low power consumption", "Year": 2013, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"University of Pittsburgh": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Zhenyu Sun", "Wenqing Wu", "Hai Li"]}]}, {"DBLP title": "Improving the energy efficiency of hardware-assisted watchpoint systems.", "DBLP authors": ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adri\u00e1n Cristal"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488800", "OA papers": [{"PaperId": "https://openalex.org/W2039529851", "PaperTitle": "Improving the energy efficiency of hardware-assisted watchpoint systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Spanish National Research Council": 0.5}, "Authors": ["Vasileios Karakostas", "Sasa Tomic", "Osman Unsal", "Mario Nemirovsky", "Adrian Cristal"]}]}, {"DBLP title": "Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks.", "DBLP authors": ["Naoya Onizawa", "Warren J. Gross"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488801", "OA papers": [{"PaperId": "https://openalex.org/W2164939341", "PaperTitle": "Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"McGill University": 2.0}, "Authors": ["Naoya Onizawa", "Warren J. Gross"]}]}, {"DBLP title": "Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints.", "DBLP authors": ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488802", "OA papers": [{"PaperId": "https://openalex.org/W2033882864", "PaperTitle": "Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["D. Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"]}]}, {"DBLP title": "Improving charging efficiency with workload scheduling in energy harvesting embedded systems.", "DBLP authors": ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488803", "OA papers": [{"PaperId": "https://openalex.org/W2163011341", "PaperTitle": "Improving charging efficiency with workload scheduling in energy harvesting embedded systems", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Syracuse University": 3.0}, "Authors": ["Yukan Zhang", "Yang Ge", "Qinru Qiu"]}]}, {"DBLP title": "Creation of ESL power models for communication architectures using automatic calibration.", "DBLP authors": ["Stefan Sch\u00fcrmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488804", "OA papers": [{"PaperId": "https://openalex.org/W2042678339", "PaperTitle": "Creation of ESL power models for communication architectures using automatic calibration", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"RWTH Aachen University": 5.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Stefan Sch\u00fcrmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"]}]}, {"DBLP title": "A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique.", "DBLP authors": ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488806", "OA papers": [{"PaperId": "https://openalex.org/W2027404935", "PaperTitle": "A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"INTEL Corporation#TAB#": 2.0, "Advantest (Singapore)": 1.0, "University of New Mexico": 1.0}, "Authors": ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"]}]}, {"DBLP title": "RESP: a robust physical unclonable function retrofitted into embedded SRAM array.", "DBLP authors": ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488807", "OA papers": [{"PaperId": "https://openalex.org/W2165186177", "PaperTitle": "RESP", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yu Zheng", "Maryam Hashemian", "Swarup Bhunia"]}]}, {"DBLP title": "VeriTrust: verification for hardware trust.", "DBLP authors": ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488808", "OA papers": [{"PaperId": "https://openalex.org/W2154958010", "PaperTitle": "VeriTrust", "Year": 2013, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"]}]}, {"DBLP title": "RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488809", "OA papers": [{"PaperId": "https://openalex.org/W2102905107", "PaperTitle": "RASTER", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"UNSW Sydney": 3.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"]}]}, {"DBLP title": "ABCD-L: approximating continuous linear systems using boolean models.", "DBLP authors": ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488811", "OA papers": [{"PaperId": "https://openalex.org/W2088296536", "PaperTitle": "ABCD-L", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Aadithya V. Karthik", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data.", "DBLP authors": ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488812", "OA papers": [{"PaperId": "https://openalex.org/W1996546647", "PaperTitle": "Bayesian model fusion", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Carnegie Mellon University": 4.0, "Intel (United States)": 1.0}, "Authors": ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"]}]}, {"DBLP title": "Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation.", "DBLP authors": ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488813", "OA papers": [{"PaperId": "https://openalex.org/W2060639108", "PaperTitle": "Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Intel Strategic CAD Lab": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Chenjie Gu", "Eli Chiprout", "Xin Li"]}]}, {"DBLP title": "Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis.", "DBLP authors": ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488814", "OA papers": [{"PaperId": "https://openalex.org/W2101939694", "PaperTitle": "Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas A&M University": 2.0, "University of Utah": 1.0}, "Authors": ["Honghuang Lin", "Peng Li", "Xin Li"]}]}, {"DBLP title": "Machine-learning-based hotspot detection using topological classification and critical feature extraction.", "DBLP authors": ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488816", "OA papers": [{"PaperId": "https://openalex.org/W2131676429", "PaperTitle": "Machine-learning-based hotspot detection using topological classification and critical feature extraction", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"]}]}, {"DBLP title": "A novel fuzzy matching model for lithography hotspot detection.", "DBLP authors": ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488817", "OA papers": [{"PaperId": "https://openalex.org/W2089689336", "PaperTitle": "A novel fuzzy matching model for lithography hotspot detection", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Sheng-Yuan Lin", "Jingyi Chen", "Jin-Cheng Li", "Wanyu Wen", "Shih-Chieh Chang"]}]}, {"DBLP title": "An efficient layout decomposition approach for triple patterning lithography.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488818", "OA papers": [{"PaperId": "https://openalex.org/W1971739315", "PaperTitle": "An efficient layout decomposition approach for triple patterning lithography", "Year": 2013, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Jian Kuang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488819", "OA papers": [{"PaperId": "https://openalex.org/W2073102055", "PaperTitle": "E-BLOW", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"]}]}, {"DBLP title": "Automatic clustering of wafer spatial signatures.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488821", "OA papers": [{"PaperId": "https://openalex.org/W2008709856", "PaperTitle": "Automatic clustering of wafer spatial signatures", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Carnegie Mellon University": 3.0, "PDF Solutions (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"]}]}, {"DBLP title": "Multidimensional analog test metrics estimation using extreme value theory and statistical blockade.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488822", "OA papers": [{"PaperId": "https://openalex.org/W2051357347", "PaperTitle": "Multidimensional analog test metrics estimation using extreme value theory and statistical blockade", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Grenoble Institute of Technology": 0.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 0.5, "Infiniscale S.A., Grenoble-Montbonnot, France": 3.0}, "Authors": ["Haralampos-G. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"]}]}, {"DBLP title": "High-throughput TSV testing and characterization for 3D integration using thermal mapping.", "DBLP authors": ["Kapil Dev", "Gary L. Woods", "Sherief Reda"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488823", "OA papers": [{"PaperId": "https://openalex.org/W2088897290", "PaperTitle": "High-throughput TSV testing and characterization for 3D integration using thermal mapping", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0, "Rice University": 1.0}, "Authors": ["Kapil Dev", "Gary M. Woods", "Sherief Reda"]}]}, {"DBLP title": "On effective and efficient in-field TSV repair for stacked 3D ICs.", "DBLP authors": ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488824", "OA papers": [{"PaperId": "https://openalex.org/W2005613478", "PaperTitle": "On effective and efficient in-field TSV repair for stacked 3D ICs", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Duke University": 2.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Li Jun Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"]}]}, {"DBLP title": "Cloud platforms and embedded computing: the operating systems of the future.", "DBLP authors": ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488826", "OA papers": [{"PaperId": "https://openalex.org/W2027675643", "PaperTitle": "Cloud platforms and embedded computing", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Austin": 2.5, "Seoul National University": 0.5}, "Authors": ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"]}]}, {"DBLP title": "Tessellation: refactoring the OS around explicit resource containers with continuous adaptation.", "DBLP authors": ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moret\u00f3", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488827", "OA papers": [{"PaperId": "https://openalex.org/W2165255379", "PaperTitle": "Tessellation", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of California, Berkeley": 5.5, "Samsung (United States)": 0.5, "Parallel Consulting (United States)": 4.5, "Lawrence Berkeley National Laboratory": 1.0, "Berkeley College": 0.5}, "Authors": ["Juan Carlos Colmenares", "Gage Eads", "Steven Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"]}]}, {"DBLP title": "The autonomic operating system research project: achievements and future directions.", "DBLP authors": ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488828", "OA papers": [{"PaperId": "https://openalex.org/W1974236904", "PaperTitle": "The autonomic operating system research project", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Politecnico di Milano": 5.0, "Lund University": 1.0}, "Authors": ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"]}]}, {"DBLP title": "Role of power grid in side channel attack and power-grid-aware secure design.", "DBLP authors": ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488830", "OA papers": [{"PaperId": "https://openalex.org/W2112073852", "PaperTitle": "Role of power grid in side channel attack and power-grid-aware secure design", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Case Western Reserve University": 4.0, "Georgia Institute of Technology": 2.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"]}]}, {"DBLP title": "NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters.", "DBLP authors": ["Xueyang Wang", "Ramesh Karri"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488831", "OA papers": [{"PaperId": "https://openalex.org/W2071289869", "PaperTitle": "NumChecker", "Year": 2013, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"New York University": 1.0, "SUNY Polytechnic Institute": 1.0}, "Authors": ["Xue-yang Wang", "Ramesh Karri"]}]}, {"DBLP title": "High-performance hardware monitors to protect network processors from data plane attacks.", "DBLP authors": ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488832", "OA papers": [{"PaperId": "https://openalex.org/W1964391394", "PaperTitle": "High-performance hardware monitors to protect network processors from data plane attacks", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Harikrishnan Kumarapillai Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"]}]}, {"DBLP title": "Compiler-based side channel vulnerability analysis and optimized countermeasures application.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488833", "OA papers": [{"PaperId": "https://openalex.org/W2126598527", "PaperTitle": "Compiler-based side channel vulnerability analysis and optimized countermeasures application", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"]}]}, {"DBLP title": "Scalable vectorless power grid current integrity verification.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488840", "OA papers": [{"PaperId": "https://openalex.org/W2014379521", "PaperTitle": "Scalable vectorless power grid current integrity verification", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "Constraint abstraction for vectorless power grid verification.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488841", "OA papers": [{"PaperId": "https://openalex.org/W2013213086", "PaperTitle": "Constraint abstraction for vectorless power grid verification", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Xuanxing Xiong", "Jia Wang"]}]}, {"DBLP title": "The impact of electromigration in copper interconnects on power grid integrity.", "DBLP authors": ["Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488842", "OA papers": [{"PaperId": "https://openalex.org/W2064477270", "PaperTitle": "The impact of electromigration in copper interconnects on power grid integrity", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Vivek Mishra", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations.", "DBLP authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488843", "OA papers": [{"PaperId": "https://openalex.org/W1980942247", "PaperTitle": "TinySPICE", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Michigan Technological University": 3.0}, "Authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"]}]}, {"DBLP title": "An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem.", "DBLP authors": ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488845", "OA papers": [{"PaperId": "https://openalex.org/W1982390333", "PaperTitle": "An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Ju-Yeon Kim", "Deokjin Joo", "Taewhan Kim"]}]}, {"DBLP title": "Smart non-default routing for clock power reduction.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488846", "OA papers": [{"PaperId": "https://openalex.org/W2037865991", "PaperTitle": "Smart non-default routing for clock power reduction", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 1.0, "Electronic Concepts and Engineering (United States)": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hye-In Lee"]}]}, {"DBLP title": "Routing congestion estimation with real design constraints.", "DBLP authors": ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488847", "OA papers": [{"PaperId": "https://openalex.org/W1985282266", "PaperTitle": "Routing congestion estimation with real design constraints", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Yang Ming Chiao Tung University": 2.5, "National Tsing Hua University": 0.5, "University of Minnesota": 1.0, "IBM Research - Austin": 3.0}, "Authors": ["Wen-Hao Liu", "Yaoguang Wei", "Cliff Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"]}]}, {"DBLP title": "Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography.", "DBLP authors": ["Yuelin Du", "Qiang Ma", "Hua Song", "James P. Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488848", "OA papers": [{"PaperId": "https://openalex.org/W2067939252", "PaperTitle": "Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Synopsys (Switzerland)": 5.0}, "Authors": ["Yuelin Du", "Qiang Ma", "Hua Song", "James P. Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin C.S. Wong"]}]}, {"DBLP title": "21st century digital design tools.", "DBLP authors": ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488850", "OA papers": [{"PaperId": "https://openalex.org/W2020380328", "PaperTitle": "21st century digital design tools", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nvidia (United States)": 2.0, "Stanford University": 0.5, "The University of Texas at Austin": 0.5}, "Authors": ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"]}]}, {"DBLP title": "Reliable on-chip systems in the nano-era: lessons learnt and future trends.", "DBLP authors": ["J\u00f6rg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488857", "OA papers": [{"PaperId": "https://openalex.org/W2081215702", "PaperTitle": "Reliable on-chip systems in the nano-era", "Year": 2013, "CitationCount": 163, "EstimatedCitation": 163, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "UC Irvine Health": 1.0, "UCLA Health": 1.0, "IBM Research - Austin": 1.0, "University of Kaiserslautern": 1.0}, "Authors": ["Jorg Henkel", "Lars Bauer", "Nikil Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi B. Tahoori", "Norbert Wehn"]}]}, {"DBLP title": "A layout-based approach for multiple event transient analysis.", "DBLP authors": ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488858", "OA papers": [{"PaperId": "https://openalex.org/W2020872704", "PaperTitle": "A layout-based approach for multiple event transient analysis", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Sharif University of Technology": 1.0}, "Authors": ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Quantitative evaluation of soft error injection techniques for robust system design.", "DBLP authors": ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488859", "OA papers": [{"PaperId": "https://openalex.org/W1972649107", "PaperTitle": "Quantitative evaluation of soft error injection techniques for robust system design", "Year": 2013, "CitationCount": 166, "EstimatedCitation": 166, "Affiliations": {"Stanford University": 2.0, "The University of Texas at Austin": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"]}]}, {"DBLP title": "Efficiently tolerating timing violations in pipelined microprocessors.", "DBLP authors": ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488860", "OA papers": [{"PaperId": "https://openalex.org/W2009523258", "PaperTitle": "Efficiently tolerating timing violations in pipelined microprocessors", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"]}]}, {"DBLP title": "Hierarchical decoding of double error correcting codes for high speed reliable memories.", "DBLP authors": ["Zhen Wang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488861", "OA papers": [{"PaperId": "https://openalex.org/W2058874009", "PaperTitle": "Hierarchical decoding of double error correcting codes for high speed reliable memories", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"[MediaTek Wireless, Inc., Woburn, MA, USA]": 1.0}, "Authors": ["Zhen Wang"]}]}, {"DBLP title": "Power benefit study for ultra-high density transistor-level monolithic 3D ICs.", "DBLP authors": ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488863", "OA papers": [{"PaperId": "https://openalex.org/W2089979174", "PaperTitle": "Power benefit study for ultra-high density transistor-level monolithic 3D ICs", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"]}]}, {"DBLP title": "Rapid exploration of processing and design guidelines to overcome carbon nanotube variations.", "DBLP authors": ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488864", "OA papers": [{"PaperId": "https://openalex.org/W2049708240", "PaperTitle": "Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Stanford University": 5.0, "Google (United States)": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"]}]}, {"DBLP title": "Minimum-energy state guided physical design for nanomagnet logic.", "DBLP authors": ["Shiliang Liu", "Gy\u00f6rgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488865", "OA papers": [{"PaperId": "https://openalex.org/W2076871022", "PaperTitle": "Minimum-energy state guided physical design for nanomagnet logic", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Notre Dame": 7.0}, "Authors": ["Shiliang Liu", "Gy\u00f6rgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael Niemier", "Gary H. Bernstein", "Wolfgang Porod"]}]}, {"DBLP title": "Ultra low power associative computing with spin neurons and resistive crossbar memory.", "DBLP authors": ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488866", "OA papers": [{"PaperId": "https://openalex.org/W3102398612", "PaperTitle": "Ultra low power associative computing with spin neurons and resistive crossbar memory", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"]}]}, {"DBLP title": "Understanding the trade-offs in multi-level cell ReRAM memory design.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488867", "OA papers": [{"PaperId": "https://openalex.org/W2020740707", "PaperTitle": "Understanding the trade-offs in multi-level cell ReRAM memory design", "Year": 2013, "CitationCount": 104, "EstimatedCitation": 104, "Affiliations": {"Pennsylvania State University": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Cong Xu", "Niu Dimin", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.", "DBLP authors": ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488868", "OA papers": [{"PaperId": "https://openalex.org/W1999666895", "PaperTitle": "Exploring tunnel-FET for ultra low power analog applications", "Year": 2013, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.", "DBLP authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488870", "OA papers": [{"PaperId": "https://openalex.org/W2120537999", "PaperTitle": "Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Relax-and-retime: a methodology for energy-efficient recovery based design.", "DBLP authors": ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488871", "OA papers": [{"PaperId": "https://openalex.org/W2167872527", "PaperTitle": "Relax-and-retime", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"]}]}, {"DBLP title": "Post-placement voltage island generation for timing-speculative circuits.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488872", "OA papers": [{"PaperId": "https://openalex.org/W2157568998", "PaperTitle": "Post-placement voltage island generation for timing-speculative circuits", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 3.5, "University of Cincinnati": 1.0, "Shenzhen Institutes of Advanced Technology": 0.5}, "Authors": ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"]}]}, {"DBLP title": "Analysis and characterization of inherent application resilience for approximate computing.", "DBLP authors": ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488873", "OA papers": [{"PaperId": "https://openalex.org/W2026005150", "PaperTitle": "Analysis and characterization of inherent application resilience for approximate computing", "Year": 2013, "CitationCount": 383, "EstimatedCitation": 383, "Affiliations": {"Purdue University System": 3.0, "NEC (United States)": 1.0}, "Authors": ["Vinay K. Chippa", "Srimat Chakradhar", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Dynamic voltage and frequency scaling for shared resources in multicore processor designs.", "DBLP authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "\u00dcmit Y. Ogras", "Raid Zuhair Ayoub"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488874", "OA papers": [{"PaperId": "https://openalex.org/W2135332296", "PaperTitle": "Dynamic voltage and frequency scaling for shared resources in multicore processor designs", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Texas A&amp;M University": 5.0, "Intel (United Kingdom)": 3.0}, "Authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Ayoub"]}]}, {"DBLP title": "Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.", "DBLP authors": ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488875", "OA papers": [{"PaperId": "https://openalex.org/W2025834637", "PaperTitle": "Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Amit Singh", "Anup Das", "Akash Kumar"]}]}, {"DBLP title": "Verifying SystemC using an intermediate verification language and symbolic simulation.", "DBLP authors": ["Hoang Minh Le", "Daniel Gro\u00dfe", "Vladimir Herdt", "Rolf Drechsler"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488877", "OA papers": [{"PaperId": "https://openalex.org/W2002446960", "PaperTitle": "Verifying SystemC using an intermediate verification language and symbolic simulation", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Bremen": 3.0, "Solvertec GmbH, Bremen, Germany": 1.0}, "Authors": ["Hoang M. Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"]}]}, {"DBLP title": "Handling design and implementation optimizations in equivalence checking for behavioral synthesis.", "DBLP authors": ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488878", "OA papers": [{"PaperId": "https://openalex.org/W2134735506", "PaperTitle": "Handling design and implementation optimizations in equivalence checking for behavioral synthesis", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Portland State University": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Zhen-kun Yang", "Kecheng Hao", "Sandip Ray", "Fei Xie"]}]}, {"DBLP title": "A counterexample-guided interpolant generation algorithm for SAT-based model checking.", "DBLP authors": ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang (Ric) Huang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488879", "OA papers": [{"PaperId": "https://openalex.org/W2107796855", "PaperTitle": "A counterexample-guided interpolant generation algorithm for SAT-based model checking", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chengyin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "A robust constraint solving framework for multiple constraint sets in constrained random verification.", "DBLP authors": ["Bo-Han Wu", "Chung-Yang (Ric) Huang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488880", "OA papers": [{"PaperId": "https://openalex.org/W2121560454", "PaperTitle": "A robust constraint solving framework for multiple constraint sets in constrained random verification", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 2.0}, "Authors": ["Bohan Wu", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Simulation knowledge extraction and reuse in constrained random processor verification.", "DBLP authors": ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488881", "OA papers": [{"PaperId": "https://openalex.org/W1974291029", "PaperTitle": "Simulation knowledge extraction and reuse in constrained random processor verification", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Santa Barbara": 2.0, "Freescale Semiconduction Inc., Austin, TX, USA": 2.0}, "Authors": ["Wen Chen", "Li-Chung Wang", "Jay Bhadra", "Magdy S. Abadir"]}]}, {"DBLP title": "Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.", "DBLP authors": ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488882", "OA papers": [{"PaperId": "https://openalex.org/W2076451711", "PaperTitle": "Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"McMaster University": 3.0}, "Authors": ["Adam B. Kinsman", "Ho Ko", "Nicola Nicolici"]}]}, {"DBLP title": "The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.", "DBLP authors": ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488884", "OA papers": [{"PaperId": "https://openalex.org/W1976890955", "PaperTitle": "The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"D. E. Shaw Research": 3.5, "Columbia University": 0.5}, "Authors": ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"]}]}, {"DBLP title": "Towards structured ASICs using polarity-tunable Si nanowire transistors.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amar\u00f9", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488886", "OA papers": [{"PaperId": "https://openalex.org/W2163470430", "PaperTitle": "Towards structured ASICs using polarity-tunable Si nanowire transistors", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Integrated Syst. Lab. (LSI), EPFL, Lausanne, Switzerland": 5.0, "Integrated Systems Laboratory (LSI), EPFL and Microelectronic Systems Laboratory (LSM), Lausanne, Switzerland#TAB#": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"]}]}, {"DBLP title": "Relays do not leak: CMOS does.", "DBLP authors": ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488890", "OA papers": [{"PaperId": "https://openalex.org/W2096634222", "PaperTitle": "Relays do not leak", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Power Grid Corporation (India)": 1.0, "University of California, Berkeley": 4.0, "Sematech": 1.0}, "Authors": ["Hossein Fariborzi", "Fred K. Chen", "Rhesa Nathanael", "I.C. Chen", "Louis Hutin", "Rinus T. P. Lee", "Tiehui Liu", "Vladimir Stojanovic"]}]}, {"DBLP title": "Single-photon image sensors.", "DBLP authors": ["Edoardo Charbon", "Francesco Regazzoni"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488891", "OA papers": [{"PaperId": "https://openalex.org/W1986240964", "PaperTitle": "Single-photon image sensors", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Edoardo Charbon", "Francesco Regazzoni"]}]}, {"DBLP title": "A novel analytical method for worst case response time estimation of distributed embedded systems.", "DBLP authors": ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488893", "OA papers": [{"PaperId": "https://openalex.org/W2144177999", "PaperTitle": "A novel analytical method for worst case response time estimation of distributed embedded systems", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Seoul National University": 4.0, "Hanyang University": 1.0}, "Authors": ["Jinwoo Kim", "Hyunok Oh", "Jun-Chul Choi", "Hyojin Ha", "Soonhoi Ha"]}]}, {"DBLP title": "Optimizations for configuring and mapping software pipelines in many core systems.", "DBLP authors": ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488894", "OA papers": [{"PaperId": "https://openalex.org/W2060293550", "PaperTitle": "Optimizations for configuring and mapping software pipelines in many core systems", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"]}]}, {"DBLP title": "A scenario-based run-time task mapping algorithm for MPSoCs.", "DBLP authors": ["Wei Quan", "Andy D. Pimentel"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488895", "OA papers": [{"PaperId": "https://openalex.org/W2130686150", "PaperTitle": "A scenario-based run-time task mapping algorithm for MPSoCs", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National University of Defense Technology": 0.5, "University of Amsterdam": 1.5}, "Authors": ["Wei Quan", "Andy D. Pimentel"]}]}, {"DBLP title": "Early exploration for platform architecture instantiation with multi-mode application partitioning.", "DBLP authors": ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488896", "OA papers": [{"PaperId": "https://openalex.org/W2017785526", "PaperTitle": "Early exploration for platform architecture instantiation with multi-mode application partitioning", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IMEC vzw., Leuven, Belgium and KU Leuven, Leuven, Belgium#TAB#": 4.0, "[imec vzw, Leuven, Belgium]": 1.0, "Indian Institute of Technology Delhi": 1.0}, "Authors": ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartman", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "CoARX: a coprocessor for ARX-based cryptographic algorithms.", "DBLP authors": ["Khawar Shahzad", "Ayesha Khalid", "Zolt\u00e1n Endre R\u00e1kossy", "Goutam Paul", "Anupam Chattopadhyay"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488898", "OA papers": [{"PaperId": "https://openalex.org/W2053238222", "PaperTitle": "CoARX", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"RWTH Aachen University": 4.0, "Jadavpur University": 1.0}, "Authors": ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Reconfigurable pipelined coprocessor for multi-mode communication transmission.", "DBLP authors": ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488899", "OA papers": [{"PaperId": "https://openalex.org/W2075728774", "PaperTitle": "Reconfigurable pipelined coprocessor for multi-mode communication transmission", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Chunmiao Zheng", "Jude Angelo Ambrose", "Sri Parameswaran"]}]}, {"DBLP title": "Accelerators for biologically-inspired attention and recognition.", "DBLP authors": ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488900", "OA papers": [{"PaperId": "https://openalex.org/W1979640313", "PaperTitle": "Accelerators for biologically-inspired attention and recognition", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pennsylvania State University": 4.0, "Intel (United States)": 1.0, "IBM Corp., Poughkeepsie, NY, USA": 1.0}, "Authors": ["Mi-Suk Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur", "Vijaykrishnan Narayanan", "Mary Jane Irwin"]}]}, {"DBLP title": "Stochastic circuits for real-time image-processing applications.", "DBLP authors": ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488901", "OA papers": [{"PaperId": "https://openalex.org/W2077344647", "PaperTitle": "Stochastic circuits for real-time image-processing applications", "Year": 2013, "CitationCount": 175, "EstimatedCitation": 175, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Armin Alaghi", "Cheng Li", "John P. Hayes"]}]}, {"DBLP title": "An event-driven simulation methodology for integrated switching power supplies in SystemVerilog.", "DBLP authors": ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488903", "OA papers": [{"PaperId": "https://openalex.org/W2007686974", "PaperTitle": "An event-driven simulation methodology for integrated switching power supplies in SystemVerilog", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Ji Young Jang", "Myeong-Jae Park", "Jaeha Kim"]}]}, {"DBLP title": "A new time-stepping method for circuit simulation.", "DBLP authors": ["G. Peter Fang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488904", "OA papers": [{"PaperId": "https://openalex.org/W1979835995", "PaperTitle": "A new time-stepping method for circuit simulation", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["Gu Fang"]}]}, {"DBLP title": "Time-domain segmentation based massively parallel simulation for ADCs.", "DBLP authors": ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488905", "OA papers": [{"PaperId": "https://openalex.org/W1963584319", "PaperTitle": "Time-domain segmentation based massively parallel simulation for ADCs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.0, "Stanford University": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Zuochang Ye", "Bichen Wu", "Song Han", "Yan Li"]}]}, {"DBLP title": "A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics.", "DBLP authors": ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488906", "OA papers": [{"PaperId": "https://openalex.org/W2036451031", "PaperTitle": "A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Bangda Zhou", "Haixin Liu", "Dan Jiao"]}]}, {"DBLP title": "Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching.", "DBLP authors": ["Emilio Wuerges", "R\u00f4mulo Silva de Oliveira", "Luiz C. V. dos Santos"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488915", "OA papers": [{"PaperId": "https://openalex.org/W2147794991", "PaperTitle": "Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0}, "Authors": ["Emilio Wuerges", "R\u00f4mulo Silva de Oliveira", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "Integrated instruction cache analysis and locking in multitasking real-time systems.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488916", "OA papers": [{"PaperId": "https://openalex.org/W1988230538", "PaperTitle": "Integrated instruction cache analysis and locking in multitasking real-time systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National University of Singapore": 2.0, "Peking University": 1.0}, "Authors": ["H. Ding", "Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Precise timing analysis for direct-mapped caches.", "DBLP authors": ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488917", "OA papers": [{"PaperId": "https://openalex.org/W2163202742", "PaperTitle": "Precise timing analysis for direct-mapped caches", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TUM CREATE, Singapore": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "University of Auckland": 2.0, "Saarland University": 1.0}, "Authors": ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"]}]}, {"DBLP title": "SSDM: smart stack data management for software managed multicores (SMMs).", "DBLP authors": ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488918", "OA papers": [{"PaperId": "https://openalex.org/W2050293815", "PaperTitle": "SSDM", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Jing Lu", "Ke Bai", "Aviral Shrivastava"]}]}, {"DBLP title": "Taming the complexity of coordinated place and route.", "DBLP authors": ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488920", "OA papers": [{"PaperId": "https://openalex.org/W2058691644", "PaperTitle": "Taming the complexity of coordinated place and route", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Jiun-Haw Chu", "Myungchul Kim", "Igor L. Markov"]}]}, {"DBLP title": "Routability-driven placement for hierarchical mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488921", "OA papers": [{"PaperId": "https://openalex.org/W1992200860", "PaperTitle": "Routability-driven placement for hierarchical mixed-size circuit designs", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Taiwan University": 4.0, "Synopsys, Inc., Hsinchu, Taiwan#TAB#": 1.0}, "Authors": ["Meng-Kai Hsu", "Yifang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "Ripple 2.0: high quality routability-driven placement via global router integration.", "DBLP authors": ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488922", "OA papers": [{"PaperId": "https://openalex.org/W2020935379", "PaperTitle": "Ripple 2.0", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Chinese University of Hong Kong": 7.0}, "Authors": ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka Chi Lam", "Wenzan Cai", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Optimization of placement solutions for routability.", "DBLP authors": ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488923", "OA papers": [{"PaperId": "https://openalex.org/W2032264883", "PaperTitle": "Optimization of placement solutions for routability", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Yang Ming Chiao Tung University": 1.3333333333333333, "Purdue University West Lafayette": 1.3333333333333333, "National Tsing Hua University": 0.3333333333333333}, "Authors": ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"]}]}, {"DBLP title": "Exploration with upgradeable models using statistical methods for physical model emulation.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488925", "OA papers": [{"PaperId": "https://openalex.org/W2120646177", "PaperTitle": "Exploration with upgradeable models using statistical methods for physical model emulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Riverside": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Bailey W. Miller", "Frank Vahid", "Tony Givargis"]}]}, {"DBLP title": "Modular system-level architecture for concurrent cell balancing.", "DBLP authors": ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488926", "OA papers": [{"PaperId": "https://openalex.org/W1970008780", "PaperTitle": "Modular system-level architecture for concurrent cell balancing", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"TUM CREATE, Singapore, Singapore": 4.0, "Tech. Univ. Munich, Munich, Germany": 1.0, "University of Frankfurt, Frankfurt am Main, Germany": 1.0}, "Authors": ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"]}]}, {"DBLP title": "A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.", "DBLP authors": ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488927", "OA papers": [{"PaperId": "https://openalex.org/W2048795179", "PaperTitle": "A method to abstract RTL IP blocks into C++ code and enable high-level synthesis", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Verona": 1.0, "Columbia University": 2.0, "EDALab (Italy)": 1.0}, "Authors": ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"]}]}, {"DBLP title": "DMR3D: dynamic memory relocation in 3D multicore systems.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488928", "OA papers": [{"PaperId": "https://openalex.org/W2054581971", "PaperTitle": "DMR3D", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Power gating applied to MP-SoCs for standby-mode power management.", "DBLP authors": ["David Flynn"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488930", "OA papers": [{"PaperId": "https://openalex.org/W2034989381", "PaperTitle": "Power gating applied to MP-SoCs for standby-mode power management", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ARM (United Kingdom)": 1.0}, "Authors": ["David Flynn"]}]}, {"DBLP title": "Flexible on-chip power delivery for energy efficient heterogeneous systems.", "DBLP authors": ["Benton H. Calhoun", "Kyle Craig"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488932", "OA papers": [{"PaperId": "https://openalex.org/W1996802375", "PaperTitle": "Flexible on-chip power delivery for energy efficient heterogeneous systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Benton H. Calhoun", "Kyle Craig"]}]}, {"DBLP title": "Power and signal integrity challenges in 3D systems.", "DBLP authors": ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488933", "OA papers": [{"PaperId": "https://openalex.org/W1992601988", "PaperTitle": "Power and signal integrity challenges in 3D systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Qualcomm (United States)": 6.0}, "Authors": ["Miguel Miranda Corbalan", "Anup Keval", "Thomas R. Toms", "Durodami J. Lisk", "Riko Radojcic", "Matt Nowak"]}]}, {"DBLP title": "Underpowering NAND flash: profits and perils.", "DBLP authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488935", "OA papers": [{"PaperId": "https://openalex.org/W2005332656", "PaperTitle": "Underpowering NAND flash", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven M. Swanson"]}]}, {"DBLP title": "New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488936", "OA papers": [{"PaperId": "https://openalex.org/W2041399455", "PaperTitle": "New ERA", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Academia Sinica": 4.0}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"]}]}, {"DBLP title": "SAW: system-assisted wear leveling on the write endurance of NAND flash devices.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488937", "OA papers": [{"PaperId": "https://openalex.org/W2101960070", "PaperTitle": "SAW", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Chundong Wang", "Weng-Fai Wong"]}]}, {"DBLP title": "Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design.", "DBLP authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488938", "OA papers": [{"PaperId": "https://openalex.org/W2064503884", "PaperTitle": "Performance enhancement of garbage collection for flash storage devices", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Inst. of Inf. Sci., Acad. Sinica, Taipei, Taiwan": 3.0}, "Authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"]}]}, {"DBLP title": "DuraCache: a durable SSD cache using MLC NAND flash.", "DBLP authors": ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488939", "OA papers": [{"PaperId": "https://openalex.org/W1993119797", "PaperTitle": "DuraCache", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"]}]}, {"DBLP title": "Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC.", "DBLP authors": ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488941", "OA papers": [{"PaperId": "https://openalex.org/W2015054654", "PaperTitle": "Distributed stable states for process networks", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ETH Zurich": 4.0}, "Authors": ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"]}]}, {"DBLP title": "Distributed run-time resource management for malleable applications on many-core platforms.", "DBLP authors": ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488942", "OA papers": [{"PaperId": "https://openalex.org/W2069480620", "PaperTitle": "Distributed run-time resource management for malleable applications on many-core platforms", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"]}]}, {"DBLP title": "netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems.", "DBLP authors": ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488943", "OA papers": [{"PaperId": "https://openalex.org/W2026573020", "PaperTitle": "netShip", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Columbia University": 2.0, "Fancy Thing Daemon, Inc., New York, NY, USA": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"]}]}, {"DBLP title": "Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems.", "DBLP authors": ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor P. Stefanov"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488944", "OA papers": [{"PaperId": "https://openalex.org/W2017958018", "PaperTitle": "Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Leiden University": 3.0}, "Authors": ["Jiali Zhai", "Mohamed A. Bamakhrama", "Todor Stefanov"]}]}, {"DBLP title": "On robust task-accurate performance estimation.", "DBLP authors": ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "J\u00fcrgen Teich"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488945", "OA papers": [{"PaperId": "https://openalex.org/W2130846451", "PaperTitle": "On robust task-accurate performance estimation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (Germany)": 3.0, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors.", "DBLP authors": ["Philip Axer", "Rolf Ernst"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488946", "OA papers": [{"PaperId": "https://openalex.org/W1995552962", "PaperTitle": "Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Philip Axer", "Rolf Ernst"]}]}, {"DBLP title": "HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.", "DBLP authors": ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488948", "OA papers": [{"PaperId": "https://openalex.org/W2015230415", "PaperTitle": "HaDeS", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Indian Institute of Technology Bombay": 1.0, "University of Waterloo": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "Hierarchical power management for asymmetric multi-core in dark silicon era.", "DBLP authors": ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488949", "OA papers": [{"PaperId": "https://openalex.org/W1967950499", "PaperTitle": "Hierarchical power management for asymmetric multi-core in dark silicon era", "Year": 2013, "CitationCount": 160, "EstimatedCitation": 160, "Affiliations": {"National University of Singapore": 4.0, "Cambridge Silicon Radio, Cambridge, UK": 1.0}, "Authors": ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"]}]}, {"DBLP title": "Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488950", "OA papers": [{"PaperId": "https://openalex.org/W2082195632", "PaperTitle": "Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"]}]}, {"DBLP title": "Techniques for energy-efficient power budgeting in data centers.", "DBLP authors": ["Xin Zhan", "Sherief Reda"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488951", "OA papers": [{"PaperId": "https://openalex.org/W2067549201", "PaperTitle": "Techniques for energy-efficient power budgeting in data centers", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Xin Zhan", "Sherief Reda"]}]}, {"DBLP title": "Temperature aware thread block scheduling in GPGPUs.", "DBLP authors": ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488952", "OA papers": [{"PaperId": "https://openalex.org/W2092837543", "PaperTitle": "Temperature aware thread block scheduling in GPGPUs", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 2.0, "Intel (United States)": 1.0}, "Authors": ["Rajib Nath", "Raid Ayoub", "Tajana Rosing"]}]}, {"DBLP title": "VAWOM: temperature and process variation aware wearout management in 3D multicore architecture.", "DBLP authors": ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488953", "OA papers": [{"PaperId": "https://openalex.org/W2017450471", "PaperTitle": "VAWOM", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 2.0, "George Mason University": 1.0}, "Authors": ["Hossein Tajik", "Houman Homayoun", "Nikil Dutt"]}]}, {"DBLP title": "On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery.", "DBLP authors": ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488955", "OA papers": [{"PaperId": "https://openalex.org/W2090763698", "PaperTitle": "On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs.", "DBLP authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488956", "OA papers": [{"PaperId": "https://openalex.org/W2059612698", "PaperTitle": "Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Georgia Institute of Technology": 3.0, "Broadcom (United States)": 1.0}, "Authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"]}]}, {"DBLP title": "An accurate semi-analytical framework for full-chip TSV-induced stress modeling.", "DBLP authors": ["Yang Li", "David Z. Pan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488957", "OA papers": [{"PaperId": "https://openalex.org/W2050838997", "PaperTitle": "An accurate semi-analytical framework for full-chip TSV-induced stress modeling", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Yan Li", "David Z. Pan"]}]}, {"DBLP title": "Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization.", "DBLP authors": ["Vimitha A. Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488958", "OA papers": [{"PaperId": "https://openalex.org/W2046484952", "PaperTitle": "Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (United States)": 4.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Vimitha A. Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"]}]}, {"DBLP title": "InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488959", "OA papers": [{"PaperId": "https://openalex.org/W1997183750", "PaperTitle": "InTimeFix", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "Improving PUF security with regression-based distiller.", "DBLP authors": ["Chi-En Daniel Yin", "Gang Qu"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488960", "OA papers": [{"PaperId": "https://openalex.org/W2095522920", "PaperTitle": "Improving PUF security with regression-based distiller", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chi-En Yin", "Gang Qu"]}]}, {"DBLP title": "On the convergence of mainstream and mission-critical markets.", "DBLP authors": ["Sylvain Girbal", "Miquel Moret\u00f3", "Arnaud Grasset", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Sami Yehia"], "year": 2013, "doi": "https://doi.org/10.1145/2463209.2488962", "OA papers": [{"PaperId": "https://openalex.org/W1984979241", "PaperTitle": "On the convergence of mainstream and mission-critical markets", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Thales (France)": 2.0, "Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Spanish National Research Council": 0.5, "Intel (United States)": 1.0}, "Authors": ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"]}]}]