
*** Running vivado
    with args -log cliffgame.vds -m64 -mode batch -messageDb vivado.pb -notrace -source cliffgame.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cliffgame.tcl -notrace
Command: synth_design -top cliffgame -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 272.605 ; gain = 65.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cliffgame' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/imports/Downloads/cliffgame.v:23]
INFO: [Synth 8-638] synthesizing module 'my_slow_blinky2' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky2.v:24]
INFO: [Synth 8-256] done synthesizing module 'my_slow_blinky2' (1#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky2.v:24]
INFO: [Synth 8-638] synthesizing module 'my_slow_blinky_slower' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky_slower.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_slow_blinky_slower' (2#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky_slower.v:23]
INFO: [Synth 8-638] synthesizing module 'my_slow_blinky1' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky1.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_slow_blinky1' (3#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_slow_blinky1.v:23]
INFO: [Synth 8-638] synthesizing module 'my_dff' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/d_flip_flop.v:23]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (4#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/d_flip_flop.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (5#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'cliffgame' (6#1) [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/sources_1/imports/Downloads/cliffgame.v:23]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[12]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[11]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[10]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[9]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[8]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[7]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[6]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[5]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[4]
WARNING: [Synth 8-3331] design cliffgame has unconnected port Boundary[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 309.977 ; gain = 103.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 309.977 ; gain = 103.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/constrs_1/imports/Assign_4_final/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/constrs_1/imports/Assign_4_final/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator.UER-PC/Documents/Vivado/Github/Assign_4_final/Assign_4_final.srcs/constrs_1/imports/Assign_4_final/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cliffgame_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cliffgame_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 604.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "LEFT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 37    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 118   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cliffgame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 37    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 118   
Module my_slow_blinky2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_slow_blinky_slower 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_slow_blinky1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module d_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:54 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "LEFT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LEFT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LEDARRAY0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 604.434 ; gain = 397.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 604.434 ; gain = 397.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 604.434 ; gain = 397.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |    73|
|4     |LUT2   |    21|
|5     |LUT3   |     7|
|6     |LUT4   |    21|
|7     |LUT5   |    44|
|8     |LUT6   |   168|
|9     |FDRE   |   121|
|10    |IBUF   |    12|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   504|
|2     |  c1     |my_slow_blinky2       |    66|
|3     |  c2     |my_slow_blinky_slower |    60|
|4     |  c3     |my_slow_blinky1       |    59|
|5     |  da1    |my_dff                |     3|
|6     |    fa1  |d_flip_flop_26        |     2|
|7     |    fa2  |d_flip_flop_27        |     1|
|8     |  da10   |my_dff_0              |    11|
|9     |    fa1  |d_flip_flop_24        |     1|
|10    |    fa2  |d_flip_flop_25        |    10|
|11    |  da2    |my_dff_1              |     3|
|12    |    fa1  |d_flip_flop_22        |     1|
|13    |    fa2  |d_flip_flop_23        |     2|
|14    |  da3    |my_dff_2              |     4|
|15    |    fa1  |d_flip_flop_20        |     2|
|16    |    fa2  |d_flip_flop_21        |     2|
|17    |  da4    |my_dff_3              |     2|
|18    |    fa1  |d_flip_flop_18        |     1|
|19    |    fa2  |d_flip_flop_19        |     1|
|20    |  da5    |my_dff_4              |   201|
|21    |    fa1  |d_flip_flop_16        |     2|
|22    |    fa2  |d_flip_flop_17        |   199|
|23    |  da6    |my_dff_5              |    29|
|24    |    fa1  |d_flip_flop_14        |    28|
|25    |    fa2  |d_flip_flop_15        |     1|
|26    |  da7    |my_dff_6              |     3|
|27    |    fa1  |d_flip_flop_12        |     2|
|28    |    fa2  |d_flip_flop_13        |     1|
|29    |  da8    |my_dff_7              |     4|
|30    |    fa1  |d_flip_flop_10        |     1|
|31    |    fa2  |d_flip_flop_11        |     3|
|32    |  da9    |my_dff_8              |     3|
|33    |    fa1  |d_flip_flop           |     2|
|34    |    fa2  |d_flip_flop_9         |     1|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 605.734 ; gain = 104.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 605.734 ; gain = 398.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 605.734 ; gain = 398.941
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 605.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 16:51:37 2017...
