// Seed: 431792625
module module_0 #(
    parameter id_16 = 32'd31
) (
    input wor id_0,
    input wand id_1
    , _id_16,
    input tri id_2,
    input wand id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wire id_8,
    output wor id_9,
    input supply1 id_10,
    output wand id_11,
    input wire id_12,
    output uwire id_13,
    output tri id_14
);
  assign id_8 = id_3;
  wire [-1 'b0 : id_16] id_17;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5
);
  assign id_0 = id_2;
  assign id_1 = 1;
  parameter id_7 = 1;
  always id_1 <= 1;
  wire  id_8;
  logic id_9;
  always begin : LABEL_0
    @(posedge -1)
    #1 begin : LABEL_1
      id_0 <= -1'h0;
    end
  end
  assign id_1 = 1;
  uwire id_10;
  always begin : LABEL_2
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_2,
      id_5,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_4
  );
  assign id_9 = 1;
  wire id_11;
  ;
  wire id_12;
  assign id_10 = -1;
  parameter id_13 = id_7;
  wire id_14;
  assign id_0 = 1;
  assign id_9 = id_8;
endmodule
