{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "36ac328aad08485b",
        "type": "tabs",
        "children": [
          {
            "id": "6b9a8733bb22597d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/CAQA/Cache.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Cache"
            }
          },
          {
            "id": "c3b4b76b34bc2e9d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/uarch/LSQ/Practical data value speculation for future high-end processors.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Practical data value speculation for future high-end processors"
            }
          },
          {
            "id": "68b8dcb7d2feb9d6",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/TSO (Total Store Order).md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "TSO (Total Store Order)"
            }
          },
          {
            "id": "f1ef44ba4ffa968c",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Relaxed Memory Consistency"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Computer Architecture/CAQA/Cache.md"
              },
              "icon": "lucide-list",
              "title": "Outline of Cache"
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 230.50271224975586
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Computer Architecture/CAQA/Cache.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Cache"
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Computer Architecture/CAQA/Cache.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Cache"
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {},
              "icon": "lucide-file",
              "title": "Plugin no longer active"
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-archive",
              "title": "All properties"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "6b9a8733bb22597d",
  "lastOpenFiles": [
    "Computer Architecture/CAQA/CAQA.md",
    "Computer Architecture/real designs/P800_core_lsu_MAS_0_7.md",
    "Computer Architecture/Summaries/LSU Summary.md",
    "Computer Architecture/Summaries/Cache Summary.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/TSO (Total Store Order).md",
    "PaperReading/uarch/LSQ/Practical data value speculation for future high-end processors.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
    "resources/img/Pasted image 20240930142915.png",
    "resources/img/Pasted image 20240930142649.png",
    "Computer Architecture/超标量流水线设计.md",
    "Computer Architecture/real designs/Alpha 21264.md",
    "Computer Architecture/Summaries",
    "Computer Architecture/real designs",
    "resources/img/Pasted image 20240930132325.png",
    "resources/img/下载.png",
    "Tools/sparta/Sparta.md",
    "Computer Architecture/CAQA/DLP.md",
    "PaperReading/people/Nigam/Correct and Compositional Hardware Generators.md",
    "PaperReading/people/Nigam/Modular Hardware Design with Timeline Types.md",
    "resources/img/Pasted image 20240928162651.png",
    "PaperReading/people/Nigam/Predictable Accelerator Design with Time-Sensitive Affine Types.md",
    "resources/img/Pasted image 20240928003248.png",
    "resources/img/Pasted image 20240928003025.png",
    "resources/img/Pasted image 20240928002929.png",
    "PaperReading/uarch/PRF/Energy Efficient Register File Design.md",
    "PaperReading/people/Nigam",
    "PaperReading/people/Jian Huang/HOOP：Efficient Hardware-Assisted Out-of-Place Update for Non-Volatile Memory.md",
    "PaperReading/people/Jian Huang/IceClave： A Trusted Execution Environment for In-Storage Computing.md",
    "PaperReading/people/Jian Huang/LeaFTL：A Learning-based Flash Translation Layer for Solid-State Drives.md",
    "PaperReading/people/Jian Huang/Scaling Deep Learning Computation over the Inter-Core Connected Intelligence Processor.md",
    "PaperReading/people/Jian Huang/Hardware-Assisted Virtualization of Neural Processing Units for Cloud Platforms.md",
    "PaperReading/people/Jian Huang/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md",
    "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
    "resources/img/Pasted image 20240920010443.png",
    "PaperReading/uarch/LSQ/LSQ Brief.md",
    "PaperReading/uarch/LSQ/Fire-and-Forget --- Load Store Scheduling with No Store Queue at All.md",
    "PaperReading/uarch/LSQ/Correlated Load-Address Predictors.md",
    "Computer Architecture/CAQA/Cache.md",
    "resources/img/Pasted image 20240918000112.png",
    "PaperReading/people/Jian Huang",
    "PaperReading/people",
    "PaperReading/storage",
    "EE/HLS",
    "PaperReading/HLS",
    "PaperReading/overview",
    "PaperReading/sram",
    "Untitled.canvas",
    "People/Untitled.canvas"
  ]
}