// Decode Dioptase instruction words into canonical assembler syntax.

use crate::isa::*;

// Sign-extend the low `bits` bits of `value`.
fn sign_extend(value: u32, bits: u8) -> i32 {
  let shift = 32 - bits;
  ((value << shift) as i32) >> shift
}

// Format a general-purpose register number as its assembly name.
fn reg_name(reg: u32) -> String {
  format!("r{}", reg)
}

// Format a control-register number as its assembly name.
fn creg_name(reg: u32) -> String {
  format!("cr{}", reg)
}

// Format an immediate as the assembler's eight-digit hexadecimal form.
fn fmt_imm_hex(value: u32) -> String {
  format!("0x{:08X}", value)
}

// Format a decoded immediate as a signed decimal value.
fn fmt_imm_signed(value: i32) -> String {
  format!("{}", value)
}

// Map the encoded ALU operation index to its mnemonic (docs/ISA.md ALU ops).
// Immediate forms only exist for ops up to `OP_SUBB`.
fn alu_op_name(op: u32, imm_form: bool) -> Option<&'static str> {
  const OPS: [&str; OP_TNCD as usize + 1] = [
    "and", "nand", "or", "nor", "xor", "xnor", "not", "lsl", "lsr", "asr", "rotl", "rotr",
    "lslc", "lsrc", "add", "addc", "sub", "subb", "sxtb", "sxtd", "tncb", "tncd",
  ];
  if imm_form && op > OP_SUBB {
    return None;
  }
  OPS.get(op as usize).copied()
}

// Single-source ALU ops print as `op rA, rC`.
fn is_unary_alu_op(op: u32) -> bool {
  op == OP_NOT || (OP_SXTB..=OP_TNCD).contains(&op)
}

// Map the encoded relative-branch condition to its mnemonic.
fn branch_name(op: u32) -> Option<&'static str> {
  const OPS: [&str; 19] = [
    "br", "bz", "bnz", "bs", "bns", "bc", "bnc", "bo", "bno", "bps", "bnps", "bg", "bge", "bl",
    "ble", "ba", "bae", "bb", "bbe",
  ];
  OPS.get(op as usize).copied()
}

// Map the encoded absolute-branch condition to its mnemonic.
fn branch_abs_name(op: u32) -> Option<&'static str> {
  const OPS: [&str; 19] = [
    "bra", "bza", "bnza", "bsa", "bnsa", "bca", "bnca", "boa", "bnoa", "bpa", "bnpa", "bga",
    "bgea", "bla", "blea", "baa", "baea", "bba", "bbea",
  ];
  OPS.get(op as usize).copied()
}

// Format the ALU immediate: byte-lane hex for bitwise ops, a 5-bit amount
// for shifts, and signed decimal for arithmetic.
fn decode_alu_imm(op: u32, imm: u32) -> String {
  if op <= OP_NOT {
    let shift = 8 * ((imm >> 8) & 3);
    return fmt_imm_hex((imm & 0xFF) << shift);
  }
  if op <= OP_LSRC {
    return format!("{}", imm & 0x1F);
  }
  fmt_imm_signed(sign_extend(imm & 0xFFF, 12))
}

// Disassemble an ALU instruction whose operands are registers.
fn disassemble_alu_reg(instr: u32) -> String {
  let r_a = (instr >> 22) & 0x1F;
  let r_b = (instr >> 17) & 0x1F;
  let r_c = instr & 0x1F;
  let op = (instr >> 5) & 0x1F;

  let Some(name) = alu_op_name(op, false) else {
    return format!("data {}", fmt_imm_hex(instr));
  };

  if is_unary_alu_op(op) {
    return format!("{} {}, {}", name, reg_name(r_a), reg_name(r_c));
  }

  if op == OP_SUB && r_a == 0 {
    return format!("cmp {}, {}", reg_name(r_b), reg_name(r_c));
  }

  format!(
    "{} {}, {}, {}",
    name,
    reg_name(r_a),
    reg_name(r_b),
    reg_name(r_c)
  )
}

// Disassemble an ALU instruction with an immediate operand.
fn disassemble_alu_imm(instr: u32) -> String {
  let r_a = (instr >> 22) & 0x1F;
  let r_b = (instr >> 17) & 0x1F;
  let op = (instr >> 12) & 0x1F;
  let imm = instr & 0xFFF;

  let Some(name) = alu_op_name(op, true) else {
    return format!("data {}", fmt_imm_hex(instr));
  };

  let imm_str = decode_alu_imm(op, imm);

  if op == OP_NOT {
    return format!("{} {}, {}", name, reg_name(r_a), imm_str);
  }

  if op == OP_SUB && r_a == 0 {
    return format!("cmp {}, {}", reg_name(r_b), imm_str);
  }

  format!("{} {}, {}, {}", name, reg_name(r_a), reg_name(r_b), imm_str)
}

// Disassemble a load-upper-immediate instruction.
fn disassemble_lui(instr: u32) -> String {
  let r_a = (instr >> 22) & 0x1F;
  let imm = (instr & 0x3FFFFF) << 10;
  format!("lui {}, {}", reg_name(r_a), fmt_imm_hex(imm))
}

// Disassemble a load or store instruction and select its addressing form.
fn disassemble_mem(opcode: u32, instr: u32) -> String {
  let group = opcode - OPC_MEM_WORD_ABS;
  let width_type = group / 3;
  let addr_type = group % 3;

  let (store_base, load_base) = match width_type {
    0 => ("sw", "lw"),
    1 => ("sd", "ld"),
    _ => ("sb", "lb"),
  };

  let r_a = (instr >> 22) & 0x1F;
  let is_load = if addr_type == 2 {
    ((instr >> 21) & 1) != 0
  } else {
    ((instr >> 16) & 1) != 0
  };

  let mut mnemonic = if is_load { load_base } else { store_base }.to_string();
  if addr_type == 0 {
    mnemonic.push('a');
  }

  match addr_type {
    0 => {
      let r_b = (instr >> 17) & 0x1F;
      let y = (instr >> 14) & 3;
      let z = (instr >> 12) & 3;
      let imm = sign_extend(instr & 0xFFF, 12) << z;
      let imm_str = fmt_imm_signed(imm);

      if y == 1 {
        format!(
          "{} {}, [{}, {}]!",
          mnemonic,
          reg_name(r_a),
          reg_name(r_b),
          imm_str
        )
      } else if y == 2 {
        format!(
          "{} {}, [{}], {}",
          mnemonic,
          reg_name(r_a),
          reg_name(r_b),
          imm_str
        )
      } else {
        format!(
          "{} {}, [{}, {}]",
          mnemonic,
          reg_name(r_a),
          reg_name(r_b),
          imm_str
        )
      }
    }
    1 => {
      let r_b = (instr >> 17) & 0x1F;
      let imm = sign_extend(instr & 0xFFFF, 16);
      format!(
        "{} {}, [{}, {}]",
        mnemonic,
        reg_name(r_a),
        reg_name(r_b),
        fmt_imm_signed(imm)
      )
    }
    _ => {
      let imm = sign_extend(instr & 0x1FFFFF, 21);
      format!("{} {}, [{}]", mnemonic, reg_name(r_a), fmt_imm_signed(imm))
    }
  }
}

// Disassemble a PC-relative branch with an encoded displacement.
fn disassemble_branch_imm(instr: u32) -> String {
  let op = (instr >> 22) & 0x1F;
  let imm = sign_extend((instr & 0x3FFFFF) << 2, 22);
  let Some(name) = branch_name(op) else {
    return format!("data {}", fmt_imm_hex(instr));
  };
  format!("{} {}", name, fmt_imm_signed(imm))
}

// Disassemble a branch whose target is formed from two registers.
fn disassemble_branch_abs(instr: u32) -> String {
  let op = (instr >> 22) & 0x1F;
  let r_a = (instr >> 5) & 0x1F;
  let r_b = instr & 0x1F;
  let Some(name) = branch_abs_name(op) else {
    return format!("data {}", fmt_imm_hex(instr));
  };
  format!("{} {}, {}", name, reg_name(r_a), reg_name(r_b))
}

// Disassemble a register-relative branch with its base and offset registers.
fn disassemble_branch_rel(instr: u32) -> String {
  let op = (instr >> 22) & 0x1F;
  let r_a = (instr >> 5) & 0x1F;
  let r_b = instr & 0x1F;
  let Some(name) = branch_name(op) else {
    return format!("data {}", fmt_imm_hex(instr));
  };
  format!("{} {}, {}", name, reg_name(r_a), reg_name(r_b))
}

// Disassemble a trap, preserving nonzero trap payloads as data.
fn disassemble_trap(instr: u32) -> String {
  if (instr & 0x07FF_FFFF) == 0 {
    "trap".to_string()
  } else {
    format!("data {}", fmt_imm_hex(instr))
  }
}

// Disassemble an atomic arithmetic or swap instruction.
fn disassemble_atomic(opcode: u32, instr: u32) -> String {
  let is_fadd = opcode <= OPC_FETCH_ADD_IMM;
  let is_absolute = opcode == OPC_FETCH_ADD_ABS || opcode == OPC_SWAP_ABS;
  let is_imm = opcode == OPC_FETCH_ADD_IMM || opcode == OPC_SWAP_IMM;

  let mnemonic = if is_fadd {
    if is_absolute { "fada" } else { "fad" }
  } else if is_absolute {
    "swpa"
  } else {
    "swp"
  };

  let r_a = (instr >> 22) & 0x1F;
  let r_c = (instr >> 17) & 0x1F;

  if is_imm {
    let imm = sign_extend(instr & 0x1FFFF, 17);
    return format!(
      "{} {}, {}, [{}]",
      mnemonic,
      reg_name(r_a),
      reg_name(r_c),
      fmt_imm_signed(imm)
    );
  }

  let r_b = (instr >> 12) & 0x1F;
  let imm = sign_extend(instr & 0xFFF, 12);
  format!(
    "{} {}, {}, [{}, {}]",
    mnemonic,
    reg_name(r_a),
    reg_name(r_c),
    reg_name(r_b),
    fmt_imm_signed(imm)
  )
}

// Disassemble an add-PC instruction and its signed displacement.
fn disassemble_adpc(instr: u32) -> String {
  let r_a = (instr >> 22) & 0x1F;
  let imm = sign_extend(instr & 0x3FFFFF, 22);
  format!("adpc {}, {}", reg_name(r_a), fmt_imm_signed(imm))
}

// Disassemble privileged kernel instructions, including their sub-opcodes.
fn disassemble_kernel(instr: u32) -> String {
  let major = (instr >> 12) & 0x1F;
  match major {
    0 => {
      let op = (instr >> 10) & 3;
      let r_a = (instr >> 22) & 0x1F;
      let r_b = (instr >> 17) & 0x1F;
      match op {
        0 => format!("tlbr {}, {}", reg_name(r_a), reg_name(r_b)),
        1 => format!("tlbw {}, {}", reg_name(r_a), reg_name(r_b)),
        2 => format!("tlbi {}", reg_name(r_b)),
        _ => "tlbc".to_string(),
      }
    }
    1 => {
      let op = (instr >> 10) & 3;
      let r_a = (instr >> 22) & 0x1F;
      let r_b = (instr >> 17) & 0x1F;
      match op {
        0 => format!("crmv {}, {}", creg_name(r_a), reg_name(r_b)),
        1 => format!("crmv {}, {}", reg_name(r_a), creg_name(r_b)),
        2 => format!("crmv {}, {}", creg_name(r_a), creg_name(r_b)),
        _ => format!("crmv {}, {}", reg_name(r_a), reg_name(r_b)),
      }
    }
    2 => {
      let op = (instr >> 10) & 3;
      match op {
        0 => "mode run".to_string(),
        1 => "mode sleep".to_string(),
        _ => "mode halt".to_string(),
      }
    }
    3 => {
      if ((instr >> 11) & 1) != 0 {
        format!("data {}", fmt_imm_hex(instr))
      } else {
        "rfe".to_string()
      }
    }
    4 => {
      let all = ((instr >> 11) & 1) != 0;
      if all {
        "ipi all".to_string()
      } else {
        format!("ipi {}", instr & 0x3)
      }
    }
    5 => {
      let all = ((instr >> 11) & 1) != 0;
      if all {
        "eoi all".to_string()
      } else {
        format!("eoi {}", instr & 0xF)
      }
    }
    _ => format!("kernel {}", fmt_imm_hex(instr)),
  }
}

// Decode the top-level opcode and format the corresponding instruction.
pub fn disassemble(instr: u32) -> String {
  let opcode = instr >> 27;
  match opcode {
    OPC_ALU => disassemble_alu_reg(instr),
    OPC_ALU_IMM => disassemble_alu_imm(instr),
    OPC_LUI => disassemble_lui(instr),
    OPC_MEM_WORD_ABS..=OPC_MEM_BYTE_IMM => disassemble_mem(opcode, instr),
    OPC_BRANCH_IMM => disassemble_branch_imm(instr),
    OPC_BRANCH_ABS_REG => disassemble_branch_abs(instr),
    OPC_BRANCH_REL_REG => disassemble_branch_rel(instr),
    OPC_TRAP => disassemble_trap(instr),
    OPC_ADPC => disassemble_adpc(instr),
    OPC_FETCH_ADD_ABS..=OPC_SWAP_IMM => disassemble_atomic(opcode, instr),
    OPC_PRIVILEGED => disassemble_kernel(instr),
    _ => format!("data {}", fmt_imm_hex(instr)),
  }
}

#[cfg(test)]
mod tests {
  use super::disassemble;
  use crate::isa::{OPC_PRIVILEGED, OP_SXTB, OP_TNCD};

  // Decode an indexed EOI without confusing it with the all-sources form.
  #[test]
  fn disassembles_eoi_specific() {
    let instr = (OPC_PRIVILEGED << 27) | (5u32 << 12) | 6u32;
    assert_eq!(disassemble(instr), "eoi 6");
  }

  // Decode the EOI-all control bit as the dedicated mnemonic form.
  #[test]
  fn disassembles_eoi_all() {
    let instr = (OPC_PRIVILEGED << 27) | (5u32 << 12) | (1u32 << 11);
    assert_eq!(disassemble(instr), "eoi all");
  }

  // Name the sign-extend/truncate ops (op 18 used to print as `mul`).
  #[test]
  fn disassembles_extend_and_truncate_ops() {
    assert_eq!(disassemble((2 << 22) | 3 | (OP_SXTB << 5)), "sxtb r2, r3");
    assert_eq!(disassemble((2 << 22) | 3 | (OP_TNCD << 5)), "tncd r2, r3");
    assert_eq!(disassemble(0x08812000), "data 0x08812000");
  }

  // Keep the reserved alternate RFE encoding visible as raw data.
  #[test]
  fn disassembles_reserved_alt_rfe_encoding_as_data() {
    let instr = (OPC_PRIVILEGED << 27) | (3u32 << 12) | (1u32 << 11);
    assert_eq!(disassemble(instr), "data 0xF8003800");
  }
}
