<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddrMem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AddrMem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AddrMem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AddrMem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddrMem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddrMem_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AddrMem_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AddrMem_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMem.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MemToWr.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MemToWr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MemToWr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MemToWr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MemToWr.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MemToWr.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemToWr.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemToWr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MemToWr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MemToWr.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemToWr_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MemToWr_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MemToWr_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemToWr_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemToWr_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemToWr_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemToWr_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448371675" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448371675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448374433" xil_pn:in_ck="7635245940613093446" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448374433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddrMem.vhd"/>
      <outfile xil_pn:name="AddrMem_tb.vhd"/>
      <outfile xil_pn:name="DataMem.vhd"/>
      <outfile xil_pn:name="ExToMem.vhd"/>
      <outfile xil_pn:name="FwdUnit.vhd"/>
      <outfile xil_pn:name="IdToEx.vhd"/>
      <outfile xil_pn:name="IfToId.vhd"/>
      <outfile xil_pn:name="ImmTrans.vhd"/>
      <outfile xil_pn:name="LoadUse.vhd"/>
      <outfile xil_pn:name="MainCtrl.vhd"/>
      <outfile xil_pn:name="MemToWr.vhd"/>
      <outfile xil_pn:name="PCSel.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="RegTrans.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448373912" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5176094205272180667" xil_pn:start_ts="1448373912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448373912" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8073350797130331527" xil_pn:start_ts="1448373912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448371675" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5492346064985213988" xil_pn:start_ts="1448371675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448374433" xil_pn:in_ck="7635245940613093446" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448374433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddrMem.vhd"/>
      <outfile xil_pn:name="AddrMem_tb.vhd"/>
      <outfile xil_pn:name="DataMem.vhd"/>
      <outfile xil_pn:name="ExToMem.vhd"/>
      <outfile xil_pn:name="FwdUnit.vhd"/>
      <outfile xil_pn:name="IdToEx.vhd"/>
      <outfile xil_pn:name="IfToId.vhd"/>
      <outfile xil_pn:name="ImmTrans.vhd"/>
      <outfile xil_pn:name="LoadUse.vhd"/>
      <outfile xil_pn:name="MainCtrl.vhd"/>
      <outfile xil_pn:name="MemToWr.vhd"/>
      <outfile xil_pn:name="PCSel.vhd"/>
      <outfile xil_pn:name="RegFile.vhd"/>
      <outfile xil_pn:name="RegTrans.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448374436" xil_pn:in_ck="7635245940613093446" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6853188073298038348" xil_pn:start_ts="1448374433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddrMem_tb_beh.prj"/>
      <outfile xil_pn:name="AddrMem_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448374437" xil_pn:in_ck="4770319754748573383" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8624029348363902201" xil_pn:start_ts="1448374436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddrMem_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="69518978258784656" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5492346064985213988" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7121193722212400910" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448365985" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4457764723207671122" xil_pn:start_ts="1448365985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448371595" xil_pn:in_ck="1178621171642573511" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3113488638541842303" xil_pn:start_ts="1448371585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MemToWr.lso"/>
      <outfile xil_pn:name="MemToWr.ngc"/>
      <outfile xil_pn:name="MemToWr.ngr"/>
      <outfile xil_pn:name="MemToWr.prj"/>
      <outfile xil_pn:name="MemToWr.stx"/>
      <outfile xil_pn:name="MemToWr.syr"/>
      <outfile xil_pn:name="MemToWr.xst"/>
      <outfile xil_pn:name="MemToWr_vhdl.prj"/>
      <outfile xil_pn:name="MemToWr_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1448366004" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-956860591582053501" xil_pn:start_ts="1448366004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448366015" xil_pn:in_ck="122776167173253297" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7407643032729030287" xil_pn:start_ts="1448366004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemToWr.bld"/>
      <outfile xil_pn:name="MemToWr.ngd"/>
      <outfile xil_pn:name="MemToWr_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1448366022" xil_pn:in_ck="122776167173253298" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1448366015">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MemToWr_map.map"/>
      <outfile xil_pn:name="MemToWr_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
