-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_out_proc24 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    img_0_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_0_V_full_n : IN STD_LOGIC;
    img_0_data_stream_0_V_write : OUT STD_LOGIC;
    img_0_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_1_V_full_n : IN STD_LOGIC;
    img_0_data_stream_1_V_write : OUT STD_LOGIC;
    img_0_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_2_V_full_n : IN STD_LOGIC;
    img_0_data_stream_2_V_write : OUT STD_LOGIC;
    im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of Loop_out_proc24 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv30_20000000 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_1555 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001010101010101";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal img_0_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln26_reg_5927 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal img_0_data_stream_1_V_blk_n : STD_LOGIC;
    signal img_0_data_stream_2_V_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_235 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_s_reg_246 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_reg_257 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal r_V_fu_299_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_reg_5831 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_2_fu_305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_5838 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_reg_5844 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_reg_5849 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_5854 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_reg_5859 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln728_fu_359_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_reg_5865 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_3_fu_375_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_reg_5870 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_11_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_reg_5880 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_5886 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_5891 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_reg_5896 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_410_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_8_reg_5902 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_fu_5682_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_2_reg_5907 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal r_V_2_reg_5907_pp0_iter1_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln703_fu_446_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln703_reg_5912 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_12_reg_5917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_5917_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_5922 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_5922_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_5927_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_fu_469_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln28_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_5936 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_5936_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_fu_481_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter23_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln746_reg_5946_pp0_iter24_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln746_1_fu_495_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln746_1_reg_5951 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_reg_5956 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_reg_5966 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_reg_5966_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_reg_5966_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_reg_5966_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_16_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_16_reg_5971 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_16_reg_5971_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_16_reg_5971_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_16_reg_5971_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_585_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_1_fu_591_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_1_reg_5981 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln708_s_reg_5986 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_9_reg_5991 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1118_12_fu_5691_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_12_reg_5996 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln703_1_fu_632_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln703_1_reg_6002 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_17_reg_6007 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_7_fu_653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_7_reg_6012 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln746_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln746_reg_6018 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_14_reg_6023 : STD_LOGIC_VECTOR (15 downto 0);
    signal carry_6_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_6_reg_6028 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_6034 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_reg_6039 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_reg_6046 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_844_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_reg_6051 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_2_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_2_reg_6057 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_6064 : STD_LOGIC_VECTOR (0 downto 0);
    signal imag_top_V_fu_951_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_top_V_reg_6070 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_fu_1136_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_reg_6075 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_fu_1196_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_reg_6080 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_fu_1333_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_reg_6085 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_fu_5699_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_4_reg_6090 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_14_reg_6097 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_fu_1354_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_2_reg_6104 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_106_i_reg_6109 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_107_i_reg_6114 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_1_fu_5709_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_1_reg_6120 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln414_1_fu_1381_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_1_reg_6125 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_19_fu_1414_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_reg_6130 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_4_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_4_reg_6136 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_reg_6141 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_reg_6146 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_6151 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_reg_6156 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1601_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_9_reg_6161 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_4_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_6167 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_6172 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_6177 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_6182 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_reg_6187 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_reg_6192 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_reg_6198 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_6203 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_17_reg_6209 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_fu_1783_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_reg_6216 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_18_reg_6222 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_24_fu_1844_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_6229_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_fu_1894_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter19_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_reg_6237_pp0_iter20_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_34_fu_1972_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_34_reg_6245 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_35_fu_2046_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_35_reg_6250 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_fu_2062_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_reg_6255 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_fu_5716_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_reg_6260 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_59_reg_6267 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_3_fu_2078_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_3_reg_6274 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_reg_6279 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_reg_6284 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_1_fu_5726_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_1_reg_6290 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_64_reg_6297 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_fu_2109_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_4_reg_6304 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_reg_6309 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_reg_6314 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_2_fu_5736_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_2_reg_6320 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_69_reg_6327 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_5_fu_2140_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_5_reg_6334 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_reg_6339 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_reg_6344 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln415_fu_2191_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_reg_6350 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_5_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_5_reg_6356 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_reg_6361 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_reg_6366 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_reg_6371 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_reg_6376 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_1_fu_2363_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_1_reg_6381 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_6_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_6_reg_6387 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_reg_6392 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_reg_6397 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_17_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_17_reg_6402 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_reg_6407 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_2_fu_2535_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_2_reg_6412 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_7_fu_2619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_7_reg_6418 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_reg_6423 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_reg_6428 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_19_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_19_reg_6433 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_reg_6438 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_36_fu_2698_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_36_reg_6443 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_37_fu_2727_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_37_reg_6448 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_38_fu_2756_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_38_reg_6454 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_26_fu_2764_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter12_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter13_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter14_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter15_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter16_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter17_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter18_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter19_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_26_reg_6459_pp0_iter20_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_fu_2767_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter12_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter13_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter14_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter15_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter16_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter17_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_reg_6465_pp0_iter18_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln1497_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_6471_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_fu_2826_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_reg_6478 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln785_16_fu_2867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_16_reg_6484 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_20_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_20_reg_6490 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_1_fu_2937_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_1_reg_6497 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln785_17_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_17_reg_6503 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_21_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_21_reg_6509 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_39_fu_3035_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_39_reg_6516 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_40_fu_3070_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_40_reg_6521 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_4_fu_3086_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_4_reg_6526 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_3_fu_5746_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_3_reg_6531 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_79_reg_6538 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_6_fu_3102_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_6_reg_6545 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_1_reg_6550 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_1_reg_6555 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_4_fu_5756_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4_reg_6561 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_84_reg_6568 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_7_fu_3133_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_7_reg_6575 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_1_reg_6580 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_1_reg_6585 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_5_fu_5766_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_5_reg_6591 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_89_reg_6598 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_8_fu_3164_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_8_reg_6605 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_1_reg_6610 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_1_reg_6615 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln415_3_fu_3215_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_3_reg_6621 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_8_fu_3299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_8_reg_6627 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_18_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_18_reg_6632 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_22_fu_3328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_22_reg_6637 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_23_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_23_reg_6642 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_31_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_31_reg_6647 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_4_fu_3387_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_4_reg_6652 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_9_fu_3471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_9_reg_6658 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_20_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_20_reg_6663 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_24_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_24_reg_6668 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_25_fu_3518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_25_reg_6673 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_34_fu_3523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_34_reg_6678 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_5_fu_3559_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_5_reg_6683 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_10_fu_3643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_10_reg_6689 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_22_fu_3661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_22_reg_6694 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_26_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_26_reg_6699 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_27_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_27_reg_6704 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_37_fu_3695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_37_reg_6709 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_fu_3812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_6714_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1192_2_fu_3824_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1192_2_reg_6720 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_95_reg_6725 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_112_i_2_reg_6731 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1193_5_fu_3873_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_5_reg_6737 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_3_fu_3879_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1192_3_reg_6742 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_44_fu_3973_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_44_reg_6747 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_45_fu_4097_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_45_reg_6753 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_6_fu_5776_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_6_reg_6759 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_99_reg_6766 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_9_fu_4115_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_9_reg_6773 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_2_reg_6778 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_2_reg_6783 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_7_fu_5786_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_7_reg_6789 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_104_reg_6796 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_10_fu_4146_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_10_reg_6803 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_2_reg_6808 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_2_reg_6813 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1192_8_fu_4173_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_8_reg_6819 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln415_6_fu_4209_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_6_reg_6824 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_11_fu_4293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_11_reg_6830 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_26_fu_4311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_26_reg_6835 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_30_fu_4322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_30_reg_6840 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_31_fu_4340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_31_reg_6845 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_44_fu_4345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_44_reg_6850 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_7_fu_4381_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_7_reg_6855 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_12_fu_4465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_12_reg_6861 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_28_fu_4483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_28_reg_6866 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_32_fu_4494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_32_reg_6871 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_33_fu_4512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_33_reg_6876 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_47_fu_4517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_47_reg_6881 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1118_8_fu_5796_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_8_reg_6886 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_109_reg_6893 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_11_fu_4533_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_11_reg_6900 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_2_reg_6905 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_2_reg_6910 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln340_47_fu_4604_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_47_reg_6916 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_8_fu_4642_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_8_reg_6921 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_13_fu_4726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_13_reg_6927 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_30_fu_4744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_30_reg_6932 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_34_fu_4755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_34_reg_6937 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_35_fu_4773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_35_reg_6942 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_50_fu_4778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_50_reg_6947 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_20_fu_4784_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_20_reg_6952 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln1497_2_fu_4808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_reg_6957 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_reg_6957_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_reg_6957_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_reg_6957_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_2_reg_6957_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_6962 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_4_fu_4841_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln703_4_reg_6968 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_116_reg_6974 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_112_i_3_reg_6980 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln340_49_fu_4967_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_49_reg_6986 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_49_reg_6986_pp0_iter21_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1193_8_fu_4991_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_8_reg_6991 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_5_fu_4997_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1192_5_reg_6996 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_50_fu_5117_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_50_reg_7001 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_9_fu_5806_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_9_reg_7006 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_119_reg_7013 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_12_fu_5135_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_12_reg_7020 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_3_reg_7025 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_3_reg_7030 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_10_fu_5816_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_10_reg_7036 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_124_reg_7043 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_13_fu_5166_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_13_reg_7050 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_3_reg_7055 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_3_reg_7060 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln415_9_fu_5217_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_9_reg_7066 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_14_fu_5301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_14_reg_7072 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_34_fu_5319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_34_reg_7077 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_38_fu_5330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_38_reg_7082 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_39_fu_5348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_39_reg_7087 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_57_fu_5353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_57_reg_7092 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_10_fu_5389_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln415_10_reg_7097 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_15_fu_5473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_15_reg_7103 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_36_fu_5491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_36_reg_7108 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_40_fu_5502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_40_reg_7113 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_41_fu_5520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_41_reg_7118 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_60_fu_5525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_60_reg_7123 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_fu_5665_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_131_reg_7128 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_132_fu_5673_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln_fu_275_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln1118_1_fu_287_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_283_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1118_3_fu_295_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_7_fu_331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_351_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln1118_2_fu_363_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1118_4_fu_371_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_10_fu_390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_410_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln746_fu_414_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_8_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1_fu_418_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_fu_434_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln26_1_fu_489_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln746_2_fu_515_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_s_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_519_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln340_27_fu_549_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln414_fu_567_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_571_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln746_mid1_fu_614_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln340_26_fu_621_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln1193_1_fu_642_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln708_15_mid1_fu_664_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln746_3_fu_674_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_fu_684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_1_fu_647_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln746_5_fu_712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_1_fu_732_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_fu_736_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_2_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_12_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln402_fu_756_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln746_fu_680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_4_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_4_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_5_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln746_6_fu_726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_1_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_fu_826_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_840_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_2_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_1_fu_876_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_7_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_935_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_2_fu_943_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln718_2_fu_959_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_3_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_973_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln414_1_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1015_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_8_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_1008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_2_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_1036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_1049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_3_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_7_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_fu_982_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_10_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1120_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_3_fu_1128_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_11_fu_1144_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln415_fu_1155_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln718_fu_1151_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_fu_1158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_1168_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_1182_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_fu_1164_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_i_fu_1204_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_85_i_fu_1219_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal Range1_all_ones_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_1252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_1308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1319_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_1326_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_4_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_13_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_3_fu_1410_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_fu_1384_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_1420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_1393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_6_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_10_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_1448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_3_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_1440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_11_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_1556_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_fu_1556_p2 : signal is "no";
    signal p_Result_5_fu_1560_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_1_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_11_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_2_fu_1597_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_fu_1568_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_1607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1578_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_3_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1635_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_1651_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_41_fu_1673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1746_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_4_fu_1752_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_20_fu_1758_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1766_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_2_fu_1770_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_22_fu_1783_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_1_fu_1796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_1831_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_1_fu_1838_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln786_5_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1880_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_5_fu_1887_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_1914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_12_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln700_fu_1852_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln388_6_fu_1960_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln340_16_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_1952_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln388_fu_1968_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_1988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln700_1_fu_1902_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln388_7_fu_2034_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln340_17_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_2026_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln388_1_fu_2042_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_1_fu_2058_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_fu_2054_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln414_5_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_4_fu_2187_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln4_fu_2161_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_61_fu_2197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_7_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_4_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_fu_2240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_2217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_fu_2267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_12_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_6_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_1_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_5_fu_2359_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_1_fu_2333_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_66_fu_2369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_2342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_8_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_1_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_2402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_1_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_2420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_5_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_1_fu_2412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_2389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_1_fu_2439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_13_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_1_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_2_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_6_fu_2531_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_fu_2505_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_71_fu_2541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_2514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_9_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_2_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_5_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_2_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_2592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_6_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_2_fu_2584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_2561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_2_fu_2611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_14_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_2_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_2686_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_8_fu_2692_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_22_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_2715_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_9_fu_2721_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_25_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_2744_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_2750_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_2_fu_2770_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_3_fu_2773_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_1_fu_2776_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_74_fu_2782_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1193_fu_2798_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_4_fu_2808_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_2_fu_2812_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_fu_2804_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_112_i_1_fu_2839_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_fu_2831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_fu_2849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_2818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_2861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_2879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_2873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_5_fu_2897_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_1_fu_2900_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_6_fu_2906_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_7_fu_2910_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_2_fu_2913_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_3_fu_2923_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_1_fu_2919_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_fu_2950_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_2942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_fu_2960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_2929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_10_fu_2966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_12_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_3022_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_11_fu_3029_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln340_7_fu_3047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_29_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_30_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_13_fu_3057_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_12_fu_3064_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_10_fu_3082_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_9_fu_3078_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln414_8_fu_3201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_3_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_7_fu_3211_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_3_fu_3185_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_81_fu_3221_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_3194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_10_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_3_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_3_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_3272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_3249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_7_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_7_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_3_fu_3264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_3241_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_17_fu_3305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_11_fu_3311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_3_fu_3291_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_15_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_13_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_3_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_9_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_4_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_8_fu_3383_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_4_fu_3357_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_86_fu_3393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_3366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_11_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_4_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_9_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_4_fu_3431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_3444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_8_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_8_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_8_fu_3457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_4_fu_3436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_3413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_19_fu_3477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_12_fu_3483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_4_fu_3463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_16_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_14_fu_3512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_4_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_10_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_5_fu_3550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_9_fu_3555_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_5_fu_3529_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_91_fu_3565_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_3538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_12_fu_3573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_5_fu_3579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_11_fu_3598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_5_fu_3603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_3616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_9_fu_3623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_9_fu_3629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_5_fu_3608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_3585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_21_fu_3649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_13_fu_3655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_5_fu_3635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_17_fu_3678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_15_fu_3684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_5_fu_3666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_32_fu_3701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_33_fu_3705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_3710_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_13_fu_3716_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_35_fu_3730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_36_fu_3734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_15_fu_3739_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_14_fu_3745_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_38_fu_3759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_39_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_3768_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_15_fu_3774_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_41_fu_3722_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_42_fu_3751_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_11_fu_3788_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_12_fu_3792_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_5_fu_3796_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_94_fu_3802_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1193_3_fu_3818_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_13_fu_3828_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_6_fu_3832_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln340_43_fu_3780_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_14_fu_3855_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_4_fu_3859_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_15_fu_3865_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_16_fu_3869_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_2_fu_3883_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_96_fu_3887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_14_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_23_fu_3906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_2_fu_3923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_16_fu_3917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_3928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_28_fu_3934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_18_fu_3911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_3945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_40_fu_3939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_41_fu_3951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_17_fu_3957_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_16_fu_3965_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_7_fu_3981_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_3_fu_3993_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_fu_4005_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_98_fu_3997_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_3_fu_4015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_3985_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_15_fu_4021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_24_fu_4027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_3_fu_4045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_17_fu_4039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_4051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_29_fu_4057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_19_fu_4033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_4069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_42_fu_4063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_43_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_4081_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_17_fu_4089_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_19_fu_4170_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_18_fu_4167_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln414_11_fu_4195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_6_fu_4200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_10_fu_4205_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_6_fu_4179_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_101_fu_4215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_4188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_13_fu_4223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_6_fu_4229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_fu_4248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_6_fu_4253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_4266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_fu_4243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_10_fu_4273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_10_fu_4279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_6_fu_4258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_4235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_25_fu_4299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_16_fu_4305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_6_fu_4285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_18_fu_4328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_18_fu_4334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_6_fu_4316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_12_fu_4367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_7_fu_4372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_11_fu_4377_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_7_fu_4351_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_106_fu_4387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_4360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_14_fu_4395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_7_fu_4401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_15_fu_4420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_7_fu_4425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_4438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_14_fu_4415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_11_fu_4445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_11_fu_4451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_7_fu_4430_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_4407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_27_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_17_fu_4477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_7_fu_4457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_19_fu_4500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_19_fu_4506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_7_fu_4488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_45_fu_4554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_46_fu_4558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_19_fu_4563_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_18_fu_4569_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_48_fu_4583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_49_fu_4587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_4592_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_19_fu_4598_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_13_fu_4628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_8_fu_4633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_12_fu_4638_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_8_fu_4612_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_111_fu_4648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_4621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_15_fu_4656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_8_fu_4662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_17_fu_4681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_8_fu_4686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_4699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_16_fu_4676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_12_fu_4706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_12_fu_4712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_8_fu_4691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_4668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_29_fu_4732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_18_fu_4738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_8_fu_4718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_20_fu_4761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_20_fu_4767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_8_fu_4749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_46_fu_4575_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_21_fu_4788_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_9_fu_4792_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_114_fu_4798_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1193_6_fu_4814_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_22_fu_4824_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_10_fu_4828_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_4_fu_4820_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_51_fu_4864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_52_fu_4868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_21_fu_4873_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_20_fu_4879_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln785_4_fu_4893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_19_fu_4898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_31_fu_4903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_4_fu_4919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_21_fu_4914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_4924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_36_fu_4930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_20_fu_4908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_4941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_53_fu_4935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_54_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_4953_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_21_fu_4960_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_48_fu_4885_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_23_fu_4975_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_7_fu_4979_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_24_fu_4984_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_25_fu_4988_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_11_fu_5001_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln703_5_fu_5013_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_13_fu_5025_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_fu_5017_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_5_fu_5035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_fu_5005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_20_fu_5041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_32_fu_5047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_5_fu_5065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_22_fu_5059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_5071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_37_fu_5077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_21_fu_5053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_11_fu_5089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_55_fu_5083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_56_fu_5095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_23_fu_5101_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_22_fu_5109_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_14_fu_5203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_9_fu_5208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_13_fu_5213_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_9_fu_5187_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_121_fu_5223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_5196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_16_fu_5231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_9_fu_5237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_19_fu_5256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_9_fu_5261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_5274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_fu_5251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_13_fu_5281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_13_fu_5287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_9_fu_5266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_5243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_33_fu_5307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_21_fu_5313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_9_fu_5293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_21_fu_5336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_23_fu_5342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_9_fu_5324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_15_fu_5375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_10_fu_5380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_14_fu_5385_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_10_fu_5359_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_126_fu_5395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_5368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_17_fu_5403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln416_10_fu_5409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_21_fu_5428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln768_10_fu_5433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_5446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_20_fu_5423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_14_fu_5453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_14_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln777_10_fu_5438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_5415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_35_fu_5479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_22_fu_5485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln416_10_fu_5465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_22_fu_5508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_24_fu_5514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln785_10_fu_5496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_58_fu_5531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_59_fu_5535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_24_fu_5540_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_23_fu_5546_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_61_fu_5560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_62_fu_5564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_25_fu_5569_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_24_fu_5575_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_52_fu_5581_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_51_fu_5552_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_27_fu_5593_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_28_fu_5589_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_12_fu_5597_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_129_fu_5603_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1497_3_fu_5613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1497_fu_5627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_fu_5632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1497_fu_5637_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1497_1_fu_5645_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1497_1_fu_5656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1497_2_fu_5660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_5619_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1497_fu_5652_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_2_fu_5682_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_2_fu_5682_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_12_fu_5691_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_12_fu_5691_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_fu_5716_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_fu_2068_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_fu_5716_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_1_fu_5726_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_1_fu_2099_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_1_fu_5726_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_2_fu_5736_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1116_2_fu_2130_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_2_fu_5736_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_3_fu_5746_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_3_fu_3092_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_3_fu_5746_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_4_fu_5756_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_4_fu_3123_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_4_fu_5756_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_5_fu_5766_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1116_5_fu_3154_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_5_fu_5766_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_6_fu_5776_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_6_fu_4105_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_6_fu_5776_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_7_fu_5786_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_7_fu_4136_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_7_fu_5786_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_8_fu_5796_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1116_8_fu_4523_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1118_8_fu_5796_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_9_fu_5806_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_9_fu_5125_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_9_fu_5806_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_10_fu_5816_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1116_10_fu_5156_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_10_fu_5816_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln1118_12_fu_5691_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_2_fu_5682_p10 : STD_LOGIC_VECTOR (30 downto 0);

    component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1 : component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_2_fu_5682_p0,
        din1 => r_V_2_fu_5682_p1,
        dout => r_V_2_fu_5682_p2);

    video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1_U2 : component video_mandelbrot_generator_mul_mul_17ns_14ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 14,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln1118_12_fu_5691_p0,
        din1 => mul_ln1118_12_fu_5691_p1,
        dout => mul_ln1118_12_fu_5691_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => imag_btm_V_reg_6075,
        din1 => imag_top_V_reg_6070,
        dout => r_V_4_fu_5699_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => real_top_V_reg_6080,
        din1 => real_btm_V_reg_6085,
        dout => r_V_1_fu_5709_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_fu_5716_p0,
        din1 => mul_ln1118_fu_5716_p1,
        dout => mul_ln1118_fu_5716_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U6 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_1_fu_5726_p0,
        din1 => mul_ln1118_1_fu_5726_p1,
        dout => mul_ln1118_1_fu_5726_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U7 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => mul_ln1118_2_fu_5736_p0,
        din1 => mul_ln1118_2_fu_5736_p1,
        dout => mul_ln1118_2_fu_5736_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U8 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_3_fu_5746_p0,
        din1 => mul_ln1118_3_fu_5746_p1,
        dout => mul_ln1118_3_fu_5746_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U9 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_4_fu_5756_p0,
        din1 => mul_ln1118_4_fu_5756_p1,
        dout => mul_ln1118_4_fu_5756_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U10 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => mul_ln1118_5_fu_5766_p0,
        din1 => mul_ln1118_5_fu_5766_p1,
        dout => mul_ln1118_5_fu_5766_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U11 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_6_fu_5776_p0,
        din1 => mul_ln1118_6_fu_5776_p1,
        dout => mul_ln1118_6_fu_5776_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U12 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_7_fu_5786_p0,
        din1 => mul_ln1118_7_fu_5786_p1,
        dout => mul_ln1118_7_fu_5786_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U13 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => mul_ln1118_8_fu_5796_p0,
        din1 => mul_ln1118_8_fu_5796_p1,
        dout => mul_ln1118_8_fu_5796_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U14 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_9_fu_5806_p0,
        din1 => mul_ln1118_9_fu_5806_p1,
        dout => mul_ln1118_9_fu_5806_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U15 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_10_fu_5816_p0,
        din1 => mul_ln1118_10_fu_5816_p1,
        dout => mul_ln1118_10_fu_5816_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln26_fu_463_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state3)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_463_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_235 <= add_ln26_fu_469_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_235 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    p_Val2_1_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_463_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_1_reg_257 <= col_fu_585_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_257 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_463_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_s_reg_246 <= select_ln26_fu_507_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_246 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range1_all_ones_1_reg_6177 <= Range1_all_ones_1_fu_1661_p2;
                Range1_all_zeros_1_reg_6182 <= Range1_all_zeros_1_fu_1667_p2;
                and_ln781_1_reg_6187 <= and_ln781_1_fu_1701_p2;
                and_ln786_2_reg_6198 <= and_ln786_2_fu_1713_p2;
                carry_4_reg_6167 <= carry_4_fu_1621_p2;
                p_Result_17_reg_6209 <= ret_V_2_fu_1770_p2(18 downto 18);
                p_Result_18_reg_6222 <= p_Val2_22_fu_1783_p2(17 downto 17);
                p_Result_7_reg_6172 <= p_Val2_9_fu_1601_p2(17 downto 17);
                p_Val2_22_reg_6216 <= p_Val2_22_fu_1783_p2;
                p_Val2_9_reg_6161 <= p_Val2_9_fu_1601_p2;
                underflow_1_reg_6203 <= underflow_1_fu_1731_p2;
                xor_ln785_3_reg_6192 <= xor_ln785_3_fu_1707_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Range2_all_ones_5_reg_6039 <= select_ln746_1_fu_647_p3(29 downto 29);
                and_ln786_4_reg_6046 <= and_ln786_4_fu_820_p2;
                carry_6_reg_6028 <= carry_6_fu_780_p2;
                p_Result_10_reg_6034 <= p_Val2_14_fu_760_p2(15 downto 15);
                p_Val2_14_reg_6023 <= p_Val2_14_fu_760_p2;
                select_ln746_7_reg_6012 <= select_ln746_7_fu_653_p3;
                xor_ln746_reg_6018 <= xor_ln746_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1192_4_reg_6526 <= add_ln1192_4_fu_3086_p2;
                select_ln340_39_reg_6516 <= select_ln340_39_fu_3035_p3;
                select_ln340_40_reg_6521 <= select_ln340_40_fu_3070_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1192_8_reg_6819 <= add_ln1192_8_fu_4173_p2;
                mul_ln1118_6_reg_6759 <= mul_ln1118_6_fu_5776_p2;
                mul_ln1118_7_reg_6789 <= mul_ln1118_7_fu_5786_p2;
                p_Result_119_i_2_reg_6778 <= mul_ln1118_6_fu_5776_p2(35 downto 34);
                p_Result_120_i_2_reg_6783 <= mul_ln1118_6_fu_5776_p2(35 downto 33);
                p_Result_124_i_2_reg_6808 <= mul_ln1118_7_fu_5786_p2(35 downto 34);
                p_Result_125_i_2_reg_6813 <= mul_ln1118_7_fu_5786_p2(35 downto 33);
                tmp_104_reg_6796 <= mul_ln1118_7_fu_5786_p2(35 downto 35);
                tmp_99_reg_6766 <= mul_ln1118_6_fu_5776_p2(35 downto 35);
                trunc_ln414_10_reg_6803 <= trunc_ln414_10_fu_4146_p1;
                trunc_ln414_9_reg_6773 <= trunc_ln414_9_fu_4115_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1192_reg_6255 <= add_ln1192_fu_2062_p2;
                p_Val2_24_reg_6229 <= p_Val2_24_fu_1844_p3;
                p_Val2_25_reg_6237 <= p_Val2_25_fu_1894_p3;
                select_ln340_34_reg_6245 <= select_ln340_34_fu_1972_p3;
                select_ln340_35_reg_6250 <= select_ln340_35_fu_2046_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter22_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln415_10_reg_7097 <= add_ln415_10_fu_5389_p2;
                add_ln415_9_reg_7066 <= add_ln415_9_fu_5217_p2;
                and_ln781_14_reg_7072 <= and_ln781_14_fu_5301_p2;
                and_ln781_15_reg_7103 <= and_ln781_15_fu_5473_p2;
                and_ln786_38_reg_7082 <= and_ln786_38_fu_5330_p2;
                and_ln786_39_reg_7087 <= and_ln786_39_fu_5348_p2;
                and_ln786_40_reg_7113 <= and_ln786_40_fu_5502_p2;
                and_ln786_41_reg_7118 <= and_ln786_41_fu_5520_p2;
                or_ln340_57_reg_7092 <= or_ln340_57_fu_5353_p2;
                or_ln340_60_reg_7123 <= or_ln340_60_fu_5525_p2;
                xor_ln785_34_reg_7077 <= xor_ln785_34_fu_5319_p2;
                xor_ln785_36_reg_7108 <= xor_ln785_36_fu_5491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln415_1_reg_6381 <= add_ln415_1_fu_2363_p2;
                add_ln415_2_reg_6412 <= add_ln415_2_fu_2535_p2;
                add_ln415_reg_6350 <= add_ln415_fu_2191_p2;
                and_ln781_5_reg_6356 <= and_ln781_5_fu_2275_p2;
                and_ln781_6_reg_6387 <= and_ln781_6_fu_2447_p2;
                and_ln781_7_reg_6418 <= and_ln781_7_fu_2619_p2;
                and_ln786_14_reg_6366 <= and_ln786_14_fu_2304_p2;
                and_ln786_15_reg_6371 <= and_ln786_15_fu_2322_p2;
                and_ln786_16_reg_6397 <= and_ln786_16_fu_2476_p2;
                and_ln786_17_reg_6402 <= and_ln786_17_fu_2494_p2;
                and_ln786_18_reg_6428 <= and_ln786_18_fu_2648_p2;
                and_ln786_19_reg_6433 <= and_ln786_19_fu_2666_p2;
                or_ln340_18_reg_6376 <= or_ln340_18_fu_2327_p2;
                or_ln340_21_reg_6407 <= or_ln340_21_fu_2499_p2;
                or_ln340_24_reg_6438 <= or_ln340_24_fu_2671_p2;
                xor_ln785_10_reg_6361 <= xor_ln785_10_fu_2293_p2;
                xor_ln785_12_reg_6392 <= xor_ln785_12_fu_2465_p2;
                xor_ln785_14_reg_6423 <= xor_ln785_14_fu_2637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln415_3_reg_6621 <= add_ln415_3_fu_3215_p2;
                add_ln415_4_reg_6652 <= add_ln415_4_fu_3387_p2;
                add_ln415_5_reg_6683 <= add_ln415_5_fu_3559_p2;
                and_ln781_10_reg_6689 <= and_ln781_10_fu_3643_p2;
                and_ln781_8_reg_6627 <= and_ln781_8_fu_3299_p2;
                and_ln781_9_reg_6658 <= and_ln781_9_fu_3471_p2;
                and_ln786_22_reg_6637 <= and_ln786_22_fu_3328_p2;
                and_ln786_23_reg_6642 <= and_ln786_23_fu_3346_p2;
                and_ln786_24_reg_6668 <= and_ln786_24_fu_3500_p2;
                and_ln786_25_reg_6673 <= and_ln786_25_fu_3518_p2;
                and_ln786_26_reg_6699 <= and_ln786_26_fu_3672_p2;
                and_ln786_27_reg_6704 <= and_ln786_27_fu_3690_p2;
                or_ln340_31_reg_6647 <= or_ln340_31_fu_3351_p2;
                or_ln340_34_reg_6678 <= or_ln340_34_fu_3523_p2;
                or_ln340_37_reg_6709 <= or_ln340_37_fu_3695_p2;
                xor_ln785_18_reg_6632 <= xor_ln785_18_fu_3317_p2;
                xor_ln785_20_reg_6663 <= xor_ln785_20_fu_3489_p2;
                xor_ln785_22_reg_6694 <= xor_ln785_22_fu_3661_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln415_6_reg_6824 <= add_ln415_6_fu_4209_p2;
                add_ln415_7_reg_6855 <= add_ln415_7_fu_4381_p2;
                and_ln781_11_reg_6830 <= and_ln781_11_fu_4293_p2;
                and_ln781_12_reg_6861 <= and_ln781_12_fu_4465_p2;
                and_ln786_30_reg_6840 <= and_ln786_30_fu_4322_p2;
                and_ln786_31_reg_6845 <= and_ln786_31_fu_4340_p2;
                and_ln786_32_reg_6871 <= and_ln786_32_fu_4494_p2;
                and_ln786_33_reg_6876 <= and_ln786_33_fu_4512_p2;
                mul_ln1118_8_reg_6886 <= mul_ln1118_8_fu_5796_p2;
                or_ln340_44_reg_6850 <= or_ln340_44_fu_4345_p2;
                or_ln340_47_reg_6881 <= or_ln340_47_fu_4517_p2;
                p_Result_129_i_2_reg_6905 <= mul_ln1118_8_fu_5796_p2(37 downto 34);
                p_Result_130_i_2_reg_6910 <= mul_ln1118_8_fu_5796_p2(37 downto 33);
                tmp_109_reg_6893 <= mul_ln1118_8_fu_5796_p2(37 downto 37);
                trunc_ln414_11_reg_6900 <= trunc_ln414_11_fu_4533_p1;
                xor_ln785_26_reg_6835 <= xor_ln785_26_fu_4311_p2;
                xor_ln785_28_reg_6866 <= xor_ln785_28_fu_4483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln415_8_reg_6921 <= add_ln415_8_fu_4642_p2;
                add_ln703_4_reg_6968 <= add_ln703_4_fu_4841_p2;
                and_ln781_13_reg_6927 <= and_ln781_13_fu_4726_p2;
                and_ln786_34_reg_6937 <= and_ln786_34_fu_4755_p2;
                and_ln786_35_reg_6942 <= and_ln786_35_fu_4773_p2;
                icmp_ln1497_2_reg_6957 <= icmp_ln1497_2_fu_4808_p2;
                or_ln340_50_reg_6947 <= or_ln340_50_fu_4778_p2;
                p_Result_112_i_3_reg_6980 <= add_ln1192_10_fu_4828_p2(19 downto 18);
                select_ln340_47_reg_6916 <= select_ln340_47_fu_4604_p3;
                sext_ln703_20_reg_6952 <= sext_ln703_20_fu_4784_p1;
                tmp_115_reg_6962 <= add_ln1192_10_fu_4828_p2(19 downto 19);
                tmp_116_reg_6974 <= add_ln703_4_fu_4841_p2(17 downto 17);
                xor_ln785_30_reg_6932 <= xor_ln785_30_fu_4744_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_1_reg_6497 <= add_ln703_1_fu_2937_p2;
                add_ln703_reg_6478 <= add_ln703_fu_2826_p2;
                and_ln785_16_reg_6484 <= and_ln785_16_fu_2867_p2;
                and_ln785_17_reg_6503 <= and_ln785_17_fu_2978_p2;
                and_ln786_20_reg_6490 <= and_ln786_20_fu_2891_p2;
                and_ln786_21_reg_6509 <= and_ln786_21_fu_3002_p2;
                icmp_ln1497_reg_6471 <= icmp_ln1497_fu_2792_p2;
                rhs_V_1_reg_6465 <= rhs_V_1_fu_2767_p1;
                sext_ln703_26_reg_6459 <= sext_ln703_26_fu_2764_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln781_4_reg_6136 <= and_ln781_4_fu_1498_p2;
                and_ln786_9_reg_6146 <= and_ln786_9_fu_1527_p2;
                or_ln340_12_reg_6156 <= or_ln340_12_fu_1550_p2;
                p_Val2_19_reg_6130 <= p_Val2_19_fu_1414_p2;
                r_V_1_reg_6120 <= r_V_1_fu_5709_p2;
                trunc_ln414_1_reg_6125 <= trunc_ln414_1_fu_1381_p1;
                underflow_4_reg_6151 <= underflow_4_fu_1545_p2;
                xor_ln785_8_reg_6141 <= xor_ln785_8_fu_1516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                carry_2_reg_6057 <= carry_2_fu_863_p2;
                imag_btm_V_reg_6075 <= imag_btm_V_fu_1136_p3;
                imag_top_V_reg_6070 <= imag_top_V_fu_951_p3;
                p_Result_4_reg_6064 <= p_Val2_5_fu_844_p2(17 downto 17);
                p_Val2_5_reg_6051 <= p_Val2_5_fu_844_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1497_1_reg_6714 <= icmp_ln1497_1_fu_3812_p2;
                p_Result_112_i_2_reg_6731 <= add_ln1192_6_fu_3832_p2(19 downto 18);
                sub_ln1193_5_reg_6737 <= sub_ln1193_5_fu_3873_p2;
                tmp_95_reg_6725 <= add_ln1192_6_fu_3832_p2(19 downto 19);
                trunc_ln1192_2_reg_6720 <= trunc_ln1192_2_fu_3824_p1;
                trunc_ln1192_3_reg_6742 <= trunc_ln1192_3_fu_3879_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln1497_1_reg_6714_pp0_iter16_reg <= icmp_ln1497_1_reg_6714;
                icmp_ln1497_1_reg_6714_pp0_iter17_reg <= icmp_ln1497_1_reg_6714_pp0_iter16_reg;
                icmp_ln1497_1_reg_6714_pp0_iter18_reg <= icmp_ln1497_1_reg_6714_pp0_iter17_reg;
                icmp_ln1497_1_reg_6714_pp0_iter19_reg <= icmp_ln1497_1_reg_6714_pp0_iter18_reg;
                icmp_ln1497_1_reg_6714_pp0_iter20_reg <= icmp_ln1497_1_reg_6714_pp0_iter19_reg;
                icmp_ln1497_1_reg_6714_pp0_iter21_reg <= icmp_ln1497_1_reg_6714_pp0_iter20_reg;
                icmp_ln1497_1_reg_6714_pp0_iter22_reg <= icmp_ln1497_1_reg_6714_pp0_iter21_reg;
                icmp_ln1497_1_reg_6714_pp0_iter23_reg <= icmp_ln1497_1_reg_6714_pp0_iter22_reg;
                icmp_ln1497_2_reg_6957_pp0_iter20_reg <= icmp_ln1497_2_reg_6957;
                icmp_ln1497_2_reg_6957_pp0_iter21_reg <= icmp_ln1497_2_reg_6957_pp0_iter20_reg;
                icmp_ln1497_2_reg_6957_pp0_iter22_reg <= icmp_ln1497_2_reg_6957_pp0_iter21_reg;
                icmp_ln1497_2_reg_6957_pp0_iter23_reg <= icmp_ln1497_2_reg_6957_pp0_iter22_reg;
                icmp_ln1497_reg_6471_pp0_iter12_reg <= icmp_ln1497_reg_6471;
                icmp_ln1497_reg_6471_pp0_iter13_reg <= icmp_ln1497_reg_6471_pp0_iter12_reg;
                icmp_ln1497_reg_6471_pp0_iter14_reg <= icmp_ln1497_reg_6471_pp0_iter13_reg;
                icmp_ln1497_reg_6471_pp0_iter15_reg <= icmp_ln1497_reg_6471_pp0_iter14_reg;
                icmp_ln1497_reg_6471_pp0_iter16_reg <= icmp_ln1497_reg_6471_pp0_iter15_reg;
                icmp_ln1497_reg_6471_pp0_iter17_reg <= icmp_ln1497_reg_6471_pp0_iter16_reg;
                icmp_ln1497_reg_6471_pp0_iter18_reg <= icmp_ln1497_reg_6471_pp0_iter17_reg;
                icmp_ln1497_reg_6471_pp0_iter19_reg <= icmp_ln1497_reg_6471_pp0_iter18_reg;
                icmp_ln1497_reg_6471_pp0_iter20_reg <= icmp_ln1497_reg_6471_pp0_iter19_reg;
                icmp_ln1497_reg_6471_pp0_iter21_reg <= icmp_ln1497_reg_6471_pp0_iter20_reg;
                icmp_ln1497_reg_6471_pp0_iter22_reg <= icmp_ln1497_reg_6471_pp0_iter21_reg;
                icmp_ln1497_reg_6471_pp0_iter23_reg <= icmp_ln1497_reg_6471_pp0_iter22_reg;
                icmp_ln26_reg_5927_pp0_iter10_reg <= icmp_ln26_reg_5927_pp0_iter9_reg;
                icmp_ln26_reg_5927_pp0_iter11_reg <= icmp_ln26_reg_5927_pp0_iter10_reg;
                icmp_ln26_reg_5927_pp0_iter12_reg <= icmp_ln26_reg_5927_pp0_iter11_reg;
                icmp_ln26_reg_5927_pp0_iter13_reg <= icmp_ln26_reg_5927_pp0_iter12_reg;
                icmp_ln26_reg_5927_pp0_iter14_reg <= icmp_ln26_reg_5927_pp0_iter13_reg;
                icmp_ln26_reg_5927_pp0_iter15_reg <= icmp_ln26_reg_5927_pp0_iter14_reg;
                icmp_ln26_reg_5927_pp0_iter16_reg <= icmp_ln26_reg_5927_pp0_iter15_reg;
                icmp_ln26_reg_5927_pp0_iter17_reg <= icmp_ln26_reg_5927_pp0_iter16_reg;
                icmp_ln26_reg_5927_pp0_iter18_reg <= icmp_ln26_reg_5927_pp0_iter17_reg;
                icmp_ln26_reg_5927_pp0_iter19_reg <= icmp_ln26_reg_5927_pp0_iter18_reg;
                icmp_ln26_reg_5927_pp0_iter20_reg <= icmp_ln26_reg_5927_pp0_iter19_reg;
                icmp_ln26_reg_5927_pp0_iter21_reg <= icmp_ln26_reg_5927_pp0_iter20_reg;
                icmp_ln26_reg_5927_pp0_iter22_reg <= icmp_ln26_reg_5927_pp0_iter21_reg;
                icmp_ln26_reg_5927_pp0_iter23_reg <= icmp_ln26_reg_5927_pp0_iter22_reg;
                icmp_ln26_reg_5927_pp0_iter24_reg <= icmp_ln26_reg_5927_pp0_iter23_reg;
                icmp_ln26_reg_5927_pp0_iter2_reg <= icmp_ln26_reg_5927_pp0_iter1_reg;
                icmp_ln26_reg_5927_pp0_iter3_reg <= icmp_ln26_reg_5927_pp0_iter2_reg;
                icmp_ln26_reg_5927_pp0_iter4_reg <= icmp_ln26_reg_5927_pp0_iter3_reg;
                icmp_ln26_reg_5927_pp0_iter5_reg <= icmp_ln26_reg_5927_pp0_iter4_reg;
                icmp_ln26_reg_5927_pp0_iter6_reg <= icmp_ln26_reg_5927_pp0_iter5_reg;
                icmp_ln26_reg_5927_pp0_iter7_reg <= icmp_ln26_reg_5927_pp0_iter6_reg;
                icmp_ln26_reg_5927_pp0_iter8_reg <= icmp_ln26_reg_5927_pp0_iter7_reg;
                icmp_ln26_reg_5927_pp0_iter9_reg <= icmp_ln26_reg_5927_pp0_iter8_reg;
                icmp_ln414_16_reg_5971_pp0_iter2_reg <= icmp_ln414_16_reg_5971_pp0_iter1_reg;
                icmp_ln414_16_reg_5971_pp0_iter3_reg <= icmp_ln414_16_reg_5971_pp0_iter2_reg;
                p_Val2_24_reg_6229_pp0_iter10_reg <= p_Val2_24_reg_6229_pp0_iter9_reg;
                p_Val2_24_reg_6229_pp0_iter11_reg <= p_Val2_24_reg_6229_pp0_iter10_reg;
                p_Val2_24_reg_6229_pp0_iter12_reg <= p_Val2_24_reg_6229_pp0_iter11_reg;
                p_Val2_24_reg_6229_pp0_iter13_reg <= p_Val2_24_reg_6229_pp0_iter12_reg;
                p_Val2_24_reg_6229_pp0_iter14_reg <= p_Val2_24_reg_6229_pp0_iter13_reg;
                p_Val2_24_reg_6229_pp0_iter15_reg <= p_Val2_24_reg_6229_pp0_iter14_reg;
                p_Val2_24_reg_6229_pp0_iter16_reg <= p_Val2_24_reg_6229_pp0_iter15_reg;
                p_Val2_24_reg_6229_pp0_iter17_reg <= p_Val2_24_reg_6229_pp0_iter16_reg;
                p_Val2_24_reg_6229_pp0_iter18_reg <= p_Val2_24_reg_6229_pp0_iter17_reg;
                p_Val2_24_reg_6229_pp0_iter8_reg <= p_Val2_24_reg_6229;
                p_Val2_24_reg_6229_pp0_iter9_reg <= p_Val2_24_reg_6229_pp0_iter8_reg;
                p_Val2_25_reg_6237_pp0_iter10_reg <= p_Val2_25_reg_6237_pp0_iter9_reg;
                p_Val2_25_reg_6237_pp0_iter11_reg <= p_Val2_25_reg_6237_pp0_iter10_reg;
                p_Val2_25_reg_6237_pp0_iter12_reg <= p_Val2_25_reg_6237_pp0_iter11_reg;
                p_Val2_25_reg_6237_pp0_iter13_reg <= p_Val2_25_reg_6237_pp0_iter12_reg;
                p_Val2_25_reg_6237_pp0_iter14_reg <= p_Val2_25_reg_6237_pp0_iter13_reg;
                p_Val2_25_reg_6237_pp0_iter15_reg <= p_Val2_25_reg_6237_pp0_iter14_reg;
                p_Val2_25_reg_6237_pp0_iter16_reg <= p_Val2_25_reg_6237_pp0_iter15_reg;
                p_Val2_25_reg_6237_pp0_iter17_reg <= p_Val2_25_reg_6237_pp0_iter16_reg;
                p_Val2_25_reg_6237_pp0_iter18_reg <= p_Val2_25_reg_6237_pp0_iter17_reg;
                p_Val2_25_reg_6237_pp0_iter19_reg <= p_Val2_25_reg_6237_pp0_iter18_reg;
                p_Val2_25_reg_6237_pp0_iter20_reg <= p_Val2_25_reg_6237_pp0_iter19_reg;
                p_Val2_25_reg_6237_pp0_iter8_reg <= p_Val2_25_reg_6237;
                p_Val2_25_reg_6237_pp0_iter9_reg <= p_Val2_25_reg_6237_pp0_iter8_reg;
                rhs_V_1_reg_6465_pp0_iter12_reg <= rhs_V_1_reg_6465;
                rhs_V_1_reg_6465_pp0_iter13_reg <= rhs_V_1_reg_6465_pp0_iter12_reg;
                rhs_V_1_reg_6465_pp0_iter14_reg <= rhs_V_1_reg_6465_pp0_iter13_reg;
                rhs_V_1_reg_6465_pp0_iter15_reg <= rhs_V_1_reg_6465_pp0_iter14_reg;
                rhs_V_1_reg_6465_pp0_iter16_reg <= rhs_V_1_reg_6465_pp0_iter15_reg;
                rhs_V_1_reg_6465_pp0_iter17_reg <= rhs_V_1_reg_6465_pp0_iter16_reg;
                rhs_V_1_reg_6465_pp0_iter18_reg <= rhs_V_1_reg_6465_pp0_iter17_reg;
                select_ln340_49_reg_6986_pp0_iter21_reg <= select_ln340_49_reg_6986;
                select_ln746_reg_5946_pp0_iter10_reg <= select_ln746_reg_5946_pp0_iter9_reg;
                select_ln746_reg_5946_pp0_iter11_reg <= select_ln746_reg_5946_pp0_iter10_reg;
                select_ln746_reg_5946_pp0_iter12_reg <= select_ln746_reg_5946_pp0_iter11_reg;
                select_ln746_reg_5946_pp0_iter13_reg <= select_ln746_reg_5946_pp0_iter12_reg;
                select_ln746_reg_5946_pp0_iter14_reg <= select_ln746_reg_5946_pp0_iter13_reg;
                select_ln746_reg_5946_pp0_iter15_reg <= select_ln746_reg_5946_pp0_iter14_reg;
                select_ln746_reg_5946_pp0_iter16_reg <= select_ln746_reg_5946_pp0_iter15_reg;
                select_ln746_reg_5946_pp0_iter17_reg <= select_ln746_reg_5946_pp0_iter16_reg;
                select_ln746_reg_5946_pp0_iter18_reg <= select_ln746_reg_5946_pp0_iter17_reg;
                select_ln746_reg_5946_pp0_iter19_reg <= select_ln746_reg_5946_pp0_iter18_reg;
                select_ln746_reg_5946_pp0_iter20_reg <= select_ln746_reg_5946_pp0_iter19_reg;
                select_ln746_reg_5946_pp0_iter21_reg <= select_ln746_reg_5946_pp0_iter20_reg;
                select_ln746_reg_5946_pp0_iter22_reg <= select_ln746_reg_5946_pp0_iter21_reg;
                select_ln746_reg_5946_pp0_iter23_reg <= select_ln746_reg_5946_pp0_iter22_reg;
                select_ln746_reg_5946_pp0_iter24_reg <= select_ln746_reg_5946_pp0_iter23_reg;
                select_ln746_reg_5946_pp0_iter2_reg <= select_ln746_reg_5946_pp0_iter1_reg;
                select_ln746_reg_5946_pp0_iter3_reg <= select_ln746_reg_5946_pp0_iter2_reg;
                select_ln746_reg_5946_pp0_iter4_reg <= select_ln746_reg_5946_pp0_iter3_reg;
                select_ln746_reg_5946_pp0_iter5_reg <= select_ln746_reg_5946_pp0_iter4_reg;
                select_ln746_reg_5946_pp0_iter6_reg <= select_ln746_reg_5946_pp0_iter5_reg;
                select_ln746_reg_5946_pp0_iter7_reg <= select_ln746_reg_5946_pp0_iter6_reg;
                select_ln746_reg_5946_pp0_iter8_reg <= select_ln746_reg_5946_pp0_iter7_reg;
                select_ln746_reg_5946_pp0_iter9_reg <= select_ln746_reg_5946_pp0_iter8_reg;
                sext_ln703_26_reg_6459_pp0_iter12_reg <= sext_ln703_26_reg_6459;
                sext_ln703_26_reg_6459_pp0_iter13_reg <= sext_ln703_26_reg_6459_pp0_iter12_reg;
                sext_ln703_26_reg_6459_pp0_iter14_reg <= sext_ln703_26_reg_6459_pp0_iter13_reg;
                sext_ln703_26_reg_6459_pp0_iter15_reg <= sext_ln703_26_reg_6459_pp0_iter14_reg;
                sext_ln703_26_reg_6459_pp0_iter16_reg <= sext_ln703_26_reg_6459_pp0_iter15_reg;
                sext_ln703_26_reg_6459_pp0_iter17_reg <= sext_ln703_26_reg_6459_pp0_iter16_reg;
                sext_ln703_26_reg_6459_pp0_iter18_reg <= sext_ln703_26_reg_6459_pp0_iter17_reg;
                sext_ln703_26_reg_6459_pp0_iter19_reg <= sext_ln703_26_reg_6459_pp0_iter18_reg;
                sext_ln703_26_reg_6459_pp0_iter20_reg <= sext_ln703_26_reg_6459_pp0_iter19_reg;
                tmp_1_reg_5966_pp0_iter2_reg <= tmp_1_reg_5966_pp0_iter1_reg;
                tmp_1_reg_5966_pp0_iter3_reg <= tmp_1_reg_5966_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln26_reg_5927 <= icmp_ln26_fu_463_p2;
                icmp_ln26_reg_5927_pp0_iter1_reg <= icmp_ln26_reg_5927;
                icmp_ln28_reg_5936_pp0_iter1_reg <= icmp_ln28_reg_5936;
                icmp_ln414_16_reg_5971_pp0_iter1_reg <= icmp_ln414_16_reg_5971;
                r_V_2_reg_5907 <= r_V_2_fu_5682_p2;
                r_V_2_reg_5907_pp0_iter1_reg <= r_V_2_reg_5907;
                ret_V_1_reg_5981 <= ret_V_1_fu_591_p2;
                select_ln746_reg_5946_pp0_iter1_reg <= select_ln746_reg_5946;
                tmp_12_reg_5917 <= r_V_2_fu_5682_p2(29 downto 29);
                tmp_12_reg_5917_pp0_iter1_reg <= tmp_12_reg_5917;
                tmp_14_reg_5922 <= r_V_2_fu_5682_p2(29 downto 29);
                tmp_14_reg_5922_pp0_iter1_reg <= tmp_14_reg_5922;
                tmp_1_reg_5966_pp0_iter1_reg <= tmp_1_reg_5966;
                trunc_ln703_reg_5912 <= trunc_ln703_fu_446_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_463_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln28_reg_5936 <= icmp_ln28_fu_475_p2;
                icmp_ln414_16_reg_5971 <= icmp_ln414_16_fu_579_p2;
                select_ln746_reg_5946 <= select_ln746_fu_481_p3;
                tmp_15_reg_5956 <= add_ln26_1_fu_489_p2(2 downto 2);
                tmp_1_reg_5966 <= select_ln340_27_fu_549_p3(16 downto 3);
                trunc_ln746_1_reg_5951 <= trunc_ln746_1_fu_495_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_10_reg_7036 <= mul_ln1118_10_fu_5816_p2;
                mul_ln1118_9_reg_7006 <= mul_ln1118_9_fu_5806_p2;
                p_Result_119_i_3_reg_7025 <= mul_ln1118_9_fu_5806_p2(35 downto 34);
                p_Result_120_i_3_reg_7030 <= mul_ln1118_9_fu_5806_p2(35 downto 33);
                p_Result_124_i_3_reg_7055 <= mul_ln1118_10_fu_5816_p2(35 downto 34);
                p_Result_125_i_3_reg_7060 <= mul_ln1118_10_fu_5816_p2(35 downto 33);
                tmp_119_reg_7013 <= mul_ln1118_9_fu_5806_p2(35 downto 35);
                tmp_124_reg_7043 <= mul_ln1118_10_fu_5816_p2(35 downto 35);
                trunc_ln414_12_reg_7020 <= trunc_ln414_12_fu_5135_p1;
                trunc_ln414_13_reg_7050 <= trunc_ln414_13_fu_5166_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_12_reg_5996 <= mul_ln1118_12_fu_5691_p2;
                trunc_ln703_1_reg_6002 <= trunc_ln703_1_fu_632_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_1_reg_6290 <= mul_ln1118_1_fu_5726_p2;
                mul_ln1118_2_reg_6320 <= mul_ln1118_2_fu_5736_p2;
                mul_ln1118_reg_6260 <= mul_ln1118_fu_5716_p2;
                p_Result_119_i_reg_6279 <= mul_ln1118_fu_5716_p2(35 downto 34);
                p_Result_120_i_reg_6284 <= mul_ln1118_fu_5716_p2(35 downto 33);
                p_Result_124_i_reg_6309 <= mul_ln1118_1_fu_5726_p2(35 downto 34);
                p_Result_125_i_reg_6314 <= mul_ln1118_1_fu_5726_p2(35 downto 33);
                p_Result_129_i_reg_6339 <= mul_ln1118_2_fu_5736_p2(37 downto 34);
                p_Result_130_i_reg_6344 <= mul_ln1118_2_fu_5736_p2(37 downto 33);
                tmp_59_reg_6267 <= mul_ln1118_fu_5716_p2(35 downto 35);
                tmp_64_reg_6297 <= mul_ln1118_1_fu_5726_p2(35 downto 35);
                tmp_69_reg_6327 <= mul_ln1118_2_fu_5736_p2(37 downto 37);
                trunc_ln414_3_reg_6274 <= trunc_ln414_3_fu_2078_p1;
                trunc_ln414_4_reg_6304 <= trunc_ln414_4_fu_2109_p1;
                trunc_ln414_5_reg_6334 <= trunc_ln414_5_fu_2140_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1118_3_reg_6531 <= mul_ln1118_3_fu_5746_p2;
                mul_ln1118_4_reg_6561 <= mul_ln1118_4_fu_5756_p2;
                mul_ln1118_5_reg_6591 <= mul_ln1118_5_fu_5766_p2;
                p_Result_119_i_1_reg_6550 <= mul_ln1118_3_fu_5746_p2(35 downto 34);
                p_Result_120_i_1_reg_6555 <= mul_ln1118_3_fu_5746_p2(35 downto 33);
                p_Result_124_i_1_reg_6580 <= mul_ln1118_4_fu_5756_p2(35 downto 34);
                p_Result_125_i_1_reg_6585 <= mul_ln1118_4_fu_5756_p2(35 downto 33);
                p_Result_129_i_1_reg_6610 <= mul_ln1118_5_fu_5766_p2(37 downto 34);
                p_Result_130_i_1_reg_6615 <= mul_ln1118_5_fu_5766_p2(37 downto 33);
                tmp_79_reg_6538 <= mul_ln1118_3_fu_5746_p2(35 downto 35);
                tmp_84_reg_6568 <= mul_ln1118_4_fu_5756_p2(35 downto 35);
                tmp_89_reg_6598 <= mul_ln1118_5_fu_5766_p2(37 downto 37);
                trunc_ln414_6_reg_6545 <= trunc_ln414_6_fu_3102_p1;
                trunc_ln414_7_reg_6575 <= trunc_ln414_7_fu_3133_p1;
                trunc_ln414_8_reg_6605 <= trunc_ln414_8_fu_3164_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_106_i_reg_6109 <= r_V_4_fu_5699_p2(35 downto 34);
                p_Result_107_i_reg_6114 <= r_V_4_fu_5699_p2(35 downto 33);
                p_Result_14_reg_6097 <= r_V_4_fu_5699_p2(35 downto 35);
                r_V_4_reg_6090 <= r_V_4_fu_5699_p2;
                real_btm_V_reg_6085 <= real_btm_V_fu_1333_p3;
                real_top_V_reg_6080 <= real_top_V_fu_1196_p3;
                trunc_ln414_2_reg_6104 <= trunc_ln414_2_fu_1354_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_11_reg_5880 <= r_V_3_fu_375_p2(34 downto 34);
                p_Result_12_reg_5886 <= grp_fu_268_p1(32 downto 32);
                p_Result_2_reg_5838 <= r_V_fu_299_p2(35 downto 35);
                p_Result_3_reg_5849 <= r_V_fu_299_p2(32 downto 32);
                p_Val2_4_reg_5844 <= r_V_fu_299_p2(32 downto 15);
                    r_V_3_reg_5870(34 downto 16) <= r_V_3_fu_375_p2(34 downto 16);
                    r_V_reg_5831(35 downto 15) <= r_V_fu_299_p2(35 downto 15);
                sext_ln703_8_reg_5902 <= sext_ln703_8_fu_410_p1;
                    sext_ln728_reg_5865(35 downto 15) <= sext_ln728_fu_359_p1(35 downto 15);
                xor_ln779_1_reg_5891 <= xor_ln779_1_fu_398_p2;
                xor_ln779_reg_5854 <= xor_ln779_fu_339_p2;
                xor_ln785_1_reg_5859 <= xor_ln785_1_fu_345_p2;
                xor_ln785_5_reg_5896 <= xor_ln785_5_fu_404_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_reg_5936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_9_reg_5991 <= ret_V_1_fu_591_p2(29 downto 29);
                trunc_ln708_s_reg_5986 <= ret_V_1_fu_591_p2(29 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln340_36_reg_6443 <= select_ln340_36_fu_2698_p3;
                select_ln340_37_reg_6448 <= select_ln340_37_fu_2727_p3;
                select_ln340_38_reg_6454 <= select_ln340_38_fu_2756_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln340_44_reg_6747 <= select_ln340_44_fu_3973_p3;
                select_ln340_45_reg_6753 <= select_ln340_45_fu_4097_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln340_49_reg_6986 <= select_ln340_49_fu_4967_p3;
                sub_ln1193_8_reg_6991 <= sub_ln1193_8_fu_4991_p2;
                trunc_ln1192_5_reg_6996 <= trunc_ln1192_5_fu_4997_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln340_50_reg_7001 <= select_ln340_50_fu_5117_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927_pp0_iter23_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_131_reg_7128 <= tmp_131_fu_5665_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_reg_5927 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln28_reg_5936 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_17_reg_6007 <= mul_ln1118_12_fu_5691_p2(29 downto 29);
            end if;
        end if;
    end process;
    r_V_reg_5831(14 downto 0) <= "000000000000000";
    sext_ln728_reg_5865(14 downto 0) <= "000000000000000";
    r_V_3_reg_5870(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter24)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1661_p2 <= "1" when (tmp_6_fu_1651_p4 = ap_const_lv3_7) else "0";
    Range1_all_ones_3_fu_1024_p2 <= "1" when (tmp_8_fu_1015_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_1453_p2 <= "1" when (p_Result_107_i_reg_6114 = ap_const_lv3_7) else "0";
    Range1_all_ones_fu_1228_p2 <= "1" when (p_Result_85_i_fu_1219_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_1_fu_1667_p2 <= "1" when (tmp_6_fu_1651_p4 = ap_const_lv3_0) else "0";
    Range1_all_zeros_2_fu_1030_p2 <= "1" when (tmp_8_fu_1015_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_1458_p2 <= "1" when (p_Result_107_i_reg_6114 = ap_const_lv3_0) else "0";
    Range1_all_zeros_fu_1234_p2 <= "1" when (p_Result_85_i_fu_1219_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_1_fu_1645_p2 <= "1" when (tmp_3_fu_1635_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_3_fu_1008_p3 <= r_V_3_reg_5870(34 downto 34);
    Range2_all_ones_4_fu_1448_p2 <= "1" when (p_Result_106_i_reg_6109 = ap_const_lv2_3) else "0";
    Range2_all_ones_fu_1213_p2 <= "1" when (p_Result_84_i_fu_1204_p4 = ap_const_lv2_3) else "0";
    add_ln1192_10_fu_4828_p2 <= std_logic_vector(signed(rhs_V_1_reg_6465_pp0_iter18_reg) + signed(sext_ln703_22_fu_4824_p1));
    add_ln1192_11_fu_5001_p2 <= std_logic_vector(signed(sext_ln703_26_reg_6459_pp0_iter20_reg) + signed(sub_ln1193_8_reg_6991));
    add_ln1192_12_fu_5597_p2 <= std_logic_vector(signed(sext_ln703_27_fu_5593_p1) + signed(sext_ln703_28_fu_5589_p1));
    add_ln1192_1_fu_2776_p2 <= std_logic_vector(signed(sext_ln703_2_fu_2770_p1) + signed(sext_ln703_3_fu_2773_p1));
    add_ln1192_2_fu_2812_p2 <= std_logic_vector(signed(rhs_V_1_fu_2767_p1) + signed(sext_ln703_4_fu_2808_p1));
    add_ln1192_3_fu_2923_p2 <= std_logic_vector(signed(sext_ln703_26_fu_2764_p1) + signed(sub_ln1193_2_fu_2913_p2));
    add_ln1192_4_fu_3086_p2 <= std_logic_vector(signed(sext_ln703_10_fu_3082_p1) + signed(sext_ln703_9_fu_3078_p1));
    add_ln1192_5_fu_3796_p2 <= std_logic_vector(signed(sext_ln703_11_fu_3788_p1) + signed(sext_ln703_12_fu_3792_p1));
    add_ln1192_6_fu_3832_p2 <= std_logic_vector(signed(rhs_V_1_reg_6465_pp0_iter14_reg) + signed(sext_ln703_13_fu_3828_p1));
    add_ln1192_7_fu_3981_p2 <= std_logic_vector(signed(sext_ln703_26_reg_6459_pp0_iter15_reg) + signed(sub_ln1193_5_reg_6737));
    add_ln1192_8_fu_4173_p2 <= std_logic_vector(signed(sext_ln703_19_fu_4170_p1) + signed(sext_ln703_18_fu_4167_p1));
    add_ln1192_9_fu_4792_p2 <= std_logic_vector(signed(sext_ln703_20_fu_4784_p1) + signed(sext_ln703_21_fu_4788_p1));
    add_ln1192_fu_2062_p2 <= std_logic_vector(signed(sext_ln703_1_fu_2058_p1) + signed(sext_ln703_fu_2054_p1));
    add_ln26_1_fu_489_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_246) + unsigned(ap_const_lv3_1));
    add_ln26_fu_469_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(indvar_flatten_reg_235));
    add_ln415_10_fu_5389_p2 <= std_logic_vector(unsigned(zext_ln415_14_fu_5385_p1) + unsigned(trunc_ln708_10_fu_5359_p4));
    add_ln415_1_fu_2363_p2 <= std_logic_vector(unsigned(zext_ln415_5_fu_2359_p1) + unsigned(trunc_ln708_1_fu_2333_p4));
    add_ln415_2_fu_2535_p2 <= std_logic_vector(unsigned(zext_ln415_6_fu_2531_p1) + unsigned(trunc_ln708_2_fu_2505_p4));
    add_ln415_3_fu_3215_p2 <= std_logic_vector(unsigned(zext_ln415_7_fu_3211_p1) + unsigned(trunc_ln708_3_fu_3185_p4));
    add_ln415_4_fu_3387_p2 <= std_logic_vector(unsigned(zext_ln415_8_fu_3383_p1) + unsigned(trunc_ln708_4_fu_3357_p4));
    add_ln415_5_fu_3559_p2 <= std_logic_vector(unsigned(zext_ln415_9_fu_3555_p1) + unsigned(trunc_ln708_5_fu_3529_p4));
    add_ln415_6_fu_4209_p2 <= std_logic_vector(unsigned(zext_ln415_10_fu_4205_p1) + unsigned(trunc_ln708_6_fu_4179_p4));
    add_ln415_7_fu_4381_p2 <= std_logic_vector(unsigned(zext_ln415_11_fu_4377_p1) + unsigned(trunc_ln708_7_fu_4351_p4));
    add_ln415_8_fu_4642_p2 <= std_logic_vector(unsigned(zext_ln415_12_fu_4638_p1) + unsigned(trunc_ln708_8_fu_4612_p4));
    add_ln415_9_fu_5217_p2 <= std_logic_vector(unsigned(zext_ln415_13_fu_5213_p1) + unsigned(trunc_ln708_9_fu_5187_p4));
    add_ln415_fu_2191_p2 <= std_logic_vector(unsigned(zext_ln415_4_fu_2187_p1) + unsigned(trunc_ln4_fu_2161_p4));
    add_ln703_1_fu_2937_p2 <= std_logic_vector(signed(p_Val2_25_reg_6237_pp0_iter10_reg) + signed(trunc_ln1192_1_fu_2919_p1));
    add_ln703_2_fu_3883_p2 <= std_logic_vector(unsigned(trunc_ln1192_2_reg_6720) + unsigned(p_Val2_24_reg_6229_pp0_iter15_reg));
    add_ln703_3_fu_3993_p2 <= std_logic_vector(signed(p_Val2_25_reg_6237_pp0_iter15_reg) + signed(trunc_ln1192_3_reg_6742));
    add_ln703_4_fu_4841_p2 <= std_logic_vector(unsigned(trunc_ln1192_4_fu_4820_p1) + unsigned(p_Val2_24_reg_6229_pp0_iter18_reg));
    add_ln703_5_fu_5013_p2 <= std_logic_vector(signed(p_Val2_25_reg_6237_pp0_iter20_reg) + signed(trunc_ln1192_5_reg_6996));
    add_ln703_fu_2826_p2 <= std_logic_vector(unsigned(trunc_ln1192_fu_2804_p1) + unsigned(p_Val2_24_reg_6229_pp0_iter10_reg));
    and_ln1497_1_fu_5656_p2 <= (icmp_ln1497_2_reg_6957_pp0_iter23_reg and icmp_ln1497_1_reg_6714_pp0_iter23_reg);
    and_ln1497_2_fu_5660_p2 <= (icmp_ln1497_reg_6471_pp0_iter23_reg and and_ln1497_1_fu_5656_p2);
    and_ln1497_fu_5632_p2 <= (xor_ln1497_fu_5627_p2 and icmp_ln1497_reg_6471_pp0_iter23_reg);
    and_ln414_1_fu_968_p2 <= (p_Result_11_reg_5880 and icmp_ln414_3_fu_962_p2);
    and_ln414_fu_835_p2 <= (p_Result_2_reg_5838 and icmp_ln414_fu_829_p2);
    and_ln416_10_fu_5409_p2 <= (xor_ln416_17_fu_5403_p2 and tmp_125_fu_5368_p3);
    and_ln416_1_fu_2383_p2 <= (xor_ln416_8_fu_2377_p2 and tmp_65_fu_2342_p3);
    and_ln416_2_fu_2555_p2 <= (xor_ln416_9_fu_2549_p2 and tmp_70_fu_2514_p3);
    and_ln416_3_fu_3235_p2 <= (xor_ln416_10_fu_3229_p2 and tmp_80_fu_3194_p3);
    and_ln416_4_fu_3407_p2 <= (xor_ln416_11_fu_3401_p2 and tmp_85_fu_3366_p3);
    and_ln416_5_fu_3579_p2 <= (xor_ln416_12_fu_3573_p2 and tmp_90_fu_3538_p3);
    and_ln416_6_fu_4229_p2 <= (xor_ln416_13_fu_4223_p2 and tmp_100_fu_4188_p3);
    and_ln416_7_fu_4401_p2 <= (xor_ln416_14_fu_4395_p2 and tmp_105_fu_4360_p3);
    and_ln416_8_fu_4662_p2 <= (xor_ln416_15_fu_4656_p2 and tmp_110_fu_4621_p3);
    and_ln416_9_fu_5237_p2 <= (xor_ln416_16_fu_5231_p2 and tmp_120_fu_5196_p3);
    and_ln416_fu_2211_p2 <= (xor_ln416_7_fu_2205_p2 and tmp_60_fu_2170_p3);
    and_ln700_10_fu_5380_p2 <= (tmp_124_reg_7043 and icmp_ln414_15_fu_5375_p2);
    and_ln700_11_fu_1591_p2 <= (p_Result_5_fu_1560_p3 and icmp_ln414_1_fu_1586_p2);
    and_ln700_12_fu_750_p2 <= (xor_ln746_fu_658_p2 and icmp_ln414_2_fu_744_p2);
    and_ln700_13_fu_1405_p2 <= (p_Result_14_reg_6097 and icmp_ln414_4_fu_1400_p2);
    and_ln700_1_fu_2354_p2 <= (tmp_64_reg_6297 and icmp_ln414_6_fu_2349_p2);
    and_ln700_2_fu_2526_p2 <= (tmp_69_reg_6327 and icmp_ln414_7_fu_2521_p2);
    and_ln700_3_fu_3206_p2 <= (tmp_79_reg_6538 and icmp_ln414_8_fu_3201_p2);
    and_ln700_4_fu_3378_p2 <= (tmp_84_reg_6568 and icmp_ln414_9_fu_3373_p2);
    and_ln700_5_fu_3550_p2 <= (tmp_89_reg_6598 and icmp_ln414_10_fu_3545_p2);
    and_ln700_6_fu_4200_p2 <= (tmp_99_reg_6766 and icmp_ln414_11_fu_4195_p2);
    and_ln700_7_fu_4372_p2 <= (tmp_104_reg_6796 and icmp_ln414_12_fu_4367_p2);
    and_ln700_8_fu_4633_p2 <= (tmp_109_reg_6893 and icmp_ln414_13_fu_4628_p2);
    and_ln700_9_fu_5208_p2 <= (tmp_119_reg_7013 and icmp_ln414_14_fu_5203_p2);
    and_ln700_fu_2182_p2 <= (tmp_59_reg_6267 and icmp_ln414_5_fu_2177_p2);
    and_ln779_10_fu_4279_p2 <= (xor_ln779_10_fu_4273_p2 and icmp_ln879_12_fu_4243_p2);
    and_ln779_11_fu_4451_p2 <= (xor_ln779_11_fu_4445_p2 and icmp_ln879_14_fu_4415_p2);
    and_ln779_12_fu_4712_p2 <= (xor_ln779_12_fu_4706_p2 and icmp_ln879_16_fu_4676_p2);
    and_ln779_13_fu_5287_p2 <= (xor_ln779_13_fu_5281_p2 and icmp_ln879_18_fu_5251_p2);
    and_ln779_14_fu_5459_p2 <= (xor_ln779_14_fu_5453_p2 and icmp_ln879_20_fu_5423_p2);
    and_ln779_1_fu_1687_p2 <= (xor_ln779_2_fu_1681_p2 and Range2_all_ones_1_fu_1645_p2);
    and_ln779_2_fu_1044_p2 <= (xor_ln779_1_reg_5891 and Range2_all_ones_3_fu_1008_p3);
    and_ln779_3_fu_1484_p2 <= (xor_ln779_3_fu_1478_p2 and Range2_all_ones_4_fu_1448_p2);
    and_ln779_4_fu_2261_p2 <= (xor_ln779_4_fu_2255_p2 and icmp_ln879_fu_2225_p2);
    and_ln779_5_fu_2433_p2 <= (xor_ln779_5_fu_2427_p2 and icmp_ln879_2_fu_2397_p2);
    and_ln779_6_fu_2605_p2 <= (xor_ln779_6_fu_2599_p2 and icmp_ln879_4_fu_2569_p2);
    and_ln779_7_fu_3285_p2 <= (xor_ln779_7_fu_3279_p2 and icmp_ln879_6_fu_3249_p2);
    and_ln779_8_fu_3457_p2 <= (xor_ln779_8_fu_3451_p2 and icmp_ln879_8_fu_3421_p2);
    and_ln779_9_fu_3629_p2 <= (xor_ln779_9_fu_3623_p2 and icmp_ln879_10_fu_3593_p2);
    and_ln779_fu_1247_p2 <= (xor_ln779_reg_5854 and Range2_all_ones_fu_1213_p2);
    and_ln781_10_fu_3643_p2 <= (icmp_ln879_11_fu_3598_p2 and and_ln416_5_fu_3579_p2);
    and_ln781_11_fu_4293_p2 <= (icmp_ln879_13_fu_4248_p2 and and_ln416_6_fu_4229_p2);
    and_ln781_12_fu_4465_p2 <= (icmp_ln879_15_fu_4420_p2 and and_ln416_7_fu_4401_p2);
    and_ln781_13_fu_4726_p2 <= (icmp_ln879_17_fu_4681_p2 and and_ln416_8_fu_4662_p2);
    and_ln781_14_fu_5301_p2 <= (icmp_ln879_19_fu_5256_p2 and and_ln416_9_fu_5237_p2);
    and_ln781_15_fu_5473_p2 <= (icmp_ln879_21_fu_5428_p2 and and_ln416_10_fu_5409_p2);
    and_ln781_1_fu_1701_p2 <= (carry_4_fu_1621_p2 and Range1_all_ones_1_fu_1661_p2);
    and_ln781_2_fu_879_p2 <= (carry_6_reg_6028 and Range2_all_ones_5_reg_6039);
    and_ln781_3_fu_1057_p2 <= (carry_8_fu_1003_p2 and Range1_all_ones_3_fu_1024_p2);
    and_ln781_4_fu_1498_p2 <= (carry_10_fu_1434_p2 and Range1_all_ones_4_fu_1453_p2);
    and_ln781_5_fu_2275_p2 <= (icmp_ln879_1_fu_2230_p2 and and_ln416_fu_2211_p2);
    and_ln781_6_fu_2447_p2 <= (icmp_ln879_3_fu_2402_p2 and and_ln416_1_fu_2383_p2);
    and_ln781_7_fu_2619_p2 <= (icmp_ln879_5_fu_2574_p2 and and_ln416_2_fu_2555_p2);
    and_ln781_8_fu_3299_p2 <= (icmp_ln879_7_fu_3254_p2 and and_ln416_3_fu_3235_p2);
    and_ln781_9_fu_3471_p2 <= (icmp_ln879_9_fu_3426_p2 and and_ln416_4_fu_3407_p2);
    and_ln781_fu_1259_p2 <= (carry_2_reg_6057 and Range1_all_ones_fu_1228_p2);
    and_ln785_10_fu_5496_p2 <= (xor_ln785_36_fu_5491_p2 and or_ln785_22_fu_5485_p2);
    and_ln785_16_fu_2867_p2 <= (xor_ln785_15_fu_2861_p2 and or_ln785_9_fu_2855_p2);
    and_ln785_17_fu_2978_p2 <= (xor_ln785_16_fu_2972_p2 and or_ln785_10_fu_2966_p2);
    and_ln785_18_fu_3911_p2 <= (xor_ln785_23_fu_3906_p2 and or_ln785_14_fu_3900_p2);
    and_ln785_19_fu_4033_p2 <= (xor_ln785_24_fu_4027_p2 and or_ln785_15_fu_4021_p2);
    and_ln785_1_fu_2470_p2 <= (xor_ln785_12_fu_2465_p2 and or_ln785_7_fu_2459_p2);
    and_ln785_20_fu_4908_p2 <= (xor_ln785_31_fu_4903_p2 and or_ln785_19_fu_4898_p2);
    and_ln785_21_fu_5053_p2 <= (xor_ln785_32_fu_5047_p2 and or_ln785_20_fu_5041_p2);
    and_ln785_2_fu_2642_p2 <= (xor_ln785_14_fu_2637_p2 and or_ln785_8_fu_2631_p2);
    and_ln785_3_fu_3322_p2 <= (xor_ln785_18_fu_3317_p2 and or_ln785_11_fu_3311_p2);
    and_ln785_4_fu_3494_p2 <= (xor_ln785_20_fu_3489_p2 and or_ln785_12_fu_3483_p2);
    and_ln785_5_fu_3666_p2 <= (xor_ln785_22_fu_3661_p2 and or_ln785_13_fu_3655_p2);
    and_ln785_6_fu_4316_p2 <= (xor_ln785_26_fu_4311_p2 and or_ln785_16_fu_4305_p2);
    and_ln785_7_fu_4488_p2 <= (xor_ln785_28_fu_4483_p2 and or_ln785_17_fu_4477_p2);
    and_ln785_8_fu_4749_p2 <= (xor_ln785_30_fu_4744_p2 and or_ln785_18_fu_4738_p2);
    and_ln785_9_fu_5324_p2 <= (xor_ln785_34_fu_5319_p2 and or_ln785_21_fu_5313_p2);
    and_ln785_fu_2298_p2 <= (xor_ln785_10_fu_2293_p2 and or_ln785_6_fu_2287_p2);
    and_ln786_12_fu_1928_p2 <= (xor_ln786_6_fu_1922_p2 and tmp_55_fu_1906_p3);
    and_ln786_13_fu_2002_p2 <= (xor_ln786_7_fu_1996_p2 and tmp_57_fu_1980_p3);
    and_ln786_14_fu_2304_p2 <= (tmp_62_fu_2217_p3 and select_ln416_fu_2267_p3);
    and_ln786_15_fu_2322_p2 <= (xor_ln786_8_fu_2316_p2 and tmp_59_reg_6267);
    and_ln786_16_fu_2476_p2 <= (tmp_67_fu_2389_p3 and select_ln416_1_fu_2439_p3);
    and_ln786_17_fu_2494_p2 <= (xor_ln786_9_fu_2488_p2 and tmp_64_reg_6297);
    and_ln786_18_fu_2648_p2 <= (tmp_72_fu_2561_p3 and select_ln416_2_fu_2611_p3);
    and_ln786_19_fu_2666_p2 <= (xor_ln786_10_fu_2660_p2 and tmp_69_reg_6327);
    and_ln786_20_fu_2891_p2 <= (tmp_75_fu_2818_p3 and or_ln786_1_fu_2885_p2);
    and_ln786_21_fu_3002_p2 <= (tmp_77_fu_2929_p3 and or_ln786_2_fu_2996_p2);
    and_ln786_22_fu_3328_p2 <= (tmp_82_fu_3241_p3 and select_ln416_3_fu_3291_p3);
    and_ln786_23_fu_3346_p2 <= (xor_ln786_13_fu_3340_p2 and tmp_79_reg_6538);
    and_ln786_24_fu_3500_p2 <= (tmp_87_fu_3413_p3 and select_ln416_4_fu_3463_p3);
    and_ln786_25_fu_3518_p2 <= (xor_ln786_14_fu_3512_p2 and tmp_84_reg_6568);
    and_ln786_26_fu_3672_p2 <= (tmp_92_fu_3585_p3 and select_ln416_5_fu_3635_p3);
    and_ln786_27_fu_3690_p2 <= (xor_ln786_15_fu_3684_p2 and tmp_89_reg_6598);
    and_ln786_28_fu_3934_p2 <= (tmp_95_reg_6725 and or_ln786_3_fu_3928_p2);
    and_ln786_29_fu_4057_p2 <= (tmp_97_fu_3985_p3 and or_ln786_4_fu_4051_p2);
    and_ln786_2_fu_1713_p2 <= (p_Result_7_fu_1627_p3 and deleted_ones_1_fu_1693_p3);
    and_ln786_30_fu_4322_p2 <= (tmp_102_fu_4235_p3 and select_ln416_6_fu_4285_p3);
    and_ln786_31_fu_4340_p2 <= (xor_ln786_18_fu_4334_p2 and tmp_99_reg_6766);
    and_ln786_32_fu_4494_p2 <= (tmp_107_fu_4407_p3 and select_ln416_7_fu_4457_p3);
    and_ln786_33_fu_4512_p2 <= (xor_ln786_19_fu_4506_p2 and tmp_104_reg_6796);
    and_ln786_34_fu_4755_p2 <= (tmp_112_fu_4668_p3 and select_ln416_8_fu_4718_p3);
    and_ln786_35_fu_4773_p2 <= (xor_ln786_20_fu_4767_p2 and tmp_109_reg_6893);
    and_ln786_36_fu_4930_p2 <= (tmp_115_reg_6962 and or_ln786_5_fu_4924_p2);
    and_ln786_37_fu_5077_p2 <= (tmp_117_fu_5005_p3 and or_ln786_6_fu_5071_p2);
    and_ln786_38_fu_5330_p2 <= (tmp_122_fu_5243_p3 and select_ln416_9_fu_5293_p3);
    and_ln786_39_fu_5348_p2 <= (xor_ln786_23_fu_5342_p2 and tmp_119_reg_7013);
    and_ln786_40_fu_5502_p2 <= (tmp_127_fu_5415_p3 and select_ln416_10_fu_5465_p3);
    and_ln786_41_fu_5520_p2 <= (xor_ln786_24_fu_5514_p2 and tmp_124_reg_7043);
    and_ln786_4_fu_820_p2 <= (p_Result_10_fu_786_p3 and or_ln416_fu_814_p2);
    and_ln786_5_fu_897_p2 <= (and_ln786_4_reg_6046 and Range2_all_ones_5_reg_6039);
    and_ln786_7_fu_1080_p2 <= (grp_fu_268_p3 and deleted_ones_2_fu_1049_p3);
    and_ln786_9_fu_1527_p2 <= (p_Result_16_fu_1440_p3 and deleted_ones_3_fu_1490_p3);
    and_ln786_fu_1280_p2 <= (p_Result_4_reg_6064 and deleted_ones_fu_1252_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state28 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_0_V_full_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp0_stage0_iter25_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
                ap_block_state27_pp0_stage0_iter25 <= (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_2_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_1_V_full_n = ap_const_logic_0)) or ((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (img_0_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    carry_10_fu_1434_p2 <= (xor_ln416_6_fu_1428_p2 and p_Result_15_fu_1393_p3);
    carry_2_fu_863_p2 <= (xor_ln416_2_fu_857_p2 and p_Result_3_reg_5849);
    carry_4_fu_1621_p2 <= (xor_ln416_3_fu_1615_p2 and p_Result_6_fu_1578_p3);
    carry_6_fu_780_p2 <= (xor_ln416_4_fu_774_p2 and select_ln746_4_fu_692_p3);
    carry_8_fu_1003_p2 <= (xor_ln416_fu_997_p2 and p_Result_12_reg_5886);
    carry_fu_1176_p2 <= (tmp_29_fu_1168_p3 xor ap_const_lv1_1);
    col_fu_585_p2 <= std_logic_vector(unsigned(select_ln746_fu_481_p3) + unsigned(ap_const_lv4_1));
    deleted_ones_1_fu_1693_p3 <= 
        and_ln779_1_fu_1687_p2 when (carry_4_fu_1621_p2(0) = '1') else 
        Range1_all_ones_1_fu_1661_p2;
    deleted_ones_2_fu_1049_p3 <= 
        and_ln779_2_fu_1044_p2 when (carry_8_fu_1003_p2(0) = '1') else 
        Range1_all_ones_3_fu_1024_p2;
    deleted_ones_3_fu_1490_p3 <= 
        and_ln779_3_fu_1484_p2 when (carry_10_fu_1434_p2(0) = '1') else 
        Range1_all_ones_4_fu_1453_p2;
    deleted_ones_fu_1252_p3 <= 
        and_ln779_fu_1247_p2 when (carry_2_reg_6057(0) = '1') else 
        Range1_all_ones_fu_1228_p2;
    deleted_zeros_1_fu_1796_p3 <= 
        Range1_all_ones_1_reg_6177 when (carry_4_reg_6167(0) = '1') else 
        Range1_all_zeros_1_reg_6182;
    deleted_zeros_2_fu_1036_p3 <= 
        Range1_all_ones_3_fu_1024_p2 when (carry_8_fu_1003_p2(0) = '1') else 
        Range1_all_zeros_2_fu_1030_p2;
    deleted_zeros_3_fu_1463_p3 <= 
        Range1_all_ones_4_fu_1453_p2 when (carry_10_fu_1434_p2(0) = '1') else 
        Range1_all_zeros_3_fu_1458_p2;
    deleted_zeros_fu_1240_p3 <= 
        Range1_all_ones_fu_1228_p2 when (carry_2_reg_6057(0) = '1') else 
        Range1_all_zeros_fu_1234_p2;

    grp_fu_268_p1_assign_proc : process(ap_CS_fsm_state1, ap_block_pp0_stage0, r_V_3_fu_375_p2, r_V_3_reg_5870, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            grp_fu_268_p1 <= r_V_3_reg_5870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_268_p1 <= r_V_3_fu_375_p2;
        else 
            grp_fu_268_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_268_p3 <= grp_fu_268_p1(32 downto 32);
    icmp_ln1497_1_fu_3812_p2 <= "0" when (tmp_94_fu_3802_p4 = ap_const_lv2_1) else "1";
    icmp_ln1497_2_fu_4808_p2 <= "0" when (tmp_114_fu_4798_p4 = ap_const_lv2_1) else "1";
    icmp_ln1497_3_fu_5613_p2 <= "0" when (tmp_129_fu_5603_p4 = ap_const_lv2_1) else "1";
    icmp_ln1497_fu_2792_p2 <= "0" when (tmp_74_fu_2782_p4 = ap_const_lv2_1) else "1";
    icmp_ln26_fu_463_p2 <= "1" when (indvar_flatten_reg_235 = ap_const_lv6_30) else "0";
    icmp_ln28_fu_475_p2 <= "1" when (p_Val2_1_reg_257 = ap_const_lv4_8) else "0";
    icmp_ln414_10_fu_3545_p2 <= "0" when (trunc_ln414_8_reg_6605 = ap_const_lv15_0) else "1";
    icmp_ln414_11_fu_4195_p2 <= "0" when (trunc_ln414_9_reg_6773 = ap_const_lv15_0) else "1";
    icmp_ln414_12_fu_4367_p2 <= "0" when (trunc_ln414_10_reg_6803 = ap_const_lv15_0) else "1";
    icmp_ln414_13_fu_4628_p2 <= "0" when (trunc_ln414_11_reg_6900 = ap_const_lv15_0) else "1";
    icmp_ln414_14_fu_5203_p2 <= "0" when (trunc_ln414_12_reg_7020 = ap_const_lv15_0) else "1";
    icmp_ln414_15_fu_5375_p2 <= "0" when (trunc_ln414_13_reg_7050 = ap_const_lv15_0) else "1";
    icmp_ln414_16_fu_579_p2 <= "0" when (tmp_4_fu_571_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_1_fu_1586_p2 <= "0" when (trunc_ln414_1_reg_6125 = ap_const_lv15_0) else "1";
    icmp_ln414_2_fu_744_p2 <= "0" when (tmp_s_fu_736_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_3_fu_962_p2 <= "0" when (trunc_ln718_2_fu_959_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_4_fu_1400_p2 <= "0" when (trunc_ln414_2_reg_6104 = ap_const_lv15_0) else "1";
    icmp_ln414_5_fu_2177_p2 <= "0" when (trunc_ln414_3_reg_6274 = ap_const_lv15_0) else "1";
    icmp_ln414_6_fu_2349_p2 <= "0" when (trunc_ln414_4_reg_6304 = ap_const_lv15_0) else "1";
    icmp_ln414_7_fu_2521_p2 <= "0" when (trunc_ln414_5_reg_6334 = ap_const_lv15_0) else "1";
    icmp_ln414_8_fu_3201_p2 <= "0" when (trunc_ln414_6_reg_6545 = ap_const_lv15_0) else "1";
    icmp_ln414_9_fu_3373_p2 <= "0" when (trunc_ln414_7_reg_6575 = ap_const_lv15_0) else "1";
    icmp_ln414_fu_829_p2 <= "0" when (trunc_ln718_fu_826_p1 = ap_const_lv14_0) else "1";
    icmp_ln768_10_fu_5433_p2 <= "1" when (p_Result_125_i_3_reg_7060 = ap_const_lv3_0) else "0";
    icmp_ln768_1_fu_2407_p2 <= "1" when (p_Result_125_i_reg_6314 = ap_const_lv3_0) else "0";
    icmp_ln768_2_fu_2579_p2 <= "1" when (p_Result_130_i_reg_6344 = ap_const_lv5_0) else "0";
    icmp_ln768_3_fu_3259_p2 <= "1" when (p_Result_120_i_1_reg_6555 = ap_const_lv3_0) else "0";
    icmp_ln768_4_fu_3431_p2 <= "1" when (p_Result_125_i_1_reg_6585 = ap_const_lv3_0) else "0";
    icmp_ln768_5_fu_3603_p2 <= "1" when (p_Result_130_i_1_reg_6615 = ap_const_lv5_0) else "0";
    icmp_ln768_6_fu_4253_p2 <= "1" when (p_Result_120_i_2_reg_6783 = ap_const_lv3_0) else "0";
    icmp_ln768_7_fu_4425_p2 <= "1" when (p_Result_125_i_2_reg_6813 = ap_const_lv3_0) else "0";
    icmp_ln768_8_fu_4686_p2 <= "1" when (p_Result_130_i_2_reg_6910 = ap_const_lv5_0) else "0";
    icmp_ln768_9_fu_5261_p2 <= "1" when (p_Result_120_i_3_reg_7030 = ap_const_lv3_0) else "0";
    icmp_ln768_fu_2235_p2 <= "1" when (p_Result_120_i_reg_6284 = ap_const_lv3_0) else "0";
    icmp_ln785_1_fu_2960_p2 <= "0" when (tmp_9_fu_2950_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_2_fu_3895_p2 <= "0" when (p_Result_112_i_2_reg_6731 = ap_const_lv2_0) else "1";
    icmp_ln785_3_fu_4015_p2 <= "0" when (tmp_11_fu_4005_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_4_fu_4893_p2 <= "0" when (p_Result_112_i_3_reg_6980 = ap_const_lv2_0) else "1";
    icmp_ln785_5_fu_5035_p2 <= "0" when (tmp_13_fu_5025_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_2849_p2 <= "0" when (p_Result_112_i_1_fu_2839_p4 = ap_const_lv2_0) else "1";
    icmp_ln786_1_fu_2990_p2 <= "0" when (tmp_9_fu_2950_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_2_fu_3923_p2 <= "0" when (p_Result_112_i_2_reg_6731 = ap_const_lv2_3) else "1";
    icmp_ln786_3_fu_4045_p2 <= "0" when (tmp_11_fu_4005_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_4_fu_4919_p2 <= "0" when (p_Result_112_i_3_reg_6980 = ap_const_lv2_3) else "1";
    icmp_ln786_5_fu_5065_p2 <= "0" when (tmp_13_fu_5025_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_2879_p2 <= "0" when (p_Result_112_i_1_fu_2839_p4 = ap_const_lv2_3) else "1";
    icmp_ln879_10_fu_3593_p2 <= "1" when (p_Result_129_i_1_reg_6610 = ap_const_lv4_F) else "0";
    icmp_ln879_11_fu_3598_p2 <= "1" when (p_Result_130_i_1_reg_6615 = ap_const_lv5_1F) else "0";
    icmp_ln879_12_fu_4243_p2 <= "1" when (p_Result_119_i_2_reg_6778 = ap_const_lv2_3) else "0";
    icmp_ln879_13_fu_4248_p2 <= "1" when (p_Result_120_i_2_reg_6783 = ap_const_lv3_7) else "0";
    icmp_ln879_14_fu_4415_p2 <= "1" when (p_Result_124_i_2_reg_6808 = ap_const_lv2_3) else "0";
    icmp_ln879_15_fu_4420_p2 <= "1" when (p_Result_125_i_2_reg_6813 = ap_const_lv3_7) else "0";
    icmp_ln879_16_fu_4676_p2 <= "1" when (p_Result_129_i_2_reg_6905 = ap_const_lv4_F) else "0";
    icmp_ln879_17_fu_4681_p2 <= "1" when (p_Result_130_i_2_reg_6910 = ap_const_lv5_1F) else "0";
    icmp_ln879_18_fu_5251_p2 <= "1" when (p_Result_119_i_3_reg_7025 = ap_const_lv2_3) else "0";
    icmp_ln879_19_fu_5256_p2 <= "1" when (p_Result_120_i_3_reg_7030 = ap_const_lv3_7) else "0";
    icmp_ln879_1_fu_2230_p2 <= "1" when (p_Result_120_i_reg_6284 = ap_const_lv3_7) else "0";
    icmp_ln879_20_fu_5423_p2 <= "1" when (p_Result_124_i_3_reg_7055 = ap_const_lv2_3) else "0";
    icmp_ln879_21_fu_5428_p2 <= "1" when (p_Result_125_i_3_reg_7060 = ap_const_lv3_7) else "0";
    icmp_ln879_2_fu_2397_p2 <= "1" when (p_Result_124_i_reg_6309 = ap_const_lv2_3) else "0";
    icmp_ln879_3_fu_2402_p2 <= "1" when (p_Result_125_i_reg_6314 = ap_const_lv3_7) else "0";
    icmp_ln879_4_fu_2569_p2 <= "1" when (p_Result_129_i_reg_6339 = ap_const_lv4_F) else "0";
    icmp_ln879_5_fu_2574_p2 <= "1" when (p_Result_130_i_reg_6344 = ap_const_lv5_1F) else "0";
    icmp_ln879_6_fu_3249_p2 <= "1" when (p_Result_119_i_1_reg_6550 = ap_const_lv2_3) else "0";
    icmp_ln879_7_fu_3254_p2 <= "1" when (p_Result_120_i_1_reg_6555 = ap_const_lv3_7) else "0";
    icmp_ln879_8_fu_3421_p2 <= "1" when (p_Result_124_i_1_reg_6580 = ap_const_lv2_3) else "0";
    icmp_ln879_9_fu_3426_p2 <= "1" when (p_Result_125_i_1_reg_6585 = ap_const_lv3_7) else "0";
    icmp_ln879_fu_2225_p2 <= "1" when (p_Result_119_i_reg_6279 = ap_const_lv2_3) else "0";
    imag_btm_V_fu_1136_p3 <= 
        select_ln340_4_fu_1120_p3 when (or_ln340_10_fu_1114_p2(0) = '1') else 
        select_ln388_3_fu_1128_p3;
    imag_top_V_fu_951_p3 <= 
        select_ln340_3_fu_935_p3 when (or_ln340_7_fu_929_p2(0) = '1') else 
        select_ln388_2_fu_943_p3;

    img_0_data_stream_0_V_blk_n_assign_proc : process(img_0_data_stream_0_V_full_n, ap_enable_reg_pp0_iter25, ap_block_pp0_stage0, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))) then 
            img_0_data_stream_0_V_blk_n <= img_0_data_stream_0_V_full_n;
        else 
            img_0_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_0_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln746_reg_5946_pp0_iter24_reg),8));

    img_0_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_0_data_stream_0_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_1_V_blk_n_assign_proc : process(img_0_data_stream_1_V_full_n, ap_enable_reg_pp0_iter25, ap_block_pp0_stage0, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))) then 
            img_0_data_stream_1_V_blk_n <= img_0_data_stream_1_V_full_n;
        else 
            img_0_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_1_V_din <= tmp_132_fu_5673_p1;

    img_0_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_0_data_stream_1_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_2_V_blk_n_assign_proc : process(img_0_data_stream_2_V_full_n, ap_enable_reg_pp0_iter25, ap_block_pp0_stage0, icmp_ln26_reg_5927_pp0_iter24_reg)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))) then 
            img_0_data_stream_2_V_blk_n <= img_0_data_stream_2_V_full_n;
        else 
            img_0_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_2_V_din <= tmp_132_fu_5673_p1;

    img_0_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter25, icmp_ln26_reg_5927_pp0_iter24_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln26_reg_5927_pp0_iter24_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_0_data_stream_2_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        lhs_V_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_fu_1758_p3),19));

    mul_ln1118_10_fu_5816_p0 <= sext_ln1116_10_fu_5156_p1(18 - 1 downto 0);
    mul_ln1118_10_fu_5816_p1 <= sext_ln1116_10_fu_5156_p1(18 - 1 downto 0);
    mul_ln1118_12_fu_5691_p0 <= mul_ln1118_12_fu_5691_p00(17 - 1 downto 0);
    mul_ln1118_12_fu_5691_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_26_fu_621_p3),31));
    mul_ln1118_12_fu_5691_p1 <= ap_const_lv31_1555(14 - 1 downto 0);
    mul_ln1118_1_fu_5726_p0 <= sext_ln1116_1_fu_2099_p1(18 - 1 downto 0);
    mul_ln1118_1_fu_5726_p1 <= sext_ln1116_1_fu_2099_p1(18 - 1 downto 0);
    mul_ln1118_2_fu_5736_p0 <= sext_ln1116_2_fu_2130_p1(19 - 1 downto 0);
    mul_ln1118_2_fu_5736_p1 <= sext_ln1116_2_fu_2130_p1(19 - 1 downto 0);
    mul_ln1118_3_fu_5746_p0 <= sext_ln1116_3_fu_3092_p1(18 - 1 downto 0);
    mul_ln1118_3_fu_5746_p1 <= sext_ln1116_3_fu_3092_p1(18 - 1 downto 0);
    mul_ln1118_4_fu_5756_p0 <= sext_ln1116_4_fu_3123_p1(18 - 1 downto 0);
    mul_ln1118_4_fu_5756_p1 <= sext_ln1116_4_fu_3123_p1(18 - 1 downto 0);
    mul_ln1118_5_fu_5766_p0 <= sext_ln1116_5_fu_3154_p1(19 - 1 downto 0);
    mul_ln1118_5_fu_5766_p1 <= sext_ln1116_5_fu_3154_p1(19 - 1 downto 0);
    mul_ln1118_6_fu_5776_p0 <= sext_ln1116_6_fu_4105_p1(18 - 1 downto 0);
    mul_ln1118_6_fu_5776_p1 <= sext_ln1116_6_fu_4105_p1(18 - 1 downto 0);
    mul_ln1118_7_fu_5786_p0 <= sext_ln1116_7_fu_4136_p1(18 - 1 downto 0);
    mul_ln1118_7_fu_5786_p1 <= sext_ln1116_7_fu_4136_p1(18 - 1 downto 0);
    mul_ln1118_8_fu_5796_p0 <= sext_ln1116_8_fu_4523_p1(19 - 1 downto 0);
    mul_ln1118_8_fu_5796_p1 <= sext_ln1116_8_fu_4523_p1(19 - 1 downto 0);
    mul_ln1118_9_fu_5806_p0 <= sext_ln1116_9_fu_5125_p1(18 - 1 downto 0);
    mul_ln1118_9_fu_5806_p1 <= sext_ln1116_9_fu_5125_p1(18 - 1 downto 0);
    mul_ln1118_fu_5716_p0 <= sext_ln1116_fu_2068_p1(18 - 1 downto 0);
    mul_ln1118_fu_5716_p1 <= sext_ln1116_fu_2068_p1(18 - 1 downto 0);
    or_ln340_10_fu_1114_p2 <= (or_ln340_11_fu_1109_p2 or and_ln781_3_fu_1057_p2);
    or_ln340_11_fu_1109_p2 <= (xor_ln785_5_reg_5896 or and_ln786_7_fu_1080_p2);
    or_ln340_12_fu_1550_p2 <= (underflow_4_fu_1545_p2 or overflow_6_fu_1521_p2);
    or_ln340_13_fu_1741_p2 <= (or_ln340_14_fu_1737_p2 or and_ln781_4_reg_6136);
    or_ln340_14_fu_1737_p2 <= (xor_ln785_8_reg_6141 or and_ln786_9_reg_6146);
    or_ln340_15_fu_1875_p2 <= (xor_ln340_1_fu_1870_p2 or p_Result_18_reg_6222);
    or_ln340_16_fu_1946_p2 <= (xor_ln340_3_fu_1940_p2 or tmp_56_fu_1914_p3);
    or_ln340_17_fu_2020_p2 <= (xor_ln340_5_fu_2014_p2 or tmp_58_fu_1988_p3);
    or_ln340_18_fu_2327_p2 <= (and_ln786_15_fu_2322_p2 or and_ln785_fu_2298_p2);
    or_ln340_19_fu_2677_p2 <= (xor_ln785_10_reg_6361 or and_ln786_14_reg_6366);
    or_ln340_1_fu_1313_p2 <= (or_ln340_2_fu_1308_p2 or and_ln781_fu_1259_p2);
    or_ln340_20_fu_2681_p2 <= (or_ln340_19_fu_2677_p2 or and_ln781_5_reg_6356);
    or_ln340_21_fu_2499_p2 <= (and_ln786_17_fu_2494_p2 or and_ln785_1_fu_2470_p2);
    or_ln340_22_fu_2706_p2 <= (xor_ln785_12_reg_6392 or and_ln786_16_reg_6397);
    or_ln340_23_fu_2710_p2 <= (or_ln340_22_fu_2706_p2 or and_ln781_6_reg_6387);
    or_ln340_24_fu_2671_p2 <= (and_ln786_19_fu_2666_p2 or and_ln785_2_fu_2642_p2);
    or_ln340_25_fu_2735_p2 <= (xor_ln785_14_reg_6423 or and_ln786_18_reg_6428);
    or_ln340_26_fu_2739_p2 <= (or_ln340_25_fu_2735_p2 or and_ln781_7_reg_6418);
    or_ln340_27_fu_3008_p2 <= (and_ln786_20_reg_6490 or and_ln785_16_reg_6484);
    or_ln340_28_fu_3017_p2 <= (xor_ln340_6_fu_3012_p2 or and_ln785_16_reg_6484);
    or_ln340_29_fu_3043_p2 <= (and_ln786_21_reg_6509 or and_ln785_17_reg_6503);
    or_ln340_2_fu_1308_p2 <= (xor_ln785_1_reg_5859 or and_ln786_fu_1280_p2);
    or_ln340_30_fu_3052_p2 <= (xor_ln340_7_fu_3047_p2 or and_ln785_17_reg_6503);
    or_ln340_31_fu_3351_p2 <= (and_ln786_23_fu_3346_p2 or and_ln785_3_fu_3322_p2);
    or_ln340_32_fu_3701_p2 <= (xor_ln785_18_reg_6632 or and_ln786_22_reg_6637);
    or_ln340_33_fu_3705_p2 <= (or_ln340_32_fu_3701_p2 or and_ln781_8_reg_6627);
    or_ln340_34_fu_3523_p2 <= (and_ln786_25_fu_3518_p2 or and_ln785_4_fu_3494_p2);
    or_ln340_35_fu_3730_p2 <= (xor_ln785_20_reg_6663 or and_ln786_24_reg_6668);
    or_ln340_36_fu_3734_p2 <= (or_ln340_35_fu_3730_p2 or and_ln781_9_reg_6658);
    or_ln340_37_fu_3695_p2 <= (and_ln786_27_fu_3690_p2 or and_ln785_5_fu_3666_p2);
    or_ln340_38_fu_3759_p2 <= (xor_ln785_22_reg_6694 or and_ln786_26_reg_6699);
    or_ln340_39_fu_3763_p2 <= (or_ln340_38_fu_3759_p2 or and_ln781_10_reg_6689);
    or_ln340_3_fu_1817_p2 <= (underflow_1_reg_6203 or overflow_2_fu_1812_p2);
    or_ln340_40_fu_3939_p2 <= (and_ln786_28_fu_3934_p2 or and_ln785_18_fu_3911_p2);
    or_ln340_41_fu_3951_p2 <= (xor_ln340_8_fu_3945_p2 or and_ln785_18_fu_3911_p2);
    or_ln340_42_fu_4063_p2 <= (and_ln786_29_fu_4057_p2 or and_ln785_19_fu_4033_p2);
    or_ln340_43_fu_4075_p2 <= (xor_ln340_9_fu_4069_p2 or and_ln785_19_fu_4033_p2);
    or_ln340_44_fu_4345_p2 <= (and_ln786_31_fu_4340_p2 or and_ln785_6_fu_4316_p2);
    or_ln340_45_fu_4554_p2 <= (xor_ln785_26_reg_6835 or and_ln786_30_reg_6840);
    or_ln340_46_fu_4558_p2 <= (or_ln340_45_fu_4554_p2 or and_ln781_11_reg_6830);
    or_ln340_47_fu_4517_p2 <= (and_ln786_33_fu_4512_p2 or and_ln785_7_fu_4488_p2);
    or_ln340_48_fu_4583_p2 <= (xor_ln785_28_reg_6866 or and_ln786_32_reg_6871);
    or_ln340_49_fu_4587_p2 <= (or_ln340_48_fu_4583_p2 or and_ln781_12_reg_6861);
    or_ln340_4_fu_1826_p2 <= (or_ln340_5_fu_1822_p2 or and_ln781_1_reg_6187);
    or_ln340_50_fu_4778_p2 <= (and_ln786_35_fu_4773_p2 or and_ln785_8_fu_4749_p2);
    or_ln340_51_fu_4864_p2 <= (xor_ln785_30_reg_6932 or and_ln786_34_reg_6937);
    or_ln340_52_fu_4868_p2 <= (or_ln340_51_fu_4864_p2 or and_ln781_13_reg_6927);
    or_ln340_53_fu_4935_p2 <= (and_ln786_36_fu_4930_p2 or and_ln785_20_fu_4908_p2);
    or_ln340_54_fu_4947_p2 <= (xor_ln340_10_fu_4941_p2 or and_ln785_20_fu_4908_p2);
    or_ln340_55_fu_5083_p2 <= (and_ln786_37_fu_5077_p2 or and_ln785_21_fu_5053_p2);
    or_ln340_56_fu_5095_p2 <= (xor_ln340_11_fu_5089_p2 or and_ln785_21_fu_5053_p2);
    or_ln340_57_fu_5353_p2 <= (and_ln786_39_fu_5348_p2 or and_ln785_9_fu_5324_p2);
    or_ln340_58_fu_5531_p2 <= (xor_ln785_34_reg_7077 or and_ln786_38_reg_7082);
    or_ln340_59_fu_5535_p2 <= (or_ln340_58_fu_5531_p2 or and_ln781_14_reg_7072);
    or_ln340_5_fu_1822_p2 <= (xor_ln785_3_reg_6192 or and_ln786_2_reg_6198);
    or_ln340_60_fu_5525_p2 <= (and_ln786_41_fu_5520_p2 or and_ln785_10_fu_5496_p2);
    or_ln340_61_fu_5560_p2 <= (xor_ln785_36_reg_7108 or and_ln786_40_reg_7113);
    or_ln340_62_fu_5564_p2 <= (or_ln340_61_fu_5560_p2 or and_ln781_15_reg_7103);
    or_ln340_6_fu_918_p2 <= (underflow_2_fu_913_p2 or overflow_4_fu_892_p2);
    or_ln340_7_fu_929_p2 <= (or_ln340_8_fu_924_p2 or and_ln781_2_fu_879_p2);
    or_ln340_8_fu_924_p2 <= (select_ln746_7_reg_6012 or and_ln786_5_fu_897_p2);
    or_ln340_9_fu_1103_p2 <= (underflow_3_fu_1098_p2 or overflow_5_fu_1075_p2);
    or_ln340_fu_1302_p2 <= (underflow_fu_1297_p2 or overflow_1_fu_1275_p2);
    or_ln416_1_fu_808_p2 <= (xor_ln416_5_fu_802_p2 or tmp_42_fu_766_p3);
    or_ln416_fu_814_p2 <= (select_ln746_6_fu_726_p3 or or_ln416_1_fu_808_p2);
    or_ln785_10_fu_2966_p2 <= (tmp_78_fu_2942_p3 or icmp_ln785_1_fu_2960_p2);
    or_ln785_11_fu_3311_p2 <= (xor_ln785_17_fu_3305_p2 or tmp_82_fu_3241_p3);
    or_ln785_12_fu_3483_p2 <= (xor_ln785_19_fu_3477_p2 or tmp_87_fu_3413_p3);
    or_ln785_13_fu_3655_p2 <= (xor_ln785_21_fu_3649_p2 or tmp_92_fu_3585_p3);
    or_ln785_14_fu_3900_p2 <= (tmp_96_fu_3887_p3 or icmp_ln785_2_fu_3895_p2);
    or_ln785_15_fu_4021_p2 <= (tmp_98_fu_3997_p3 or icmp_ln785_3_fu_4015_p2);
    or_ln785_16_fu_4305_p2 <= (xor_ln785_25_fu_4299_p2 or tmp_102_fu_4235_p3);
    or_ln785_17_fu_4477_p2 <= (xor_ln785_27_fu_4471_p2 or tmp_107_fu_4407_p3);
    or_ln785_18_fu_4738_p2 <= (xor_ln785_29_fu_4732_p2 or tmp_112_fu_4668_p3);
    or_ln785_19_fu_4898_p2 <= (tmp_116_reg_6974 or icmp_ln785_4_fu_4893_p2);
    or_ln785_1_fu_1807_p2 <= (xor_ln785_2_fu_1801_p2 or p_Result_7_reg_6172);
    or_ln785_20_fu_5041_p2 <= (tmp_118_fu_5017_p3 or icmp_ln785_5_fu_5035_p2);
    or_ln785_21_fu_5313_p2 <= (xor_ln785_33_fu_5307_p2 or tmp_122_fu_5243_p3);
    or_ln785_22_fu_5485_p2 <= (xor_ln785_35_fu_5479_p2 or tmp_127_fu_5415_p3);
    or_ln785_3_fu_887_p2 <= (xor_ln785_4_fu_883_p2 or p_Result_10_reg_6034);
    or_ln785_4_fu_1069_p2 <= (xor_ln785_6_fu_1063_p2 or grp_fu_268_p3);
    or_ln785_5_fu_1510_p2 <= (xor_ln785_7_fu_1504_p2 or p_Result_16_fu_1440_p3);
    or_ln785_6_fu_2287_p2 <= (xor_ln785_9_fu_2281_p2 or tmp_62_fu_2217_p3);
    or_ln785_7_fu_2459_p2 <= (xor_ln785_11_fu_2453_p2 or tmp_67_fu_2389_p3);
    or_ln785_8_fu_2631_p2 <= (xor_ln785_13_fu_2625_p2 or tmp_72_fu_2561_p3);
    or_ln785_9_fu_2855_p2 <= (tmp_76_fu_2831_p3 or icmp_ln785_fu_2849_p2);
    or_ln785_fu_1270_p2 <= (xor_ln785_fu_1264_p2 or p_Result_4_reg_6064);
    or_ln786_10_fu_1086_p2 <= (and_ln786_7_fu_1080_p2 or and_ln781_3_fu_1057_p2);
    or_ln786_11_fu_1533_p2 <= (and_ln786_9_fu_1527_p2 or and_ln781_4_fu_1498_p2);
    or_ln786_12_fu_2310_p2 <= (and_ln786_14_fu_2304_p2 or and_ln781_5_fu_2275_p2);
    or_ln786_13_fu_2482_p2 <= (and_ln786_16_fu_2476_p2 or and_ln781_6_fu_2447_p2);
    or_ln786_14_fu_2654_p2 <= (and_ln786_18_fu_2648_p2 or and_ln781_7_fu_2619_p2);
    or_ln786_15_fu_3334_p2 <= (and_ln786_22_fu_3328_p2 or and_ln781_8_fu_3299_p2);
    or_ln786_16_fu_3506_p2 <= (and_ln786_24_fu_3500_p2 or and_ln781_9_fu_3471_p2);
    or_ln786_17_fu_3678_p2 <= (and_ln786_26_fu_3672_p2 or and_ln781_10_fu_3643_p2);
    or_ln786_18_fu_4328_p2 <= (and_ln786_30_fu_4322_p2 or and_ln781_11_fu_4293_p2);
    or_ln786_19_fu_4500_p2 <= (and_ln786_32_fu_4494_p2 or and_ln781_12_fu_4465_p2);
    or_ln786_1_fu_2885_p2 <= (xor_ln786_11_fu_2873_p2 or icmp_ln786_fu_2879_p2);
    or_ln786_20_fu_4761_p2 <= (and_ln786_34_fu_4755_p2 or and_ln781_13_fu_4726_p2);
    or_ln786_21_fu_5336_p2 <= (and_ln786_38_fu_5330_p2 or and_ln781_14_fu_5301_p2);
    or_ln786_22_fu_5508_p2 <= (and_ln786_40_fu_5502_p2 or and_ln781_15_fu_5473_p2);
    or_ln786_2_fu_2996_p2 <= (xor_ln786_12_fu_2984_p2 or icmp_ln786_1_fu_2990_p2);
    or_ln786_3_fu_3928_p2 <= (xor_ln786_16_fu_3917_p2 or icmp_ln786_2_fu_3923_p2);
    or_ln786_4_fu_4051_p2 <= (xor_ln786_17_fu_4039_p2 or icmp_ln786_3_fu_4045_p2);
    or_ln786_5_fu_4924_p2 <= (xor_ln786_21_fu_4914_p2 or icmp_ln786_4_fu_4919_p2);
    or_ln786_6_fu_5071_p2 <= (xor_ln786_22_fu_5059_p2 or icmp_ln786_5_fu_5065_p2);
    or_ln786_7_fu_1190_p2 <= (p_Result_1_fu_1182_p3 or carry_fu_1176_p2);
    or_ln786_8_fu_1719_p2 <= (and_ln786_2_fu_1713_p2 or and_ln781_1_fu_1701_p2);
    or_ln786_9_fu_901_p2 <= (and_ln786_5_fu_897_p2 or and_ln781_2_fu_879_p2);
    or_ln786_fu_1285_p2 <= (and_ln786_fu_1280_p2 or and_ln781_fu_1259_p2);
    overflow_1_fu_1275_p2 <= (xor_ln785_1_reg_5859 and or_ln785_fu_1270_p2);
    overflow_2_fu_1812_p2 <= (xor_ln785_3_reg_6192 and or_ln785_1_fu_1807_p2);
    overflow_4_fu_892_p2 <= (select_ln746_7_reg_6012 and or_ln785_3_fu_887_p2);
    overflow_5_fu_1075_p2 <= (xor_ln785_5_reg_5896 and or_ln785_4_fu_1069_p2);
    overflow_6_fu_1521_p2 <= (xor_ln785_8_fu_1516_p2 and or_ln785_5_fu_1510_p2);
    overflow_fu_543_p2 <= (tmp_27_fu_535_p3 or p_Result_s_fu_527_p3);
    p_Result_10_fu_786_p3 <= p_Val2_14_fu_760_p2(15 downto 15);
    p_Result_112_i_1_fu_2839_p4 <= add_ln1192_2_fu_2812_p2(19 downto 18);
    p_Result_11_fu_382_p3 <= r_V_3_fu_375_p2(34 downto 34);
    p_Result_15_fu_1393_p3 <= r_V_4_reg_6090(32 downto 32);
    p_Result_16_fu_1440_p3 <= p_Val2_19_fu_1414_p2(17 downto 17);
    p_Result_1_fu_1182_p3 <= p_Val2_2_fu_1158_p2(15 downto 15);
    p_Result_2_fu_305_p3 <= r_V_fu_299_p2(35 downto 35);
    p_Result_5_fu_1560_p3 <= ret_V_fu_1556_p2(35 downto 35);
    p_Result_6_fu_1578_p3 <= ret_V_fu_1556_p2(32 downto 32);
    p_Result_7_fu_1627_p3 <= p_Val2_9_fu_1601_p2(17 downto 17);
    p_Result_84_i_fu_1204_p4 <= r_V_reg_5831(35 downto 34);
    p_Result_85_i_fu_1219_p4 <= r_V_reg_5831(35 downto 33);
    p_Result_8_fu_426_p3 <= p_Val2_s_reg_246(2 downto 2);
    p_Result_s_fu_527_p3 <= select_ln746_fu_481_p3(2 downto 2);
    p_Val2_11_fu_434_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_8_fu_426_p3(0) = '1') else 
        shl_ln1_fu_418_p3;
    p_Val2_14_fu_760_p2 <= std_logic_vector(unsigned(zext_ln402_fu_756_p1) + unsigned(sext_ln746_fu_680_p1));
    p_Val2_16_fu_982_p3 <= (tmp_5_fu_973_p4 & and_ln414_1_fu_968_p2);
    p_Val2_18_fu_1384_p4 <= r_V_4_reg_6090(32 downto 15);
    p_Val2_19_fu_1414_p2 <= std_logic_vector(unsigned(zext_ln415_3_fu_1410_p1) + unsigned(p_Val2_18_fu_1384_p4));
    p_Val2_20_fu_1758_p3 <= 
        select_ln340_5_fu_1746_p3 when (or_ln340_13_fu_1741_p2(0) = '1') else 
        select_ln388_4_fu_1752_p3;
    p_Val2_22_fu_1783_p1 <= im_V;
    p_Val2_22_fu_1783_p2 <= std_logic_vector(signed(p_Val2_20_fu_1758_p3) + signed(p_Val2_22_fu_1783_p1));
    p_Val2_24_fu_1844_p3 <= 
        select_ln340_1_fu_1831_p3 when (or_ln340_4_fu_1826_p2(0) = '1') else 
        select_ln388_1_fu_1838_p3;
    p_Val2_25_fu_1894_p3 <= 
        select_ln340_6_fu_1880_p3 when (or_ln340_15_fu_1875_p2(0) = '1') else 
        select_ln388_5_fu_1887_p3;
    p_Val2_2_fu_1158_p2 <= std_logic_vector(unsigned(zext_ln415_fu_1155_p1) + unsigned(sext_ln718_fu_1151_p1));
    p_Val2_5_fu_844_p2 <= std_logic_vector(unsigned(zext_ln415_1_fu_840_p1) + unsigned(p_Val2_4_reg_5844));
    p_Val2_8_fu_1568_p4 <= ret_V_fu_1556_p2(32 downto 15);
    p_Val2_9_fu_1601_p2 <= std_logic_vector(unsigned(zext_ln415_2_fu_1597_p1) + unsigned(p_Val2_8_fu_1568_p4));
    p_s_fu_5619_p3 <= 
        ap_const_lv3_5 when (icmp_ln1497_3_fu_5613_p2(0) = '1') else 
        ap_const_lv3_4;
    r_V_2_fu_5682_p0 <= ap_const_lv31_1555(14 - 1 downto 0);
    r_V_2_fu_5682_p1 <= r_V_2_fu_5682_p10(17 - 1 downto 0);
    r_V_2_fu_5682_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_11_fu_434_p3),31));
    r_V_3_fu_375_p2 <= std_logic_vector(unsigned(ap_const_lv35_0) - unsigned(sext_ln1118_4_fu_371_p1));
    r_V_fu_299_p2 <= std_logic_vector(signed(sext_ln1118_fu_283_p1) - signed(sext_ln1118_3_fu_295_p1));
    real_btm_V_fu_1333_p3 <= 
        select_ln340_fu_1319_p3 when (or_ln340_1_fu_1313_p2(0) = '1') else 
        select_ln388_fu_1326_p3;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    real_top_V_fu_1196_p3 <= 
        sext_ln415_fu_1164_p1 when (or_ln786_7_fu_1190_p2(0) = '1') else 
        ap_const_lv18_20000;
    ret_V_1_fu_591_p2 <= (trunc_ln703_reg_5912 xor ap_const_lv30_20000000);
    ret_V_2_fu_1770_p2 <= std_logic_vector(signed(lhs_V_fu_1766_p1) + signed(sext_ln703_8_reg_5902));
    ret_V_fu_1556_p2 <= std_logic_vector(signed(sext_ln728_reg_5865) + signed(r_V_1_reg_6120));
        rhs_V_1_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_24_reg_6229_pp0_iter10_reg),20));

    rhs_V_fu_351_p3 <= (re_V & ap_const_lv15_0);
    select_ln1497_1_fu_5645_p3 <= 
        select_ln1497_fu_5637_p3 when (icmp_ln1497_reg_6471_pp0_iter23_reg(0) = '1') else 
        ap_const_lv2_1;
    select_ln1497_fu_5637_p3 <= 
        ap_const_lv2_2 when (and_ln1497_fu_5632_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln26_fu_507_p3 <= 
        add_ln26_1_fu_489_p2 when (icmp_ln28_fu_475_p2(0) = '1') else 
        p_Val2_s_reg_246;
    select_ln340_10_fu_2715_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_21_reg_6407(0) = '1') else 
        add_ln415_1_reg_6381;
    select_ln340_11_fu_2744_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_24_reg_6438(0) = '1') else 
        add_ln415_2_reg_6412;
    select_ln340_12_fu_3022_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_27_fu_3008_p2(0) = '1') else 
        add_ln703_reg_6478;
    select_ln340_13_fu_3057_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_29_fu_3043_p2(0) = '1') else 
        add_ln703_1_reg_6497;
    select_ln340_14_fu_3710_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_31_reg_6647(0) = '1') else 
        add_ln415_3_reg_6621;
    select_ln340_15_fu_3739_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_34_reg_6678(0) = '1') else 
        add_ln415_4_reg_6652;
    select_ln340_16_fu_3768_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_37_reg_6709(0) = '1') else 
        add_ln415_5_reg_6683;
    select_ln340_17_fu_3957_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_40_fu_3939_p2(0) = '1') else 
        add_ln703_2_fu_3883_p2;
    select_ln340_18_fu_4081_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_42_fu_4063_p2(0) = '1') else 
        add_ln703_3_fu_3993_p2;
    select_ln340_19_fu_4563_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_44_reg_6850(0) = '1') else 
        add_ln415_6_reg_6824;
    select_ln340_1_fu_1831_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_3_fu_1817_p2(0) = '1') else 
        p_Val2_9_reg_6161;
    select_ln340_20_fu_4592_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_47_reg_6881(0) = '1') else 
        add_ln415_7_reg_6855;
    select_ln340_21_fu_4873_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_50_reg_6947(0) = '1') else 
        add_ln415_8_reg_6921;
    select_ln340_22_fu_4953_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_53_fu_4935_p2(0) = '1') else 
        add_ln703_4_reg_6968;
    select_ln340_23_fu_5101_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_55_fu_5083_p2(0) = '1') else 
        add_ln703_5_fu_5013_p2;
    select_ln340_24_fu_5540_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_57_reg_7092(0) = '1') else 
        add_ln415_9_reg_7066;
    select_ln340_25_fu_5569_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_60_reg_7123(0) = '1') else 
        add_ln415_10_reg_7097;
    select_ln340_26_fu_621_p3 <= 
        ap_const_lv17_1FFFF when (tmp_15_reg_5956(0) = '1') else 
        shl_ln746_mid1_fu_614_p3;
    select_ln340_27_fu_549_p3 <= 
        ap_const_lv17_1FFFF when (overflow_fu_543_p2(0) = '1') else 
        trunc_ln2_fu_519_p3;
    select_ln340_34_fu_1972_p3 <= 
        select_ln340_7_fu_1952_p3 when (or_ln340_16_fu_1946_p2(0) = '1') else 
        zext_ln388_fu_1968_p1;
    select_ln340_35_fu_2046_p3 <= 
        select_ln340_8_fu_2026_p3 when (or_ln340_17_fu_2020_p2(0) = '1') else 
        zext_ln388_1_fu_2042_p1;
    select_ln340_36_fu_2698_p3 <= 
        select_ln340_9_fu_2686_p3 when (or_ln340_20_fu_2681_p2(0) = '1') else 
        select_ln388_8_fu_2692_p3;
    select_ln340_37_fu_2727_p3 <= 
        select_ln340_10_fu_2715_p3 when (or_ln340_23_fu_2710_p2(0) = '1') else 
        select_ln388_9_fu_2721_p3;
    select_ln340_38_fu_2756_p3 <= 
        select_ln340_11_fu_2744_p3 when (or_ln340_26_fu_2739_p2(0) = '1') else 
        select_ln388_10_fu_2750_p3;
    select_ln340_39_fu_3035_p3 <= 
        select_ln340_12_fu_3022_p3 when (or_ln340_28_fu_3017_p2(0) = '1') else 
        select_ln388_11_fu_3029_p3;
    select_ln340_3_fu_935_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_6_fu_918_p2(0) = '1') else 
        sext_ln415_1_fu_876_p1;
    select_ln340_40_fu_3070_p3 <= 
        select_ln340_13_fu_3057_p3 when (or_ln340_30_fu_3052_p2(0) = '1') else 
        select_ln388_12_fu_3064_p3;
    select_ln340_41_fu_3722_p3 <= 
        select_ln340_14_fu_3710_p3 when (or_ln340_33_fu_3705_p2(0) = '1') else 
        select_ln388_13_fu_3716_p3;
    select_ln340_42_fu_3751_p3 <= 
        select_ln340_15_fu_3739_p3 when (or_ln340_36_fu_3734_p2(0) = '1') else 
        select_ln388_14_fu_3745_p3;
    select_ln340_43_fu_3780_p3 <= 
        select_ln340_16_fu_3768_p3 when (or_ln340_39_fu_3763_p2(0) = '1') else 
        select_ln388_15_fu_3774_p3;
    select_ln340_44_fu_3973_p3 <= 
        select_ln340_17_fu_3957_p3 when (or_ln340_41_fu_3951_p2(0) = '1') else 
        select_ln388_16_fu_3965_p3;
    select_ln340_45_fu_4097_p3 <= 
        select_ln340_18_fu_4081_p3 when (or_ln340_43_fu_4075_p2(0) = '1') else 
        select_ln388_17_fu_4089_p3;
    select_ln340_46_fu_4575_p3 <= 
        select_ln340_19_fu_4563_p3 when (or_ln340_46_fu_4558_p2(0) = '1') else 
        select_ln388_18_fu_4569_p3;
    select_ln340_47_fu_4604_p3 <= 
        select_ln340_20_fu_4592_p3 when (or_ln340_49_fu_4587_p2(0) = '1') else 
        select_ln388_19_fu_4598_p3;
    select_ln340_48_fu_4885_p3 <= 
        select_ln340_21_fu_4873_p3 when (or_ln340_52_fu_4868_p2(0) = '1') else 
        select_ln388_20_fu_4879_p3;
    select_ln340_49_fu_4967_p3 <= 
        select_ln340_22_fu_4953_p3 when (or_ln340_54_fu_4947_p2(0) = '1') else 
        select_ln388_21_fu_4960_p3;
    select_ln340_4_fu_1120_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_9_fu_1103_p2(0) = '1') else 
        p_Val2_16_fu_982_p3;
    select_ln340_50_fu_5117_p3 <= 
        select_ln340_23_fu_5101_p3 when (or_ln340_56_fu_5095_p2(0) = '1') else 
        select_ln388_22_fu_5109_p3;
    select_ln340_51_fu_5552_p3 <= 
        select_ln340_24_fu_5540_p3 when (or_ln340_59_fu_5535_p2(0) = '1') else 
        select_ln388_23_fu_5546_p3;
    select_ln340_52_fu_5581_p3 <= 
        select_ln340_25_fu_5569_p3 when (or_ln340_62_fu_5564_p2(0) = '1') else 
        select_ln388_24_fu_5575_p3;
    select_ln340_5_fu_1746_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_12_reg_6156(0) = '1') else 
        p_Val2_19_reg_6130;
    select_ln340_6_fu_1880_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_1866_p2(0) = '1') else 
        p_Val2_22_reg_6216;
    select_ln340_7_fu_1952_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_2_fu_1934_p2(0) = '1') else 
        p_Val2_24_fu_1844_p3;
    select_ln340_8_fu_2026_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_4_fu_2008_p2(0) = '1') else 
        p_Val2_25_fu_1894_p3;
    select_ln340_9_fu_2686_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_18_reg_6376(0) = '1') else 
        add_ln415_reg_6350;
    select_ln340_fu_1319_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_fu_1302_p2(0) = '1') else 
        p_Val2_5_reg_6051;
    select_ln388_10_fu_2750_p3 <= 
        ap_const_lv18_20000 when (and_ln786_19_reg_6433(0) = '1') else 
        add_ln415_2_reg_6412;
    select_ln388_11_fu_3029_p3 <= 
        ap_const_lv18_20000 when (and_ln786_20_reg_6490(0) = '1') else 
        add_ln703_reg_6478;
    select_ln388_12_fu_3064_p3 <= 
        ap_const_lv18_20000 when (and_ln786_21_reg_6509(0) = '1') else 
        add_ln703_1_reg_6497;
    select_ln388_13_fu_3716_p3 <= 
        ap_const_lv18_20000 when (and_ln786_23_reg_6642(0) = '1') else 
        add_ln415_3_reg_6621;
    select_ln388_14_fu_3745_p3 <= 
        ap_const_lv18_20000 when (and_ln786_25_reg_6673(0) = '1') else 
        add_ln415_4_reg_6652;
    select_ln388_15_fu_3774_p3 <= 
        ap_const_lv18_20000 when (and_ln786_27_reg_6704(0) = '1') else 
        add_ln415_5_reg_6683;
    select_ln388_16_fu_3965_p3 <= 
        ap_const_lv18_20000 when (and_ln786_28_fu_3934_p2(0) = '1') else 
        add_ln703_2_fu_3883_p2;
    select_ln388_17_fu_4089_p3 <= 
        ap_const_lv18_20000 when (and_ln786_29_fu_4057_p2(0) = '1') else 
        add_ln703_3_fu_3993_p2;
    select_ln388_18_fu_4569_p3 <= 
        ap_const_lv18_20000 when (and_ln786_31_reg_6845(0) = '1') else 
        add_ln415_6_reg_6824;
    select_ln388_19_fu_4598_p3 <= 
        ap_const_lv18_20000 when (and_ln786_33_reg_6876(0) = '1') else 
        add_ln415_7_reg_6855;
    select_ln388_1_fu_1838_p3 <= 
        ap_const_lv18_20000 when (underflow_1_reg_6203(0) = '1') else 
        p_Val2_9_reg_6161;
    select_ln388_20_fu_4879_p3 <= 
        ap_const_lv18_20000 when (and_ln786_35_reg_6942(0) = '1') else 
        add_ln415_8_reg_6921;
    select_ln388_21_fu_4960_p3 <= 
        ap_const_lv18_20000 when (and_ln786_36_fu_4930_p2(0) = '1') else 
        add_ln703_4_reg_6968;
    select_ln388_22_fu_5109_p3 <= 
        ap_const_lv18_20000 when (and_ln786_37_fu_5077_p2(0) = '1') else 
        add_ln703_5_fu_5013_p2;
    select_ln388_23_fu_5546_p3 <= 
        ap_const_lv18_20000 when (and_ln786_39_reg_7087(0) = '1') else 
        add_ln415_9_reg_7066;
    select_ln388_24_fu_5575_p3 <= 
        ap_const_lv18_20000 when (and_ln786_41_reg_7118(0) = '1') else 
        add_ln415_10_reg_7097;
    select_ln388_2_fu_943_p3 <= 
        ap_const_lv18_20000 when (underflow_2_fu_913_p2(0) = '1') else 
        sext_ln415_1_fu_876_p1;
    select_ln388_3_fu_1128_p3 <= 
        ap_const_lv18_20000 when (underflow_3_fu_1098_p2(0) = '1') else 
        p_Val2_16_fu_982_p3;
    select_ln388_4_fu_1752_p3 <= 
        ap_const_lv18_20000 when (underflow_4_reg_6151(0) = '1') else 
        p_Val2_19_reg_6130;
    select_ln388_5_fu_1887_p3 <= 
        ap_const_lv18_20000 when (underflow_5_fu_1861_p2(0) = '1') else 
        p_Val2_22_reg_6216;
    select_ln388_6_fu_1960_p3 <= 
        ap_const_lv17_0 when (and_ln786_12_fu_1928_p2(0) = '1') else 
        trunc_ln700_fu_1852_p1;
    select_ln388_7_fu_2034_p3 <= 
        ap_const_lv17_0 when (and_ln786_13_fu_2002_p2(0) = '1') else 
        trunc_ln700_1_fu_1902_p1;
    select_ln388_8_fu_2692_p3 <= 
        ap_const_lv18_20000 when (and_ln786_15_reg_6371(0) = '1') else 
        add_ln415_reg_6350;
    select_ln388_9_fu_2721_p3 <= 
        ap_const_lv18_20000 when (and_ln786_17_reg_6402(0) = '1') else 
        add_ln415_1_reg_6381;
    select_ln388_fu_1326_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_1297_p2(0) = '1') else 
        p_Val2_5_reg_6051;
    select_ln416_10_fu_5465_p3 <= 
        and_ln779_14_fu_5459_p2 when (and_ln416_10_fu_5409_p2(0) = '1') else 
        icmp_ln879_21_fu_5428_p2;
    select_ln416_1_fu_2439_p3 <= 
        and_ln779_5_fu_2433_p2 when (and_ln416_1_fu_2383_p2(0) = '1') else 
        icmp_ln879_3_fu_2402_p2;
    select_ln416_2_fu_2611_p3 <= 
        and_ln779_6_fu_2605_p2 when (and_ln416_2_fu_2555_p2(0) = '1') else 
        icmp_ln879_5_fu_2574_p2;
    select_ln416_3_fu_3291_p3 <= 
        and_ln779_7_fu_3285_p2 when (and_ln416_3_fu_3235_p2(0) = '1') else 
        icmp_ln879_7_fu_3254_p2;
    select_ln416_4_fu_3463_p3 <= 
        and_ln779_8_fu_3457_p2 when (and_ln416_4_fu_3407_p2(0) = '1') else 
        icmp_ln879_9_fu_3426_p2;
    select_ln416_5_fu_3635_p3 <= 
        and_ln779_9_fu_3629_p2 when (and_ln416_5_fu_3579_p2(0) = '1') else 
        icmp_ln879_11_fu_3598_p2;
    select_ln416_6_fu_4285_p3 <= 
        and_ln779_10_fu_4279_p2 when (and_ln416_6_fu_4229_p2(0) = '1') else 
        icmp_ln879_13_fu_4248_p2;
    select_ln416_7_fu_4457_p3 <= 
        and_ln779_11_fu_4451_p2 when (and_ln416_7_fu_4401_p2(0) = '1') else 
        icmp_ln879_15_fu_4420_p2;
    select_ln416_8_fu_4718_p3 <= 
        and_ln779_12_fu_4712_p2 when (and_ln416_8_fu_4662_p2(0) = '1') else 
        icmp_ln879_17_fu_4681_p2;
    select_ln416_9_fu_5293_p3 <= 
        and_ln779_13_fu_5287_p2 when (and_ln416_9_fu_5237_p2(0) = '1') else 
        icmp_ln879_19_fu_5256_p2;
    select_ln416_fu_2267_p3 <= 
        and_ln779_4_fu_2261_p2 when (and_ln416_fu_2211_p2(0) = '1') else 
        icmp_ln879_1_fu_2230_p2;
    select_ln746_1_fu_647_p3 <= 
        xor_ln1193_1_fu_642_p2 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        ret_V_1_reg_5981;
    select_ln746_3_fu_674_p3 <= 
        trunc_ln708_15_mid1_fu_664_p4 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        trunc_ln708_s_reg_5986;
    select_ln746_4_fu_692_p3 <= 
        tmp_18_fu_684_p3 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        p_Result_9_reg_5991;
    select_ln746_5_fu_712_p3 <= 
        tmp_19_fu_698_p3 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        tmp_21_fu_705_p3;
    select_ln746_6_fu_726_p3 <= 
        tmp_23_fu_719_p3 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        tmp_14_reg_5922_pp0_iter1_reg;
    select_ln746_7_fu_653_p3 <= 
        tmp_17_reg_6007 when (icmp_ln28_reg_5936_pp0_iter1_reg(0) = '1') else 
        tmp_12_reg_5917_pp0_iter1_reg;
    select_ln746_fu_481_p3 <= 
        ap_const_lv4_0 when (icmp_ln28_fu_475_p2(0) = '1') else 
        p_Val2_1_reg_257;
    select_ln777_10_fu_5438_p3 <= 
        icmp_ln879_21_fu_5428_p2 when (and_ln416_10_fu_5409_p2(0) = '1') else 
        icmp_ln768_10_fu_5433_p2;
    select_ln777_1_fu_2412_p3 <= 
        icmp_ln879_3_fu_2402_p2 when (and_ln416_1_fu_2383_p2(0) = '1') else 
        icmp_ln768_1_fu_2407_p2;
    select_ln777_2_fu_2584_p3 <= 
        icmp_ln879_5_fu_2574_p2 when (and_ln416_2_fu_2555_p2(0) = '1') else 
        icmp_ln768_2_fu_2579_p2;
    select_ln777_3_fu_3264_p3 <= 
        icmp_ln879_7_fu_3254_p2 when (and_ln416_3_fu_3235_p2(0) = '1') else 
        icmp_ln768_3_fu_3259_p2;
    select_ln777_4_fu_3436_p3 <= 
        icmp_ln879_9_fu_3426_p2 when (and_ln416_4_fu_3407_p2(0) = '1') else 
        icmp_ln768_4_fu_3431_p2;
    select_ln777_5_fu_3608_p3 <= 
        icmp_ln879_11_fu_3598_p2 when (and_ln416_5_fu_3579_p2(0) = '1') else 
        icmp_ln768_5_fu_3603_p2;
    select_ln777_6_fu_4258_p3 <= 
        icmp_ln879_13_fu_4248_p2 when (and_ln416_6_fu_4229_p2(0) = '1') else 
        icmp_ln768_6_fu_4253_p2;
    select_ln777_7_fu_4430_p3 <= 
        icmp_ln879_15_fu_4420_p2 when (and_ln416_7_fu_4401_p2(0) = '1') else 
        icmp_ln768_7_fu_4425_p2;
    select_ln777_8_fu_4691_p3 <= 
        icmp_ln879_17_fu_4681_p2 when (and_ln416_8_fu_4662_p2(0) = '1') else 
        icmp_ln768_8_fu_4686_p2;
    select_ln777_9_fu_5266_p3 <= 
        icmp_ln879_19_fu_5256_p2 when (and_ln416_9_fu_5237_p2(0) = '1') else 
        icmp_ln768_9_fu_5261_p2;
    select_ln777_fu_2240_p3 <= 
        icmp_ln879_1_fu_2230_p2 when (and_ln416_fu_2211_p2(0) = '1') else 
        icmp_ln768_fu_2235_p2;
        sext_ln1116_10_fu_5156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_50_reg_7001),36));

        sext_ln1116_1_fu_2099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_35_reg_6250),36));

        sext_ln1116_2_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_reg_6255),38));

        sext_ln1116_3_fu_3092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_39_reg_6516),36));

        sext_ln1116_4_fu_3123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_40_reg_6521),36));

        sext_ln1116_5_fu_3154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_4_reg_6526),38));

        sext_ln1116_6_fu_4105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_44_reg_6747),36));

        sext_ln1116_7_fu_4136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_45_reg_6753),36));

        sext_ln1116_8_fu_4523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_8_reg_6819),38));

        sext_ln1116_9_fu_5125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_49_reg_6986_pp0_iter21_reg),36));

        sext_ln1116_fu_2068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_34_reg_6245),36));

        sext_ln1118_3_fu_295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_287_p3),36));

        sext_ln1118_4_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_363_p3),35));

        sext_ln1118_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_275_p3),36));

        sext_ln415_1_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_14_reg_6023),18));

        sext_ln415_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_fu_1158_p2),18));

        sext_ln703_10_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_40_fu_3070_p3),19));

        sext_ln703_11_fu_3788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_41_fu_3722_p3),19));

        sext_ln703_12_fu_3792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_42_fu_3751_p3),19));

        sext_ln703_13_fu_3828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_3_fu_3818_p2),20));

        sext_ln703_14_fu_3855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_43_fu_3780_p3),19));

        sext_ln703_15_fu_3865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_4_fu_3859_p2),20));

        sext_ln703_16_fu_3869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_42_fu_3751_p3),20));

        sext_ln703_18_fu_4167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_44_reg_6747),19));

        sext_ln703_19_fu_4170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_45_reg_6753),19));

        sext_ln703_1_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_35_fu_2046_p3),19));

        sext_ln703_20_fu_4784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_46_fu_4575_p3),19));

        sext_ln703_21_fu_4788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_47_fu_4604_p3),19));

        sext_ln703_22_fu_4824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_6_fu_4814_p2),20));

        sext_ln703_23_fu_4975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_48_fu_4885_p3),19));

        sext_ln703_24_fu_4984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_7_fu_4979_p2),20));

        sext_ln703_25_fu_4988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_47_reg_6916),20));

        sext_ln703_26_fu_2764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_25_reg_6237_pp0_iter10_reg),20));

        sext_ln703_27_fu_5593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_51_fu_5552_p3),19));

        sext_ln703_28_fu_5589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_52_fu_5581_p3),19));

        sext_ln703_2_fu_2770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_36_reg_6443),19));

        sext_ln703_3_fu_2773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_37_reg_6448),19));

        sext_ln703_4_fu_2808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_fu_2798_p2),20));

        sext_ln703_5_fu_2897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_38_reg_6454),19));

        sext_ln703_6_fu_2906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_1_fu_2900_p2),20));

        sext_ln703_7_fu_2910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_37_reg_6448),20));

    sext_ln703_8_fu_410_p0 <= im_V;
        sext_ln703_8_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_8_fu_410_p0),19));

        sext_ln703_9_fu_3078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_39_fu_3035_p3),19));

        sext_ln703_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln340_34_fu_1972_p3),19));

        sext_ln718_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_1144_p3),16));

        sext_ln728_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_351_p3),36));

        sext_ln746_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln746_3_fu_674_p3),16));

    shl_ln1118_1_fu_287_p3 <= (zoom_factor_V & ap_const_lv15_0);
    shl_ln1118_2_fu_363_p3 <= (zoom_factor_V & ap_const_lv16_0);
    shl_ln1_fu_418_p3 <= (trunc_ln746_fu_414_p1 & ap_const_lv15_0);
    shl_ln746_mid1_fu_614_p3 <= (trunc_ln746_1_reg_5951 & ap_const_lv15_0);
    shl_ln_fu_275_p3 <= (zoom_factor_V & ap_const_lv17_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1193_1_fu_2900_p2 <= std_logic_vector(signed(sext_ln703_5_fu_2897_p1) - signed(sext_ln703_2_fu_2770_p1));
    sub_ln1193_2_fu_2913_p2 <= std_logic_vector(signed(sext_ln703_6_fu_2906_p1) - signed(sext_ln703_7_fu_2910_p1));
    sub_ln1193_3_fu_3818_p2 <= std_logic_vector(signed(sext_ln703_11_fu_3788_p1) - signed(sext_ln703_12_fu_3792_p1));
    sub_ln1193_4_fu_3859_p2 <= std_logic_vector(signed(sext_ln703_14_fu_3855_p1) - signed(sext_ln703_11_fu_3788_p1));
    sub_ln1193_5_fu_3873_p2 <= std_logic_vector(signed(sext_ln703_15_fu_3865_p1) - signed(sext_ln703_16_fu_3869_p1));
    sub_ln1193_6_fu_4814_p2 <= std_logic_vector(signed(sext_ln703_20_fu_4784_p1) - signed(sext_ln703_21_fu_4788_p1));
    sub_ln1193_7_fu_4979_p2 <= std_logic_vector(signed(sext_ln703_23_fu_4975_p1) - signed(sext_ln703_20_reg_6952));
    sub_ln1193_8_fu_4991_p2 <= std_logic_vector(signed(sext_ln703_24_fu_4984_p1) - signed(sext_ln703_25_fu_4988_p1));
    sub_ln1193_fu_2798_p2 <= std_logic_vector(signed(sext_ln703_2_fu_2770_p1) - signed(sext_ln703_3_fu_2773_p1));
    tmp_100_fu_4188_p3 <= mul_ln1118_6_reg_6759(32 downto 32);
    tmp_101_fu_4215_p3 <= add_ln415_6_fu_4209_p2(17 downto 17);
    tmp_102_fu_4235_p3 <= add_ln415_6_fu_4209_p2(17 downto 17);
    tmp_103_fu_4266_p3 <= mul_ln1118_6_reg_6759(33 downto 33);
    tmp_105_fu_4360_p3 <= mul_ln1118_7_reg_6789(32 downto 32);
    tmp_106_fu_4387_p3 <= add_ln415_7_fu_4381_p2(17 downto 17);
    tmp_107_fu_4407_p3 <= add_ln415_7_fu_4381_p2(17 downto 17);
    tmp_108_fu_4438_p3 <= mul_ln1118_7_reg_6789(33 downto 33);
    tmp_10_fu_390_p3 <= r_V_3_fu_375_p2(33 downto 33);
    tmp_110_fu_4621_p3 <= mul_ln1118_8_reg_6886(32 downto 32);
    tmp_111_fu_4648_p3 <= add_ln415_8_fu_4642_p2(17 downto 17);
    tmp_112_fu_4668_p3 <= add_ln415_8_fu_4642_p2(17 downto 17);
    tmp_113_fu_4699_p3 <= mul_ln1118_8_reg_6886(33 downto 33);
    tmp_114_fu_4798_p4 <= add_ln1192_9_fu_4792_p2(18 downto 17);
    tmp_117_fu_5005_p3 <= add_ln1192_11_fu_5001_p2(19 downto 19);
    tmp_118_fu_5017_p3 <= add_ln703_5_fu_5013_p2(17 downto 17);
    tmp_11_fu_4005_p4 <= add_ln1192_7_fu_3981_p2(19 downto 18);
    tmp_120_fu_5196_p3 <= mul_ln1118_9_reg_7006(32 downto 32);
    tmp_121_fu_5223_p3 <= add_ln415_9_fu_5217_p2(17 downto 17);
    tmp_122_fu_5243_p3 <= add_ln415_9_fu_5217_p2(17 downto 17);
    tmp_123_fu_5274_p3 <= mul_ln1118_9_reg_7006(33 downto 33);
    tmp_125_fu_5368_p3 <= mul_ln1118_10_reg_7036(32 downto 32);
    tmp_126_fu_5395_p3 <= add_ln415_10_fu_5389_p2(17 downto 17);
    tmp_127_fu_5415_p3 <= add_ln415_10_fu_5389_p2(17 downto 17);
    tmp_128_fu_5446_p3 <= mul_ln1118_10_reg_7036(33 downto 33);
    tmp_129_fu_5603_p4 <= add_ln1192_12_fu_5597_p2(18 downto 17);
    tmp_131_fu_5665_p3 <= 
        p_s_fu_5619_p3 when (and_ln1497_2_fu_5660_p2(0) = '1') else 
        zext_ln1497_fu_5652_p1;
    tmp_132_fu_5673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_131_reg_7128),8));
    tmp_13_fu_5025_p4 <= add_ln1192_11_fu_5001_p2(19 downto 18);
    tmp_18_fu_684_p3 <= xor_ln1193_1_fu_642_p2(29 downto 29);
    tmp_19_fu_698_p3 <= mul_ln1118_12_reg_5996(14 downto 14);
    tmp_21_fu_705_p3 <= r_V_2_reg_5907_pp0_iter1_reg(14 downto 14);
    tmp_23_fu_719_p3 <= mul_ln1118_12_reg_5996(29 downto 29);
    tmp_27_fu_535_p3 <= select_ln746_fu_481_p3(3 downto 3);
    tmp_29_fu_1168_p3 <= p_Val2_2_fu_1158_p2(15 downto 15);
    tmp_39_fu_1607_p3 <= p_Val2_9_fu_1601_p2(17 downto 17);
    tmp_3_fu_1635_p4 <= ret_V_fu_1556_p2(35 downto 34);
    tmp_41_fu_1673_p3 <= ret_V_fu_1556_p2(33 downto 33);
    tmp_42_fu_766_p3 <= p_Val2_14_fu_760_p2(15 downto 15);
    tmp_45_fu_990_p3 <= r_V_3_reg_5870(32 downto 32);
    tmp_4_fu_571_p3 <= (trunc_ln414_fu_567_p1 & ap_const_lv12_0);
    tmp_50_fu_1420_p3 <= p_Val2_19_fu_1414_p2(17 downto 17);
    tmp_52_fu_1471_p3 <= r_V_4_reg_6090(33 downto 33);
    tmp_55_fu_1906_p3 <= p_Val2_24_fu_1844_p3(17 downto 17);
    tmp_56_fu_1914_p3 <= p_Val2_24_fu_1844_p3(17 downto 17);
    tmp_57_fu_1980_p3 <= p_Val2_25_fu_1894_p3(17 downto 17);
    tmp_58_fu_1988_p3 <= p_Val2_25_fu_1894_p3(17 downto 17);
    tmp_5_fu_973_p4 <= r_V_3_reg_5870(32 downto 16);
    tmp_60_fu_2170_p3 <= mul_ln1118_reg_6260(32 downto 32);
    tmp_61_fu_2197_p3 <= add_ln415_fu_2191_p2(17 downto 17);
    tmp_62_fu_2217_p3 <= add_ln415_fu_2191_p2(17 downto 17);
    tmp_63_fu_2248_p3 <= mul_ln1118_reg_6260(33 downto 33);
    tmp_65_fu_2342_p3 <= mul_ln1118_1_reg_6290(32 downto 32);
    tmp_66_fu_2369_p3 <= add_ln415_1_fu_2363_p2(17 downto 17);
    tmp_67_fu_2389_p3 <= add_ln415_1_fu_2363_p2(17 downto 17);
    tmp_68_fu_2420_p3 <= mul_ln1118_1_reg_6290(33 downto 33);
    tmp_6_fu_1651_p4 <= ret_V_fu_1556_p2(35 downto 33);
    tmp_70_fu_2514_p3 <= mul_ln1118_2_reg_6320(32 downto 32);
    tmp_71_fu_2541_p3 <= add_ln415_2_fu_2535_p2(17 downto 17);
    tmp_72_fu_2561_p3 <= add_ln415_2_fu_2535_p2(17 downto 17);
    tmp_73_fu_2592_p3 <= mul_ln1118_2_reg_6320(33 downto 33);
    tmp_74_fu_2782_p4 <= add_ln1192_1_fu_2776_p2(18 downto 17);
    tmp_75_fu_2818_p3 <= add_ln1192_2_fu_2812_p2(19 downto 19);
    tmp_76_fu_2831_p3 <= add_ln703_fu_2826_p2(17 downto 17);
    tmp_77_fu_2929_p3 <= add_ln1192_3_fu_2923_p2(19 downto 19);
    tmp_78_fu_2942_p3 <= add_ln703_1_fu_2937_p2(17 downto 17);
    tmp_7_fu_331_p3 <= r_V_fu_299_p2(33 downto 33);
    tmp_80_fu_3194_p3 <= mul_ln1118_3_reg_6531(32 downto 32);
    tmp_81_fu_3221_p3 <= add_ln415_3_fu_3215_p2(17 downto 17);
    tmp_82_fu_3241_p3 <= add_ln415_3_fu_3215_p2(17 downto 17);
    tmp_83_fu_3272_p3 <= mul_ln1118_3_reg_6531(33 downto 33);
    tmp_85_fu_3366_p3 <= mul_ln1118_4_reg_6561(32 downto 32);
    tmp_86_fu_3393_p3 <= add_ln415_4_fu_3387_p2(17 downto 17);
    tmp_87_fu_3413_p3 <= add_ln415_4_fu_3387_p2(17 downto 17);
    tmp_88_fu_3444_p3 <= mul_ln1118_4_reg_6561(33 downto 33);
    tmp_8_fu_1015_p4 <= r_V_3_reg_5870(34 downto 33);
    tmp_90_fu_3538_p3 <= mul_ln1118_5_reg_6591(32 downto 32);
    tmp_91_fu_3565_p3 <= add_ln415_5_fu_3559_p2(17 downto 17);
    tmp_92_fu_3585_p3 <= add_ln415_5_fu_3559_p2(17 downto 17);
    tmp_93_fu_3616_p3 <= mul_ln1118_5_reg_6591(33 downto 33);
    tmp_94_fu_3802_p4 <= add_ln1192_5_fu_3796_p2(18 downto 17);
    tmp_96_fu_3887_p3 <= add_ln703_2_fu_3883_p2(17 downto 17);
    tmp_97_fu_3985_p3 <= add_ln1192_7_fu_3981_p2(19 downto 19);
    tmp_98_fu_3997_p3 <= add_ln703_3_fu_3993_p2(17 downto 17);
    tmp_9_fu_2950_p4 <= add_ln1192_3_fu_2923_p2(19 downto 18);
    tmp_fu_849_p3 <= p_Val2_5_fu_844_p2(17 downto 17);
    tmp_s_fu_736_p3 <= (select_ln746_5_fu_712_p3 & trunc_ln718_1_fu_732_p1);
    trunc_ln1192_1_fu_2919_p1 <= sub_ln1193_2_fu_2913_p2(18 - 1 downto 0);
    trunc_ln1192_2_fu_3824_p1 <= sub_ln1193_3_fu_3818_p2(18 - 1 downto 0);
    trunc_ln1192_3_fu_3879_p1 <= sub_ln1193_5_fu_3873_p2(18 - 1 downto 0);
    trunc_ln1192_4_fu_4820_p1 <= sub_ln1193_6_fu_4814_p2(18 - 1 downto 0);
    trunc_ln1192_5_fu_4997_p1 <= sub_ln1193_8_fu_4991_p2(18 - 1 downto 0);
    trunc_ln1192_fu_2804_p1 <= sub_ln1193_fu_2798_p2(18 - 1 downto 0);
    trunc_ln2_fu_519_p3 <= (trunc_ln746_2_fu_515_p1 & ap_const_lv15_0);
    trunc_ln414_10_fu_4146_p1 <= mul_ln1118_7_fu_5786_p2(15 - 1 downto 0);
    trunc_ln414_11_fu_4533_p1 <= mul_ln1118_8_fu_5796_p2(15 - 1 downto 0);
    trunc_ln414_12_fu_5135_p1 <= mul_ln1118_9_fu_5806_p2(15 - 1 downto 0);
    trunc_ln414_13_fu_5166_p1 <= mul_ln1118_10_fu_5816_p2(15 - 1 downto 0);
    trunc_ln414_1_fu_1381_p1 <= r_V_1_fu_5709_p2(15 - 1 downto 0);
    trunc_ln414_2_fu_1354_p1 <= r_V_4_fu_5699_p2(15 - 1 downto 0);
    trunc_ln414_3_fu_2078_p1 <= mul_ln1118_fu_5716_p2(15 - 1 downto 0);
    trunc_ln414_4_fu_2109_p1 <= mul_ln1118_1_fu_5726_p2(15 - 1 downto 0);
    trunc_ln414_5_fu_2140_p1 <= mul_ln1118_2_fu_5736_p2(15 - 1 downto 0);
    trunc_ln414_6_fu_3102_p1 <= mul_ln1118_3_fu_5746_p2(15 - 1 downto 0);
    trunc_ln414_7_fu_3133_p1 <= mul_ln1118_4_fu_5756_p2(15 - 1 downto 0);
    trunc_ln414_8_fu_3164_p1 <= mul_ln1118_5_fu_5766_p2(15 - 1 downto 0);
    trunc_ln414_9_fu_4115_p1 <= mul_ln1118_6_fu_5776_p2(15 - 1 downto 0);
    trunc_ln414_fu_567_p1 <= select_ln340_27_fu_549_p3(3 - 1 downto 0);
    trunc_ln4_fu_2161_p4 <= mul_ln1118_reg_6260(32 downto 15);
    trunc_ln700_1_fu_1902_p1 <= p_Val2_25_fu_1894_p3(17 - 1 downto 0);
    trunc_ln700_fu_1852_p1 <= p_Val2_24_fu_1844_p3(17 - 1 downto 0);
    trunc_ln703_1_fu_632_p1 <= mul_ln1118_12_fu_5691_p2(30 - 1 downto 0);
    trunc_ln703_fu_446_p1 <= r_V_2_fu_5682_p2(30 - 1 downto 0);
    trunc_ln708_10_fu_5359_p4 <= mul_ln1118_10_reg_7036(32 downto 15);
    trunc_ln708_11_fu_1144_p3 <= (ap_const_lv1_1 & tmp_1_reg_5966_pp0_iter3_reg);
    trunc_ln708_15_mid1_fu_664_p4 <= xor_ln1193_1_fu_642_p2(29 downto 15);
    trunc_ln708_1_fu_2333_p4 <= mul_ln1118_1_reg_6290(32 downto 15);
    trunc_ln708_2_fu_2505_p4 <= mul_ln1118_2_reg_6320(32 downto 15);
    trunc_ln708_3_fu_3185_p4 <= mul_ln1118_3_reg_6531(32 downto 15);
    trunc_ln708_4_fu_3357_p4 <= mul_ln1118_4_reg_6561(32 downto 15);
    trunc_ln708_5_fu_3529_p4 <= mul_ln1118_5_reg_6591(32 downto 15);
    trunc_ln708_6_fu_4179_p4 <= mul_ln1118_6_reg_6759(32 downto 15);
    trunc_ln708_7_fu_4351_p4 <= mul_ln1118_7_reg_6789(32 downto 15);
    trunc_ln708_8_fu_4612_p4 <= mul_ln1118_8_reg_6886(32 downto 15);
    trunc_ln708_9_fu_5187_p4 <= mul_ln1118_9_reg_7006(32 downto 15);
    trunc_ln718_1_fu_732_p1 <= select_ln746_1_fu_647_p3(14 - 1 downto 0);
    trunc_ln718_2_fu_959_p1 <= r_V_3_reg_5870(14 - 1 downto 0);
    trunc_ln718_fu_826_p1 <= r_V_reg_5831(14 - 1 downto 0);
    trunc_ln746_1_fu_495_p1 <= add_ln26_1_fu_489_p2(2 - 1 downto 0);
    trunc_ln746_2_fu_515_p1 <= select_ln746_fu_481_p3(2 - 1 downto 0);
    trunc_ln746_fu_414_p1 <= p_Val2_s_reg_246(2 - 1 downto 0);
    underflow_1_fu_1731_p2 <= (xor_ln786_1_fu_1725_p2 and p_Result_5_fu_1560_p3);
    underflow_2_fu_913_p2 <= (xor_ln786_2_fu_907_p2 and xor_ln746_reg_6018);
    underflow_3_fu_1098_p2 <= (xor_ln786_3_fu_1092_p2 and p_Result_11_reg_5880);
    underflow_4_fu_1545_p2 <= (xor_ln786_4_fu_1539_p2 and p_Result_14_reg_6097);
    underflow_5_fu_1861_p2 <= (xor_ln786_5_fu_1856_p2 and p_Result_17_reg_6209);
    underflow_fu_1297_p2 <= (xor_ln786_fu_1291_p2 and p_Result_2_reg_5838);
    xor_ln1193_1_fu_642_p2 <= (trunc_ln703_1_reg_6002 xor ap_const_lv30_20000000);
    xor_ln1497_fu_5627_p2 <= (icmp_ln1497_1_reg_6714_pp0_iter23_reg xor ap_const_lv1_1);
    xor_ln340_10_fu_4941_p2 <= (ap_const_lv1_1 xor and_ln786_36_fu_4930_p2);
    xor_ln340_11_fu_5089_p2 <= (ap_const_lv1_1 xor and_ln786_37_fu_5077_p2);
    xor_ln340_1_fu_1870_p2 <= (p_Result_17_reg_6209 xor ap_const_lv1_1);
    xor_ln340_2_fu_1934_p2 <= (tmp_56_fu_1914_p3 xor tmp_55_fu_1906_p3);
    xor_ln340_3_fu_1940_p2 <= (tmp_55_fu_1906_p3 xor ap_const_lv1_1);
    xor_ln340_4_fu_2008_p2 <= (tmp_58_fu_1988_p3 xor tmp_57_fu_1980_p3);
    xor_ln340_5_fu_2014_p2 <= (tmp_57_fu_1980_p3 xor ap_const_lv1_1);
    xor_ln340_6_fu_3012_p2 <= (ap_const_lv1_1 xor and_ln786_20_reg_6490);
    xor_ln340_7_fu_3047_p2 <= (ap_const_lv1_1 xor and_ln786_21_reg_6509);
    xor_ln340_8_fu_3945_p2 <= (ap_const_lv1_1 xor and_ln786_28_fu_3934_p2);
    xor_ln340_9_fu_4069_p2 <= (ap_const_lv1_1 xor and_ln786_29_fu_4057_p2);
    xor_ln340_fu_1866_p2 <= (p_Result_18_reg_6222 xor p_Result_17_reg_6209);
    xor_ln416_10_fu_3229_p2 <= (tmp_81_fu_3221_p3 xor ap_const_lv1_1);
    xor_ln416_11_fu_3401_p2 <= (tmp_86_fu_3393_p3 xor ap_const_lv1_1);
    xor_ln416_12_fu_3573_p2 <= (tmp_91_fu_3565_p3 xor ap_const_lv1_1);
    xor_ln416_13_fu_4223_p2 <= (tmp_101_fu_4215_p3 xor ap_const_lv1_1);
    xor_ln416_14_fu_4395_p2 <= (tmp_106_fu_4387_p3 xor ap_const_lv1_1);
    xor_ln416_15_fu_4656_p2 <= (tmp_111_fu_4648_p3 xor ap_const_lv1_1);
    xor_ln416_16_fu_5231_p2 <= (tmp_121_fu_5223_p3 xor ap_const_lv1_1);
    xor_ln416_17_fu_5403_p2 <= (tmp_126_fu_5395_p3 xor ap_const_lv1_1);
    xor_ln416_2_fu_857_p2 <= (tmp_fu_849_p3 xor ap_const_lv1_1);
    xor_ln416_3_fu_1615_p2 <= (tmp_39_fu_1607_p3 xor ap_const_lv1_1);
    xor_ln416_4_fu_774_p2 <= (tmp_42_fu_766_p3 xor ap_const_lv1_1);
    xor_ln416_5_fu_802_p2 <= (select_ln746_4_fu_692_p3 xor ap_const_lv1_1);
    xor_ln416_6_fu_1428_p2 <= (tmp_50_fu_1420_p3 xor ap_const_lv1_1);
    xor_ln416_7_fu_2205_p2 <= (tmp_61_fu_2197_p3 xor ap_const_lv1_1);
    xor_ln416_8_fu_2377_p2 <= (tmp_66_fu_2369_p3 xor ap_const_lv1_1);
    xor_ln416_9_fu_2549_p2 <= (tmp_71_fu_2541_p3 xor ap_const_lv1_1);
    xor_ln416_fu_997_p2 <= (tmp_45_fu_990_p3 xor ap_const_lv1_1);
    xor_ln746_fu_658_p2 <= (select_ln746_7_fu_653_p3 xor ap_const_lv1_1);
    xor_ln779_10_fu_4273_p2 <= (tmp_103_fu_4266_p3 xor ap_const_lv1_1);
    xor_ln779_11_fu_4445_p2 <= (tmp_108_fu_4438_p3 xor ap_const_lv1_1);
    xor_ln779_12_fu_4706_p2 <= (tmp_113_fu_4699_p3 xor ap_const_lv1_1);
    xor_ln779_13_fu_5281_p2 <= (tmp_123_fu_5274_p3 xor ap_const_lv1_1);
    xor_ln779_14_fu_5453_p2 <= (tmp_128_fu_5446_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_398_p2 <= (tmp_10_fu_390_p3 xor ap_const_lv1_1);
    xor_ln779_2_fu_1681_p2 <= (tmp_41_fu_1673_p3 xor ap_const_lv1_1);
    xor_ln779_3_fu_1478_p2 <= (tmp_52_fu_1471_p3 xor ap_const_lv1_1);
    xor_ln779_4_fu_2255_p2 <= (tmp_63_fu_2248_p3 xor ap_const_lv1_1);
    xor_ln779_5_fu_2427_p2 <= (tmp_68_fu_2420_p3 xor ap_const_lv1_1);
    xor_ln779_6_fu_2599_p2 <= (tmp_73_fu_2592_p3 xor ap_const_lv1_1);
    xor_ln779_7_fu_3279_p2 <= (tmp_83_fu_3272_p3 xor ap_const_lv1_1);
    xor_ln779_8_fu_3451_p2 <= (tmp_88_fu_3444_p3 xor ap_const_lv1_1);
    xor_ln779_9_fu_3623_p2 <= (tmp_93_fu_3616_p3 xor ap_const_lv1_1);
    xor_ln779_fu_339_p2 <= (tmp_7_fu_331_p3 xor ap_const_lv1_1);
    xor_ln785_10_fu_2293_p2 <= (tmp_59_reg_6267 xor ap_const_lv1_1);
    xor_ln785_11_fu_2453_p2 <= (select_ln777_1_fu_2412_p3 xor ap_const_lv1_1);
    xor_ln785_12_fu_2465_p2 <= (tmp_64_reg_6297 xor ap_const_lv1_1);
    xor_ln785_13_fu_2625_p2 <= (select_ln777_2_fu_2584_p3 xor ap_const_lv1_1);
    xor_ln785_14_fu_2637_p2 <= (tmp_69_reg_6327 xor ap_const_lv1_1);
    xor_ln785_15_fu_2861_p2 <= (tmp_75_fu_2818_p3 xor ap_const_lv1_1);
    xor_ln785_16_fu_2972_p2 <= (tmp_77_fu_2929_p3 xor ap_const_lv1_1);
    xor_ln785_17_fu_3305_p2 <= (select_ln777_3_fu_3264_p3 xor ap_const_lv1_1);
    xor_ln785_18_fu_3317_p2 <= (tmp_79_reg_6538 xor ap_const_lv1_1);
    xor_ln785_19_fu_3477_p2 <= (select_ln777_4_fu_3436_p3 xor ap_const_lv1_1);
    xor_ln785_1_fu_345_p2 <= (p_Result_2_fu_305_p3 xor ap_const_lv1_1);
    xor_ln785_20_fu_3489_p2 <= (tmp_84_reg_6568 xor ap_const_lv1_1);
    xor_ln785_21_fu_3649_p2 <= (select_ln777_5_fu_3608_p3 xor ap_const_lv1_1);
    xor_ln785_22_fu_3661_p2 <= (tmp_89_reg_6598 xor ap_const_lv1_1);
    xor_ln785_23_fu_3906_p2 <= (tmp_95_reg_6725 xor ap_const_lv1_1);
    xor_ln785_24_fu_4027_p2 <= (tmp_97_fu_3985_p3 xor ap_const_lv1_1);
    xor_ln785_25_fu_4299_p2 <= (select_ln777_6_fu_4258_p3 xor ap_const_lv1_1);
    xor_ln785_26_fu_4311_p2 <= (tmp_99_reg_6766 xor ap_const_lv1_1);
    xor_ln785_27_fu_4471_p2 <= (select_ln777_7_fu_4430_p3 xor ap_const_lv1_1);
    xor_ln785_28_fu_4483_p2 <= (tmp_104_reg_6796 xor ap_const_lv1_1);
    xor_ln785_29_fu_4732_p2 <= (select_ln777_8_fu_4691_p3 xor ap_const_lv1_1);
    xor_ln785_2_fu_1801_p2 <= (deleted_zeros_1_fu_1796_p3 xor ap_const_lv1_1);
    xor_ln785_30_fu_4744_p2 <= (tmp_109_reg_6893 xor ap_const_lv1_1);
    xor_ln785_31_fu_4903_p2 <= (tmp_115_reg_6962 xor ap_const_lv1_1);
    xor_ln785_32_fu_5047_p2 <= (tmp_117_fu_5005_p3 xor ap_const_lv1_1);
    xor_ln785_33_fu_5307_p2 <= (select_ln777_9_fu_5266_p3 xor ap_const_lv1_1);
    xor_ln785_34_fu_5319_p2 <= (tmp_119_reg_7013 xor ap_const_lv1_1);
    xor_ln785_35_fu_5479_p2 <= (select_ln777_10_fu_5438_p3 xor ap_const_lv1_1);
    xor_ln785_36_fu_5491_p2 <= (tmp_124_reg_7043 xor ap_const_lv1_1);
    xor_ln785_3_fu_1707_p2 <= (p_Result_5_fu_1560_p3 xor ap_const_lv1_1);
    xor_ln785_4_fu_883_p2 <= (carry_6_reg_6028 xor Range2_all_ones_5_reg_6039);
    xor_ln785_5_fu_404_p2 <= (p_Result_11_fu_382_p3 xor ap_const_lv1_1);
    xor_ln785_6_fu_1063_p2 <= (deleted_zeros_2_fu_1036_p3 xor ap_const_lv1_1);
    xor_ln785_7_fu_1504_p2 <= (deleted_zeros_3_fu_1463_p3 xor ap_const_lv1_1);
    xor_ln785_8_fu_1516_p2 <= (p_Result_14_reg_6097 xor ap_const_lv1_1);
    xor_ln785_9_fu_2281_p2 <= (select_ln777_fu_2240_p3 xor ap_const_lv1_1);
    xor_ln785_fu_1264_p2 <= (deleted_zeros_fu_1240_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_2660_p2 <= (or_ln786_14_fu_2654_p2 xor ap_const_lv1_1);
    xor_ln786_11_fu_2873_p2 <= (tmp_76_fu_2831_p3 xor ap_const_lv1_1);
    xor_ln786_12_fu_2984_p2 <= (tmp_78_fu_2942_p3 xor ap_const_lv1_1);
    xor_ln786_13_fu_3340_p2 <= (or_ln786_15_fu_3334_p2 xor ap_const_lv1_1);
    xor_ln786_14_fu_3512_p2 <= (or_ln786_16_fu_3506_p2 xor ap_const_lv1_1);
    xor_ln786_15_fu_3684_p2 <= (or_ln786_17_fu_3678_p2 xor ap_const_lv1_1);
    xor_ln786_16_fu_3917_p2 <= (tmp_96_fu_3887_p3 xor ap_const_lv1_1);
    xor_ln786_17_fu_4039_p2 <= (tmp_98_fu_3997_p3 xor ap_const_lv1_1);
    xor_ln786_18_fu_4334_p2 <= (or_ln786_18_fu_4328_p2 xor ap_const_lv1_1);
    xor_ln786_19_fu_4506_p2 <= (or_ln786_19_fu_4500_p2 xor ap_const_lv1_1);
    xor_ln786_1_fu_1725_p2 <= (or_ln786_8_fu_1719_p2 xor ap_const_lv1_1);
    xor_ln786_20_fu_4767_p2 <= (or_ln786_20_fu_4761_p2 xor ap_const_lv1_1);
    xor_ln786_21_fu_4914_p2 <= (tmp_116_reg_6974 xor ap_const_lv1_1);
    xor_ln786_22_fu_5059_p2 <= (tmp_118_fu_5017_p3 xor ap_const_lv1_1);
    xor_ln786_23_fu_5342_p2 <= (or_ln786_21_fu_5336_p2 xor ap_const_lv1_1);
    xor_ln786_24_fu_5514_p2 <= (or_ln786_22_fu_5508_p2 xor ap_const_lv1_1);
    xor_ln786_2_fu_907_p2 <= (or_ln786_9_fu_901_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_1092_p2 <= (or_ln786_10_fu_1086_p2 xor ap_const_lv1_1);
    xor_ln786_4_fu_1539_p2 <= (or_ln786_11_fu_1533_p2 xor ap_const_lv1_1);
    xor_ln786_5_fu_1856_p2 <= (p_Result_18_reg_6222 xor ap_const_lv1_1);
    xor_ln786_6_fu_1922_p2 <= (tmp_56_fu_1914_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_1996_p2 <= (tmp_58_fu_1988_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_2316_p2 <= (or_ln786_12_fu_2310_p2 xor ap_const_lv1_1);
    xor_ln786_9_fu_2488_p2 <= (or_ln786_13_fu_2482_p2 xor ap_const_lv1_1);
    xor_ln786_fu_1291_p2 <= (or_ln786_fu_1285_p2 xor ap_const_lv1_1);
    zext_ln1497_fu_5652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1497_1_fu_5645_p3),3));
    zext_ln388_1_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln388_7_fu_2034_p3),18));
    zext_ln388_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln388_6_fu_1960_p3),18));
    zext_ln402_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_12_fu_750_p2),16));
    zext_ln415_10_fu_4205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_6_fu_4200_p2),18));
    zext_ln415_11_fu_4377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_7_fu_4372_p2),18));
    zext_ln415_12_fu_4638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_8_fu_4633_p2),18));
    zext_ln415_13_fu_5213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_9_fu_5208_p2),18));
    zext_ln415_14_fu_5385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_10_fu_5380_p2),18));
    zext_ln415_1_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln414_fu_835_p2),18));
    zext_ln415_2_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_11_fu_1591_p2),18));
    zext_ln415_3_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_13_fu_1405_p2),18));
    zext_ln415_4_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_fu_2182_p2),18));
    zext_ln415_5_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_1_fu_2354_p2),18));
    zext_ln415_6_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_2_fu_2526_p2),18));
    zext_ln415_7_fu_3211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_3_fu_3206_p2),18));
    zext_ln415_8_fu_3383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_4_fu_3378_p2),18));
    zext_ln415_9_fu_3555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_5_fu_3550_p2),18));
    zext_ln415_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_16_reg_5971_pp0_iter3_reg),16));
end behav;
