0.6
2018.3
Dec  7 2018
00:33:28
D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v,1622897528,verilog,,,,glbl,,,,,,,,
D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv,1622902579,systemVerilog,,,,RLC_coder_rtl_TB,,,,,,,,
D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv,1622910376,systemVerilog,,,,RLC_decoder_rtl_TB,,,,,,,,
D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv,1622902579,systemVerilog,,D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv,,RLC_coder_rtl,,,,,,,,
D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv,1622910272,systemVerilog,,D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv,,RLC_decoder_rtl,,,,,,,,
