verilog work "SDFF5.v"
verilog work "SDFF1.v"
verilog work "SDFF.v"
verilog work "RtypeHazard.v"
verilog work "RegsInsideHazard.v"
verilog work "NotEqual.v"
verilog work "lwBlockHazard.v"
verilog work "ipcore_dir/IMEM.v"
verilog work "ipcore_dir/DMEM.v"
verilog work "EarlyBranchHazard.v"
verilog work "biggerThan0.v"
verilog work "../../lab06/PCDFF.v"
verilog work "../../lab06/MUX32_4_1.v"
verilog work "../../lab06/modulesInlab05/SEXT16_32.v"
verilog work "../../lab06/modulesInlab05/REG_FILE.v"
verilog work "../../lab06/modulesInlab05/MUX32_2_1.v"
verilog work "../../lab06/modulesInlab05/ControlUnit.v"
verilog work "../../lab06/modulesInlab05/ALU.v"
verilog work "../../lab05/ipcoreROM/ShiftLeft2b31.v"
verilog work "../../lab05/ipcoreROM/ShiftLeft2b.v"
verilog work "../../lab05/ipcoreROM/MUX5_2_1.v"
verilog work "../../lab05/ipcoreROM/ADD4.v"
verilog work "../../lab05/ipcoreROM/ADD32B.v"
verilog work "top.v"
verilog work "test2.v"
verilog work "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
