{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "xvc_vsec",
    "component_reference": "xilinx.com:ip:debug_bridge:3.0",
    "ip_revision": "9",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "C_DEBUG_MODE": [ { "value": "5", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "C_NUM_BS_MASTER": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_BSCAN_MUX": [ { "value": "1", "resolve_type": "user", "usage": "all" } ],
        "C_EN_BSCANID_VEC": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "C_USE_EXT_BSCAN": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_USE_STARTUP_CLK": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_ENABLE_CLK_DIVIDER": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_TWO_PRIM_MODE": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_USER_SCAN_CHAIN": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_CORE_TYPE": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_EN_INT_SIM": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_DCLK_HAS_RESET": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_BUFR": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_XSDB_NUM_SLAVES": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_CORE_MINOR_ALPHA_VER": [ { "value": "97", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_CORE_MINOR_VER": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_CORE_MAJOR_VER": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_BUILD_REVISION": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_MINOR_VERSION": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_MAJOR_VERSION": [ { "value": "14", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_FIFO_STYLE": [ { "value": "SUBCORE", "resolve_type": "user", "usage": "all" } ],
        "C_DESIGN_TYPE": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "C_MASTER_INTF_TYPE": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_EN_PASSTHROUGH": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_XVC_HW_ID": [ { "value": "0x0001", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_XVC_SW_ID": [ { "value": "0x0001", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_PCIE_EXT_CFG_BASE_ADDR": [ { "value": "0x4A0", "value_src": "user", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_PCIE_EXT_CFG_VSEC_REV_ID": [ { "value": "0x0", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_PCIE_EXT_CFG_VSEC_LENGTH": [ { "value": "0x020", "resolve_type": "user", "format": "bitString", "enabled": false, "usage": "all" } ],
        "C_PCIE_EXT_CFG_NEXT_PTR": [ { "value": "0x000", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_PCIE_EXT_CFG_VSEC_ID": [ { "value": "0x0008", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Component_Name": [ { "value": "xvc_vsec", "resolve_type": "user", "usage": "all" } ],
        "C_CLK_INPUT_FREQ_HZ": [ { "value": "300000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "5", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_TCK_CLOCK_RATIO": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_SOFTBSCAN": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_DEVICE_FAMILY": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_IR_WIDTH": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_CHIP_ID": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_IR_ID_INSTR": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_IR_USER1_INSTR": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "virtexuplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcu200" } ],
        "PACKAGE": [ { "value": "fsgd2104" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "9" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "pcie3_cfg_ext_function_number": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "pcie3_cfg_ext_read_data": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "pcie3_cfg_ext_read_data_valid": [ { "direction": "out" } ],
        "pcie3_cfg_ext_read_received": [ { "direction": "in" } ],
        "pcie3_cfg_ext_register_number": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "pcie3_cfg_ext_write_byte_enable": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "pcie3_cfg_ext_write_data": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "pcie3_cfg_ext_write_received": [ { "direction": "in" } ]
      },
      "interfaces": {
        "CLK.clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_310c_clk", "value_src": "constant", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "pcie3_cfg_ext", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "pcie3_cfg_ext": {
          "vlnv": "xilinx.com:interface:pcie3_cfg_ext:1.0",
          "abstraction_type": "xilinx.com:interface:pcie3_cfg_ext_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "function_number": [ { "physical_name": "pcie3_cfg_ext_function_number" } ],
            "read_data": [ { "physical_name": "pcie3_cfg_ext_read_data" } ],
            "read_data_valid": [ { "physical_name": "pcie3_cfg_ext_read_data_valid" } ],
            "read_received": [ { "physical_name": "pcie3_cfg_ext_read_received" } ],
            "register_number": [ { "physical_name": "pcie3_cfg_ext_register_number" } ],
            "write_byte_enable": [ { "physical_name": "pcie3_cfg_ext_write_byte_enable" } ],
            "write_data": [ { "physical_name": "pcie3_cfg_ext_write_data" } ],
            "write_received": [ { "physical_name": "pcie3_cfg_ext_write_received" } ]
          }
        }
      },
      "memory_maps": {
        "s_axi_mm": {
          "address_blocks": {
            "REG": {
              "base_address": "0",
              "range": "4096",
              "usage": "register",
              "access": "read-write"
            }
          }
        }
      }
    }
  }
}
