// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __MDLA_PLAT_SETTING_H__
#define __MDLA_PLAT_SETTING_H__

#define MTK_MDLA_MAX_NUM 2 // shift to dts later

#define MDLA_HWLOCK_NAME \
	{"HWLOCK0",\
	"HWLOCK1"}

#define MDLA_SCHEDLOCK_NAME \
	{"SCHEDLOCK0",\
	"SCHEDLOCK1"}

#ifndef CONFIG_MTK_MDLA_DEBUG
#define CONFIG_MTK_MDLA_DEBUG
#endif

//#define __APUSYS_MDLA_SW_PORTING_WORKAROUND__

#define __APUSYS_MDLA_PMU_SUPPORT__
#define PRIORITY_LEVEL_MAX 2 // this code support max pripority level

#ifdef CONFIG_MTK_APUSYS_RT_SUPPORT
#define PRIORITY_LEVEL 2 //now support pripority level
enum MDLA_PRIORITY {
	MDLA_LOW_PRIORITY  = 0,
	MDLA_HIGH_PRIORITY = 1,
};
#else//MTK_APUSYS_RT_SUPPORT
#define PRIORITY_LEVEL 1
enum MDLA_PRIORITY {
	MDLA_LOW_PRIORITY  = 0,
	MDLA_HIGH_PRIORITY = 1,
};
#endif//MTK_APUSYS_RT_SUPPORT

#include "apusys_device.h"

extern u32 mdla_batch_number;
extern u32 mdla_preemption_times;
extern u32 mdla_preemption_debug;

#endif //__MDLA_PLAT_SETTING_H__
