.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000100000111000000000001000000000010000000000000
000000000000000000100000000000000000000000000010000000
000000000000001000000000000000011010000010000000000000
000000000000001011000000000000000000000000000010000000
000001000000000000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000111000000000111100000000010000000000000
000000000000000000100000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000011100000000000000000000010000000000000
000000000000000000100000000111000000000000000000000000
000000000000000111000000000000001010000010000010000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 1
000000000000000101100000000101100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000110100000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000110110000000000000000001000000000
000000000000000111000010100000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000010000000011010000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000001111100000000001100000000000001000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000000000
000010100000000000000111000000000000000000001000000000
000001000000000000000100000000001100000000000000000000
000000000000000001000111100001100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100111100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 5 1
000000000000001000000000010001100000000000001000000000
000000000000001101000010000000100000000000000000001000
111000000000000000000110000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000001100111110000000
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000001
000000000000000000000110001000001000001100110110000000
000000000000000000000010000011000000110011000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110110000000
000000000000000000000000001011001001110011000000000000

.logic_tile 6 1
000000000000000000000000000001100001000000000010000000
000000000000000000000000000000101011000000010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000001100000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
111000000000000000000000011001011100111000100100000000
000000000000000000000010001111011000010100100000000000
110000000000000000000000010111101100101001000100000000
100000000000001101000010001011111000101110000000000000
000000001010000000000000011111011110101001000100000000
000000000000000000000010001111111111011101000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110010111111011110100010100000000
000000000000000000000011010001111110101000010000000000
000000000000000101100110110001101000000010000000000000
000000000000000000000011010101111011000000000000000100

.logic_tile 8 1
000000000000000101100110100111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000010011100001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000000000000000010111001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000101101110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000000100010100000101111110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000001101000000000000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000001000010100000101001110011000000000000

.logic_tile 9 1
000000000000000000000000000101000000000010000101000000
000000000000000000000000000000000000000000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000101000000000101100000000000001000000000
000000001010000101000000000000100000000000000000001000
000000000000001101000010100001100001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001011000000000000001100000000000001000000000
000000000000101101000010100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 2
000000000000000111100000000001100001000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000010110000000000000000001000000000
000000000000001101000111100000001111000000000000000000
000000000001000101000010100101100000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000000000110100101000000000000001000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000001000000000000000010000000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000011000101000011100001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000111100000000101000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000111100011000111000000000000001000000000
000000000000010000000000000000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000001100010000000001101000000000000000000
000000000000000000000000000000001000111100001000000100
000000000000000000000000000000000000111100000001000000

.logic_tile 5 2
000000000000001101000010010101001111000000000000000000
000000000000001111100010000000001110000000010000000000
000000000000000000000010100101101001000000110000000000
000000000000000000000100001111011101000000010000000000
000000000000001001100000000111011111000000000000000000
000000000000001111000000000001001110010000000000000000
000001000000000001100111000011111110101000010000000000
000000100000000000000100001111011010101000000000000000
000000000000000000000010101001011000001001010000000000
000000000000000000000100001011111010010110100000000000
000000000000000000000110011011111010110110100000000000
000000000000001101000011001111011010111010010000000000
000000000000000000000000000011011110000000000000000000
000000000000000001000010110000110000001000000000000000
000000000000001101000010100011111111000110100000000000
000000000000000101100110110001011111001111110000000000

.logic_tile 6 2
000000000001000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111001000000000101100000011000011100000100000000000000
000010000000000000000010000001010000000000000000000000
110000000000000111100010100001011011110000010000000000
100000000000000000000100000111111111110000110000000000
000000000000001000000110010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000111000000000000001101000000100000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000010100000011110000000100000000000
000000000000000000000010000000001100000000000000000000
000000000000000001100000001000000000001100110000000000
000000000000000000000000001101001010110011000000000000
000000000000000001000111001101011001111001010100000100
000000100000000000000100000101111101111111110010000000

.logic_tile 7 2
000000000000001101000110000101111001010110100100000000
000000000000000001000000000000101100001000000000000000
111000000000001111100010100000000000000000000000000000
000000000000001001000111100000000000000000000000000000
110000000000000000000010111001101000100011110100000000
100000000000000000000010011001011111000011110000000000
000000000000000101000000011101111000000111010000000000
000000000000000000100010001001001111101011010000000000
000000000000001000000000000000000000000000000000000000
000000001010000101000000000000000000000000000000000000
000000000000000001100010101011011011100001010100000000
000000000000000001000000000011001001100010110000000000
000000000000000000000111010101011001010110110000000000
000000000000000000000110000001111010010001110000000000
000000000000000001100000000101011111000010000000000000
000000000000000000000000000001101101000000000000000000

.logic_tile 8 2
000000000000000000000010100111101001001100111000000000
000000000000000000000100000000101010110011000000010000
111000000000000101000000010101101001001100111000000000
000000000000000000100010000000101111110011000000000000
110000000000000000000000010011101001001100111000000000
100000000000000000000010000000101101110011000000000000
000000000110000101100010110001101001001100111000000000
000000000000000000000110000000101111110011000000000000
000000000000000000000110000001001001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110011000001001001100110000000000
000000000000000000000010100001001111110011000000000000
000000000000000000000000001011011011101101010100000000
000000000000000000000000001111111110001100000000000000
000000000000000101000010110111111111111000100100000000
000010100000000000100110101101011101010100100000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000010000000100101
000001000000000000000000000000000000000000000011100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000111000000000001000001000000001000000000
000000000000000000100011100000001111000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000101100010000011000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000000101000010100000000000000000000000000000
000010100000000000000110100001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 3
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000110001
000000000000000000000000000000011110000010000010000000
000000001100000000000000000000010000000000000000000000
000000000000001000000000000011000000000010000010100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000101000000000000000000000000
000000000000000101000000000011100000000010000010000000
000000000000010000100000000000100000000000000000000000
000000000000000000000011100111000000000010000000000001
000000000000000000000000000000100000000000000000100000
000000000000000011100010101000000000000010000000000000
000000000000000000100100000111000000000000000000000001
000000000000000011100111000000001110000010000000000000
000000000000000000100100000000000000000000000000000100

.ramb_tile 3 3
010000000000100000000000000000000000100000
001000000001010000000000000000000000010001
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000111100000000000000011
111000000000000000000100000000000000100000
000000000000000111100000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000100100
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000001
001000000000000000000000000000000000010001
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 4 3
000000000000001000000000000000001010000000100010000000
000000000000000101000000000011011101000000000000000000
000000000000000000000000010000011010000010000011000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000011000011010000010000010000000
000000000000000000000010101001000000000000000000000000
000000000000001000000111101001011000000000000000000000
000000000000000101000100000101011011000000010000000000
000010101110000000000000000111111110000000000000000000
000001000000001101000010111011101100001000000000000000
000000000000000000000000001011001101000000000000000000
000000000000000000000000001111101110001000000000000000
000000000000000000000000000111111110000000010000000000
000000000000000000000000001011101100000000000000000000
000000000000000000000000001001011000000000000000000000
000000000000001101000010110101011011000010000000000000

.logic_tile 5 3
000000000001011000000110110011101100010111100000000000
000000000000100101000011110001101100000111010000000000
000010101000001001100000011000001001000100000000000000
000001000000000001100010100111011010000000000000000000
000000001001010101000010100011101101010000110000000000
000000000000100101000000000101011011110000110001000000
000000000000000101000010100001101010000000000000000000
000000000000001111100100000111011111000010000000000000
000000000000000101000110000011111110000001000000000000
000000001100001101100011111001101101000000000000000000
000000000000000001100010110101111101010100000000000000
000000000000001101000110000101011000000100000000000000
000010000000001000000000001011101001000110100000000000
000001000000000001000010110011111001001111110010000000
000000000000000000000000001000011010000010100000000000
000000000000001111000000000001001010000010000000000000

.logic_tile 6 3
000000000000001000000000000000011011000110000100000000
000000000000000001000011100001001111010110000000000100
111000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
110000000000010111000000000000000000000000000000000000
100000000000100000100000000000000000000000000000000000
000000000000001000000010101000011011000000000000000000
000000000000000001000000000111011001000100000000000000
000000000000000000000000001111111000111001110000000000
000000000000001101000000001011011100110001110000000000
000001000000000001100010101011100001000000000000000000
000010100000000000000110110111101001000000100000000000
000000000000000000000000000001111111000000000000000000
000000000000000000000000000000101101100000000000100000
000000000000000000000110001001001011000110100000000000
000000000010001101000000001011101100001111110000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110001111111011100000000000000000
000000000010000000000000001111001101010110100000000000
110010100000000001100000000111100001000000000000000000
100001000000000000000000000000001100000000010000000000
000000000000001011100010111000011100000010000000000000
000000000000000001100011001011010000000000000000000000
000000000000010000000110010101101101100000000000000001
000000000000100000000010101011111011000000000000000100
000000000000000000000110010111111010000010000000000000
000000000000000001000110000000101110001001000000100010
000000000001010000000110010001101110111101010100000000
000000000000100001000010010101111111111110110000000010
000000000000000001100111011111111010000000000010000001
000000000000000001000010000101100000001000000000100000

.logic_tile 8 3
000000000000000101000110001101000001000010100000000000
000000001100000000000000001101101010000010000000000000
111000000000000101100010101111111010001111110000000000
000000000000000000000010100001111000000110100000000000
110000000000000001100110011001101001000010000000000000
100000000000000000000010101001111110000000000000000000
000000000000000101000110111101000001000011000100000000
000000000000000101000010000001101011000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000011000100000000
000000000000000000000000000001001110000011010000000000
000000000000001000000000001101101010000010000000000000
000000000000000001000000001101010000000011000000000000
000000000000000001100110000101000000000010100100000000
000000000000000000000000000000001011000000010000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010100000001000111100001000000001
001000000000000000000110110000000000111100000000010000
111000000000000000000000001001011000101001010100000000
000000000000000000000010110111111001010100100000000000
010000000000000001100110000101111010000000010000000000
101000000000000000000000001101101010000000000000000001
000000000000001000000000011001011000101001010100000000
001000000000000001000010000011111001010100100000000000
000000000000000000000000000001011101111000000100000000
001000001000000000000000001001111001111100000000100000
000000000000000101100110101101001011000010000000000000
001000000000000000000000000101011011000000000000000000
000000000000000000000000010111101001101001010100000000
001000000000000000000010101001111001101000010000100000
000000000000001000000000010001101000110000010100000000
001000001110000101000010101001111111110000110000100101

.logic_tile 2 4
010000000000000000000000000101000000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000001000000110100000000000000000001000000000
000000000110000101000000000000001101000000000000000000
000000000000000101100110110001101000001100111000000000
001000000000000000000011100000100000110011000000000000
000000000000000000000000010011001000001100111000000000
001000000000000000000010100000000000110011000000000000
000000000000000000000111000000001000001100111000000000
001000000000001101000100000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000010000000000000000101101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000000000110011000000000000

.ramt_tile 3 4
000000000000000111000000000000000000000000
000000010000000000000011101101000000010000
111000000000000000000111100000000000000000
000000010000000000000000000001000000000000
010000000000000000000011101000000000000000
010000000000000000000000001011000000100000
000000000000000011100000001000000000000000
000000000000000000100000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000100000
000000000000000000000000000000000000000000
000000000000001111000010000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 4
010001000000101000000110001111111011010000000010000000
001000100001010101000010100011101001000000000000000000
000000000000001000000000011011101100000001000000000000
000000000000000101000010101111011110000000000000000000
000000000000001000000000010101001000000000000000000000
001000000000000101000010100001111001010000000000000000
000000000000001000000000010001101101000000000000000000
001000000000000101000010100111011011000010000000000000
000000000000000001000000011000011110010000000000000000
001000000000000000100010010011011101000000000000000000
000000000000001000000000000000000000000010000000000001
001000000000001001000000000000001100000000000001100000
000000000000001000000000001000000001000000000000000000
001000000000001001000000000001001001000000100000000000
000000000000000000000000010001111000000000000000000000
001000000000000000000010011101101010000010000000000000

.logic_tile 5 4
010000000000000101100000000101101100000000000010000000
001000000000000000000000000101111110000000010000000000
111000000000000101000110111000000000000000000100000000
000000000000000000100010100001000000000010000000000010
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000001101001111000000010000100000
001000001100000000000011111111011101000000110000000000
000000000000001000000011100101101100001000000010000100
001010000000001111000000000111110000000000000000000000
000000000000000000000110101011011000100000000000000000
001000000000000000000100000111011000000000000000000000
000000000000000011100011100001011000000000000000000000
001000000000000000000000000000010000001000000010000000
000000000000000000000000001111001010001000000000000001
001000000000001111000010001101001101000000000010000010

.logic_tile 6 4
010000000000001000000000001001111101000110100000000000
001000000000000001000000001001011011001111110000000000
111000000000100101000110110111111011010111100000000000
000000000000000101000011010101011000000111010000000000
110000000000000000000110000000011010000110000100000000
101000000000001111000000001011001000010110000000000000
000000000000000101000110101101101110010111100000000000
001000000000000101000000000001111111001011100000000000
000000000000100001100000011001101111000110100000000000
001000001110010000000010000011101010001111110000000000
000000000000000001100011111000011001010110100100000000
001000000000001001000010000111001100010000000000000000
000000000000000000000010000101101101000010100100000000
001000000000000001000011110000001101100001010000000000
000000000000001111100110000101011111010110100100000000
001000000000000001100000000000111010100000000000000000

.logic_tile 7 4
010010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111000000000000000000111101000001111000110000100000000
000000000000000111000000000111001011010110000000000000
110000000000000000000000011001111111010111100000000000
101000000000000000000010000101111110001011100000000000
000000000000000111100011111000001110000110000100000000
001000000000000000100110000111011011010110000000000000
000000000110000011100000001000011111000110000100000000
001000000000000000000000000011001111010110000000000000
000000000000001111100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000001010001100110001011011111000110100000000000
001000000000100000000000000111011011001111110000000000
000000000000001001100110011111111001010111100000000000
001000000000001001100011101111001100000111010000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000001100110010101101000111000000100100000
001000000000000101000110001001111111111100000000000001
111000000000000101000010101101111000000000000000000000
000000000000000000000010111001011110000000010010000000
010000000000000111100010111101011100111000000000000000
101000000000001101100110001101011010110000000000000000
000000000000000101000110011001001010101001010000000000
001000000000000000100010000111011000010000000000000000
000000000000001111100000000101101010101001010100000000
001000000000000101000011110011111111010100100000000011
000000000000001000000010001000000000000010000000000000
001000000000001101000110011111000000000000000010000010
000000000000001000000110000011001111101001000000000000
001000000000000001000000001011001100000000000000100000
000000000000001000000000000000011101010000000000000000
001000000000001011000010100000011000000000000000000000

.logic_tile 2 5
010000000000000101000000000101101000001100111000000000
001000000000000000100000000000000000110011000000010000
000000000000000000000010100101001000001100111000000000
000000000000000000000110110000100000110011000000000000
000000001100000000000010100101001000001100111000000000
001000000000001101000110110000000000110011000000000000
000000000000001101000000000000001000001100111000000000
001000000000000101100000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000010000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100110000000000
001000000000000000000000001101000000110011000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000010101001010000001000000000000
001000000000000000000010001111011011000000000000000000
111000000000001111100000000001011010000000000100000001
000000000000001001000000000000100000000001000010000000
010000000000000000000010000000000001000000100000000000
011000000000000001000110101111001000000010100000000000
000000000010000001100110010011001110010100000000000000
001000000000000000000011100000011011100000000000000000
000000000000000001100000011011111100010000100000000000
001000000000000001000011100011101101000000010000000000
000000000000000001000111101111011011000010100000000000
001000000000001111000000000001011011000010110000000000
000000000000000001100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111001010101000010000000000
001000000000000000000000000101111100101001010000000000

.logic_tile 5 5
010010000000000000000111100001111100010000000000000000
001000000000000000000100000000011110000000000000000101
111000000000000111000000001101101111010110100000000000
000000000000000101100000001011101000010010100000000000
110000000000000000000110001000000000000000100000000000
011000001110010101000000001111001100000010100000000000
000000000000001111000010100011111000010110100000000000
001000000000000101100100001001001101000110100000000000
000000000001010000000110111011101011101001010000000000
001010000000010111000010001111001000101000010000000000
000000000000001001100110001101000000000011000110000000
001000000000000001000100000101100000000010000000000000
000000000000000001100000000011101111000001000000000000
001000000000000101100000000111101010000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 5
010000000000000000000110000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
111000000000001111100010111001001011100000010000000000
000000000000001001100010001001111000100000100000000000
000000000000001001100111110101111001011100000000000000
001001000000001011100110001101101010101110100000000000
000000000000000101000000000011000000000000000100000001
001000000000000000000010100000100000000001000001000010
000000000000000001100000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000110000001101111010100110000000000
001000000000000000000000000011111101000000110000000000
000000000000000000000111000001101000010000100000000000
001000000000000000000000001101011010010100000000000000
000000000000000000000000000101011000100110110000000000
001000000000000000000000000101101011100000110000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000110010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000010000100000001
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010101000000001000000000000000000
001010000000000000000000001001001101000000100010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100101111110000000000000000000
001000000000000000000000000000110000000001000000000010

.logic_tile 9 5
010000000000000011100010100000000001000000001000000000
001000000000000000100100000000001011000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000001101100010110000100000000000000000000000
000000000000000011100110100101000000000000001000000000
001000000000000000100010110000101010000000000000000000
000000000000000000000010100101000000000000001000000000
001000000000000000000100000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001001000000000000000000
000010000000000000000000000000001000111100001000000000
001001000000000000000000000000000000111100000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000100100
001000000000000000000000000000000000000000
000000000000000111000000000000000000000000
110000000000000000000000000000000000100001
111000000000000000000000000000000000010000
000001000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000100010
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000010000000000000101000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010100011101000000000000000000000
000000000000000101000100000000110000001000000000000000
111000000000000101000010100101111011000001000000000000
000000000000000101100010100101101001000001010000000000
010000000000001000000010101111001100000000000000000000
100000000000000001000010100001011110000010000000000000
000000000000000011100010110111101101000000000000000000
000000000000001101000111000000111100100000000010000000
000000001110000001100110110111101100000000000000000000
000000000000000000000010001101001111000001000000000000
000000000000000001000110001001101010010100100100000000
000000000000000000000000000101111011101001010000100010
000000000000001101100010101001101010101001010100000001
000000000000000101000000001001011011101000010000100000
000000000000000000000010100001001111001000000000000000
000000000000001001000000000111001011000000000000000000

.logic_tile 2 6
000000000000000000000000001011001110110000010100100000
000000000000000000000010101011111001110000110000000000
111000000000010000000000000101011100101001010100100000
000000000000100101000010101111111101101000010000000000
010000000000000101000010101011001111101001010110000000
100000000000000000000000001101111101010100100000000000
000000000000000101000010100101011100101001010100000001
000000000000000000000000001011011111101000010000000000
000000000000000000000110000011011110000100000000000000
000000000000000000000100000000100000000000000000000000
000010000000000000000000010011111010111000000100000000
000001000000000000000010011111101101111100000000100000
000001000000000000000000011011001111101001010100000000
000000000000000000000010010001111101010100100000000000
000000000000000000000000000001111100101001010100000000
000000001100000001000000001011111111101000010000100000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000010100111001111101111110100000001
000000000000000101000010111011011001111111110000000011
111000000000000000000010100101011101010110100100000001
000000000000000000000110110000001111101001000011000100
010000000000001101000111100101101000000000100000000000
110000000000000001100110101001011111000000000000000000
000000000000000101000111100000011010000000000000000000
000000000000000101100100000011001010000100000000000000
000000000000001001100110010011011000010010100000000000
000000000000000011000011110000111110000001000000000000
000000000000001000000000011001011010010010100010000000
000000000000000101000011001001001010000000000000000000
000000000000000111100110111111101111001001000000000000
000000000000000001000010001101001101000001000000000000
000000000000001000000000010011001010111011110010000000
000000000000000001000010001101001101111111110010000000

.logic_tile 5 6
000010100000001101000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000001100000000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000000000000111100001111110010010100000000000
000000000000000000000000001011101000101001010000100000
000001000000000000000010101001000001000001010000000000
000000100000000000000100000111001001000000100000000000
000000000000000101000000001001011010000001000000000000
000000000000000000100000000011010000000000000000000000
000010000000000000000000000000000000000000000010000000
000001000000000000000000000000000000000000000000000010
000000000000001001100000011101000001000010000000000000
000000000000001011000011010111001111000000000000000000

.logic_tile 6 6
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010001111011101110110100100000000
110000000000000000100000000101001101101011110010000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000001010000110100000000000
000000000000001101000010100001001110000000100000000000
000000000000001000000000001000000001000000100000000000
000000000000001001000010100011001010000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000001000000000000000000000000000100100000000
000010101000001111000000000000001011000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000110100000000000000000000000000000
000001101100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000010000100000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000

.logic_tile 8 6
000000000000000000000110000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
111000000000001000000000000001100000000000000100000000
000000000000000111000000000000000000000001000000000000
110000000000001000000000000001011011000110100000000000
000000000000000001000000000000101111000000010000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000001000010100000000000
000000000000000000000000000111001111000010010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000010011100000000000001000000000
000000000000000000000011000000100000000000000000001000
111000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000110000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000111000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000100000000000000010000000001100110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000001100000000000110000111101000001100110100000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000011000000001001100110100000000
000000000000000000000010000101001101110011000000000000

.ramt_tile 10 6
000000000000000000000110111000000000011000
000000010000000000000010101101000000000000
111000000000001101100111111000000000000000
000000010000000101000110101001000000000000
010000001000000000000111100000000000100000
110000000000000000000100001001000000000000
000000000000100111000110100000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000001000
000000000000000000000000000001000000010000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000000000000001000000000100000
000000000000000000000000001001000000000100
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001101000010100101101001000100000000000100
000000000000000001000011101011111010000000000000000000
111000000000000101000011100101011010000010000100000000
000000000000000000000000000001011010001001000000000100
010000000000000001100110001011001110010100000000000000
010000000000000011000100000011001000111000000000000000
000000000000000101000110001101001111000000000000000000
000000000000000000000010101101101000000100000000000000
000000000000000001000000000101111000000010000000000000
000000000000000000000010000000100000001000000000000000
000000000000000000000000011000000001001100110000000000
000000000000000001000010101001001011110011000000000000
000000000000001001000000011000001111000000000000000001
000000000000000101000010101011011110010000000000100000
000000000000000101000000000111111100000001000000000000
000000000000000000000000001111010000000000000000000010

.logic_tile 2 7
000000000000001011100111110001101000001000000000000000
000000000000000111000110100101110000000000000000000001
111000000000000101000010100000011010000100000100000000
000000000000000101000110100000000000000000000010000000
110000000000001111100111100011111101111111110110000001
110000000000001111100110101001101000011111110010000000
000000000000000111000010100101000001000000100000000000
000000000000000000100010110111001011000000000000000000
000000000000000000000000000000000001000000100101000000
000000000000000000000000000000001010000000000000000000
000000000000000001100111000000001011010110000000000000
000000000000000000000100000101011001000000000000000000
000000000000000000000011100001011110000110100100000000
000000000000001101000000000000001000101001010010000010
000000000000001000000000001101111000000000000000000000
000000000000001001000000000001111011001000000000100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000101000010101011011010101001010000000000
000000000000000000100000000011111011001001010001000000
000000000000001000000000000101011100010110110000000000
000000000000000001000000001111011010011111110000000000
000000000000000101000010101000000001000000000000000000
000000000000000101000100000001001100000010000000000000
000000000000001000000000001011111001100000000000000000
000000000000001101000010110011001110000000000000000100
000000000000000000000010000101101010000100000000000000
000000000000000000000011110101001101000000000000000000
000000000000000001000000001011011101000100000000000000
000000000000001111000010000101101110000000000000000000
000000000000000000000010000001001000001001000000000000
000000000000000000000010001111010000000001000000000000
000000000000001000000000001011111000001000000000000001
000000000000000111000000000111000000000000000000000000

.logic_tile 5 7
000000000000000000000110000000011010000000000000000101
000000000000000000000010100011000000000100000000100000
111000000000000000000010100000001100000100000100000000
000000000000000000000110110000010000000000000000000010
010010100000001000000000000000001100000010000000000000
010001000000001011000000000000000000000000000000000000
000000000100001101000000001001100000000000010000000000
000000000000011011000000001001101100000000000000000000
000000000000001001100000010101100000000000000000100000
000000000000001001000010000011001110000001000000000000
000011100000000000000000000000011010000100000000000000
000000000000000000000000000101000000000000000000100000
000000000000000001100000001101001001110110110010000000
000000000000000000100000000101011111111101010000000000
000000000000000001100110100001111110000000000000000000
000000000000000000000000000000100000001000000000000000

.logic_tile 6 7
000000000000000011100010110101100000000000000100000000
000000000000000000100110000000000000000001000000000000
111000000000000000000000000101101001000110000000000000
000000000000000000000011111001011101000001000000000000
110000000000001000000000001111111010011111110000000000
000000000000000001000000001011011110011001110000000000
000000000000000001100000010001100000000000000100000000
000000000000011111000010000000100000000001000000000000
000000000000000000000110001001000000000001000001000001
000000000000000000000000000111000000000000000000000000
000000000000001000000010110111011100111111100000000000
000000000000000101000011001011001010101011100000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100010101111101110100000000000000000
000000000000000101100000000111101001000000000000000000

.logic_tile 7 7
000000000000001000000010101101111010011011100000000000
000000000000000001000100000001101010110111110000000000
111000000000001000000010100000000000000010000100000000
000000000000000001000100000000001011000000000000000000
010000000000000001100110100011011001000010000000000000
110000000000000101000110110101111000000000000000000000
000000000000000000000010100001011111000000010000000000
000000000000000101000010101011001001010000100000000000
000000000000000000000010100000001000000010000100000000
000000000000000000000100000000010000000000000000000000
000000000000001000000000000101011011110111110000000000
000000000000000101000000000101011110100111010000000000
000000000000000000000110001001101100001110000000000000
000000000000000000000000000011111111001011000000000000
000000000000001001100000000000000001000010000000000000
000000000000000001000000000000001110000000000000000000

.logic_tile 8 7
000000000000000001100111100001011010010101000000000000
000000000000000000000110100101001101111110000000000000
111000000000000000000000001000011110010110000000000000
000000000000000000000000001011011101000010000000000000
110000000000000101100000001101011110000010000000000000
000000000000000000000010111111110000000111000000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000010100000001001000000000000000000
000000000000000001000110010101101110111110000000000000
000000000000000000100010000101101001010101000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000010110000000000000000100100000000
000000000000000000000110000000001100000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000011110
000011010000011000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000010000000000000000000100000000
000000000000000000000010011011000000000010000010000001
111000000000000000000000010001111110010100000000000000
000000000000000000000010010000101011001000000010000000
000000000000000000000000010000000000000010000000000001
000000000000000000000010010000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000010000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000001000010110000000000
000000000000000000000010101001101110000010100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000001111111010011110110000000000
000000000000000000000010101111101101101110110000100000
000000000000001000000000000001100000000010000000000000
000000000000001111000010100000001000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001101101000010000000000000
000000000000000000000000000001011010000000000000000000
000000000000000000000000000101101011000010000000000000
000000000000000000000000000101111000000000000010000000
000000000000000000000110010001100000000000000000000000
000000000000000000000010001101101001000000010010000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000001100111110000000001000000100000100000
000000000000000000000111011001001101000000000000000000
111000000000001000000000000101101110000110000000000000
000000000000001001000000000000010000000001000000000000
110000000000000000000111100000011010000010000001000000
010000000000000000000110100000010000000000000000000000
000000000000001111100000010011101000001000000000100000
000000000000001001100010001001111100000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001101010111111110010000000
000000000000000000000011110001011011111001010000000000
000000000000000000000110000001000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000001101101110000010000000000000
000000000000000000000000000101010000001001000000000000

.logic_tile 5 8
000010000000000000000110000001000000000000001000000000
000001001100000000000010100000100000000000000000001000
111000000000001000000000000001000001000000001000000000
000000000000000011000000000000101010000000000000000000
110010000000000000000000011111101000001100110000000000
110001000000000000000010000001100000110011000000000000
000000000000001000000000000011100000000010000000000000
000000000000000011000000000000100000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000001100000010001100000001100110000000000
000000000000000000000010000000001001110011000000000000
000000000000000000000011100000011100000010000100000000
000000000000000000000000000000000000000000000000100000
000001000000000000000000010000000000000010000100000000
000000000000000000000010100000001011000000000000100000

.logic_tile 6 8
000000000000001000000000000111011010001100110000000000
000000000000000001000000000000100000110011000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000001100000010000000000000
110000000000000000000000000000010000000000000000000000
000000000000001000000110100001000000000010000100000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010011000000000000010000000000000
000000000000000000000010001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000101000000110100101000000000000001000000000
000000000001011111000011110000100000000000000000001000
111000000000000000000111100001000001000000001000000000
000000000000000000000100000000001100000000000000000000
010000000000000101000000010111101000001100111000000000
010000000000000000000010100000101000110011000000000000
000000000000000000000010100101101001001100110000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000001000001000000000000000000
000000000000000000000000000000101100000000010000100000
000000000000001001100000000000011110000010000000000000
000000000000001001000000000000010000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010000011000000000010000000000010

.logic_tile 8 8
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000010000000000000
000000000000000000000011010000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010000110000000000000
000000000000000000000000001001010000000100000010000000
000000000000000000000000001101111000001100000100000000
000000000000000000000000001001110000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 9
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000001111100000010
000111010100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 5
0010004544450005055005500011055005500011055005500011055005500011
0015000400150100001500400054001500555454405114444051000000515011
0015000400150055001500400051004401000010004000000514041100550041
0000440000000001000015400011400001000010004100000511041100550041
0000000000000000000000000000000000000000000000001100144100000144
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0514054455505401540050115010500550045001500045104505450445010101
0000000000000000000000000000000000000000000004500445044404410401
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 $PACKER_GND_NET_$glb_clk
.sym 4 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572_$glb_ce
.sym 6 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 39 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 40 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 42 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 44 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 45 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 46 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 90 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 202 $PACKER_VCC_NET
.sym 291 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 292 delay[4]
.sym 293 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.sym 294 delay[5]
.sym 295 delay[7]
.sym 296 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_
.sym 297 delay[6]
.sym 298 delay[2]
.sym 311 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 323 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 405 delay[3]
.sym 406 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 407 $abc$5138$new_n391_
.sym 408 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 409 delay[8]
.sym 410 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 411 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 412 $abc$5138$new_n282_
.sym 487 CLK$SB_IO_IN
.sym 519 $abc$5138$new_n279_
.sym 520 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 521 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_
.sym 522 $abc$5138$new_n353_
.sym 523 $abc$5138$new_n444_
.sym 524 delay[1]
.sym 525 delay[0]
.sym 526 $abc$5138$new_n280_
.sym 558 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 564 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 585 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 633 $abc$5138$new_n387_
.sym 634 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 635 $abc$5138$procmux$609.B_AND_S[1]_new_
.sym 636 $abc$5138$new_n281_
.sym 637 $abc$5138$add$demo.v:217$371_Y[1]_new_inv_
.sym 638 $abc$5138$add$demo.v:217$371_Y[0]
.sym 639 $abc$5138$procmux$474_CMP_new_
.sym 640 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 746 $0\scl[0:0]
.sym 747 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.sym 748 SCL$SB_IO_OUT
.sym 752 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572
.sym 775 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 848 DC$SB_IO_OUT
.sym 854 CLK$SB_IO_IN
.sym 862 RST$SB_IO_OUT
.sym 886 DC$SB_IO_OUT
.sym 944 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572
.sym 972 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572
.sym 1024 RST$SB_IO_OUT
.sym 1054 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1414 RST$SB_IO_OUT
.sym 1415 SCL$SB_IO_OUT
.sym 1489 SCL$SB_IO_OUT
.sym 1891 $abc$5138$new_n387_
.sym 1919 delay[1]
.sym 1942 delay[0]
.sym 1952 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 1955 delay[7]
.sym 1970 delay[6]
.sym 1973 delay[1]
.sym 1980 delay[2]
.sym 1982 delay[3]
.sym 1994 delay[0]
.sym 1998 delay[7]
.sym 2003 delay[6]
.sym 2011 delay[3]
.sym 2021 delay[7]
.sym 2035 delay[1]
.sym 2038 delay[0]
.sym 2047 delay[2]
.sym 2075 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 2076 delay[6]
.sym 2077 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 2079 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 2080 delay[2]
.sym 2082 delay[3]
.sym 2083 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 2095 $PACKER_VCC_NET
.sym 2100 $PACKER_VCC_NET
.sym 2108 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 2115 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 2122 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2135 delay[6]
.sym 2136 delay[3]
.sym 2137 delay[2]
.sym 2152 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 2153 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 2156 $PACKER_VCC_NET
.sym 2157 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 2159 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 2163 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 2164 $PACKER_VCC_NET
.sym 2166 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 2170 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 2173 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 2184 $nextpnr_ICESTORM_LC_0$O
.sym 2186 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 2190 $auto$alumacc.cc:474:replace_alu$773.C[2]
.sym 2192 $PACKER_VCC_NET
.sym 2193 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 2196 $auto$alumacc.cc:474:replace_alu$773.C[3]
.sym 2198 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$773.C[4]
.sym 2204 $PACKER_VCC_NET
.sym 2205 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 2208 $auto$alumacc.cc:474:replace_alu$773.C[5]
.sym 2210 $PACKER_VCC_NET
.sym 2211 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 2214 $auto$alumacc.cc:474:replace_alu$773.C[6]
.sym 2216 $PACKER_VCC_NET
.sym 2217 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 2220 $auto$alumacc.cc:474:replace_alu$773.C[7]
.sym 2222 $PACKER_VCC_NET
.sym 2223 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 2226 $auto$alumacc.cc:474:replace_alu$773.C[8]
.sym 2228 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 2234 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2235 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 2236 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 2237 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 2238 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 2239 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 2240 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 2241 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 2249 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2251 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 2263 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 2265 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 2266 delay[8]
.sym 2268 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 2270 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2274 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2277 delay[2]
.sym 2281 delay[1]
.sym 2282 $auto$alumacc.cc:474:replace_alu$773.C[8]
.sym 2288 $PACKER_VCC_NET
.sym 2289 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 2296 $PACKER_VCC_NET
.sym 2300 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 2304 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 2306 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 2307 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 2309 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 2314 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 2318 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 2319 $auto$alumacc.cc:474:replace_alu$773.C[9]
.sym 2321 $PACKER_VCC_NET
.sym 2322 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 2325 $auto$alumacc.cc:474:replace_alu$773.C[10]
.sym 2327 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 2331 $auto$alumacc.cc:474:replace_alu$773.C[11]
.sym 2334 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 2337 $auto$alumacc.cc:474:replace_alu$773.C[12]
.sym 2340 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 2343 $auto$alumacc.cc:474:replace_alu$773.C[13]
.sym 2345 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 2346 $PACKER_VCC_NET
.sym 2349 $auto$alumacc.cc:474:replace_alu$773.C[14]
.sym 2351 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 2355 $auto$alumacc.cc:474:replace_alu$773.C[15]
.sym 2357 $PACKER_VCC_NET
.sym 2358 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 2361 $nextpnr_ICESTORM_LC_1$I3
.sym 2363 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 2371 $abc$5138$add$demo.v:217$371_Y[2]
.sym 2372 $abc$5138$add$demo.v:217$371_Y[3]
.sym 2373 $abc$5138$add$demo.v:217$371_Y[4]
.sym 2374 $abc$5138$add$demo.v:217$371_Y[5]
.sym 2375 $abc$5138$add$demo.v:217$371_Y[6]
.sym 2376 $abc$5138$add$demo.v:217$371_Y[7]
.sym 2382 $PACKER_VCC_NET
.sym 2384 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 2387 cb_data_out[3]
.sym 2390 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 2391 cb_data_out[0]
.sym 2392 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 2394 delay[10]
.sym 2396 delay[11]
.sym 2403 delay[1]
.sym 2404 delay[13]
.sym 2405 delay[0]
.sym 2417 $nextpnr_ICESTORM_LC_1$I3
.sym 2424 $abc$5138$new_n391_
.sym 2425 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2428 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2431 delay[4]
.sym 2433 delay[5]
.sym 2434 delay[7]
.sym 2436 delay[6]
.sym 2443 $abc$5138$add$demo.v:217$371_Y[5]
.sym 2445 $abc$5138$add$demo.v:217$371_Y[7]
.sym 2448 $abc$5138$add$demo.v:217$371_Y[2]
.sym 2450 $abc$5138$add$demo.v:217$371_Y[4]
.sym 2452 $abc$5138$add$demo.v:217$371_Y[6]
.sym 2458 $nextpnr_ICESTORM_LC_1$I3
.sym 2461 $abc$5138$add$demo.v:217$371_Y[4]
.sym 2462 $abc$5138$new_n391_
.sym 2463 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2464 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2467 delay[5]
.sym 2468 delay[6]
.sym 2469 delay[4]
.sym 2470 delay[7]
.sym 2473 $abc$5138$add$demo.v:217$371_Y[5]
.sym 2474 $abc$5138$new_n391_
.sym 2475 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2476 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2479 $abc$5138$new_n391_
.sym 2480 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2481 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2482 $abc$5138$add$demo.v:217$371_Y[7]
.sym 2485 delay[7]
.sym 2486 delay[4]
.sym 2487 delay[6]
.sym 2488 delay[5]
.sym 2491 $abc$5138$new_n391_
.sym 2492 $abc$5138$add$demo.v:217$371_Y[6]
.sym 2493 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2494 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2497 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2498 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2499 $abc$5138$add$demo.v:217$371_Y[2]
.sym 2500 $abc$5138$new_n391_
.sym 2501 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572_$glb_ce
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2504 $abc$5138$add$demo.v:217$371_Y[8]
.sym 2505 $abc$5138$add$demo.v:217$371_Y[9]
.sym 2506 $abc$5138$add$demo.v:217$371_Y[10]
.sym 2507 $abc$5138$add$demo.v:217$371_Y[11]
.sym 2508 $abc$5138$add$demo.v:217$371_Y[12]
.sym 2509 $abc$5138$add$demo.v:217$371_Y[13]
.sym 2510 $abc$5138$add$demo.v:217$371_Y[14]
.sym 2511 $abc$5138$add$demo.v:217$371_Y[15]
.sym 2522 $PACKER_VCC_NET
.sym 2525 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 2528 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 2529 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.sym 2530 delay[14]
.sym 2536 delay[3]
.sym 2539 delay[2]
.sym 2540 $abc$5138$procmux$474_CMP_new_
.sym 2546 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.sym 2551 $PACKER_VCC_NET
.sym 2557 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 2558 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 2559 $abc$5138$new_n391_
.sym 2560 $abc$5138$add$demo.v:217$371_Y[3]
.sym 2562 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_
.sym 2563 delay[0]
.sym 2564 delay[2]
.sym 2565 $abc$5138$new_n279_
.sym 2566 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2567 $abc$5138$new_n391_
.sym 2568 $abc$5138$new_n353_
.sym 2570 delay[1]
.sym 2571 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2572 $abc$5138$new_n282_
.sym 2573 $abc$5138$add$demo.v:217$371_Y[8]
.sym 2574 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 2575 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2577 $abc$5138$new_n387_
.sym 2579 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2580 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2581 delay[3]
.sym 2584 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2585 $abc$5138$procmux$474_CMP_new_
.sym 2587 delay[12]
.sym 2590 $abc$5138$new_n391_
.sym 2591 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2592 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2593 $abc$5138$add$demo.v:217$371_Y[3]
.sym 2596 delay[2]
.sym 2597 delay[1]
.sym 2598 delay[3]
.sym 2599 delay[0]
.sym 2602 $abc$5138$new_n282_
.sym 2603 $abc$5138$new_n279_
.sym 2604 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2605 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2608 $abc$5138$procmux$474_CMP_new_
.sym 2609 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 2610 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 2611 $abc$5138$new_n353_
.sym 2614 $abc$5138$add$demo.v:217$371_Y[8]
.sym 2615 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2616 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2617 $abc$5138$new_n391_
.sym 2620 delay[12]
.sym 2626 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2627 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 2628 $abc$5138$new_n387_
.sym 2629 delay[3]
.sym 2634 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_
.sym 2635 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2636 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572_$glb_ce
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 delay[10]
.sym 2640 delay[11]
.sym 2641 delay[15]
.sym 2642 delay[9]
.sym 2643 $abc$5138$new_n431_
.sym 2644 delay[13]
.sym 2645 delay[12]
.sym 2646 delay[14]
.sym 2653 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 2655 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 2663 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2665 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2666 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2667 delay[0]
.sym 2668 delay[8]
.sym 2686 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 2692 delay[3]
.sym 2695 $abc$5138$new_n281_
.sym 2696 delay[8]
.sym 2697 $abc$5138$add$demo.v:217$371_Y[0]
.sym 2698 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2699 $abc$5138$new_n282_
.sym 2700 $abc$5138$new_n279_
.sym 2702 $abc$5138$new_n391_
.sym 2703 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2704 $abc$5138$add$demo.v:217$371_Y[1]_new_inv_
.sym 2705 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2706 delay[2]
.sym 2707 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2709 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 2710 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_
.sym 2711 delay[9]
.sym 2713 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.sym 2715 $abc$5138$new_n280_
.sym 2716 delay[10]
.sym 2717 delay[11]
.sym 2719 $abc$5138$new_n445_
.sym 2720 $abc$5138$new_n409_
.sym 2723 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2726 $abc$5138$new_n280_
.sym 2728 $abc$5138$new_n281_
.sym 2731 $abc$5138$new_n279_
.sym 2732 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2733 $abc$5138$new_n282_
.sym 2734 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 2737 delay[8]
.sym 2738 delay[10]
.sym 2739 delay[11]
.sym 2740 delay[9]
.sym 2744 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2745 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.sym 2746 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_
.sym 2749 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2750 $abc$5138$new_n409_
.sym 2751 $abc$5138$new_n445_
.sym 2752 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 2755 $abc$5138$add$demo.v:217$371_Y[1]_new_inv_
.sym 2756 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2757 $abc$5138$new_n391_
.sym 2758 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2761 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2762 $abc$5138$add$demo.v:217$371_Y[0]
.sym 2763 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 2764 $abc$5138$new_n391_
.sym 2767 delay[10]
.sym 2768 delay[3]
.sym 2769 delay[2]
.sym 2770 delay[11]
.sym 2771 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 2775 state[5]
.sym 2776 state[1]
.sym 2777 $abc$5138$new_n445_
.sym 2778 state[4]
.sym 2779 $abc$5138$new_n435_
.sym 2780 state[0]
.sym 2781 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 2794 $abc$5138$new_n353_
.sym 2795 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 2797 delay[15]
.sym 2802 $abc$5138$procmux$474_CMP_new_
.sym 2806 $abc$5138$new_n409_
.sym 2807 SCL$SB_IO_OUT
.sym 2827 $abc$5138$new_n387_
.sym 2828 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 2829 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.sym 2830 $abc$5138$new_n353_
.sym 2832 delay[1]
.sym 2834 $PACKER_VCC_NET
.sym 2835 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 2836 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 2838 delay[9]
.sym 2840 delay[1]
.sym 2841 delay[0]
.sym 2842 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2844 delay[3]
.sym 2845 delay[2]
.sym 2847 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2849 state[0]
.sym 2851 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 2852 delay[8]
.sym 2853 state[1]
.sym 2856 $abc$5138$new_n278_
.sym 2860 delay[2]
.sym 2861 delay[0]
.sym 2862 delay[1]
.sym 2863 $abc$5138$new_n353_
.sym 2866 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 2867 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 2868 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 2869 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 2872 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 2873 delay[3]
.sym 2874 $abc$5138$new_n387_
.sym 2875 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 2878 delay[0]
.sym 2879 delay[9]
.sym 2880 delay[1]
.sym 2881 delay[8]
.sym 2885 delay[0]
.sym 2887 delay[1]
.sym 2890 $PACKER_VCC_NET
.sym 2892 delay[0]
.sym 2896 state[0]
.sym 2898 $abc$5138$new_n278_
.sym 2899 state[1]
.sym 2902 state[1]
.sym 2903 $abc$5138$new_n278_
.sym 2905 state[0]
.sym 2906 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2911 $abc$5138$new_n409_
.sym 2912 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 2914 $abc$5138$new_n278_
.sym 2915 $abc$5138$new_n270_
.sym 2916 $abc$5138$new_n389_
.sym 2922 state[0]
.sym 2927 state[2]
.sym 2928 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 2929 state[3]
.sym 2932 state[1]
.sym 2936 $abc$5138$new_n429_
.sym 2940 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 2941 $0\scl[0:0]
.sym 2944 state[3]
.sym 2964 state[1]
.sym 2968 state[0]
.sym 2972 state[1]
.sym 2978 $0\scl[0:0]
.sym 2980 SCL$SB_IO_OUT
.sym 2988 $abc$5138$new_n409_
.sym 2991 $abc$5138$new_n278_
.sym 2995 SCL$SB_IO_OUT
.sym 3002 state[0]
.sym 3003 state[1]
.sym 3004 $abc$5138$new_n278_
.sym 3009 $0\scl[0:0]
.sym 3031 state[1]
.sym 3032 $abc$5138$new_n409_
.sym 3033 $abc$5138$new_n278_
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3056 $0\scl[0:0]
.sym 3057 $abc$5138$new_n270_
.sym 3060 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.sym 3061 $abc$5138$new_n389_
.sym 3067 state[2]
.sym 3107 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 3145 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 3343 SCL$SB_IO_OUT
.sym 4279 $PACKER_VCC_NET
.sym 4280 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 4284 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 4287 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 4290 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 4291 $PACKER_VCC_NET
.sym 4293 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 4294 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 4299 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 4305 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 4311 $nextpnr_ICESTORM_LC_2$O
.sym 4313 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 4317 $auto$alumacc.cc:474:replace_alu$757.C[2]
.sym 4320 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 4323 $auto$alumacc.cc:474:replace_alu$757.C[3]
.sym 4326 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$757.C[4]
.sym 4332 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$757.C[5]
.sym 4337 $PACKER_VCC_NET
.sym 4338 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 4341 $auto$alumacc.cc:474:replace_alu$757.C[6]
.sym 4343 $PACKER_VCC_NET
.sym 4344 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 4347 $auto$alumacc.cc:474:replace_alu$757.C[7]
.sym 4349 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 4350 $PACKER_VCC_NET
.sym 4353 $auto$alumacc.cc:474:replace_alu$757.C[8]
.sym 4355 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 4380 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 4414 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 4415 cb_data_out[2]
.sym 4437 $auto$alumacc.cc:474:replace_alu$757.C[8]
.sym 4443 $PACKER_VCC_NET
.sym 4446 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 4448 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 4449 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 4451 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 4453 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 4456 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 4457 $PACKER_VCC_NET
.sym 4464 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 4468 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 4474 $auto$alumacc.cc:474:replace_alu$757.C[9]
.sym 4476 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 4477 $PACKER_VCC_NET
.sym 4480 $auto$alumacc.cc:474:replace_alu$757.C[10]
.sym 4483 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 4486 $auto$alumacc.cc:474:replace_alu$757.C[11]
.sym 4488 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 4492 $auto$alumacc.cc:474:replace_alu$757.C[12]
.sym 4494 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 4498 $auto$alumacc.cc:474:replace_alu$757.C[13]
.sym 4500 $PACKER_VCC_NET
.sym 4501 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 4504 $auto$alumacc.cc:474:replace_alu$757.C[14]
.sym 4506 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 4510 $auto$alumacc.cc:474:replace_alu$757.C[15]
.sym 4512 $PACKER_VCC_NET
.sym 4513 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 4516 $nextpnr_ICESTORM_LC_3$I3
.sym 4518 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 4524 cb_data_out[0]
.sym 4526 cb_data_out[1]
.sym 4528 cb_data_out[2]
.sym 4530 cb_data_out[3]
.sym 4536 $PACKER_VCC_NET
.sym 4547 $PACKER_VCC_NET
.sym 4549 cb_rd_addr[4]
.sym 4550 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 4553 cb_rd_addr[1]
.sym 4554 cb_rd_en
.sym 4555 cb_rd_addr[0]
.sym 4556 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 4560 $nextpnr_ICESTORM_LC_3$I3
.sym 4573 delay[14]
.sym 4582 delay[4]
.sym 4588 delay[13]
.sym 4590 delay[8]
.sym 4592 delay[5]
.sym 4594 delay[10]
.sym 4596 delay[11]
.sym 4601 $nextpnr_ICESTORM_LC_3$I3
.sym 4607 delay[11]
.sym 4611 delay[4]
.sym 4616 delay[14]
.sym 4623 delay[13]
.sym 4629 delay[5]
.sym 4634 delay[10]
.sym 4643 delay[8]
.sym 4647 cb_data_out[4]
.sym 4649 cb_data_out[5]
.sym 4651 cb_data_out[6]
.sym 4653 cb_data_out[7]
.sym 4659 $PACKER_VCC_NET
.sym 4660 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 4666 cb_data_out[0]
.sym 4667 $PACKER_GND_NET
.sym 4669 delay[14]
.sym 4680 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 4692 delay[7]
.sym 4695 delay[2]
.sym 4697 delay[4]
.sym 4698 delay[0]
.sym 4699 delay[5]
.sym 4702 delay[6]
.sym 4704 delay[3]
.sym 4707 delay[1]
.sym 4720 $nextpnr_ICESTORM_LC_11$O
.sym 4722 delay[0]
.sym 4726 $auto$alumacc.cc:474:replace_alu$799.C[2]
.sym 4729 delay[1]
.sym 4732 $auto$alumacc.cc:474:replace_alu$799.C[3]
.sym 4734 delay[2]
.sym 4736 $auto$alumacc.cc:474:replace_alu$799.C[2]
.sym 4738 $auto$alumacc.cc:474:replace_alu$799.C[4]
.sym 4740 delay[3]
.sym 4742 $auto$alumacc.cc:474:replace_alu$799.C[3]
.sym 4744 $auto$alumacc.cc:474:replace_alu$799.C[5]
.sym 4747 delay[4]
.sym 4748 $auto$alumacc.cc:474:replace_alu$799.C[4]
.sym 4750 $auto$alumacc.cc:474:replace_alu$799.C[6]
.sym 4752 delay[5]
.sym 4754 $auto$alumacc.cc:474:replace_alu$799.C[5]
.sym 4756 $auto$alumacc.cc:474:replace_alu$799.C[7]
.sym 4758 delay[6]
.sym 4760 $auto$alumacc.cc:474:replace_alu$799.C[6]
.sym 4762 $auto$alumacc.cc:474:replace_alu$799.C[8]
.sym 4764 delay[7]
.sym 4766 $auto$alumacc.cc:474:replace_alu$799.C[7]
.sym 4783 cb_data_out[7]
.sym 4784 delay[0]
.sym 4786 cb_rd_addr[3]
.sym 4789 cb_data_out[4]
.sym 4802 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 4805 delay[9]
.sym 4806 $auto$alumacc.cc:474:replace_alu$799.C[8]
.sym 4812 delay[11]
.sym 4817 delay[12]
.sym 4818 delay[14]
.sym 4819 delay[10]
.sym 4821 delay[15]
.sym 4822 delay[9]
.sym 4823 delay[8]
.sym 4824 delay[13]
.sym 4843 $auto$alumacc.cc:474:replace_alu$799.C[9]
.sym 4845 delay[8]
.sym 4847 $auto$alumacc.cc:474:replace_alu$799.C[8]
.sym 4849 $auto$alumacc.cc:474:replace_alu$799.C[10]
.sym 4851 delay[9]
.sym 4853 $auto$alumacc.cc:474:replace_alu$799.C[9]
.sym 4855 $auto$alumacc.cc:474:replace_alu$799.C[11]
.sym 4857 delay[10]
.sym 4859 $auto$alumacc.cc:474:replace_alu$799.C[10]
.sym 4861 $auto$alumacc.cc:474:replace_alu$799.C[12]
.sym 4864 delay[11]
.sym 4865 $auto$alumacc.cc:474:replace_alu$799.C[11]
.sym 4867 $auto$alumacc.cc:474:replace_alu$799.C[13]
.sym 4870 delay[12]
.sym 4871 $auto$alumacc.cc:474:replace_alu$799.C[12]
.sym 4873 $auto$alumacc.cc:474:replace_alu$799.C[14]
.sym 4875 delay[13]
.sym 4877 $auto$alumacc.cc:474:replace_alu$799.C[13]
.sym 4879 $auto$alumacc.cc:474:replace_alu$799.C[15]
.sym 4881 delay[14]
.sym 4883 $auto$alumacc.cc:474:replace_alu$799.C[14]
.sym 4886 delay[15]
.sym 4889 $auto$alumacc.cc:474:replace_alu$799.C[15]
.sym 4907 $abc$5138$procmux$474_CMP_new_
.sym 4911 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 4918 state[0]
.sym 4926 state[1]
.sym 4936 $abc$5138$add$demo.v:217$371_Y[10]
.sym 4938 $abc$5138$add$demo.v:217$371_Y[12]
.sym 4940 $abc$5138$add$demo.v:217$371_Y[14]
.sym 4943 $abc$5138$add$demo.v:217$371_Y[9]
.sym 4945 $abc$5138$add$demo.v:217$371_Y[11]
.sym 4947 $abc$5138$add$demo.v:217$371_Y[13]
.sym 4949 $abc$5138$add$demo.v:217$371_Y[15]
.sym 4953 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4956 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4960 $abc$5138$new_n391_
.sym 4962 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 4967 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4968 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4969 $abc$5138$add$demo.v:217$371_Y[10]
.sym 4970 $abc$5138$new_n391_
.sym 4973 $abc$5138$new_n391_
.sym 4974 $abc$5138$add$demo.v:217$371_Y[11]
.sym 4975 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4976 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4979 $abc$5138$add$demo.v:217$371_Y[15]
.sym 4980 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4981 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4982 $abc$5138$new_n391_
.sym 4985 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4986 $abc$5138$add$demo.v:217$371_Y[9]
.sym 4987 $abc$5138$new_n391_
.sym 4988 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4992 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 4994 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 4997 $abc$5138$new_n391_
.sym 4998 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 4999 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 5000 $abc$5138$add$demo.v:217$371_Y[13]
.sym 5003 $abc$5138$add$demo.v:217$371_Y[12]
.sym 5004 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 5005 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 5006 $abc$5138$new_n391_
.sym 5009 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 5010 $abc$5138$add$demo.v:217$371_Y[14]
.sym 5011 $abc$5138$new_n391_
.sym 5012 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 5013 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572_$glb_ce
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5030 state[3]
.sym 5032 $abc$5138$new_n429_
.sym 5036 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 5039 $0\scl[0:0]
.sym 5048 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 5057 $abc$5138$new_n446_
.sym 5058 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 5059 $abc$5138$procmux$609.B_AND_S[1]_new_
.sym 5060 state[3]
.sym 5061 $abc$5138$new_n431_
.sym 5062 delay[13]
.sym 5063 delay[12]
.sym 5064 $abc$5138$new_n389_
.sym 5065 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 5066 state[2]
.sym 5067 delay[15]
.sym 5068 state[3]
.sym 5070 $PACKER_GND_NET
.sym 5071 $abc$5138$new_n270_
.sym 5072 delay[14]
.sym 5078 $abc$5138$new_n435_
.sym 5080 $abc$5138$new_n429_
.sym 5081 $0\scl[0:0]
.sym 5084 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 5085 $abc$5138$new_n444_
.sym 5090 state[2]
.sym 5091 $abc$5138$new_n389_
.sym 5093 state[3]
.sym 5099 $PACKER_GND_NET
.sym 5102 $abc$5138$procmux$609.B_AND_S[1]_new_
.sym 5103 $abc$5138$new_n429_
.sym 5104 $abc$5138$new_n431_
.sym 5105 $abc$5138$new_n435_
.sym 5108 $0\scl[0:0]
.sym 5109 state[2]
.sym 5110 $abc$5138$new_n270_
.sym 5116 $PACKER_GND_NET
.sym 5120 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 5122 $abc$5138$new_n389_
.sym 5123 state[3]
.sym 5127 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 5128 $abc$5138$new_n446_
.sym 5129 $abc$5138$new_n444_
.sym 5132 delay[13]
.sym 5133 delay[14]
.sym 5134 delay[15]
.sym 5135 delay[12]
.sym 5136 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5147 state[4]
.sym 5155 state[5]
.sym 5157 state[1]
.sym 5158 $PACKER_GND_NET
.sym 5161 $abc$5138$new_n446_
.sym 5181 state[5]
.sym 5183 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 5184 state[4]
.sym 5186 state[0]
.sym 5189 state[5]
.sym 5190 state[1]
.sym 5192 state[2]
.sym 5194 state[0]
.sym 5198 state[3]
.sym 5210 $abc$5138$new_n270_
.sym 5211 $abc$5138$new_n389_
.sym 5225 $abc$5138$new_n389_
.sym 5226 $abc$5138$new_n270_
.sym 5227 state[3]
.sym 5228 state[2]
.sym 5232 state[4]
.sym 5233 state[5]
.sym 5243 state[5]
.sym 5244 state[4]
.sym 5245 state[2]
.sym 5246 state[3]
.sym 5249 state[5]
.sym 5250 state[0]
.sym 5251 state[4]
.sym 5252 state[1]
.sym 5255 state[1]
.sym 5256 state[0]
.sym 5257 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 5278 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674
.sym 5282 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 6429 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 6464 cb_rd_addr[4]
.sym 6470 cb_rd_addr[1]
.sym 6472 cb_rd_addr[0]
.sym 6474 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 6475 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 6483 $PACKER_VCC_NET
.sym 6494 cb_data_out[0]
.sym 6500 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 6507 cb_data_out[3]
.sym 6516 cb_data_out[1]
.sym 6518 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 6560 $abc$5138$new_n331_
.sym 6561 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 6562 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 6563 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 6564 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 6565 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 6566 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 6567 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 6612 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 6616 cb_rd_addr[2]
.sym 6624 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 6641 $PACKER_GND_NET
.sym 6643 $PACKER_VCC_NET
.sym 6662 $abc$5138$new_n332_
.sym 6663 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 6664 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 6665 $abc$5138$new_n426_
.sym 6666 $abc$5138$new_n327_
.sym 6667 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 6668 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_
.sym 6669 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 6689 $PACKER_GND_NET_$glb_clk
.sym 6690 $PACKER_GND_NET
.sym 6699 $PACKER_VCC_NET
.sym 6706 delay[9]
.sym 6708 cb_data_out[2]
.sym 6710 cb_data_out[1]
.sym 6711 $abc$5138$new_n331_
.sym 6713 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 6714 cb_data_out[2]
.sym 6715 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 6717 cb_data_out[1]
.sym 6725 cb_data_out[3]
.sym 6733 cb_rd_addr[1]
.sym 6734 cb_rd_en
.sym 6739 cb_rd_addr[3]
.sym 6743 cb_rd_addr[0]
.sym 6745 cb_rd_addr[4]
.sym 6752 $PACKER_VCC_NET
.sym 6754 cb_rd_addr[2]
.sym 6764 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_
.sym 6765 pb_rd_en
.sym 6766 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 6767 $abc$5138$new_n424_
.sym 6768 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 6769 $abc$5138$new_n359_
.sym 6771 $abc$5138$new_n360_
.sym 6780 cb_rd_addr[0]
.sym 6781 cb_rd_addr[1]
.sym 6783 cb_rd_addr[2]
.sym 6784 cb_rd_addr[3]
.sym 6785 cb_rd_addr[4]
.sym 6791 CLK$SB_IO_IN_$glb_clk
.sym 6792 cb_rd_en
.sym 6793 $PACKER_VCC_NET
.sym 6806 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 6812 cb_data_out[5]
.sym 6813 $abc$5138$new_n332_
.sym 6816 cb_data_out[6]
.sym 6866 state[2]
.sym 6867 state[3]
.sym 6868 $abc$5138$new_n422_
.sym 6869 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 6870 $abc$5138$new_n412_
.sym 6871 $abc$5138$new_n429_
.sym 6872 $abc$5138$new_n411_
.sym 6873 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 6908 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 6912 cb_rd_en
.sym 6913 pb_valid
.sym 6921 $abc$5138$new_n448_
.sym 6927 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 6931 state[3]
.sym 6968 $abc$5138$new_n446_
.sym 6969 $abc$5138$new_n419_
.sym 6970 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 6971 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 6972 $abc$5138$new_n274_
.sym 6973 $abc$5138$new_n266_
.sym 6974 $abc$5138$new_n421_
.sym 6975 $abc$5138$procmux$553_CMP_new_
.sym 7012 pb_valid
.sym 7015 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 7016 $PACKER_GND_NET
.sym 7018 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 7021 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.sym 7070 $abc$5138$new_n448_
.sym 7071 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 7072 DC$SB_IO_OUT
.sym 7073 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 7075 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674
.sym 7076 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 7077 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 7118 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 7126 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 7177 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686
.sym 7178 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 7222 state[0]
.sym 7224 state[1]
.sym 8120 cb_rd_addr[2]
.sym 8121 cb_rd_addr[3]
.sym 8122 cb_rd_addr[4]
.sym 8125 cb_rd_addr[0]
.sym 8164 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 8165 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 8175 $PACKER_VCC_NET
.sym 8177 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 8179 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 8181 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 8183 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 8187 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 8191 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 8192 $nextpnr_ICESTORM_LC_5$O
.sym 8195 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 8198 $auto$alumacc.cc:474:replace_alu$786.C[3]
.sym 8200 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 8204 $auto$alumacc.cc:474:replace_alu$786.C[4]
.sym 8206 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 8207 $PACKER_VCC_NET
.sym 8210 $auto$alumacc.cc:474:replace_alu$786.C[5]
.sym 8213 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 8216 $auto$alumacc.cc:474:replace_alu$786.C[6]
.sym 8218 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 8222 $auto$alumacc.cc:474:replace_alu$786.C[7]
.sym 8225 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 8228 $auto$alumacc.cc:474:replace_alu$786.C[8]
.sym 8231 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 8234 $auto$alumacc.cc:474:replace_alu$786.C[9]
.sym 8236 $PACKER_VCC_NET
.sym 8237 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 8246 $abc$5138$new_n300_
.sym 8247 $abc$5138$new_n288_
.sym 8248 $abc$5138$procmux$501_CMP_new_
.sym 8249 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 8250 $abc$5138$procmux$494.B_AND_S[14]_new_
.sym 8251 $abc$5138$new_n289_
.sym 8252 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_
.sym 8253 $abc$5138$new_n292_
.sym 8269 cb_rd_addr[2]
.sym 8289 cb_data_out[0]
.sym 8292 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 8295 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 8297 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 8308 $abc$5138$new_n304_
.sym 8318 $auto$alumacc.cc:474:replace_alu$786.C[9]
.sym 8324 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 8326 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 8328 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 8332 $PACKER_VCC_NET
.sym 8334 $PACKER_VCC_NET
.sym 8335 $PACKER_VCC_NET
.sym 8341 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 8347 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 8348 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 8349 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 8355 $auto$alumacc.cc:474:replace_alu$786.C[10]
.sym 8357 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 8361 $auto$alumacc.cc:474:replace_alu$786.C[11]
.sym 8363 $PACKER_VCC_NET
.sym 8364 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 8367 $auto$alumacc.cc:474:replace_alu$786.C[12]
.sym 8369 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 8370 $PACKER_VCC_NET
.sym 8373 $auto$alumacc.cc:474:replace_alu$786.C[13]
.sym 8375 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 8376 $PACKER_VCC_NET
.sym 8379 $auto$alumacc.cc:474:replace_alu$786.C[14]
.sym 8381 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 8385 $auto$alumacc.cc:474:replace_alu$786.C[15]
.sym 8387 $PACKER_VCC_NET
.sym 8388 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 8391 $nextpnr_ICESTORM_LC_6$I3
.sym 8394 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 8401 $nextpnr_ICESTORM_LC_6$I3
.sym 8405 $abc$5138$new_n441_
.sym 8406 $abc$5138$new_n294_
.sym 8407 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 8408 $abc$5138$new_n438_
.sym 8409 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_
.sym 8410 $abc$5138$new_n443_
.sym 8411 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 8412 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_
.sym 8418 cb_data_out[3]
.sym 8423 $PACKER_VCC_NET
.sym 8424 cb_data_out[1]
.sym 8428 $PACKER_VCC_NET
.sym 8430 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8434 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 8438 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8446 cb_data_out[0]
.sym 8452 cb_data_out[3]
.sym 8456 cb_data_out[1]
.sym 8458 cb_data_out[2]
.sym 8461 delay[9]
.sym 8462 cb_data_out[4]
.sym 8464 cb_data_out[5]
.sym 8474 cb_data_out[6]
.sym 8476 cb_data_out[7]
.sym 8479 cb_data_out[4]
.sym 8481 cb_data_out[5]
.sym 8482 cb_data_out[1]
.sym 8488 delay[9]
.sym 8491 cb_data_out[3]
.sym 8494 cb_data_out[2]
.sym 8497 cb_data_out[2]
.sym 8498 cb_data_out[0]
.sym 8499 cb_data_out[1]
.sym 8500 cb_data_out[3]
.sym 8503 cb_data_out[5]
.sym 8504 cb_data_out[7]
.sym 8505 cb_data_out[4]
.sym 8506 cb_data_out[6]
.sym 8509 cb_data_out[7]
.sym 8510 cb_data_out[5]
.sym 8511 cb_data_out[6]
.sym 8512 cb_data_out[4]
.sym 8515 cb_data_out[5]
.sym 8516 cb_data_out[7]
.sym 8517 cb_data_out[4]
.sym 8518 cb_data_out[6]
.sym 8521 cb_data_out[2]
.sym 8522 cb_data_out[0]
.sym 8523 cb_data_out[1]
.sym 8524 cb_data_out[3]
.sym 8528 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 8529 cb_valid
.sym 8531 $abc$5138$new_n304_
.sym 8532 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8533 $abc$5138$procmux$503_CMP_new_
.sym 8534 $abc$5138$procmux$497_Y[13]_new_
.sym 8535 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 8541 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 8549 cb_data_out[0]
.sym 8552 state[2]
.sym 8553 $abc$5138$new_n353_
.sym 8554 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 8559 pb_rd_en
.sym 8560 delay[15]
.sym 8569 cb_data_out[4]
.sym 8571 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 8572 $abc$5138$new_n426_
.sym 8573 cb_data_out[6]
.sym 8575 cb_data_out[7]
.sym 8577 cb_data_out[4]
.sym 8579 cb_data_out[5]
.sym 8581 cb_data_out[6]
.sym 8583 cb_data_out[7]
.sym 8586 delay[15]
.sym 8587 cb_data_out[1]
.sym 8589 cb_data_out[2]
.sym 8593 cb_data_out[0]
.sym 8599 cb_data_out[3]
.sym 8602 cb_data_out[2]
.sym 8603 cb_data_out[3]
.sym 8604 cb_data_out[7]
.sym 8605 cb_data_out[6]
.sym 8608 cb_data_out[3]
.sym 8609 cb_data_out[2]
.sym 8610 cb_data_out[0]
.sym 8611 cb_data_out[1]
.sym 8614 cb_data_out[4]
.sym 8615 cb_data_out[5]
.sym 8616 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 8617 $abc$5138$new_n426_
.sym 8620 cb_data_out[0]
.sym 8621 cb_data_out[6]
.sym 8622 cb_data_out[7]
.sym 8623 cb_data_out[1]
.sym 8626 cb_data_out[2]
.sym 8628 cb_data_out[1]
.sym 8629 cb_data_out[3]
.sym 8634 delay[15]
.sym 8638 cb_data_out[6]
.sym 8640 cb_data_out[7]
.sym 8644 cb_data_out[5]
.sym 8645 cb_data_out[7]
.sym 8646 cb_data_out[4]
.sym 8647 cb_data_out[6]
.sym 8651 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 8652 $abc$5138$new_n417_
.sym 8653 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4429
.sym 8654 $abc$5138$new_n350_
.sym 8655 $abc$5138$new_n351_
.sym 8656 cb_rd_en
.sym 8657 $abc$5138$new_n415_
.sym 8663 cb_data_out[3]
.sym 8664 $abc$5138$procmux$497_Y[13]_new_
.sym 8667 cb_data_out[1]
.sym 8668 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 8670 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 8676 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 8677 state[1]
.sym 8679 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8680 state[2]
.sym 8682 state[3]
.sym 8684 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 8685 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8686 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 8694 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 8696 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8697 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 8700 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8702 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 8703 state[1]
.sym 8705 $abc$5138$new_n359_
.sym 8706 pb_valid
.sym 8707 $abc$5138$new_n360_
.sym 8708 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8709 pb_rd_en
.sym 8710 $abc$5138$procmux$474_CMP_new_
.sym 8712 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 8713 $abc$5138$new_n353_
.sym 8715 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 8717 pb_rd_en
.sym 8719 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8725 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8726 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8727 state[1]
.sym 8728 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 8732 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 8734 $abc$5138$new_n359_
.sym 8737 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8739 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8744 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8745 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 8746 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8749 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 8750 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 8751 $abc$5138$procmux$474_CMP_new_
.sym 8752 $abc$5138$new_n353_
.sym 8755 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 8756 pb_rd_en
.sym 8757 pb_valid
.sym 8758 $abc$5138$new_n360_
.sym 8767 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8768 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8769 pb_rd_en
.sym 8770 state[1]
.sym 8771 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8776 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 8777 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8778 $abc$5138$procmux$609.B_AND_S[45]_new_
.sym 8779 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 8780 $PACKER_GND_NET
.sym 8781 $abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 8790 pb_rd_en
.sym 8794 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 8798 $abc$5138$new_n270_
.sym 8799 $0\scl[0:0]
.sym 8800 $abc$5138$new_n389_
.sym 8802 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 8803 $PACKER_VCC_NET
.sym 8804 $abc$5138$new_n270_
.sym 8805 $0\scl[0:0]
.sym 8806 state[2]
.sym 8815 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_
.sym 8817 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 8818 $abc$5138$new_n424_
.sym 8821 $abc$5138$new_n421_
.sym 8822 $abc$5138$procmux$553_CMP_new_
.sym 8823 state[2]
.sym 8824 $abc$5138$new_n419_
.sym 8825 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 8826 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 8827 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 8828 $abc$5138$new_n266_
.sym 8830 pb_valid
.sym 8831 $abc$5138$new_n448_
.sym 8832 state[3]
.sym 8833 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 8834 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 8835 $abc$5138$procmux$609.B_AND_S[45]_new_
.sym 8837 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8839 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8840 $0\scl[0:0]
.sym 8841 $abc$5138$new_n422_
.sym 8842 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8843 $abc$5138$new_n412_
.sym 8845 $abc$5138$new_n411_
.sym 8848 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 8849 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8850 $abc$5138$new_n421_
.sym 8851 $abc$5138$new_n422_
.sym 8855 $abc$5138$new_n419_
.sym 8856 $abc$5138$new_n411_
.sym 8857 $abc$5138$procmux$609.B_AND_S[45]_new_
.sym 8860 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 8861 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 8862 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8863 $abc$5138$new_n424_
.sym 8866 state[3]
.sym 8868 state[2]
.sym 8869 $abc$5138$new_n266_
.sym 8873 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 8874 $0\scl[0:0]
.sym 8875 $abc$5138$procmux$553_CMP_new_
.sym 8878 $abc$5138$procmux$553_CMP_new_
.sym 8879 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_
.sym 8880 state[2]
.sym 8881 $abc$5138$new_n266_
.sym 8884 pb_valid
.sym 8885 $abc$5138$new_n412_
.sym 8886 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8887 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 8890 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 8891 $abc$5138$new_n448_
.sym 8892 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 8893 $abc$5138$new_n419_
.sym 8894 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 8898 $0\bit_counter[2:0][1]
.sym 8899 bit_counter[1]
.sym 8900 $abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 8901 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 8902 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 8903 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 8904 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 8913 state[3]
.sym 8921 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 8922 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8923 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 8927 $abc$5138$procmux$553_CMP_new_
.sym 8939 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 8941 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 8942 $abc$5138$new_n274_
.sym 8946 state[2]
.sym 8947 state[3]
.sym 8949 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8950 state[4]
.sym 8952 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8956 state[5]
.sym 8957 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8958 state[1]
.sym 8959 $0\scl[0:0]
.sym 8960 $abc$5138$new_n389_
.sym 8964 $abc$5138$new_n270_
.sym 8965 $0\scl[0:0]
.sym 8966 state[0]
.sym 8971 state[1]
.sym 8972 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 8973 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 8974 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 8977 $abc$5138$new_n270_
.sym 8978 state[3]
.sym 8979 state[2]
.sym 8980 $abc$5138$new_n389_
.sym 8983 $abc$5138$new_n274_
.sym 8985 state[1]
.sym 8989 $0\scl[0:0]
.sym 8990 state[1]
.sym 8991 state[0]
.sym 8992 $abc$5138$new_n274_
.sym 8995 state[3]
.sym 8996 state[4]
.sym 8997 state[5]
.sym 8998 state[2]
.sym 9001 state[4]
.sym 9002 state[5]
.sym 9003 state[0]
.sym 9004 state[1]
.sym 9007 $0\scl[0:0]
.sym 9008 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 9010 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 9013 state[0]
.sym 9014 state[1]
.sym 9016 $abc$5138$new_n274_
.sym 9022 $0\bit_counter[2:0][2]
.sym 9023 bit_counter[0]
.sym 9025 $0\bit_counter[2:0][0]
.sym 9026 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 9027 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 9062 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 9063 state[3]
.sym 9064 state[0]
.sym 9065 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 9071 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 9072 state[0]
.sym 9073 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 9074 state[1]
.sym 9075 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 9078 state[2]
.sym 9079 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674
.sym 9083 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 9088 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 9094 state[3]
.sym 9096 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 9101 state[1]
.sym 9103 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 9109 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 9112 state[0]
.sym 9113 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 9114 state[2]
.sym 9115 state[3]
.sym 9124 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 9125 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 9126 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 9127 state[0]
.sym 9131 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 9136 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 9137 state[1]
.sym 9139 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 9140 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9146 CS$SB_IO_OUT
.sym 9174 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 9186 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686
.sym 9190 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 9191 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 9198 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 9199 $abc$5138$procmux$553_CMP_new_
.sym 9247 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 9250 $abc$5138$procmux$553_CMP_new_
.sym 9253 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 9254 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 9256 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 9263 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9280 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686
.sym 10226 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.sym 10238 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10268 cb_rd_addr[1]
.sym 10270 cb_rd_addr[2]
.sym 10275 cb_rd_addr[0]
.sym 10286 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10287 cb_rd_addr[3]
.sym 10288 cb_rd_addr[4]
.sym 10291 $PACKER_VCC_NET
.sym 10300 $nextpnr_ICESTORM_LC_12$O
.sym 10302 cb_rd_addr[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$802.C[2]
.sym 10308 cb_rd_addr[1]
.sym 10312 $auto$alumacc.cc:474:replace_alu$802.C[3]
.sym 10315 cb_rd_addr[2]
.sym 10316 $auto$alumacc.cc:474:replace_alu$802.C[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$802.C[4]
.sym 10321 cb_rd_addr[3]
.sym 10322 $auto$alumacc.cc:474:replace_alu$802.C[3]
.sym 10325 cb_rd_addr[4]
.sym 10328 $auto$alumacc.cc:474:replace_alu$802.C[4]
.sym 10343 $PACKER_VCC_NET
.sym 10345 cb_rd_addr[0]
.sym 10347 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10348 CLK$SB_IO_IN_$glb_clk
.sym 10355 $abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_
.sym 10356 $abc$5138$new_n318_
.sym 10358 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_
.sym 10359 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 10360 $abc$5138$sub$demo.v:521$397_Y[0]
.sym 10361 params_left[0]
.sym 10362 cb_rd_addr[1]
.sym 10373 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.sym 10380 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10385 $PACKER_VCC_NET
.sym 10400 cb_data_out[0]
.sym 10408 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838
.sym 10410 cb_valid
.sym 10411 cb_rd_addr[3]
.sym 10415 cb_data_out[7]
.sym 10431 cb_data_out[1]
.sym 10432 $abc$5138$new_n294_
.sym 10433 $abc$5138$procmux$501_CMP_new_
.sym 10434 cb_valid
.sym 10438 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_
.sym 10439 cb_data_out[1]
.sym 10440 $abc$5138$new_n288_
.sym 10444 $abc$5138$new_n289_
.sym 10446 cb_data_out[0]
.sym 10450 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 10451 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 10453 $abc$5138$new_n304_
.sym 10454 $abc$5138$new_n292_
.sym 10455 cb_data_out[0]
.sym 10457 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 10459 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_
.sym 10460 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 10461 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10462 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 10465 cb_data_out[1]
.sym 10466 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 10467 cb_data_out[0]
.sym 10470 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 10471 $abc$5138$new_n289_
.sym 10472 $abc$5138$new_n292_
.sym 10473 $abc$5138$procmux$501_CMP_new_
.sym 10476 cb_data_out[1]
.sym 10477 cb_data_out[0]
.sym 10478 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 10479 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_
.sym 10482 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 10483 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 10484 cb_data_out[1]
.sym 10485 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 10488 $abc$5138$new_n304_
.sym 10489 cb_valid
.sym 10490 $abc$5138$new_n288_
.sym 10491 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_
.sym 10494 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10495 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 10496 cb_data_out[1]
.sym 10497 cb_data_out[0]
.sym 10501 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 10503 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10506 $abc$5138$new_n294_
.sym 10507 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 10508 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10509 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 10513 data[7]
.sym 10516 $abc$5138$new_n313_
.sym 10517 $abc$5138$new_n364_
.sym 10518 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 10519 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838
.sym 10520 $abc$5138$new_n362_
.sym 10530 params_left[0]
.sym 10539 pb_data_out[0]
.sym 10540 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10546 data[7]
.sym 10547 params_left[0]
.sym 10554 $abc$5138$new_n331_
.sym 10556 cb_data_out[0]
.sym 10557 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 10558 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_
.sym 10559 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 10560 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10562 $abc$5138$new_n300_
.sym 10563 $abc$5138$new_n288_
.sym 10565 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 10566 cb_data_out[3]
.sym 10567 $abc$5138$procmux$503_CMP_new_
.sym 10569 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10570 $abc$5138$new_n332_
.sym 10571 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10572 cb_data_out[2]
.sym 10573 $abc$5138$new_n438_
.sym 10574 $abc$5138$new_n327_
.sym 10575 $abc$5138$new_n443_
.sym 10576 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 10577 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10578 $abc$5138$new_n441_
.sym 10580 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 10582 cb_data_out[1]
.sym 10587 $abc$5138$new_n331_
.sym 10588 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10589 $abc$5138$new_n332_
.sym 10590 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10593 cb_data_out[1]
.sym 10595 cb_data_out[3]
.sym 10596 cb_data_out[0]
.sym 10599 $abc$5138$new_n288_
.sym 10600 $abc$5138$new_n443_
.sym 10601 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10602 $abc$5138$new_n438_
.sym 10605 $abc$5138$new_n441_
.sym 10606 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_
.sym 10607 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 10608 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 10611 cb_data_out[0]
.sym 10612 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10613 cb_data_out[2]
.sym 10614 cb_data_out[1]
.sym 10617 $abc$5138$new_n300_
.sym 10618 $abc$5138$procmux$503_CMP_new_
.sym 10619 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 10620 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 10623 $abc$5138$new_n327_
.sym 10624 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10625 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 10626 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 10629 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 10631 $abc$5138$new_n300_
.sym 10632 $abc$5138$procmux$503_CMP_new_
.sym 10636 $abc$5138$new_n378_
.sym 10637 $abc$5138$new_n366_
.sym 10638 data[0]
.sym 10639 $abc$5138$new_n376_
.sym 10640 $abc$5138$new_n374_
.sym 10641 data[2]
.sym 10642 data[6]
.sym 10643 data[1]
.sym 10649 $PACKER_VCC_NET
.sym 10654 cb_data_out[3]
.sym 10656 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 10666 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 10678 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10682 cb_rd_en
.sym 10683 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_
.sym 10684 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10686 cb_valid
.sym 10691 $abc$5138$new_n270_
.sym 10693 cb_data_out[4]
.sym 10696 state[3]
.sym 10700 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10702 state[2]
.sym 10704 state[3]
.sym 10705 cb_data_out[5]
.sym 10707 params_left[0]
.sym 10710 cb_valid
.sym 10711 $abc$5138$new_n270_
.sym 10712 state[2]
.sym 10713 state[3]
.sym 10716 cb_rd_en
.sym 10728 params_left[0]
.sym 10729 cb_valid
.sym 10730 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10731 state[3]
.sym 10734 state[2]
.sym 10735 $abc$5138$new_n270_
.sym 10737 state[3]
.sym 10740 cb_data_out[5]
.sym 10741 cb_data_out[4]
.sym 10742 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10743 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_
.sym 10747 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10749 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10752 $abc$5138$new_n270_
.sym 10753 state[2]
.sym 10754 state[3]
.sym 10755 cb_valid
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10760 $abc$5138$new_n263_
.sym 10761 $abc$5138$new_n499_
.sym 10762 pb_valid
.sym 10764 $abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_
.sym 10765 $abc$5138$new_n264_
.sym 10766 $abc$5138$new_n500_
.sym 10777 $PACKER_VCC_NET
.sym 10779 $abc$5138$new_n270_
.sym 10784 $PACKER_GND_NET
.sym 10785 $0\bit_counter[2:0][1]
.sym 10791 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 10794 cb_data_out[0]
.sym 10803 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 10804 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 10805 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10808 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 10811 $abc$5138$new_n350_
.sym 10812 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 10813 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10815 $abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 10816 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10818 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4429
.sym 10819 pb_valid
.sym 10820 $abc$5138$new_n351_
.sym 10821 cb_rd_en
.sym 10823 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10824 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 10825 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10831 $abc$5138$procmux$474_CMP_new_
.sym 10834 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10835 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10836 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10839 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10840 $abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 10841 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10842 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10845 $abc$5138$procmux$474_CMP_new_
.sym 10847 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10851 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 10852 $abc$5138$new_n351_
.sym 10853 pb_valid
.sym 10854 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 10857 $abc$5138$procmux$474_CMP_new_
.sym 10858 cb_rd_en
.sym 10859 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 10860 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 10863 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 10864 $abc$5138$new_n350_
.sym 10869 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 10870 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 10871 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10872 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 10879 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4429
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 10884 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.sym 10887 $abc$5138$new_n497_
.sym 10888 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.sym 10901 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 10902 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 10904 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 10911 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 10923 state[2]
.sym 10924 $abc$5138$new_n417_
.sym 10929 $abc$5138$new_n415_
.sym 10930 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 10932 $0\bit_counter[2:0][1]
.sym 10938 state[3]
.sym 10942 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 10944 $abc$5138$new_n266_
.sym 10951 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 10952 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 10953 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 10969 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 10974 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 10975 $abc$5138$new_n415_
.sym 10976 $abc$5138$new_n417_
.sym 10977 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 10980 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 10981 $abc$5138$new_n417_
.sym 10982 $abc$5138$new_n415_
.sym 10986 $abc$5138$new_n266_
.sym 10987 state[2]
.sym 10989 state[3]
.sym 10998 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 10999 $0\bit_counter[2:0][1]
.sym 11000 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 11005 pixel_data[11]
.sym 11006 $abc$5138$new_n250_
.sym 11007 $abc$5138$new_n251_
.sym 11008 pixel_data[7]
.sym 11009 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 11010 $abc$5138$new_n252_
.sym 11011 pixel_data[3]
.sym 11012 $abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 11025 pb_rd_en
.sym 11036 pixel_data[15]
.sym 11048 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 11049 $abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 11052 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 11053 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 11054 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 11058 $abc$5138$new_n270_
.sym 11059 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 11062 state[2]
.sym 11063 $0\bit_counter[2:0][1]
.sym 11064 bit_counter[1]
.sym 11071 state[3]
.sym 11075 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 11077 $abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 11079 state[2]
.sym 11082 $abc$5138$new_n270_
.sym 11088 bit_counter[1]
.sym 11094 $0\bit_counter[2:0][1]
.sym 11097 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 11098 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 11099 $0\bit_counter[2:0][1]
.sym 11103 state[2]
.sym 11104 $abc$5138$new_n270_
.sym 11105 state[3]
.sym 11109 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 11112 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 11115 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 11116 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 11117 $abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 11118 $abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 11122 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 11124 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 11125 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 $0\pixel_bit_counter[3:0][0]
.sym 11130 pixel_bit_counter[0]
.sym 11131 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 11134 bit_counter[2]
.sym 11171 bit_counter[1]
.sym 11172 bit_counter[0]
.sym 11173 $PACKER_VCC_NET
.sym 11179 $0\bit_counter[2:0][2]
.sym 11181 $PACKER_VCC_NET
.sym 11190 $0\bit_counter[2:0][0]
.sym 11191 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 11196 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 11199 bit_counter[2]
.sym 11201 $nextpnr_ICESTORM_LC_8$O
.sym 11203 bit_counter[0]
.sym 11207 $auto$alumacc.cc:474:replace_alu$811.C[2]
.sym 11209 bit_counter[1]
.sym 11210 $PACKER_VCC_NET
.sym 11214 $PACKER_VCC_NET
.sym 11215 bit_counter[2]
.sym 11217 $auto$alumacc.cc:474:replace_alu$811.C[2]
.sym 11221 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 11233 $PACKER_VCC_NET
.sym 11234 bit_counter[0]
.sym 11241 $0\bit_counter[2:0][0]
.sym 11246 $0\bit_counter[2:0][2]
.sym 11248 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11254 pixel_data[15]
.sym 11274 $PACKER_VCC_NET
.sym 11298 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 11346 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 11394 CS$SB_IO_OUT
.sym 12309 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838
.sym 12331 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838
.sym 12336 params_left[6]
.sym 12337 params_left[3]
.sym 12338 params_left[7]
.sym 12341 params_left[5]
.sym 12342 $abc$5138$new_n309_
.sym 12384 cb_rd_addr[0]
.sym 12392 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12411 cb_rd_addr[0]
.sym 12412 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12463 params_left[2]
.sym 12465 params_left[4]
.sym 12466 $abc$5138$new_n330_
.sym 12468 params_left[8]
.sym 12469 $abc$5138$new_n325_
.sym 12470 $abc$5138$new_n311_
.sym 12484 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12497 $PACKER_GND_NET
.sym 12507 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 12511 $abc$5138$new_n309_
.sym 12513 cb_data_out[2]
.sym 12515 $abc$5138$new_n316_
.sym 12516 $abc$5138$new_n331_
.sym 12518 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12519 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 12528 $abc$5138$new_n332_
.sym 12543 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 12545 $abc$5138$new_n289_
.sym 12546 $abc$5138$sub$demo.v:521$397_Y[0]
.sym 12549 $PACKER_VCC_NET
.sym 12551 $abc$5138$new_n313_
.sym 12552 $abc$5138$procmux$494.B_AND_S[14]_new_
.sym 12554 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_
.sym 12555 params_left[0]
.sym 12557 cb_data_out[3]
.sym 12562 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 12563 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 12565 $abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_
.sym 12569 cb_data_out[2]
.sym 12571 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12579 $abc$5138$new_n289_
.sym 12582 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 12585 $abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_
.sym 12586 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 12587 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12588 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_
.sym 12599 cb_data_out[2]
.sym 12600 cb_data_out[3]
.sym 12605 cb_data_out[3]
.sym 12606 cb_data_out[2]
.sym 12609 params_left[0]
.sym 12611 $PACKER_VCC_NET
.sym 12615 $abc$5138$procmux$494.B_AND_S[14]_new_
.sym 12616 $abc$5138$new_n313_
.sym 12617 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 12618 $abc$5138$sub$demo.v:521$397_Y[0]
.sym 12619 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12623 $abc$5138$new_n315_
.sym 12624 $abc$5138$new_n339_
.sym 12625 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 12626 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 12627 $abc$5138$new_n316_
.sym 12628 params_left[1]
.sym 12629 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 12634 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12645 $PACKER_VCC_NET
.sym 12647 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 12650 pb_data_out[2]
.sym 12652 pb_valid
.sym 12653 pb_data_out[1]
.sym 12654 pb_data_out[3]
.sym 12663 data[7]
.sym 12665 cb_data_out[7]
.sym 12670 pb_valid
.sym 12672 pb_data_out[7]
.sym 12675 $abc$5138$new_n364_
.sym 12678 params_left[0]
.sym 12679 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 12684 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12685 $abc$5138$procmux$497_Y[13]_new_
.sym 12686 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12691 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12694 $abc$5138$new_n362_
.sym 12696 data[7]
.sym 12698 $abc$5138$new_n362_
.sym 12699 $abc$5138$new_n364_
.sym 12714 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12716 pb_valid
.sym 12717 params_left[0]
.sym 12720 $abc$5138$procmux$497_Y[13]_new_
.sym 12721 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12722 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 12723 pb_valid
.sym 12726 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12727 $abc$5138$procmux$497_Y[13]_new_
.sym 12728 pb_valid
.sym 12733 pb_valid
.sym 12734 $abc$5138$procmux$497_Y[13]_new_
.sym 12735 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 12738 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12739 cb_data_out[7]
.sym 12740 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12741 pb_data_out[7]
.sym 12742 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12746 data[5]
.sym 12747 $abc$5138$new_n370_
.sym 12748 data[4]
.sym 12749 data[3]
.sym 12751 $abc$5138$new_n368_
.sym 12752 $abc$5138$new_n372_
.sym 12757 $PACKER_VCC_NET
.sym 12758 pb_data_out[7]
.sym 12769 pb_data_out[5]
.sym 12771 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.sym 12774 $PACKER_GND_NET
.sym 12780 pb_valid
.sym 12786 $abc$5138$new_n378_
.sym 12790 $abc$5138$new_n364_
.sym 12791 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12792 pb_data_out[0]
.sym 12793 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12794 pb_data_out[6]
.sym 12797 $abc$5138$new_n376_
.sym 12798 $abc$5138$new_n364_
.sym 12799 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12801 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12803 $abc$5138$new_n366_
.sym 12804 data[0]
.sym 12806 cb_data_out[2]
.sym 12807 data[2]
.sym 12808 data[6]
.sym 12809 cb_data_out[0]
.sym 12810 pb_data_out[2]
.sym 12812 cb_data_out[1]
.sym 12813 pb_data_out[1]
.sym 12814 $abc$5138$new_n374_
.sym 12815 cb_data_out[6]
.sym 12817 data[1]
.sym 12819 pb_data_out[0]
.sym 12820 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12821 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12822 cb_data_out[0]
.sym 12825 pb_data_out[6]
.sym 12826 cb_data_out[6]
.sym 12827 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12828 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12831 data[0]
.sym 12833 $abc$5138$new_n378_
.sym 12834 $abc$5138$new_n364_
.sym 12837 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12838 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12839 cb_data_out[1]
.sym 12840 pb_data_out[1]
.sym 12843 cb_data_out[2]
.sym 12844 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 12845 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 12846 pb_data_out[2]
.sym 12849 $abc$5138$new_n374_
.sym 12851 data[2]
.sym 12852 $abc$5138$new_n364_
.sym 12856 $abc$5138$new_n364_
.sym 12857 data[6]
.sym 12858 $abc$5138$new_n366_
.sym 12862 $abc$5138$new_n376_
.sym 12863 $abc$5138$new_n364_
.sym 12864 data[1]
.sym 12865 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12880 pb_data_out[6]
.sym 12884 pb_data_out[4]
.sym 12890 cb_data_out[4]
.sym 12892 cb_data_out[2]
.sym 12911 data[0]
.sym 12912 data[4]
.sym 12913 data[3]
.sym 12914 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 12915 $abc$5138$new_n264_
.sym 12916 data[1]
.sym 12917 data[7]
.sym 12918 data[5]
.sym 12919 $abc$5138$new_n499_
.sym 12920 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 12922 data[2]
.sym 12923 data[6]
.sym 12926 $abc$5138$new_n263_
.sym 12927 pb_rd_en
.sym 12932 $abc$5138$new_n500_
.sym 12936 $0\bit_counter[2:0][1]
.sym 12948 data[1]
.sym 12949 data[0]
.sym 12950 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 12951 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 12954 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 12955 data[6]
.sym 12956 data[2]
.sym 12957 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 12961 pb_rd_en
.sym 12972 $abc$5138$new_n263_
.sym 12973 $abc$5138$new_n264_
.sym 12974 $abc$5138$new_n500_
.sym 12975 $0\bit_counter[2:0][1]
.sym 12978 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 12979 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 12980 data[5]
.sym 12981 data[4]
.sym 12984 data[7]
.sym 12985 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 12986 $abc$5138$new_n499_
.sym 12987 data[3]
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 pixel_data[4]
.sym 12995 pixel_data[12]
.sym 12997 pixel_data[0]
.sym 12998 pixel_data[8]
.sym 13008 pb_data_out[0]
.sym 13024 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.sym 13037 $abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_
.sym 13041 $abc$5138$new_n250_
.sym 13043 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.sym 13045 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 13052 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 13053 $abc$5138$new_n497_
.sym 13054 $abc$5138$new_n496_
.sym 13056 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 13058 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 13068 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 13077 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 13078 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 13079 $abc$5138$new_n496_
.sym 13080 $abc$5138$new_n497_
.sym 13095 $abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_
.sym 13097 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 13098 $abc$5138$new_n250_
.sym 13101 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 13103 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 13111 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$5138$new_n257_
.sym 13115 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 13116 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 13117 $abc$5138$new_n256_
.sym 13118 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13119 $abc$5138$new_n258_
.sym 13120 $abc$5138$new_n496_
.sym 13121 pixel_bit_counter[3]
.sym 13122 pb_data_out[4]
.sym 13132 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.sym 13133 pb_data_out[0]
.sym 13138 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 13145 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 13156 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 13157 $abc$5138$new_n251_
.sym 13158 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 13161 pb_data_out[7]
.sym 13163 pixel_data[11]
.sym 13167 pb_data_out[3]
.sym 13168 $abc$5138$new_n252_
.sym 13169 pixel_data[3]
.sym 13174 pixel_data[7]
.sym 13175 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13177 pixel_data[15]
.sym 13178 $0\pixel_bit_counter[3:0][1]
.sym 13180 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 13183 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13184 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 13186 $0\pixel_bit_counter[3:0][1]
.sym 13189 pb_data_out[3]
.sym 13194 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 13195 $abc$5138$new_n252_
.sym 13196 $0\pixel_bit_counter[3:0][1]
.sym 13197 $abc$5138$new_n251_
.sym 13200 pixel_data[15]
.sym 13201 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13202 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 13203 pixel_data[3]
.sym 13207 pb_data_out[7]
.sym 13212 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 13213 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 13218 pixel_data[7]
.sym 13219 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 13220 pixel_data[11]
.sym 13221 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13225 pb_data_out[3]
.sym 13230 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 13231 $0\pixel_bit_counter[3:0][1]
.sym 13232 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 13233 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 13234 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13239 $0\pixel_bit_counter[3:0][2]
.sym 13240 $0\pixel_bit_counter[3:0][3]
.sym 13241 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.sym 13242 pixel_bit_counter[1]
.sym 13243 pixel_bit_counter[2]
.sym 13244 $0\pixel_bit_counter[3:0][1]
.sym 13245 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 13255 pb_data_out[3]
.sym 13257 pb_data_out[7]
.sym 13269 pb_data_out[7]
.sym 13278 $0\pixel_bit_counter[3:0][0]
.sym 13290 $PACKER_VCC_NET
.sym 13293 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 13297 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 13304 pixel_bit_counter[0]
.sym 13305 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 13312 pixel_bit_counter[0]
.sym 13314 $PACKER_VCC_NET
.sym 13326 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 13330 $0\pixel_bit_counter[3:0][0]
.sym 13347 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 13357 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13374 $PACKER_VCC_NET
.sym 13378 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 13379 $PACKER_VCC_NET
.sym 13429 pb_data_out[7]
.sym 13452 pb_data_out[7]
.sym 13480 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 14418 $PACKER_GND_NET
.sym 14438 $PACKER_GND_NET
.sym 14446 $abc$5138$sub$demo.v:521$397_Y[2]
.sym 14447 $abc$5138$sub$demo.v:521$397_Y[3]
.sym 14448 $abc$5138$sub$demo.v:521$397_Y[4]
.sym 14449 $abc$5138$sub$demo.v:521$397_Y[5]
.sym 14450 $abc$5138$sub$demo.v:521$397_Y[6]
.sym 14451 $abc$5138$sub$demo.v:521$397_Y[7]
.sym 14486 $abc$5138$new_n316_
.sym 14487 params_left[6]
.sym 14488 params_left[4]
.sym 14492 params_left[5]
.sym 14494 params_left[2]
.sym 14496 params_left[3]
.sym 14500 params_left[5]
.sym 14504 params_left[3]
.sym 14505 $abc$5138$sub$demo.v:521$397_Y[3]
.sym 14508 $abc$5138$sub$demo.v:521$397_Y[6]
.sym 14512 $abc$5138$new_n316_
.sym 14513 params_left[7]
.sym 14515 $abc$5138$sub$demo.v:521$397_Y[5]
.sym 14516 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14517 $abc$5138$sub$demo.v:521$397_Y[7]
.sym 14525 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14526 $abc$5138$new_n316_
.sym 14527 params_left[6]
.sym 14528 $abc$5138$sub$demo.v:521$397_Y[6]
.sym 14531 params_left[3]
.sym 14532 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14533 $abc$5138$new_n316_
.sym 14534 $abc$5138$sub$demo.v:521$397_Y[3]
.sym 14537 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14538 params_left[7]
.sym 14539 $abc$5138$new_n316_
.sym 14540 $abc$5138$sub$demo.v:521$397_Y[7]
.sym 14555 $abc$5138$new_n316_
.sym 14556 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14557 $abc$5138$sub$demo.v:521$397_Y[5]
.sym 14558 params_left[5]
.sym 14561 params_left[2]
.sym 14562 params_left[5]
.sym 14563 params_left[3]
.sym 14564 params_left[4]
.sym 14565 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14572 $abc$5138$sub$demo.v:521$397_Y[8]
.sym 14573 $abc$5138$sub$demo.v:521$397_Y[9]
.sym 14574 $abc$5138$sub$demo.v:521$397_Y[10]
.sym 14575 $abc$5138$sub$demo.v:521$397_Y[11]
.sym 14576 $abc$5138$sub$demo.v:521$397_Y[12]
.sym 14577 $abc$5138$sub$demo.v:521$397_Y[13]
.sym 14578 params_left[11]
.sym 14579 params_left[10]
.sym 14594 cb_rd_addr[1]
.sym 14614 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 14625 $abc$5138$new_n316_
.sym 14626 $abc$5138$procmux$497_Y[13]_new_
.sym 14627 params_left[1]
.sym 14631 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 14635 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14649 params_left[2]
.sym 14650 params_left[6]
.sym 14652 $abc$5138$new_n330_
.sym 14653 $abc$5138$sub$demo.v:521$397_Y[4]
.sym 14654 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14655 $abc$5138$new_n331_
.sym 14656 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14659 $abc$5138$sub$demo.v:521$397_Y[2]
.sym 14660 params_left[7]
.sym 14662 $abc$5138$new_n316_
.sym 14663 $abc$5138$new_n325_
.sym 14665 $abc$5138$sub$demo.v:521$397_Y[8]
.sym 14669 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 14670 params_left[8]
.sym 14672 params_left[9]
.sym 14675 params_left[4]
.sym 14676 $abc$5138$new_n332_
.sym 14678 params_left[8]
.sym 14683 $abc$5138$new_n325_
.sym 14684 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 14685 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14694 $abc$5138$new_n331_
.sym 14695 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14696 $abc$5138$new_n332_
.sym 14697 $abc$5138$new_n330_
.sym 14700 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14701 $abc$5138$new_n316_
.sym 14702 params_left[4]
.sym 14703 $abc$5138$sub$demo.v:521$397_Y[4]
.sym 14712 params_left[8]
.sym 14713 $abc$5138$sub$demo.v:521$397_Y[8]
.sym 14714 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14715 $abc$5138$new_n316_
.sym 14718 params_left[2]
.sym 14719 $abc$5138$sub$demo.v:521$397_Y[2]
.sym 14720 $abc$5138$new_n316_
.sym 14721 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14724 params_left[6]
.sym 14725 params_left[7]
.sym 14726 params_left[9]
.sym 14727 params_left[8]
.sym 14728 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 $abc$5138$new_n346_
.sym 14732 $abc$5138$new_n338_
.sym 14733 $abc$5138$new_n310_
.sym 14734 params_left[12]
.sym 14736 params_left[13]
.sym 14737 $abc$5138$new_n344_
.sym 14738 params_left[9]
.sym 14755 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 14761 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14779 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14781 $abc$5138$new_n315_
.sym 14784 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 14785 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 14786 $abc$5138$new_n309_
.sym 14787 $abc$5138$new_n311_
.sym 14790 $abc$5138$new_n310_
.sym 14791 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 14792 $abc$5138$procmux$497_Y[13]_new_
.sym 14794 params_left[1]
.sym 14795 params_left[0]
.sym 14796 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 14798 $abc$5138$new_n318_
.sym 14799 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 14800 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14801 $abc$5138$new_n316_
.sym 14802 params_left[1]
.sym 14803 pb_valid
.sym 14811 params_left[1]
.sym 14812 $abc$5138$new_n316_
.sym 14813 params_left[0]
.sym 14814 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 14818 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14819 $abc$5138$procmux$497_Y[13]_new_
.sym 14823 params_left[0]
.sym 14826 params_left[1]
.sym 14829 $abc$5138$new_n310_
.sym 14830 $abc$5138$new_n309_
.sym 14831 $abc$5138$new_n311_
.sym 14832 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 14836 pb_valid
.sym 14837 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 14838 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 14841 $abc$5138$new_n315_
.sym 14842 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 14843 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 14844 $abc$5138$new_n318_
.sym 14847 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 14848 pb_valid
.sym 14850 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 14851 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14899 pb_data_out[3]
.sym 14902 pb_data_out[4]
.sym 14905 $abc$5138$new_n370_
.sym 14908 cb_data_out[4]
.sym 14909 $abc$5138$new_n368_
.sym 14910 cb_data_out[5]
.sym 14912 pb_data_out[5]
.sym 14915 data[3]
.sym 14916 cb_data_out[3]
.sym 14920 data[5]
.sym 14922 data[4]
.sym 14923 $abc$5138$new_n364_
.sym 14924 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 14925 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14926 $abc$5138$new_n372_
.sym 14934 $abc$5138$new_n364_
.sym 14936 $abc$5138$new_n368_
.sym 14937 data[5]
.sym 14940 cb_data_out[4]
.sym 14941 pb_data_out[4]
.sym 14942 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 14943 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14946 $abc$5138$new_n364_
.sym 14948 $abc$5138$new_n370_
.sym 14949 data[4]
.sym 14952 data[3]
.sym 14954 $abc$5138$new_n372_
.sym 14955 $abc$5138$new_n364_
.sym 14964 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 14965 pb_data_out[5]
.sym 14966 cb_data_out[5]
.sym 14967 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14970 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 14971 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 14972 cb_data_out[3]
.sym 14973 pb_data_out[3]
.sym 14974 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14980 pb_rd_addr[1]
.sym 14982 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656
.sym 14984 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 14998 cb_data_out[5]
.sym 15100 pixel_data[6]
.sym 15101 pixel_data[5]
.sym 15102 $abc$5138$new_n244_
.sym 15103 pixel_data[14]
.sym 15104 pixel_data[13]
.sym 15106 $abc$5138$new_n246_
.sym 15113 pb_data_out[1]
.sym 15119 pb_data_out[2]
.sym 15123 pb_data_out[3]
.sym 15141 pb_data_out[0]
.sym 15152 pb_data_out[4]
.sym 15176 pb_data_out[4]
.sym 15198 pb_data_out[4]
.sym 15212 pb_data_out[0]
.sym 15217 pb_data_out[0]
.sym 15220 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 $abc$5138$new_n494_
.sym 15224 $abc$5138$new_n248_
.sym 15225 $abc$5138$new_n242_
.sym 15226 pixel_data[2]
.sym 15227 $abc$5138$new_n495_
.sym 15229 pixel_data[10]
.sym 15230 pixel_data[1]
.sym 15235 $PACKER_GND_NET
.sym 15236 pb_data_out[5]
.sym 15240 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.sym 15246 pb_data_out[7]
.sym 15250 $0\pixel_bit_counter[3:0][1]
.sym 15264 $abc$5138$new_n257_
.sym 15267 $0\pixel_bit_counter[3:0][3]
.sym 15268 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15271 $0\pixel_bit_counter[3:0][1]
.sym 15272 pixel_data[4]
.sym 15273 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15274 $0\pixel_bit_counter[3:0][2]
.sym 15275 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 15276 pixel_data[12]
.sym 15278 pixel_data[0]
.sym 15279 pixel_data[8]
.sym 15283 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15284 $abc$5138$new_n495_
.sym 15291 $abc$5138$new_n256_
.sym 15292 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15293 $abc$5138$new_n258_
.sym 15297 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15298 pixel_data[0]
.sym 15299 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15300 pixel_data[12]
.sym 15305 $0\pixel_bit_counter[3:0][2]
.sym 15309 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15310 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15311 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15312 $0\pixel_bit_counter[3:0][1]
.sym 15315 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15316 $abc$5138$new_n257_
.sym 15317 $0\pixel_bit_counter[3:0][1]
.sym 15318 $abc$5138$new_n258_
.sym 15324 $0\pixel_bit_counter[3:0][3]
.sym 15327 pixel_data[4]
.sym 15328 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15329 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15330 pixel_data[8]
.sym 15333 $abc$5138$new_n495_
.sym 15334 $0\pixel_bit_counter[3:0][1]
.sym 15335 $abc$5138$new_n256_
.sym 15336 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15341 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 15343 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15348 pixel_data[9]
.sym 15366 pb_data_out[2]
.sym 15387 $PACKER_VCC_NET
.sym 15389 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.sym 15390 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15394 $PACKER_VCC_NET
.sym 15396 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15397 pixel_bit_counter[0]
.sym 15402 pixel_bit_counter[3]
.sym 15407 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 15408 pixel_bit_counter[1]
.sym 15417 pixel_bit_counter[2]
.sym 15418 $0\pixel_bit_counter[3:0][1]
.sym 15419 $nextpnr_ICESTORM_LC_4$O
.sym 15421 pixel_bit_counter[0]
.sym 15425 $auto$alumacc.cc:474:replace_alu$808.C[2]
.sym 15427 $PACKER_VCC_NET
.sym 15428 pixel_bit_counter[1]
.sym 15431 $auto$alumacc.cc:474:replace_alu$808.C[3]
.sym 15433 pixel_bit_counter[2]
.sym 15434 $PACKER_VCC_NET
.sym 15435 $auto$alumacc.cc:474:replace_alu$808.C[2]
.sym 15439 pixel_bit_counter[3]
.sym 15440 $PACKER_VCC_NET
.sym 15441 $auto$alumacc.cc:474:replace_alu$808.C[3]
.sym 15445 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 15446 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 15453 $0\pixel_bit_counter[3:0][1]
.sym 15456 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 15462 pixel_bit_counter[1]
.sym 15466 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15485 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.sym 15488 pb_data_out[1]
.sym 15605 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 16553 cb_rd_addr[1]
.sym 16596 params_left[6]
.sym 16598 params_left[7]
.sym 16601 params_left[5]
.sym 16605 params_left[3]
.sym 16613 params_left[4]
.sym 16616 params_left[1]
.sym 16617 $PACKER_VCC_NET
.sym 16619 params_left[2]
.sym 16623 params_left[0]
.sym 16625 $PACKER_VCC_NET
.sym 16627 $nextpnr_ICESTORM_LC_13$O
.sym 16629 params_left[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$814.C[2]
.sym 16635 $PACKER_VCC_NET
.sym 16636 params_left[1]
.sym 16639 $auto$alumacc.cc:474:replace_alu$814.C[3]
.sym 16641 params_left[2]
.sym 16642 $PACKER_VCC_NET
.sym 16643 $auto$alumacc.cc:474:replace_alu$814.C[2]
.sym 16645 $auto$alumacc.cc:474:replace_alu$814.C[4]
.sym 16647 $PACKER_VCC_NET
.sym 16648 params_left[3]
.sym 16649 $auto$alumacc.cc:474:replace_alu$814.C[3]
.sym 16651 $auto$alumacc.cc:474:replace_alu$814.C[5]
.sym 16653 $PACKER_VCC_NET
.sym 16654 params_left[4]
.sym 16655 $auto$alumacc.cc:474:replace_alu$814.C[4]
.sym 16657 $auto$alumacc.cc:474:replace_alu$814.C[6]
.sym 16659 params_left[5]
.sym 16660 $PACKER_VCC_NET
.sym 16661 $auto$alumacc.cc:474:replace_alu$814.C[5]
.sym 16663 $auto$alumacc.cc:474:replace_alu$814.C[7]
.sym 16665 params_left[6]
.sym 16666 $PACKER_VCC_NET
.sym 16667 $auto$alumacc.cc:474:replace_alu$814.C[6]
.sym 16669 $auto$alumacc.cc:474:replace_alu$814.C[8]
.sym 16671 $PACKER_VCC_NET
.sym 16672 params_left[7]
.sym 16673 $auto$alumacc.cc:474:replace_alu$814.C[7]
.sym 16687 $PACKER_VCC_NET
.sym 16708 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.sym 16718 params_left[0]
.sym 16723 $PACKER_VCC_NET
.sym 16741 $PACKER_VCC_NET
.sym 16753 $auto$alumacc.cc:474:replace_alu$814.C[8]
.sym 16761 params_left[12]
.sym 16763 params_left[13]
.sym 16764 params_left[11]
.sym 16768 $abc$5138$sub$demo.v:521$397_Y[10]
.sym 16771 params_left[8]
.sym 16772 params_left[11]
.sym 16773 params_left[9]
.sym 16777 $abc$5138$sub$demo.v:521$397_Y[11]
.sym 16780 $PACKER_VCC_NET
.sym 16781 params_left[10]
.sym 16787 $abc$5138$new_n316_
.sym 16788 $PACKER_VCC_NET
.sym 16789 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16790 $auto$alumacc.cc:474:replace_alu$814.C[9]
.sym 16792 $PACKER_VCC_NET
.sym 16793 params_left[8]
.sym 16794 $auto$alumacc.cc:474:replace_alu$814.C[8]
.sym 16796 $auto$alumacc.cc:474:replace_alu$814.C[10]
.sym 16798 params_left[9]
.sym 16799 $PACKER_VCC_NET
.sym 16800 $auto$alumacc.cc:474:replace_alu$814.C[9]
.sym 16802 $auto$alumacc.cc:474:replace_alu$814.C[11]
.sym 16804 params_left[10]
.sym 16805 $PACKER_VCC_NET
.sym 16806 $auto$alumacc.cc:474:replace_alu$814.C[10]
.sym 16808 $auto$alumacc.cc:474:replace_alu$814.C[12]
.sym 16810 params_left[11]
.sym 16811 $PACKER_VCC_NET
.sym 16812 $auto$alumacc.cc:474:replace_alu$814.C[11]
.sym 16814 $auto$alumacc.cc:474:replace_alu$814.C[13]
.sym 16816 params_left[12]
.sym 16817 $PACKER_VCC_NET
.sym 16818 $auto$alumacc.cc:474:replace_alu$814.C[12]
.sym 16821 params_left[13]
.sym 16823 $PACKER_VCC_NET
.sym 16824 $auto$alumacc.cc:474:replace_alu$814.C[13]
.sym 16827 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16828 $abc$5138$sub$demo.v:521$397_Y[11]
.sym 16829 $abc$5138$new_n316_
.sym 16830 params_left[11]
.sym 16833 $abc$5138$sub$demo.v:521$397_Y[10]
.sym 16834 $abc$5138$new_n316_
.sym 16835 params_left[10]
.sym 16836 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16837 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16853 $PACKER_VCC_NET
.sym 16872 $PACKER_VCC_NET
.sym 16882 $abc$5138$sub$demo.v:521$397_Y[9]
.sym 16884 params_left[12]
.sym 16886 $abc$5138$new_n316_
.sym 16887 params_left[11]
.sym 16888 params_left[10]
.sym 16890 $abc$5138$new_n338_
.sym 16891 $abc$5138$new_n339_
.sym 16892 params_left[12]
.sym 16893 $abc$5138$sub$demo.v:521$397_Y[12]
.sym 16894 $abc$5138$sub$demo.v:521$397_Y[13]
.sym 16895 $abc$5138$new_n344_
.sym 16896 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16905 $abc$5138$new_n346_
.sym 16910 params_left[13]
.sym 16912 params_left[9]
.sym 16914 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16915 $abc$5138$new_n339_
.sym 16916 $abc$5138$sub$demo.v:521$397_Y[13]
.sym 16920 $abc$5138$new_n316_
.sym 16921 params_left[9]
.sym 16922 $abc$5138$sub$demo.v:521$397_Y[9]
.sym 16923 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16926 params_left[11]
.sym 16927 params_left[10]
.sym 16928 params_left[13]
.sym 16929 params_left[12]
.sym 16932 $abc$5138$new_n316_
.sym 16933 params_left[12]
.sym 16934 $abc$5138$new_n344_
.sym 16944 $abc$5138$new_n316_
.sym 16945 params_left[13]
.sym 16946 $abc$5138$new_n346_
.sym 16950 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 16951 $abc$5138$sub$demo.v:521$397_Y[12]
.sym 16953 $abc$5138$new_n339_
.sym 16957 $abc$5138$new_n338_
.sym 16958 $abc$5138$new_n339_
.sym 16960 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16990 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 16998 pb_rd_addr[1]
.sym 17093 $abc$5138$auto$alumacc.cc:491:replace_alu$770[6]
.sym 17118 $PACKER_VCC_NET
.sym 17129 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656
.sym 17130 pb_rd_addr[1]
.sym 17134 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 17142 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 17150 pb_rd_addr[0]
.sym 17158 $abc$5138$auto$alumacc.cc:491:replace_alu$770[6]
.sym 17180 pb_rd_addr[1]
.sym 17190 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 17192 pb_rd_addr[0]
.sym 17203 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 17205 $abc$5138$auto$alumacc.cc:491:replace_alu$770[6]
.sym 17206 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17211 pb_rd_addr[2]
.sym 17212 pb_rd_addr[3]
.sym 17213 pb_rd_addr[4]
.sym 17214 pb_rd_addr[5]
.sym 17215 pb_rd_addr[6]
.sym 17216 pb_rd_addr[0]
.sym 17223 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656
.sym 17238 $PACKER_VCC_NET
.sym 17250 pb_data_out[6]
.sym 17253 pixel_data[14]
.sym 17254 pb_data_out[5]
.sym 17258 pixel_data[6]
.sym 17262 pixel_data[13]
.sym 17275 pixel_data[5]
.sym 17281 $0\pixel_bit_counter[3:0][1]
.sym 17283 pb_data_out[6]
.sym 17290 pb_data_out[5]
.sym 17296 pixel_data[14]
.sym 17297 $0\pixel_bit_counter[3:0][1]
.sym 17298 pixel_data[13]
.sym 17302 pb_data_out[6]
.sym 17307 pb_data_out[5]
.sym 17319 pixel_data[5]
.sym 17320 pixel_data[6]
.sym 17321 $0\pixel_bit_counter[3:0][1]
.sym 17329 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17344 pb_data_out[6]
.sym 17364 pb_data_out[1]
.sym 17374 $abc$5138$new_n248_
.sym 17375 $abc$5138$new_n244_
.sym 17376 pb_data_out[2]
.sym 17382 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 17383 pixel_data[9]
.sym 17385 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 17387 $abc$5138$new_n246_
.sym 17390 pb_data_out[1]
.sym 17391 $abc$5138$new_n242_
.sym 17392 pixel_data[2]
.sym 17396 pixel_data[1]
.sym 17397 $abc$5138$new_n494_
.sym 17403 pixel_data[10]
.sym 17404 $0\pixel_bit_counter[3:0][1]
.sym 17406 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 17407 $abc$5138$new_n248_
.sym 17408 $abc$5138$new_n242_
.sym 17409 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 17412 pixel_data[1]
.sym 17414 pixel_data[2]
.sym 17415 $0\pixel_bit_counter[3:0][1]
.sym 17418 $0\pixel_bit_counter[3:0][1]
.sym 17419 pixel_data[9]
.sym 17421 pixel_data[10]
.sym 17426 pb_data_out[2]
.sym 17430 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 17431 $abc$5138$new_n246_
.sym 17432 $abc$5138$new_n244_
.sym 17433 $abc$5138$new_n494_
.sym 17445 pb_data_out[2]
.sym 17450 pb_data_out[1]
.sym 17452 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17496 pb_data_out[1]
.sym 17543 pb_data_out[1]
.sym 17575 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838_$glb_ce
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 18711 cb_rd_addr[1]
.sym 18714 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.sym 18737 cb_rd_addr[1]
.sym 18782 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.sym 18783 CLK$SB_IO_IN_$glb_clk
.sym 18830 $PACKER_VCC_NET
.sym 18848 $PACKER_VCC_NET
.sym 19099 pb_data_out[0]
.sym 19103 $PACKER_VCC_NET
.sym 19194 pb_data_out[0]
.sym 19196 pb_data_out[1]
.sym 19198 pb_data_out[2]
.sym 19200 pb_data_out[3]
.sym 19218 pb_data_out[7]
.sym 19223 pb_data_out[3]
.sym 19227 $PACKER_VCC_NET
.sym 19236 $PACKER_VCC_NET
.sym 19238 pb_rd_addr[3]
.sym 19239 pb_rd_addr[4]
.sym 19240 pb_rd_addr[5]
.sym 19241 pb_rd_addr[6]
.sym 19244 $PACKER_VCC_NET
.sym 19245 pb_rd_addr[2]
.sym 19246 pb_rd_addr[1]
.sym 19250 pb_rd_addr[0]
.sym 19267 $nextpnr_ICESTORM_LC_9$O
.sym 19270 pb_rd_addr[0]
.sym 19273 $auto$alumacc.cc:474:replace_alu$768.C[2]
.sym 19275 pb_rd_addr[1]
.sym 19279 $auto$alumacc.cc:474:replace_alu$768.C[3]
.sym 19281 pb_rd_addr[2]
.sym 19282 $PACKER_VCC_NET
.sym 19285 $auto$alumacc.cc:474:replace_alu$768.C[4]
.sym 19287 $PACKER_VCC_NET
.sym 19288 pb_rd_addr[3]
.sym 19291 $auto$alumacc.cc:474:replace_alu$768.C[5]
.sym 19293 $PACKER_VCC_NET
.sym 19294 pb_rd_addr[4]
.sym 19297 $auto$alumacc.cc:474:replace_alu$768.C[6]
.sym 19299 $PACKER_VCC_NET
.sym 19300 pb_rd_addr[5]
.sym 19303 $nextpnr_ICESTORM_LC_10$I3
.sym 19306 pb_rd_addr[6]
.sym 19313 $nextpnr_ICESTORM_LC_10$I3
.sym 19317 pb_data_out[4]
.sym 19319 pb_data_out[5]
.sym 19321 pb_data_out[6]
.sym 19323 pb_data_out[7]
.sym 19340 pb_data_out[1]
.sym 19342 pb_data_out[6]
.sym 19345 $PACKER_VCC_NET
.sym 19350 pb_data_out[4]
.sym 19360 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 19369 pb_rd_addr[3]
.sym 19370 $PACKER_VCC_NET
.sym 19376 pb_rd_addr[2]
.sym 19378 pb_rd_addr[4]
.sym 19379 pb_rd_addr[5]
.sym 19381 pb_rd_addr[0]
.sym 19385 pb_rd_addr[1]
.sym 19388 pb_rd_addr[6]
.sym 19390 $nextpnr_ICESTORM_LC_7$O
.sym 19392 pb_rd_addr[0]
.sym 19396 $auto$alumacc.cc:474:replace_alu$805.C[2]
.sym 19398 pb_rd_addr[1]
.sym 19402 $auto$alumacc.cc:474:replace_alu$805.C[3]
.sym 19405 pb_rd_addr[2]
.sym 19406 $auto$alumacc.cc:474:replace_alu$805.C[2]
.sym 19408 $auto$alumacc.cc:474:replace_alu$805.C[4]
.sym 19410 pb_rd_addr[3]
.sym 19412 $auto$alumacc.cc:474:replace_alu$805.C[3]
.sym 19414 $auto$alumacc.cc:474:replace_alu$805.C[5]
.sym 19417 pb_rd_addr[4]
.sym 19418 $auto$alumacc.cc:474:replace_alu$805.C[4]
.sym 19420 $auto$alumacc.cc:474:replace_alu$805.C[6]
.sym 19423 pb_rd_addr[5]
.sym 19424 $auto$alumacc.cc:474:replace_alu$805.C[5]
.sym 19428 pb_rd_addr[6]
.sym 19430 $auto$alumacc.cc:474:replace_alu$805.C[6]
.sym 19433 $PACKER_VCC_NET
.sym 19435 pb_rd_addr[0]
.sym 19437 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19454 pb_rd_addr[1]
.sym 19460 pb_rd_en
.sym 19825 CS$SB_IO_OUT
.sym 21147 $PACKER_GND_NET
.sym 21242 pb_data_out[2]
.sym 21262 $PACKER_VCC_NET
.sym 21285 $PACKER_GND_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21332 pb_data_out[0]
.sym 21345 pb_data_out[1]
.sym 21362 pb_rd_addr[2]
.sym 21363 pb_rd_addr[3]
.sym 21364 pb_rd_addr[4]
.sym 21365 pb_rd_addr[5]
.sym 21366 pb_rd_addr[6]
.sym 21367 pb_rd_addr[1]
.sym 21371 pb_rd_en
.sym 21373 $PACKER_VCC_NET
.sym 21375 pb_rd_addr[0]
.sym 21408 pb_rd_addr[0]
.sym 21409 pb_rd_addr[1]
.sym 21411 pb_rd_addr[2]
.sym 21412 pb_rd_addr[3]
.sym 21413 pb_rd_addr[4]
.sym 21414 pb_rd_addr[5]
.sym 21415 pb_rd_addr[6]
.sym 21419 CLK$SB_IO_IN_$glb_clk
.sym 21420 pb_rd_en
.sym 21421 $PACKER_VCC_NET
.sym 21440 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.sym 21644 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 23103 MOSI$SB_IO_OUT
.sym 23198 MOSI$SB_IO_OUT
.sym 23595 MOSI$SB_IO_OUT
.sym 25500 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.sym 25506 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.sym 26340 MOSI$SB_IO_OUT
.sym 27429 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 27451 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 27460 CS$SB_IO_OUT
.sym 27484 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27539 MOSI$SB_IO_OUT
.sym 27682 delay[6]
.sym 27686 delay[3]
.sym 27694 delay[7]
.sym 27702 delay[1]
.sym 27706 delay[0]
.sym 27710 delay[2]
.sym 27715 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 27719 $PACKER_VCC_NET
.sym 27720 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 27724 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 27727 $PACKER_VCC_NET
.sym 27728 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 27731 $PACKER_VCC_NET
.sym 27732 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 27735 $PACKER_VCC_NET
.sym 27736 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 27739 $PACKER_VCC_NET
.sym 27740 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 27744 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 27747 $PACKER_VCC_NET
.sym 27748 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 27752 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 27756 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 27760 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 27763 $PACKER_VCC_NET
.sym 27764 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 27768 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 27771 $PACKER_VCC_NET
.sym 27772 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 27776 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 27781 $nextpnr_ICESTORM_LC_1$I3
.sym 27782 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27783 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27784 $abc$5138$new_n391_
.sym 27785 $abc$5138$add$demo.v:217$371_Y[4]
.sym 27786 delay[7]
.sym 27787 delay[5]
.sym 27788 delay[6]
.sym 27789 delay[4]
.sym 27790 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27791 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27792 $abc$5138$new_n391_
.sym 27793 $abc$5138$add$demo.v:217$371_Y[5]
.sym 27794 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27795 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27796 $abc$5138$new_n391_
.sym 27797 $abc$5138$add$demo.v:217$371_Y[7]
.sym 27798 delay[4]
.sym 27799 delay[5]
.sym 27800 delay[6]
.sym 27801 delay[7]
.sym 27802 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27803 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27804 $abc$5138$new_n391_
.sym 27805 $abc$5138$add$demo.v:217$371_Y[6]
.sym 27806 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27807 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27808 $abc$5138$new_n391_
.sym 27809 $abc$5138$add$demo.v:217$371_Y[2]
.sym 27810 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27811 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27812 $abc$5138$new_n391_
.sym 27813 $abc$5138$add$demo.v:217$371_Y[3]
.sym 27814 delay[0]
.sym 27815 delay[2]
.sym 27816 delay[1]
.sym 27817 delay[3]
.sym 27818 $abc$5138$new_n279_
.sym 27819 $abc$5138$new_n282_
.sym 27820 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 27821 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 27822 $abc$5138$new_n353_
.sym 27823 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 27824 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 27825 $abc$5138$procmux$474_CMP_new_
.sym 27826 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27827 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27828 $abc$5138$new_n391_
.sym 27829 $abc$5138$add$demo.v:217$371_Y[8]
.sym 27830 delay[12]
.sym 27834 delay[3]
.sym 27835 $abc$5138$new_n387_
.sym 27836 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 27837 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 27838 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 27839 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_
.sym 27842 $abc$5138$new_n280_
.sym 27843 $abc$5138$new_n281_
.sym 27846 $abc$5138$new_n282_
.sym 27847 $abc$5138$new_n279_
.sym 27848 $abc$5138$auto$alumacc.cc:491:replace_alu$788[15]
.sym 27849 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 27850 delay[10]
.sym 27851 delay[11]
.sym 27852 delay[9]
.sym 27853 delay[8]
.sym 27854 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.sym 27855 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.sym 27856 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_
.sym 27858 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 27859 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27860 $abc$5138$new_n445_
.sym 27861 $abc$5138$new_n409_
.sym 27862 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27863 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27864 $abc$5138$new_n391_
.sym 27865 $abc$5138$add$demo.v:217$371_Y[1]_new_inv_
.sym 27866 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 27867 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 27868 $abc$5138$new_n391_
.sym 27869 $abc$5138$add$demo.v:217$371_Y[0]
.sym 27870 delay[2]
.sym 27871 delay[11]
.sym 27872 delay[10]
.sym 27873 delay[3]
.sym 27874 delay[1]
.sym 27875 delay[0]
.sym 27876 delay[2]
.sym 27877 $abc$5138$new_n353_
.sym 27878 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 27879 $abc$5138$procmux$609.B_AND_S[67]_new_
.sym 27880 $abc$5138$procmux$609.B_AND_S[66]_new_
.sym 27881 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 27882 delay[3]
.sym 27883 $abc$5138$new_n387_
.sym 27884 $abc$5138$auto$alumacc.cc:491:replace_alu$759[15]
.sym 27885 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.sym 27886 delay[1]
.sym 27887 delay[9]
.sym 27888 delay[8]
.sym 27889 delay[0]
.sym 27890 delay[1]
.sym 27891 delay[0]
.sym 27895 $PACKER_VCC_NET
.sym 27896 delay[0]
.sym 27898 $abc$5138$new_n278_
.sym 27899 state[1]
.sym 27900 state[0]
.sym 27902 state[0]
.sym 27903 state[1]
.sym 27904 $abc$5138$new_n278_
.sym 27906 SCL$SB_IO_OUT
.sym 27910 state[0]
.sym 27911 state[1]
.sym 27912 $abc$5138$new_n278_
.sym 27914 $0\scl[0:0]
.sym 27930 $abc$5138$new_n278_
.sym 27931 state[1]
.sym 27932 $abc$5138$new_n409_
.sym 27946 $abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.sym 28195 $auto$alumacc.cc:474:replace_alu$757.C[1]
.sym 28200 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 28204 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 28208 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 28211 $PACKER_VCC_NET
.sym 28212 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 28215 $PACKER_VCC_NET
.sym 28216 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 28219 $PACKER_VCC_NET
.sym 28220 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 28224 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 28227 $PACKER_VCC_NET
.sym 28228 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 28232 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 28236 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 28240 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 28243 $PACKER_VCC_NET
.sym 28244 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 28248 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 28251 $PACKER_VCC_NET
.sym 28252 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 28256 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 28261 $nextpnr_ICESTORM_LC_3$I3
.sym 28262 delay[11]
.sym 28266 delay[4]
.sym 28270 delay[14]
.sym 28274 delay[13]
.sym 28278 delay[5]
.sym 28282 delay[10]
.sym 28286 delay[8]
.sym 28291 delay[0]
.sym 28296 delay[1]
.sym 28300 delay[2]
.sym 28301 $auto$alumacc.cc:474:replace_alu$799.C[2]
.sym 28304 delay[3]
.sym 28305 $auto$alumacc.cc:474:replace_alu$799.C[3]
.sym 28308 delay[4]
.sym 28309 $auto$alumacc.cc:474:replace_alu$799.C[4]
.sym 28312 delay[5]
.sym 28313 $auto$alumacc.cc:474:replace_alu$799.C[5]
.sym 28316 delay[6]
.sym 28317 $auto$alumacc.cc:474:replace_alu$799.C[6]
.sym 28320 delay[7]
.sym 28321 $auto$alumacc.cc:474:replace_alu$799.C[7]
.sym 28324 delay[8]
.sym 28325 $auto$alumacc.cc:474:replace_alu$799.C[8]
.sym 28328 delay[9]
.sym 28329 $auto$alumacc.cc:474:replace_alu$799.C[9]
.sym 28332 delay[10]
.sym 28333 $auto$alumacc.cc:474:replace_alu$799.C[10]
.sym 28336 delay[11]
.sym 28337 $auto$alumacc.cc:474:replace_alu$799.C[11]
.sym 28340 delay[12]
.sym 28341 $auto$alumacc.cc:474:replace_alu$799.C[12]
.sym 28344 delay[13]
.sym 28345 $auto$alumacc.cc:474:replace_alu$799.C[13]
.sym 28348 delay[14]
.sym 28349 $auto$alumacc.cc:474:replace_alu$799.C[14]
.sym 28352 delay[15]
.sym 28353 $auto$alumacc.cc:474:replace_alu$799.C[15]
.sym 28354 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28355 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28356 $abc$5138$new_n391_
.sym 28357 $abc$5138$add$demo.v:217$371_Y[10]
.sym 28358 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28359 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28360 $abc$5138$new_n391_
.sym 28361 $abc$5138$add$demo.v:217$371_Y[11]
.sym 28362 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28363 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28364 $abc$5138$new_n391_
.sym 28365 $abc$5138$add$demo.v:217$371_Y[15]
.sym 28366 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28367 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28368 $abc$5138$new_n391_
.sym 28369 $abc$5138$add$demo.v:217$371_Y[9]
.sym 28370 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28371 $abc$5138$procmux$609.B_AND_S[43]_new_inv_
.sym 28374 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28375 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28376 $abc$5138$new_n391_
.sym 28377 $abc$5138$add$demo.v:217$371_Y[13]
.sym 28378 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28379 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28380 $abc$5138$new_n391_
.sym 28381 $abc$5138$add$demo.v:217$371_Y[12]
.sym 28382 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28383 $abc$5138$procmux$609.B_AND_S[60]_new_
.sym 28384 $abc$5138$new_n391_
.sym 28385 $abc$5138$add$demo.v:217$371_Y[14]
.sym 28386 $abc$5138$new_n389_
.sym 28387 state[3]
.sym 28388 state[2]
.sym 28390 $PACKER_GND_NET
.sym 28394 $abc$5138$procmux$609.B_AND_S[1]_new_
.sym 28395 $abc$5138$new_n429_
.sym 28396 $abc$5138$new_n431_
.sym 28397 $abc$5138$new_n435_
.sym 28398 $0\scl[0:0]
.sym 28399 state[2]
.sym 28400 $abc$5138$new_n270_
.sym 28402 $PACKER_GND_NET
.sym 28406 state[3]
.sym 28407 $abc$5138$new_n389_
.sym 28408 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 28410 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.sym 28411 $abc$5138$new_n444_
.sym 28412 $abc$5138$new_n446_
.sym 28414 delay[13]
.sym 28415 delay[15]
.sym 28416 delay[14]
.sym 28417 delay[12]
.sym 28426 $abc$5138$new_n270_
.sym 28427 $abc$5138$new_n389_
.sym 28428 state[3]
.sym 28429 state[2]
.sym 28430 state[4]
.sym 28431 state[5]
.sym 28438 state[3]
.sym 28439 state[2]
.sym 28440 state[4]
.sym 28441 state[5]
.sym 28442 state[1]
.sym 28443 state[0]
.sym 28444 state[4]
.sym 28445 state[5]
.sym 28446 state[1]
.sym 28447 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 28448 state[0]
.sym 28707 $auto$alumacc.cc:474:replace_alu$786.C[2]
.sym 28712 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.sym 28715 $PACKER_VCC_NET
.sym 28716 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.sym 28720 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.sym 28724 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.sym 28728 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.sym 28732 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.sym 28735 $PACKER_VCC_NET
.sym 28736 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.sym 28740 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.sym 28743 $PACKER_VCC_NET
.sym 28744 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.sym 28747 $PACKER_VCC_NET
.sym 28748 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.sym 28751 $PACKER_VCC_NET
.sym 28752 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.sym 28756 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.sym 28759 $PACKER_VCC_NET
.sym 28760 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.sym 28764 $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.sym 28769 $nextpnr_ICESTORM_LC_6$I3
.sym 28770 cb_data_out[4]
.sym 28771 cb_data_out[1]
.sym 28772 cb_data_out[5]
.sym 28774 delay[9]
.sym 28778 cb_data_out[3]
.sym 28779 cb_data_out[2]
.sym 28782 cb_data_out[3]
.sym 28783 cb_data_out[2]
.sym 28784 cb_data_out[0]
.sym 28785 cb_data_out[1]
.sym 28786 cb_data_out[5]
.sym 28787 cb_data_out[4]
.sym 28788 cb_data_out[6]
.sym 28789 cb_data_out[7]
.sym 28790 cb_data_out[6]
.sym 28791 cb_data_out[7]
.sym 28792 cb_data_out[5]
.sym 28793 cb_data_out[4]
.sym 28794 cb_data_out[6]
.sym 28795 cb_data_out[4]
.sym 28796 cb_data_out[5]
.sym 28797 cb_data_out[7]
.sym 28798 cb_data_out[0]
.sym 28799 cb_data_out[1]
.sym 28800 cb_data_out[3]
.sym 28801 cb_data_out[2]
.sym 28802 cb_data_out[3]
.sym 28803 cb_data_out[2]
.sym 28804 cb_data_out[6]
.sym 28805 cb_data_out[7]
.sym 28806 cb_data_out[0]
.sym 28807 cb_data_out[1]
.sym 28808 cb_data_out[3]
.sym 28809 cb_data_out[2]
.sym 28810 cb_data_out[5]
.sym 28811 $abc$5138$new_n426_
.sym 28812 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 28813 cb_data_out[4]
.sym 28814 cb_data_out[1]
.sym 28815 cb_data_out[6]
.sym 28816 cb_data_out[7]
.sym 28817 cb_data_out[0]
.sym 28818 cb_data_out[2]
.sym 28819 cb_data_out[3]
.sym 28820 cb_data_out[1]
.sym 28822 delay[15]
.sym 28826 cb_data_out[6]
.sym 28827 cb_data_out[7]
.sym 28830 cb_data_out[4]
.sym 28831 cb_data_out[6]
.sym 28832 cb_data_out[7]
.sym 28833 cb_data_out[5]
.sym 28834 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 28835 state[1]
.sym 28836 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 28837 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28838 $abc$5138$new_n359_
.sym 28839 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 28842 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28843 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 28846 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 28847 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 28848 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28850 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.sym 28851 $abc$5138$new_n353_
.sym 28852 $abc$5138$auto$alumacc.cc:491:replace_alu$775[15]
.sym 28853 $abc$5138$procmux$474_CMP_new_
.sym 28854 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 28855 pb_valid
.sym 28856 pb_rd_en
.sym 28857 $abc$5138$new_n360_
.sym 28862 state[1]
.sym 28863 pb_rd_en
.sym 28864 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 28865 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28866 $abc$5138$procmux$609.B_AND_S[2]_new_
.sym 28867 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 28868 $abc$5138$new_n422_
.sym 28869 $abc$5138$new_n421_
.sym 28870 $abc$5138$procmux$609.B_AND_S[45]_new_
.sym 28871 $abc$5138$new_n411_
.sym 28872 $abc$5138$new_n419_
.sym 28874 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 28875 $abc$5138$new_n424_
.sym 28876 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 28877 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 28878 state[2]
.sym 28879 state[3]
.sym 28880 $abc$5138$new_n266_
.sym 28882 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 28883 $abc$5138$procmux$553_CMP_new_
.sym 28884 $0\scl[0:0]
.sym 28886 state[2]
.sym 28887 $abc$5138$new_n266_
.sym 28888 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_
.sym 28889 $abc$5138$procmux$553_CMP_new_
.sym 28890 pb_valid
.sym 28891 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 28892 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28893 $abc$5138$new_n412_
.sym 28894 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.sym 28895 $abc$5138$new_n448_
.sym 28896 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 28897 $abc$5138$new_n419_
.sym 28898 state[1]
.sym 28899 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 28900 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28901 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.sym 28902 $abc$5138$new_n270_
.sym 28903 $abc$5138$new_n389_
.sym 28904 state[2]
.sym 28905 state[3]
.sym 28906 state[1]
.sym 28907 $abc$5138$new_n274_
.sym 28910 $abc$5138$new_n274_
.sym 28911 $0\scl[0:0]
.sym 28912 state[1]
.sym 28913 state[0]
.sym 28914 state[3]
.sym 28915 state[4]
.sym 28916 state[5]
.sym 28917 state[2]
.sym 28918 state[0]
.sym 28919 state[4]
.sym 28920 state[5]
.sym 28921 state[1]
.sym 28922 $0\scl[0:0]
.sym 28923 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.sym 28924 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 28926 $abc$5138$new_n274_
.sym 28927 state[1]
.sym 28928 state[0]
.sym 28930 state[3]
.sym 28931 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 28934 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28935 state[1]
.sym 28938 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 28942 state[2]
.sym 28943 state[3]
.sym 28944 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.sym 28945 state[0]
.sym 28950 state[0]
.sym 28951 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.sym 28952 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 28953 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 28954 $abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.sym 28958 state[1]
.sym 28959 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.sym 28960 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 28982 $abc$5138$procmux$553_CMP_new_
.sym 28983 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 28986 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 28987 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 28988 $abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.sym 29219 cb_rd_addr[0]
.sym 29224 cb_rd_addr[1]
.sym 29228 cb_rd_addr[2]
.sym 29229 $auto$alumacc.cc:474:replace_alu$802.C[2]
.sym 29232 cb_rd_addr[3]
.sym 29233 $auto$alumacc.cc:474:replace_alu$802.C[3]
.sym 29236 cb_rd_addr[4]
.sym 29237 $auto$alumacc.cc:474:replace_alu$802.C[4]
.sym 29247 $PACKER_VCC_NET
.sym 29248 cb_rd_addr[0]
.sym 29250 cb_data_out[0]
.sym 29251 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 29252 cb_data_out[1]
.sym 29254 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 29255 $abc$5138$new_n289_
.sym 29256 $abc$5138$procmux$501_CMP_new_
.sym 29257 $abc$5138$new_n292_
.sym 29258 cb_data_out[0]
.sym 29259 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.sym 29260 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_
.sym 29261 cb_data_out[1]
.sym 29262 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 29263 cb_data_out[1]
.sym 29264 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 29265 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 29266 cb_valid
.sym 29267 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_
.sym 29268 $abc$5138$new_n288_
.sym 29269 $abc$5138$new_n304_
.sym 29270 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 29271 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 29272 cb_data_out[0]
.sym 29273 cb_data_out[1]
.sym 29274 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 29275 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 29278 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.sym 29279 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 29280 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.sym 29281 $abc$5138$new_n294_
.sym 29282 $abc$5138$new_n331_
.sym 29283 $abc$5138$new_n332_
.sym 29284 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29285 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29286 cb_data_out[1]
.sym 29287 cb_data_out[3]
.sym 29288 cb_data_out[0]
.sym 29290 $abc$5138$new_n288_
.sym 29291 $abc$5138$new_n438_
.sym 29292 $abc$5138$new_n443_
.sym 29293 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29294 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 29295 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_
.sym 29296 $abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.sym 29297 $abc$5138$new_n441_
.sym 29298 cb_data_out[1]
.sym 29299 cb_data_out[2]
.sym 29300 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29301 cb_data_out[0]
.sym 29302 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 29303 $abc$5138$new_n300_
.sym 29304 $abc$5138$procmux$503_CMP_new_
.sym 29305 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 29306 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.sym 29307 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.sym 29308 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29309 $abc$5138$new_n327_
.sym 29310 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.sym 29311 $abc$5138$new_n300_
.sym 29312 $abc$5138$procmux$503_CMP_new_
.sym 29314 state[3]
.sym 29315 cb_valid
.sym 29316 state[2]
.sym 29317 $abc$5138$new_n270_
.sym 29318 cb_rd_en
.sym 29326 params_left[0]
.sym 29327 cb_valid
.sym 29328 state[3]
.sym 29329 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 29330 $abc$5138$new_n270_
.sym 29331 state[3]
.sym 29332 state[2]
.sym 29334 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29335 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_
.sym 29336 cb_data_out[5]
.sym 29337 cb_data_out[4]
.sym 29338 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29339 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29342 state[3]
.sym 29343 $abc$5138$new_n270_
.sym 29344 state[2]
.sym 29345 cb_valid
.sym 29346 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 29347 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29348 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29350 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 29351 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29352 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29353 $abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_
.sym 29354 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.sym 29355 $abc$5138$procmux$474_CMP_new_
.sym 29358 pb_valid
.sym 29359 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 29360 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29361 $abc$5138$new_n351_
.sym 29362 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29363 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 29364 $abc$5138$procmux$474_CMP_new_
.sym 29365 cb_rd_en
.sym 29366 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.sym 29367 $abc$5138$new_n350_
.sym 29370 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 29371 $abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.sym 29372 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.sym 29373 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.sym 29389 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.sym 29390 $abc$5138$new_n415_
.sym 29391 $abc$5138$new_n417_
.sym 29392 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29393 $abc$5138$procmux$609.B_AND_S[38]_new_
.sym 29394 $abc$5138$new_n417_
.sym 29395 $abc$5138$new_n415_
.sym 29396 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29398 state[3]
.sym 29399 $abc$5138$new_n266_
.sym 29400 state[2]
.sym 29406 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29407 $0\bit_counter[2:0][1]
.sym 29408 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29410 $abc$5138$new_n270_
.sym 29411 state[2]
.sym 29414 bit_counter[1]
.sym 29418 $0\bit_counter[2:0][1]
.sym 29422 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29423 $0\bit_counter[2:0][1]
.sym 29424 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29426 state[3]
.sym 29427 state[2]
.sym 29428 $abc$5138$new_n270_
.sym 29430 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 29431 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29434 $abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_
.sym 29435 $abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_
.sym 29436 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 29437 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29438 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.sym 29439 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29443 bit_counter[0]
.sym 29447 bit_counter[1]
.sym 29448 $PACKER_VCC_NET
.sym 29451 bit_counter[2]
.sym 29452 $PACKER_VCC_NET
.sym 29453 $auto$alumacc.cc:474:replace_alu$811.C[2]
.sym 29454 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29463 bit_counter[0]
.sym 29465 $PACKER_VCC_NET
.sym 29466 $0\bit_counter[2:0][0]
.sym 29470 $0\bit_counter[2:0][2]
.sym 29486 $abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.sym 29730 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29731 cb_rd_addr[0]
.sym 29766 $abc$5138$new_n289_
.sym 29767 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.sym 29770 $abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_
.sym 29771 $abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_
.sym 29772 $abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.sym 29773 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29778 cb_data_out[3]
.sym 29779 cb_data_out[2]
.sym 29782 cb_data_out[2]
.sym 29783 cb_data_out[3]
.sym 29787 params_left[0]
.sym 29789 $PACKER_VCC_NET
.sym 29790 $abc$5138$sub$demo.v:521$397_Y[0]
.sym 29791 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 29792 $abc$5138$new_n313_
.sym 29793 $abc$5138$procmux$494.B_AND_S[14]_new_
.sym 29794 $abc$5138$new_n364_
.sym 29795 data[7]
.sym 29796 $abc$5138$new_n362_
.sym 29806 pb_valid
.sym 29807 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29808 params_left[0]
.sym 29810 $abc$5138$procmux$497_Y[13]_new_
.sym 29811 pb_valid
.sym 29812 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29813 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 29814 $abc$5138$procmux$497_Y[13]_new_
.sym 29815 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29816 pb_valid
.sym 29818 $abc$5138$procmux$497_Y[13]_new_
.sym 29819 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 29820 pb_valid
.sym 29822 cb_data_out[7]
.sym 29823 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29824 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 29825 pb_data_out[7]
.sym 29826 cb_data_out[0]
.sym 29827 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29828 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 29829 pb_data_out[0]
.sym 29830 cb_data_out[6]
.sym 29831 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29832 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 29833 pb_data_out[6]
.sym 29834 $abc$5138$new_n364_
.sym 29835 data[0]
.sym 29836 $abc$5138$new_n378_
.sym 29838 cb_data_out[1]
.sym 29839 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29840 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 29841 pb_data_out[1]
.sym 29842 cb_data_out[2]
.sym 29843 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 29844 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 29845 pb_data_out[2]
.sym 29846 $abc$5138$new_n364_
.sym 29847 data[2]
.sym 29848 $abc$5138$new_n374_
.sym 29850 $abc$5138$new_n364_
.sym 29851 data[6]
.sym 29852 $abc$5138$new_n366_
.sym 29854 $abc$5138$new_n364_
.sym 29855 data[1]
.sym 29856 $abc$5138$new_n376_
.sym 29862 data[1]
.sym 29863 data[0]
.sym 29864 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29865 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29866 data[6]
.sym 29867 data[2]
.sym 29868 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29869 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29870 pb_rd_en
.sym 29878 $abc$5138$new_n263_
.sym 29879 $abc$5138$new_n264_
.sym 29880 $abc$5138$new_n500_
.sym 29881 $0\bit_counter[2:0][1]
.sym 29882 data[5]
.sym 29883 data[4]
.sym 29884 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29885 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29886 data[7]
.sym 29887 data[3]
.sym 29888 $abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.sym 29889 $abc$5138$new_n499_
.sym 29893 $abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.sym 29898 $abc$5138$new_n496_
.sym 29899 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29900 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 29901 $abc$5138$new_n497_
.sym 29910 $abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_
.sym 29911 $abc$5138$new_n250_
.sym 29912 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 29914 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29915 $abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.sym 29922 pb_data_out[3]
.sym 29926 $abc$5138$new_n252_
.sym 29927 $abc$5138$new_n251_
.sym 29928 $0\pixel_bit_counter[3:0][1]
.sym 29929 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 29930 pixel_data[15]
.sym 29931 pixel_data[3]
.sym 29932 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 29933 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 29934 pb_data_out[7]
.sym 29938 $abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.sym 29939 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.sym 29942 pixel_data[7]
.sym 29943 pixel_data[11]
.sym 29944 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 29945 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 29946 pb_data_out[3]
.sym 29950 $0\pixel_bit_counter[3:0][1]
.sym 29951 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 29952 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 29953 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 29955 pixel_bit_counter[0]
.sym 29957 $PACKER_VCC_NET
.sym 29962 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 29966 $0\pixel_bit_counter[3:0][0]
.sym 29978 $abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.sym 29998 pb_data_out[7]
.sym 30246 $abc$5138$new_n316_
.sym 30247 params_left[6]
.sym 30248 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30249 $abc$5138$sub$demo.v:521$397_Y[6]
.sym 30250 $abc$5138$new_n316_
.sym 30251 params_left[3]
.sym 30252 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30253 $abc$5138$sub$demo.v:521$397_Y[3]
.sym 30254 $abc$5138$new_n316_
.sym 30255 params_left[7]
.sym 30256 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30257 $abc$5138$sub$demo.v:521$397_Y[7]
.sym 30266 $abc$5138$new_n316_
.sym 30267 params_left[5]
.sym 30268 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30269 $abc$5138$sub$demo.v:521$397_Y[5]
.sym 30270 params_left[2]
.sym 30271 params_left[3]
.sym 30272 params_left[4]
.sym 30273 params_left[5]
.sym 30274 $abc$5138$procmux$497_Y[2]_new_inv_
.sym 30275 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30276 $abc$5138$new_n325_
.sym 30282 $abc$5138$new_n332_
.sym 30283 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30284 $abc$5138$new_n331_
.sym 30285 $abc$5138$new_n330_
.sym 30286 $abc$5138$new_n316_
.sym 30287 params_left[4]
.sym 30288 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30289 $abc$5138$sub$demo.v:521$397_Y[4]
.sym 30294 $abc$5138$new_n316_
.sym 30295 params_left[8]
.sym 30296 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30297 $abc$5138$sub$demo.v:521$397_Y[8]
.sym 30298 $abc$5138$new_n316_
.sym 30299 params_left[2]
.sym 30300 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30301 $abc$5138$sub$demo.v:521$397_Y[2]
.sym 30302 params_left[6]
.sym 30303 params_left[7]
.sym 30304 params_left[8]
.sym 30305 params_left[9]
.sym 30310 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 30311 params_left[0]
.sym 30312 $abc$5138$new_n316_
.sym 30313 params_left[1]
.sym 30314 $abc$5138$procmux$497_Y[13]_new_
.sym 30315 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30318 params_left[0]
.sym 30319 params_left[1]
.sym 30322 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 30323 $abc$5138$new_n309_
.sym 30324 $abc$5138$new_n310_
.sym 30325 $abc$5138$new_n311_
.sym 30326 pb_valid
.sym 30327 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 30328 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.sym 30330 $abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.sym 30331 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30332 $abc$5138$new_n315_
.sym 30333 $abc$5138$new_n318_
.sym 30334 $abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.sym 30335 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.sym 30336 pb_valid
.sym 30342 $abc$5138$new_n364_
.sym 30343 data[5]
.sym 30344 $abc$5138$new_n368_
.sym 30346 cb_data_out[4]
.sym 30347 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30348 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 30349 pb_data_out[4]
.sym 30350 $abc$5138$new_n364_
.sym 30351 data[4]
.sym 30352 $abc$5138$new_n370_
.sym 30354 $abc$5138$new_n364_
.sym 30355 data[3]
.sym 30356 $abc$5138$new_n372_
.sym 30362 cb_data_out[5]
.sym 30363 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30364 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 30365 pb_data_out[5]
.sym 30366 cb_data_out[3]
.sym 30367 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.sym 30368 $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.sym 30369 pb_data_out[3]
.sym 30402 pb_data_out[4]
.sym 30418 pb_data_out[4]
.sym 30426 pb_data_out[0]
.sym 30430 pb_data_out[0]
.sym 30434 pixel_data[12]
.sym 30435 pixel_data[0]
.sym 30436 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30437 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 30438 $0\pixel_bit_counter[3:0][2]
.sym 30442 $0\pixel_bit_counter[3:0][1]
.sym 30443 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 30444 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30445 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 30446 $abc$5138$new_n258_
.sym 30447 $abc$5138$new_n257_
.sym 30448 $0\pixel_bit_counter[3:0][1]
.sym 30449 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 30450 $0\pixel_bit_counter[3:0][3]
.sym 30454 pixel_data[4]
.sym 30455 pixel_data[8]
.sym 30456 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30457 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 30458 $abc$5138$new_n495_
.sym 30459 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 30460 $0\pixel_bit_counter[3:0][1]
.sym 30461 $abc$5138$new_n256_
.sym 30462 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 30467 pixel_bit_counter[0]
.sym 30471 pixel_bit_counter[1]
.sym 30472 $PACKER_VCC_NET
.sym 30475 pixel_bit_counter[2]
.sym 30476 $PACKER_VCC_NET
.sym 30477 $auto$alumacc.cc:474:replace_alu$808.C[2]
.sym 30479 pixel_bit_counter[3]
.sym 30480 $PACKER_VCC_NET
.sym 30481 $auto$alumacc.cc:474:replace_alu$808.C[3]
.sym 30482 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.sym 30483 $abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.sym 30486 $0\pixel_bit_counter[3:0][1]
.sym 30490 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30494 pixel_bit_counter[1]
.sym 30755 params_left[0]
.sym 30759 params_left[1]
.sym 30760 $PACKER_VCC_NET
.sym 30763 params_left[2]
.sym 30764 $PACKER_VCC_NET
.sym 30765 $auto$alumacc.cc:474:replace_alu$814.C[2]
.sym 30767 params_left[3]
.sym 30768 $PACKER_VCC_NET
.sym 30769 $auto$alumacc.cc:474:replace_alu$814.C[3]
.sym 30771 params_left[4]
.sym 30772 $PACKER_VCC_NET
.sym 30773 $auto$alumacc.cc:474:replace_alu$814.C[4]
.sym 30775 params_left[5]
.sym 30776 $PACKER_VCC_NET
.sym 30777 $auto$alumacc.cc:474:replace_alu$814.C[5]
.sym 30779 params_left[6]
.sym 30780 $PACKER_VCC_NET
.sym 30781 $auto$alumacc.cc:474:replace_alu$814.C[6]
.sym 30783 params_left[7]
.sym 30784 $PACKER_VCC_NET
.sym 30785 $auto$alumacc.cc:474:replace_alu$814.C[7]
.sym 30787 params_left[8]
.sym 30788 $PACKER_VCC_NET
.sym 30789 $auto$alumacc.cc:474:replace_alu$814.C[8]
.sym 30791 params_left[9]
.sym 30792 $PACKER_VCC_NET
.sym 30793 $auto$alumacc.cc:474:replace_alu$814.C[9]
.sym 30795 params_left[10]
.sym 30796 $PACKER_VCC_NET
.sym 30797 $auto$alumacc.cc:474:replace_alu$814.C[10]
.sym 30799 params_left[11]
.sym 30800 $PACKER_VCC_NET
.sym 30801 $auto$alumacc.cc:474:replace_alu$814.C[11]
.sym 30803 params_left[12]
.sym 30804 $PACKER_VCC_NET
.sym 30805 $auto$alumacc.cc:474:replace_alu$814.C[12]
.sym 30807 params_left[13]
.sym 30808 $PACKER_VCC_NET
.sym 30809 $auto$alumacc.cc:474:replace_alu$814.C[13]
.sym 30810 $abc$5138$new_n316_
.sym 30811 params_left[11]
.sym 30812 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30813 $abc$5138$sub$demo.v:521$397_Y[11]
.sym 30814 $abc$5138$new_n316_
.sym 30815 params_left[10]
.sym 30816 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30817 $abc$5138$sub$demo.v:521$397_Y[10]
.sym 30818 $abc$5138$sub$demo.v:521$397_Y[13]
.sym 30819 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30820 $abc$5138$new_n339_
.sym 30822 $abc$5138$new_n316_
.sym 30823 params_left[9]
.sym 30824 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30825 $abc$5138$sub$demo.v:521$397_Y[9]
.sym 30826 params_left[10]
.sym 30827 params_left[11]
.sym 30828 params_left[12]
.sym 30829 params_left[13]
.sym 30830 $abc$5138$new_n316_
.sym 30831 params_left[12]
.sym 30832 $abc$5138$new_n344_
.sym 30838 $abc$5138$new_n316_
.sym 30839 params_left[13]
.sym 30840 $abc$5138$new_n346_
.sym 30842 $abc$5138$sub$demo.v:521$397_Y[12]
.sym 30843 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30844 $abc$5138$new_n339_
.sym 30846 $abc$5138$new_n339_
.sym 30847 $abc$5138$new_n338_
.sym 30894 pb_rd_addr[1]
.sym 30902 $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.sym 30903 pb_rd_addr[0]
.sym 30910 $abc$5138$auto$alumacc.cc:491:replace_alu$770[6]
.sym 30911 $abc$5138$procmux$609.B_AND_S[7]_new_
.sym 30914 pb_data_out[6]
.sym 30918 pb_data_out[5]
.sym 30922 pixel_data[14]
.sym 30923 pixel_data[13]
.sym 30924 $0\pixel_bit_counter[3:0][1]
.sym 30926 pb_data_out[6]
.sym 30930 pb_data_out[5]
.sym 30938 pixel_data[6]
.sym 30939 pixel_data[5]
.sym 30940 $0\pixel_bit_counter[3:0][1]
.sym 30946 $abc$5138$new_n242_
.sym 30947 $abc$5138$new_n248_
.sym 30948 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30949 $abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.sym 30950 pixel_data[2]
.sym 30951 pixel_data[1]
.sym 30952 $0\pixel_bit_counter[3:0][1]
.sym 30954 pixel_data[10]
.sym 30955 pixel_data[9]
.sym 30956 $0\pixel_bit_counter[3:0][1]
.sym 30958 pb_data_out[2]
.sym 30962 $abc$5138$new_n244_
.sym 30963 $abc$5138$new_n246_
.sym 30964 $abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.sym 30965 $abc$5138$new_n494_
.sym 30970 pb_data_out[2]
.sym 30974 pb_data_out[1]
.sym 30986 pb_data_out[1]
.sym 31266 cb_rd_addr[1]
.sym 31395 pb_rd_addr[0]
.sym 31399 pb_rd_addr[1]
.sym 31403 pb_rd_addr[2]
.sym 31404 $PACKER_VCC_NET
.sym 31407 pb_rd_addr[3]
.sym 31408 $PACKER_VCC_NET
.sym 31411 pb_rd_addr[4]
.sym 31412 $PACKER_VCC_NET
.sym 31415 pb_rd_addr[5]
.sym 31416 $PACKER_VCC_NET
.sym 31419 pb_rd_addr[6]
.sym 31425 $nextpnr_ICESTORM_LC_10$I3
.sym 31427 pb_rd_addr[0]
.sym 31432 pb_rd_addr[1]
.sym 31436 pb_rd_addr[2]
.sym 31437 $auto$alumacc.cc:474:replace_alu$805.C[2]
.sym 31440 pb_rd_addr[3]
.sym 31441 $auto$alumacc.cc:474:replace_alu$805.C[3]
.sym 31444 pb_rd_addr[4]
.sym 31445 $auto$alumacc.cc:474:replace_alu$805.C[4]
.sym 31448 pb_rd_addr[5]
.sym 31449 $auto$alumacc.cc:474:replace_alu$805.C[5]
.sym 31452 pb_rd_addr[6]
.sym 31453 $auto$alumacc.cc:474:replace_alu$805.C[6]
.sym 31455 $PACKER_VCC_NET
.sym 31456 pb_rd_addr[0]
.sym 32450 $abc$5138$auto$ice40_ffinit.cc:141:execute$5096
