/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 *
 * Author: Ming-Hsuan Chiang <Ming-Hsuan.Chiang@mediatek>
 *
 */

const unsigned char fld_FPGA_DMA3_outer0_output_frame01[] = {
0xe1,0x0a,0x29,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00};
