<!-- HTML header for doxygen 1.9.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="$langISO">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cmp_tool: rdcu_ctrl.h (2024-01-27 18:22:48 +0100, author: Dominik Loidolt &lt;dominik.loidolt@univie.ac.at&gt;, commit: 59188fe) Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-fragment-copy-button.js"></script>
<script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
<script type="text/javascript">
    DoxygenAwesomeFragmentCopyButton.init()
    DoxygenAwesomeDarkModeToggle.init()
    DoxygenAwesomeInteractiveToc.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
$darkmode
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="plato-logo-med.png"/></td>
  <td id="projectalign">
   <div id="projectname">cmp_tool<span id="projectnumber">&#160;0.12-b2</span>
   </div>
   <div id="projectbrief">PLATO Compression Tool</div>
  </td>
 </tr>
   <!--BEGIN FULL_SIDEBAR-->
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
   <!--END FULL_SIDEBAR-->
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('rdcu__ctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rdcu_ctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rdcu__ctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file   rdcu_ctrl.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @author Armin Luntzer (armin.luntzer@univie.ac.at)</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @date   2018</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @copyright GPLv2</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or modify it</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * under the terms and conditions of the GNU General Public License,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * version 2, as published by the Free Software Foundation.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * This program is distributed in the hope it will be useful, but WITHOUT</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * more details.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * @brief RMAP RDCU control library header file</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * @see FPGA Requirement Specification PLATO-IWF-PL-RS-005 Issue 0.6</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef RDCU_CTRL_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define RDCU_CTRL_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * @brief local mirror of the RDCU registers</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structrdcu__mirror.html">   30</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrdcu__mirror.html">rdcu_mirror</a> {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        <span class="comment">/* RDCU registers */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a7b1bd1f2c2dfea8dea3906c7d297c11e.html#a7b1bd1f2c2dfea8dea3906c7d297c11e">   32</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a7b1bd1f2c2dfea8dea3906c7d297c11e.html#a7b1bd1f2c2dfea8dea3906c7d297c11e">fpga_version</a>;                  <span class="comment">/* RDCU-FRS-FN-0522 */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a69f59806323024221f5a3742554cf4f6.html#a69f59806323024221f5a3742554cf4f6">   33</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a69f59806323024221f5a3742554cf4f6.html#a69f59806323024221f5a3742554cf4f6">rdcu_status</a>;                   <span class="comment">/* RDCU-FRS-FN-0532 */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a444c0b05a5014eb4e5bce6c2a5c89db9.html#a444c0b05a5014eb4e5bce6c2a5c89db9">   34</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a444c0b05a5014eb4e5bce6c2a5c89db9.html#a444c0b05a5014eb4e5bce6c2a5c89db9">lvds_core_status</a>;              <span class="comment">/* RDCU-FRS-FN-0542 */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a4e69a33f1d1b8977c14745f5a784d8a5.html#a4e69a33f1d1b8977c14745f5a784d8a5">   35</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a4e69a33f1d1b8977c14745f5a784d8a5.html#a4e69a33f1d1b8977c14745f5a784d8a5">spw_link_status</a>;               <span class="comment">/* RDCU-FRS-FN-0552 */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structrdcu__mirror_abd2d30a8651a5b25bb43fe3626389adf.html#abd2d30a8651a5b25bb43fe3626389adf">   36</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_abd2d30a8651a5b25bb43fe3626389adf.html#abd2d30a8651a5b25bb43fe3626389adf">spw_err_cntrs</a>;                 <span class="comment">/* RDCU-FRS-FN-0562 */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a9ce4f4861dd90555b3ba88e4ea647385.html#a9ce4f4861dd90555b3ba88e4ea647385">   37</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a9ce4f4861dd90555b3ba88e4ea647385.html#a9ce4f4861dd90555b3ba88e4ea647385">rmap_last_err</a>;                 <span class="comment">/* RDCU-FRS-FN-0572 */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structrdcu__mirror_af3c68da48cf78a65d1aecbf6503d260b.html#af3c68da48cf78a65d1aecbf6503d260b">   38</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_af3c68da48cf78a65d1aecbf6503d260b.html#af3c68da48cf78a65d1aecbf6503d260b">rmap_no_reply_err_cntrs</a>;       <span class="comment">/* RDCU-FRS-FN-0582 */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a5a3e4625a056370fd51b35901dd91cf6.html#a5a3e4625a056370fd51b35901dd91cf6">   39</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a5a3e4625a056370fd51b35901dd91cf6.html#a5a3e4625a056370fd51b35901dd91cf6">rmap_pckt_err_cntrs</a>;           <span class="comment">/* RDCU-FRS-FN-0592 */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structrdcu__mirror_afa71c2016e926e339f9809037d1ccf67.html#afa71c2016e926e339f9809037d1ccf67">   40</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_afa71c2016e926e339f9809037d1ccf67.html#afa71c2016e926e339f9809037d1ccf67">adc_values_1</a>;                  <span class="comment">/* RDCU-FRS-FN-0602 */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a2ea3ca1d2ff711451964c791da06e18f.html#a2ea3ca1d2ff711451964c791da06e18f">   41</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a2ea3ca1d2ff711451964c791da06e18f.html#a2ea3ca1d2ff711451964c791da06e18f">adc_values_2</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a59dd59de720bc03594605d65575b8a45.html#a59dd59de720bc03594605d65575b8a45">   42</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a59dd59de720bc03594605d65575b8a45.html#a59dd59de720bc03594605d65575b8a45">adc_values_3</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a6a1c1526db35cc1b1e62b09151856fff.html#a6a1c1526db35cc1b1e62b09151856fff">   43</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a6a1c1526db35cc1b1e62b09151856fff.html#a6a1c1526db35cc1b1e62b09151856fff">adc_values_4</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structrdcu__mirror_af8e8aad951453ed6a4c14dbecf2a6d62.html#af8e8aad951453ed6a4c14dbecf2a6d62">   44</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_af8e8aad951453ed6a4c14dbecf2a6d62.html#af8e8aad951453ed6a4c14dbecf2a6d62">adc_status</a>;                    <span class="comment">/* RDCU-FRS-FN-0610 */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structrdcu__mirror_afdd8a4e30ae2639ea62cd1f0ce029ac4.html#afdd8a4e30ae2639ea62cd1f0ce029ac4">   45</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_afdd8a4e30ae2639ea62cd1f0ce029ac4.html#afdd8a4e30ae2639ea62cd1f0ce029ac4">compr_status</a>;                  <span class="comment">/* RDCU-FRS-FN-0632 */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a1151cc18f17dc6e70d1afb8b8ac59579.html#a1151cc18f17dc6e70d1afb8b8ac59579">   46</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a1151cc18f17dc6e70d1afb8b8ac59579.html#a1151cc18f17dc6e70d1afb8b8ac59579">rdcu_reset</a>;                    <span class="comment">/* RDCU-FRS-FN-0662 */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a0b79d7ede45af5ea59ea3e3ee7637fa5.html#a0b79d7ede45af5ea59ea3e3ee7637fa5">   47</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a0b79d7ede45af5ea59ea3e3ee7637fa5.html#a0b79d7ede45af5ea59ea3e3ee7637fa5">spw_link_ctrl</a>;                 <span class="comment">/* RDCU-FRS-FN-0672 */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a3bf85b3aa938a4ea343b20cd71717d13.html#a3bf85b3aa938a4ea343b20cd71717d13">   48</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a3bf85b3aa938a4ea343b20cd71717d13.html#a3bf85b3aa938a4ea343b20cd71717d13">lvds_ctrl</a>;                     <span class="comment">/* RDCU-FRS-FN-0682 */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a2abe07efdcb3929a030a7c555605e8c3.html#a2abe07efdcb3929a030a7c555605e8c3">   49</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a2abe07efdcb3929a030a7c555605e8c3.html#a2abe07efdcb3929a030a7c555605e8c3">core_ctrl</a>;                     <span class="comment">/* RDCU-FRS-FN-0692 */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structrdcu__mirror_adf9e65895aa86b23d6370614e4bcc4a0.html#adf9e65895aa86b23d6370614e4bcc4a0">   50</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_adf9e65895aa86b23d6370614e4bcc4a0.html#adf9e65895aa86b23d6370614e4bcc4a0">adc_ctrl</a>;                      <span class="comment">/* RDCU-FRS-FN-0712 */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a0f1900c7713c56d85f2aa49460f21491.html#a0f1900c7713c56d85f2aa49460f21491">   51</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a0f1900c7713c56d85f2aa49460f21491.html#a0f1900c7713c56d85f2aa49460f21491">compr_ctrl</a>;                    <span class="comment">/* RDCU-FRS-FN-0732 */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="comment">/* Data Compressor registers */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a1a6429a14664ed1718467101f7a9f103.html#a1a6429a14664ed1718467101f7a9f103">   54</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a1a6429a14664ed1718467101f7a9f103.html#a1a6429a14664ed1718467101f7a9f103">compressor_param1</a>;             <span class="comment">/* RDCU-FRS-FN-0772 */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aff06d386272b2a6313ef8e562ec50ef9.html#aff06d386272b2a6313ef8e562ec50ef9">   55</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_aff06d386272b2a6313ef8e562ec50ef9.html#aff06d386272b2a6313ef8e562ec50ef9">compressor_param2</a>;             <span class="comment">/* RDCU-FRS-FN-0782 */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structrdcu__mirror_ab4bf7bbdccce250051f6e62c6db224a9.html#ab4bf7bbdccce250051f6e62c6db224a9">   56</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_ab4bf7bbdccce250051f6e62c6db224a9.html#ab4bf7bbdccce250051f6e62c6db224a9">adaptive_param1</a>;               <span class="comment">/* RDCU-FRS-FN-0792 */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structrdcu__mirror_abbaba60d23225dda7ffed2076736a59c.html#abbaba60d23225dda7ffed2076736a59c">   57</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_abbaba60d23225dda7ffed2076736a59c.html#abbaba60d23225dda7ffed2076736a59c">adaptive_param2</a>;               <span class="comment">/* RDCU-FRS-FN-0802 */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a2872068c2e56b74303bc7130cbffb92a.html#a2872068c2e56b74303bc7130cbffb92a">   58</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a2872068c2e56b74303bc7130cbffb92a.html#a2872068c2e56b74303bc7130cbffb92a">data_start_addr</a>;               <span class="comment">/* RDCU-FRS-FN-0812 */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a3e50033e6088096eab284bbaf3d45ec1.html#a3e50033e6088096eab284bbaf3d45ec1">   59</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a3e50033e6088096eab284bbaf3d45ec1.html#a3e50033e6088096eab284bbaf3d45ec1">model_start_addr</a>;              <span class="comment">/* RDCU-FRS-FN-0822 */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a7d611fb6588281b70cff7032a55ff69e.html#a7d611fb6588281b70cff7032a55ff69e">   60</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a7d611fb6588281b70cff7032a55ff69e.html#a7d611fb6588281b70cff7032a55ff69e">num_samples</a>;                   <span class="comment">/* RDCU-FRS-FN-0832 */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a494acb6988f2f4625cb866605860f84e.html#a494acb6988f2f4625cb866605860f84e">   61</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a494acb6988f2f4625cb866605860f84e.html#a494acb6988f2f4625cb866605860f84e">new_model_start_addr</a>;          <span class="comment">/* RDCU-FRS-FN-0842 */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aef7834c7447a7faedca43eff4d7b41cc.html#aef7834c7447a7faedca43eff4d7b41cc">   62</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_aef7834c7447a7faedca43eff4d7b41cc.html#aef7834c7447a7faedca43eff4d7b41cc">compr_data_buf_start_addr</a>;     <span class="comment">/* RDCU-FRS-FN-0852 */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aa830b9ea30a9ebab5e578f9eefc41594.html#aa830b9ea30a9ebab5e578f9eefc41594">   63</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_aa830b9ea30a9ebab5e578f9eefc41594.html#aa830b9ea30a9ebab5e578f9eefc41594">compr_data_buf_len</a>;            <span class="comment">/* RDCU-FRS-FN-0862 */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a0298433527a98721a194cf750245d91e.html#a0298433527a98721a194cf750245d91e">   65</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a0298433527a98721a194cf750245d91e.html#a0298433527a98721a194cf750245d91e">used_param1</a>;                   <span class="comment">/* RDCU-FRS-FN-0892 */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a31c8388f4827e1dd5a7463ab4d6b81d8.html#a31c8388f4827e1dd5a7463ab4d6b81d8">   66</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a31c8388f4827e1dd5a7463ab4d6b81d8.html#a31c8388f4827e1dd5a7463ab4d6b81d8">used_param2</a>;                   <span class="comment">/* RDCU-FRS-FN-0902 */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aa98cb7a3a9990b8a1bb979320ee65e50.html#aa98cb7a3a9990b8a1bb979320ee65e50">   67</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_aa98cb7a3a9990b8a1bb979320ee65e50.html#aa98cb7a3a9990b8a1bb979320ee65e50">compr_data_start_addr</a>;         <span class="comment">/* RDCU-FRS-FN-0912 */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structrdcu__mirror_ab51c15149e89540d27eea48af8cf8c7c.html#ab51c15149e89540d27eea48af8cf8c7c">   68</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_ab51c15149e89540d27eea48af8cf8c7c.html#ab51c15149e89540d27eea48af8cf8c7c">compr_data_size</a>;               <span class="comment">/* RDCU-FRS-FN-0922 */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a63229039d87678a0874af1535de55302.html#a63229039d87678a0874af1535de55302">   69</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a63229039d87678a0874af1535de55302.html#a63229039d87678a0874af1535de55302">compr_data_adaptive_1_size</a>;    <span class="comment">/* RDCU-FRS-FN-0932 */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structrdcu__mirror_af94d43327ee95dfe3ec4606e0ded1a9e.html#af94d43327ee95dfe3ec4606e0ded1a9e">   70</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_af94d43327ee95dfe3ec4606e0ded1a9e.html#af94d43327ee95dfe3ec4606e0ded1a9e">compr_data_adaptive_2_size</a>;    <span class="comment">/* RDCU-FRS-FN-0942 */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structrdcu__mirror_ac8e5a92d58093ebb80321d4538a6b7a9.html#ac8e5a92d58093ebb80321d4538a6b7a9">   71</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_ac8e5a92d58093ebb80321d4538a6b7a9.html#ac8e5a92d58093ebb80321d4538a6b7a9">compr_error</a>;                   <span class="comment">/* RDCU-FRS-FN-0952 */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structrdcu__mirror_a9f81ee3a9781e48d2245a653d4d006d1.html#a9f81ee3a9781e48d2245a653d4d006d1">   72</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_a9f81ee3a9781e48d2245a653d4d006d1.html#a9f81ee3a9781e48d2245a653d4d006d1">new_model_addr_used</a>;           <span class="comment">/* RDCU-FRS-FN-0962 */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aa3ea77dfc76ed8420947494338a900d4.html#aa3ea77dfc76ed8420947494338a900d4">   73</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_aa3ea77dfc76ed8420947494338a900d4.html#aa3ea77dfc76ed8420947494338a900d4">samples_used</a>;                  <span class="comment">/* RDCU-FRS-FN-0970 */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">/* SRAM EDAC registers */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structrdcu__mirror_ae601a392504f69b143b51fb4b5ef0bba.html#ae601a392504f69b143b51fb4b5ef0bba">   77</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_ae601a392504f69b143b51fb4b5ef0bba.html#ae601a392504f69b143b51fb4b5ef0bba">sram_edac_ctrl</a>;                <span class="comment">/* RDCU-FRS-FN-1012 */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structrdcu__mirror_ac37367fd13ac3f6753370995d0fccf85.html#ac37367fd13ac3f6753370995d0fccf85">   78</a></span>&#160;        uint32_t <a class="code" href="structrdcu__mirror_ac37367fd13ac3f6753370995d0fccf85.html#ac37367fd13ac3f6753370995d0fccf85">sram_edac_status</a>;              <span class="comment">/* RDCU-FRS-FN-1032 */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structrdcu__mirror_aec7393df03792be621947cbcfe7f1b35.html#aec7393df03792be621947cbcfe7f1b35">   80</a></span>&#160;        uint8_t *<a class="code" href="structrdcu__mirror_aec7393df03792be621947cbcfe7f1b35.html#aec7393df03792be621947cbcfe7f1b35">sram</a>;                          <span class="comment">/* RDCU-FRS-FN-0280 */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* RDCU registers */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a17ee730e774df441b251f44cb882075a.html#a17ee730e774df441b251f44cb882075a">rdcu_sync_fpga_version</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a972ec74ae14af6c3473d42ca24c155b1.html#a972ec74ae14af6c3473d42ca24c155b1">rdcu_sync_rdcu_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a232b6401a8c7c7f13afba798abe704f5.html#a232b6401a8c7c7f13afba798abe704f5">rdcu_sync_lvds_core_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0b0d764c5ac895712af09ffba256b308.html#a0b0d764c5ac895712af09ffba256b308">rdcu_sync_spw_link_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ab84540a7a3768c4e3d158179c3095ad5.html#ab84540a7a3768c4e3d158179c3095ad5">rdcu_sync_spw_err_cntrs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a01b5e21760932f6003f23a176302bb94.html#a01b5e21760932f6003f23a176302bb94">rdcu_sync_rmap_last_err</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0d503bf7dc586ea3f8a6883dea207186.html#a0d503bf7dc586ea3f8a6883dea207186">rdcu_sync_rmap_no_reply_err_cntrs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ad75fae6e384d593a5c71543a299bac97.html#ad75fae6e384d593a5c71543a299bac97">rdcu_sync_rmap_pckt_err_cntrs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a477c7702d240d6cfe815e26ee39598e2.html#a477c7702d240d6cfe815e26ee39598e2">rdcu_sync_adc_values</a>(<span class="keywordtype">int</span> <span class="keywordtype">id</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a24ed4c63d8299e0c87567f0f980efdaa.html#a24ed4c63d8299e0c87567f0f980efdaa">rdcu_sync_adc_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a8b6fe99cdb713589e8a57a00fc1d1160.html#a8b6fe99cdb713589e8a57a00fc1d1160">rdcu_sync_compr_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a9660d6f7e4887405295af590f0dca6ac.html#a9660d6f7e4887405295af590f0dca6ac">rdcu_sync_rdcu_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_af0f73c8eecde2434d94457fe2ae79d76.html#af0f73c8eecde2434d94457fe2ae79d76">rdcu_sync_spw_link_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a658d8fbbc8a3803c821536b142ee1e95.html#a658d8fbbc8a3803c821536b142ee1e95">rdcu_sync_lvds_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a8ffa1634e968164187ef7d7d00008d22.html#a8ffa1634e968164187ef7d7d00008d22">rdcu_sync_core_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a9d13b49a29f7f873bcdb11f98b977dde.html#a9d13b49a29f7f873bcdb11f98b977dde">rdcu_sync_adc_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a40aa43367024873e61200a4e3e28cd9a.html#a40aa43367024873e61200a4e3e28cd9a">rdcu_sync_compr_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Data Compressor registers */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a71b592cc7e7ba04229e0dec75aa5f45d.html#a71b592cc7e7ba04229e0dec75aa5f45d">rdcu_sync_compressor_param1</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a237df8586f8676fab353691c40239afa.html#a237df8586f8676fab353691c40239afa">rdcu_sync_compressor_param2</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a250b39548d74140e0325d1ab0cb15d06.html#a250b39548d74140e0325d1ab0cb15d06">rdcu_sync_adaptive_param1</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_aa124665a5ea16eeec312b16523a93b14.html#aa124665a5ea16eeec312b16523a93b14">rdcu_sync_adaptive_param2</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a5fd392b4615444bb91b69f0612de8e86.html#a5fd392b4615444bb91b69f0612de8e86">rdcu_sync_data_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_abf96f120b7bcaf13973cd8d2b815df18.html#abf96f120b7bcaf13973cd8d2b815df18">rdcu_sync_model_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_af33a7536cb3bf1159d2776624422fba2.html#af33a7536cb3bf1159d2776624422fba2">rdcu_sync_num_samples</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a82510093df50ef3956f8f38eb73adc69.html#a82510093df50ef3956f8f38eb73adc69">rdcu_sync_new_model_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a5517cb396e46a4ec9d8e332da99b1b71.html#a5517cb396e46a4ec9d8e332da99b1b71">rdcu_sync_compr_data_buf_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0dbd3a93474cc6ddad6fa719b67a3e30.html#a0dbd3a93474cc6ddad6fa719b67a3e30">rdcu_sync_compr_data_buf_len</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ac466d05abe2b0f350a6f1971f0b57e83.html#ac466d05abe2b0f350a6f1971f0b57e83">rdcu_sync_used_param1</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_acd4f9a1b2f7c671a6ead44dd579814e5.html#acd4f9a1b2f7c671a6ead44dd579814e5">rdcu_sync_used_param2</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_acdcc51329fc9b3999f43e62f05485e5d.html#acdcc51329fc9b3999f43e62f05485e5d">rdcu_sync_compr_data_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a45a520766308d3f7c8e338f5dd9893b6.html#a45a520766308d3f7c8e338f5dd9893b6">rdcu_sync_compr_data_size</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a7e7dfd56130b3305431545eb8a441f02.html#a7e7dfd56130b3305431545eb8a441f02">rdcu_sync_compr_data_adaptive_1_size</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_acfea116bb593a8eb113fd8d1a5a2c0e9.html#acfea116bb593a8eb113fd8d1a5a2c0e9">rdcu_sync_compr_data_adaptive_2_size</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a6aa7a64160c8cd68b6a522b5a70c7f01.html#a6aa7a64160c8cd68b6a522b5a70c7f01">rdcu_sync_compr_error</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a1a1d74548837b9254461e4976b04bf74.html#a1a1d74548837b9254461e4976b04bf74">rdcu_sync_new_model_addr_used</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a5763b76d6fa138ad840f2dd81f9cd90e.html#a5763b76d6fa138ad840f2dd81f9cd90e">rdcu_sync_samples_used</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* SRAM EDAC registers */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_af5a6e9a83c561870e1c437c36c2bf9af.html#af5a6e9a83c561870e1c437c36c2bf9af">rdcu_sync_sram_edac_ctrl</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a9fe5ad61776fab9bd7c922610039ea63.html#a9fe5ad61776fab9bd7c922610039ea63">rdcu_sync_sram_edac_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* SRAM */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ad5c3a06d535b0f8aa6d5bcaadfdca1f3.html#ad5c3a06d535b0f8aa6d5bcaadfdca1f3">rdcu_sync_mirror_to_sram</a>(uint32_t addr, uint32_t size, uint32_t mtu);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a37c5108b5eb07978b60235fbe040c47d.html#a37c5108b5eb07978b60235fbe040c47d">rdcu_sync_sram_to_mirror</a>(uint32_t addr, uint32_t size, uint32_t mtu);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a6633b7b026950cffc57092377e3350ec.html#a6633b7b026950cffc57092377e3350ec">rdcu_sync_sram_mirror_parallel</a>(uint32_t rx_addr, uint32_t rx_size,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                   uint32_t tx_addr, uint32_t tx_size,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                   uint32_t mtu);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* RDCU registers */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;uint16_t <a class="code" href="rdcu__ctrl_8h_a513b50ae1879b0a8d6f30b16289835db.html#a513b50ae1879b0a8d6f30b16289835db">rdcu_get_fpga_version</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a4551148ec1b02a315ce309ea493c9879.html#a4551148ec1b02a315ce309ea493c9879">rdcu_get_rdcu_status_board_serial_number</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a8e049975836c31951c4dae48f18c0a66.html#a8e049975836c31951c4dae48f18c0a66">rdcu_get_rdcu_status_fpga_core_power_good</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ae9fdcb6f16cdf94b3ab252dc441be2e3.html#ae9fdcb6f16cdf94b3ab252dc441be2e3">rdcu_get_rdcu_status_core_power_good</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a405075c1dcefbbb4bd9254d7055ec81f.html#a405075c1dcefbbb4bd9254d7055ec81f">rdcu_get_rdcu_status_io_power_good</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_aefa9cde5a15defd0f4a3bf8fc563015d.html#aefa9cde5a15defd0f4a3bf8fc563015d">rdcu_get_rdcu_status_reset_by_register</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a719294cc08b5a0f6877117625a5a2135.html#a719294cc08b5a0f6877117625a5a2135">rdcu_get_rdcu_status_power_on_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_ab3b67afedc9f2d57024ae0c5e5f8b5e6.html#ab3b67afedc9f2d57024ae0c5e5f8b5e6">rdcu_get_rmap_target_logical_address</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a71c1ca8fcdb3e1398bafd5e75db97998.html#a71c1ca8fcdb3e1398bafd5e75db97998">rdcu_get_rmap_target_cmd_key</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ae9a7d2adc8eb808eff6bea3379e695cc.html#ae9a7d2adc8eb808eff6bea3379e695cc">rdcu_get_lvds_link_enabled</a>(uint32_t link);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;uint16_t <a class="code" href="rdcu__ctrl_8h_a1c2b0b473eef6cf0cad14d49a2128367.html#a1c2b0b473eef6cf0cad14d49a2128367">rdcu_get_spw_empty_pckt_cnt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;uint8_t  <a class="code" href="rdcu__ctrl_8h_aed9a7e48b0dac1376d340adb91a00b2e.html#aed9a7e48b0dac1376d340adb91a00b2e">rdcu_get_spw_run_clk_div</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;uint8_t  <a class="code" href="rdcu__ctrl_8h_a3bb4927f72f6ea4f8138e4e2dd8b6354.html#a3bb4927f72f6ea4f8138e4e2dd8b6354">rdcu_get_spw_lnk_run_state</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a54c8882b9aba196e3c7d0aacd6c7759d.html#a54c8882b9aba196e3c7d0aacd6c7759d">rdcu_get_spw_lnk_credit_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_ad6017a26e91d74ef33e94409896feafd.html#ad6017a26e91d74ef33e94409896feafd">rdcu_get_spw_lnk_escape_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a432940f826f1d868a1fe81809c154c06.html#a432940f826f1d868a1fe81809c154c06">rdcu_get_spw_lnk_parity_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a2febd173410e5f30e0bb8cd2799aa76f.html#a2febd173410e5f30e0bb8cd2799aa76f">rdcu_get_spw_lnk_disconnect_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a488d65e3c1a95a3723d7198fb2c81271.html#a488d65e3c1a95a3723d7198fb2c81271">rdcu_get_rmap_last_error_user_code</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_acc33a807045022b8abf90293254979d9.html#acc33a807045022b8abf90293254979d9">rdcu_get_rmap_last_error_standard_code</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_aed63040f8bbd9710fe398f5c33d1c9fd.html#aed63040f8bbd9710fe398f5c33d1c9fd">rdcu_get_rmap_incomplete_hdrs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_abae5fca608f7b57c3bb31a07a6acafdf.html#abae5fca608f7b57c3bb31a07a6acafdf">rdcu_get_rmap_recv_reply_pckts</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a49b8363e10c42b2298fdb63358b04190.html#a49b8363e10c42b2298fdb63358b04190">rdcu_get_recv_non_rmap_pckts</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_ab0154959cf4ee2c69d0dafe86799d2b9.html#ab0154959cf4ee2c69d0dafe86799d2b9">rdcu_get_rmap_pckt_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_acb93cbe4e5f729ba65b458e7d7fb2128.html#acb93cbe4e5f729ba65b458e7d7fb2128">rdcu_get_rmap_oper_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_ad415b99f4eb9d65dfb0932754b4cfeb6.html#ad415b99f4eb9d65dfb0932754b4cfeb6">rdcu_get_rmap_cmd_auth_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_a8ed58b91d1895fae168597d054a470b2.html#a8ed58b91d1895fae168597d054a470b2">rdcu_get_rmap_hdr_errs</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;uint16_t <a class="code" href="rdcu__ctrl_8h_a642ff3103b20ffd9d72a8bbec5bb40c9.html#a642ff3103b20ffd9d72a8bbec5bb40c9">rdcu_get_adc_value</a>(<span class="keywordtype">int</span> <span class="keywordtype">id</span>);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_acafc672b925555a27aa859ba6396fe00.html#acafc672b925555a27aa859ba6396fe00">rdcu_get_valid_adc_values</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a3ee73eec2f1dc2aeb02b91259bb652a8.html#a3ee73eec2f1dc2aeb02b91259bb652a8">rdcu_get_adc_logic_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a391273e319b28a30552dd153c119d80b.html#a391273e319b28a30552dd153c119d80b">rdcu_get_adc_logic_enabled</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a4973523b37d1d9e51fcb311ecf929b5c.html#a4973523b37d1d9e51fcb311ecf929b5c">rdcu_get_rdcu_interrupt_enabled</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a5e4ce828617377a1c62477ff2b35094e.html#a5e4ce828617377a1c62477ff2b35094e">rdcu_get_compr_status_valid</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a964ad89cafb734a7f73880769312a8d2.html#a964ad89cafb734a7f73880769312a8d2">rdcu_get_data_compr_ready</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a2e7e6678515fd8bdca3fbe196ad9596d.html#a2e7e6678515fd8bdca3fbe196ad9596d">rdcu_get_data_compr_interrupted</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a6993117cd26dbbec8ebb4a221c7cbf0d.html#a6993117cd26dbbec8ebb4a221c7cbf0d">rdcu_get_data_compr_active</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a49492e53de48abc969ef69aee95ffe23.html#a49492e53de48abc969ef69aee95ffe23">rdcu_set_rdcu_board_reset_keyword</a>(uint8_t key);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ad225a2c87878bf5ed36221d247d37b2b.html#ad225a2c87878bf5ed36221d247d37b2b">rdcu_set_rdcu_bus_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_aaa1b9f93fadde2911db6b833311e5da7.html#aaa1b9f93fadde2911db6b833311e5da7">rdcu_clear_rdcu_bus_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a3d7e01231430bf1fa6b454d94f4a1628.html#a3d7e01231430bf1fa6b454d94f4a1628">rdcu_set_rdcu_rmap_error_cntr_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a1e60508ff561f3ec034d59ba07695ff4.html#a1e60508ff561f3ec034d59ba07695ff4">rdcu_clear_rdcu_rmap_error_cntr_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ad8a62ec16baa9304eef779caec97ea81.html#ad8a62ec16baa9304eef779caec97ea81">rdcu_set_rdcu_spw_error_cntr_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_aa4557125dc68f5e6b8297c07d16aebc5.html#aa4557125dc68f5e6b8297c07d16aebc5">rdcu_clear_rdcu_spw_error_cntr_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_af930d60126dd2d031d6455264384b913.html#af930d60126dd2d031d6455264384b913">rdcu_set_rdcu_board_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a60815fb13d18c9f34f526ca1453b9db2.html#a60815fb13d18c9f34f526ca1453b9db2">rdcu_clear_rdcu_board_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a249813b77ea9acf6d425b7ace559cc63.html#a249813b77ea9acf6d425b7ace559cc63">rdcu_set_spw_link_run_clkdiv</a>(uint8_t divisor);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_afb28d3cc0f2d8188ffa85c9421af5b56.html#afb28d3cc0f2d8188ffa85c9421af5b56">rdcu_set_lvds_link_enabled</a>(uint32_t link);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a6d3ae4d945937115ebbcf6a5be0b6106.html#a6d3ae4d945937115ebbcf6a5be0b6106">rdcu_set_lvds_link_disabled</a>(uint32_t link);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a7d84b4d1f1c6150ab6a18ab1681c26f6.html#a7d84b4d1f1c6150ab6a18ab1681c26f6">rdcu_set_rmap_target_logical_address</a>(uint8_t addr);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a3a34b7666f092a8c3c80da495b3020f9.html#a3a34b7666f092a8c3c80da495b3020f9">rdcu_set_rmap_target_cmd_key</a>(uint8_t key);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ac0c376a68d88f7dd0dcfda16f2097c15.html#ac0c376a68d88f7dd0dcfda16f2097c15">rdcu_set_adc_logic_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a3b236585d0f6efe234e90401bce46b92.html#a3b236585d0f6efe234e90401bce46b92">rdcu_clear_adc_logic_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_aba6b0bbf1de35a575be8d0576ae95c55.html#aba6b0bbf1de35a575be8d0576ae95c55">rdcu_set_adc_logic_enabled</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ab0a17421a67c862c525a6d70c9e0d615.html#ab0a17421a67c862c525a6d70c9e0d615">rdcu_set_adc_logic_disabled</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a295d53ec431d5d61de8daffdf9efde7e.html#a295d53ec431d5d61de8daffdf9efde7e">rdcu_set_rdcu_interrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a20fd87eecf8a2847e97c4cc1007a7d79.html#a20fd87eecf8a2847e97c4cc1007a7d79">rdcu_clear_rdcu_interrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ae9ed2e12835dba2e3a5ec5364e0cbb77.html#ae9ed2e12835dba2e3a5ec5364e0cbb77">rdcu_set_data_compr_interrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_af57df5c87ddf87d0bd4f212f1cbaa165.html#af57df5c87ddf87d0bd4f212f1cbaa165">rdcu_clear_data_compr_interrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_ac08224cf1d0790d5f6c5069c2b17fc9e.html#ac08224cf1d0790d5f6c5069c2b17fc9e">rdcu_set_data_compr_start</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a819a487b2520d0d3bd0ea0299ba0fcce.html#a819a487b2520d0d3bd0ea0299ba0fcce">rdcu_clear_data_compr_start</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* Data Compressor registers */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0f3b52ac2513a445f835d9084abd9812.html#a0f3b52ac2513a445f835d9084abd9812">rdcu_set_noise_bits_rounded</a>(uint32_t rpar);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_af60494de9f70e2a08b6250a87898a6ee.html#af60494de9f70e2a08b6250a87898a6ee">rdcu_set_weighting_param</a>(uint32_t mval);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a4d453cdfa10dce502a58e5b2dcc0d239.html#a4d453cdfa10dce502a58e5b2dcc0d239">rdcu_set_compression_mode</a>(uint32_t cmode);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a344ac9b7bb9eaf401ba24283b49c7ce0.html#a344ac9b7bb9eaf401ba24283b49c7ce0">rdcu_set_spillover_threshold</a>(uint32_t spill);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0fdebe486b8ad574ca9f28146c7314f1.html#a0fdebe486b8ad574ca9f28146c7314f1">rdcu_set_golomb_param</a>(uint32_t gpar);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a7ed5deed15cfa5c7dee72c4276973219.html#a7ed5deed15cfa5c7dee72c4276973219">rdcu_set_adaptive_1_spillover_threshold</a>(uint32_t spill);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a78eba46ebc261331c45382bbdddbde95.html#a78eba46ebc261331c45382bbdddbde95">rdcu_set_adaptive_1_golomb_param</a>(uint32_t gpar);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a6c5d850c4a187638a702cf49f33c591d.html#a6c5d850c4a187638a702cf49f33c591d">rdcu_set_adaptive_2_spillover_threshold</a>(uint32_t spill);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0f52813eea3c660828edca062f2f738d.html#a0f52813eea3c660828edca062f2f738d">rdcu_set_adaptive_2_golomb_param</a>(uint32_t gpar);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a84e4f7ab0d688e1229fb20bc91bb0200.html#a84e4f7ab0d688e1229fb20bc91bb0200">rdcu_set_data_start_addr</a>(uint32_t addr);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a20a8d85420fe5d3c3c38717607c1bdce.html#a20a8d85420fe5d3c3c38717607c1bdce">rdcu_set_model_start_addr</a>(uint32_t addr);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a0cfc6ca836f2ae0d02757b04ba46dfdc.html#a0cfc6ca836f2ae0d02757b04ba46dfdc">rdcu_set_num_samples</a>(uint32_t samples);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a6c25eea857f0c331f7417ae2d2ad3216.html#a6c25eea857f0c331f7417ae2d2ad3216">rdcu_set_new_model_start_addr</a>(uint32_t addr);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a5654209139627771b515e0b9f7454a8c.html#a5654209139627771b515e0b9f7454a8c">rdcu_set_compr_data_buf_start_addr</a>(uint32_t addr);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a1a92396e57f4b4f97f244dc0480e8400.html#a1a92396e57f4b4f97f244dc0480e8400">rdcu_set_compr_data_buf_len</a>(uint32_t samples);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a3233b7b6c34bd35179ff770b0a0edcfd.html#a3233b7b6c34bd35179ff770b0a0edcfd">rdcu_get_compression_mode</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_aaa706a985858ed93c68f1b7e41b7a49b.html#aaa706a985858ed93c68f1b7e41b7a49b">rdcu_get_noise_bits_rounded</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_acc6a171efdbd024ecc17a4ee944d9f27.html#acc6a171efdbd024ecc17a4ee944d9f27">rdcu_get_weighting_param</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_aeccd5d78af8a32247d568435cd5e827e.html#aeccd5d78af8a32247d568435cd5e827e">rdcu_get_spillover_threshold</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_abe7cc30928adeca6e81b9b613b7d3453.html#abe7cc30928adeca6e81b9b613b7d3453">rdcu_get_golomb_param</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_aabc659cc3b3fceb8891bf690182471a5.html#aabc659cc3b3fceb8891bf690182471a5">rdcu_get_compr_data_start_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_abfcb957ef5a3eb621b62597840109684.html#abfcb957ef5a3eb621b62597840109684">rdcu_get_compr_data_size_bit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a4a3946c95d251569c864133b8756ef28.html#a4a3946c95d251569c864133b8756ef28">rdcu_get_compr_data_size_byte</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ab17e3ca87de8a82ba3a3e2952fd42923.html#ab17e3ca87de8a82ba3a3e2952fd42923">rdcu_get_compr_data_adaptive_1_size_bit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ad11bde1425421bd9521ebf4dcdf2adaa.html#ad11bde1425421bd9521ebf4dcdf2adaa">rdcu_get_compr_data_adaptive_1_size_byte</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a810b5670e42650fbd77dca0092bbe590.html#a810b5670e42650fbd77dca0092bbe590">rdcu_get_compr_data_adaptive_2_size_bit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a2afeb796923de22a636404c0e19a07a1.html#a2afeb796923de22a636404c0e19a07a1">rdcu_get_compr_data_adaptive_2_size_byte</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;uint16_t <a class="code" href="rdcu__ctrl_8h_a977b6992fe313455b92ed66bb6a66d0b.html#a977b6992fe313455b92ed66bb6a66d0b">rdcu_get_compr_error</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ad52a43a307ad65523f856ca517acc0ab.html#ad52a43a307ad65523f856ca517acc0ab">rdcu_get_new_model_addr_used</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_a73e421e3aa9f16592cb9392db1ab766b.html#a73e421e3aa9f16592cb9392db1ab766b">rdcu_get_samples_used</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* SRAM EDAC registers */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_af636f35142c8ebd257e58190102f4ad6.html#af636f35142c8ebd257e58190102f4ad6">rdcu_edac_set_sub_chip_die_addr</a>(uint32_t ca);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a32100c1693aaf79ffa209c25216f379b.html#a32100c1693aaf79ffa209c25216f379b">rdcu_edac_set_ctrl_reg_read_op</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a96dafd9d4cfc65e698b4a6c4b2198e51.html#a96dafd9d4cfc65e698b4a6c4b2198e51">rdcu_edac_set_ctrl_reg_write_op</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_aaa576fd5b99abf4a727e36872121b859.html#aaa576fd5b99abf4a727e36872121b859">rdcu_edac_set_bypass</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a8c7c47d5139c6b4b486483037eb95b5e.html#a8c7c47d5139c6b4b486483037eb95b5e">rdcu_edac_clear_bypass</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rdcu__ctrl_8h_a83f402c9429a0ce25d982f6cd68623de.html#a83f402c9429a0ce25d982f6cd68623de">rdcu_edac_set_scrub_info</a>(uint8_t nfo);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_aacc644c6804325d46477e190741d4ca3.html#aacc644c6804325d46477e190741d4ca3">rdcu_edac_get_sub_chip_die_addr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;uint32_t <a class="code" href="rdcu__ctrl_8h_ac43cbf2f39048ed0eccb39e5df74b182.html#ac43cbf2f39048ed0eccb39e5df74b182">rdcu_edac_get_bypass_status</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;uint8_t <a class="code" href="rdcu__ctrl_8h_aec0a3019cd5a879810715d024d724e99.html#aec0a3019cd5a879810715d024d724e99">rdcu_edac_get_scrub_info</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* SRAM */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_a356b2a56add56b78fabc682c521b30ba.html#a356b2a56add56b78fabc682c521b30ba">rdcu_read_sram</a>(<span class="keywordtype">void</span> *buf, uint32_t addr, uint32_t size);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_aa5bc9bbf2fedf10ed824cd734a0855b6.html#aa5bc9bbf2fedf10ed824cd734a0855b6">rdcu_write_sram</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *buf, uint32_t addr, uint32_t size);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_aca1686604c635243d9fd475c773c80ba.html#aca1686604c635243d9fd475c773c80ba">rdcu_write_sram_8</a>(<span class="keyword">const</span> uint8_t *buf, uint32_t addr, uint32_t size);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ad28ee26aa15994bf9d5105568df7f73d.html#ad28ee26aa15994bf9d5105568df7f73d">rdcu_write_sram_16</a>(<span class="keyword">const</span> uint16_t *buf, uint32_t addr, uint32_t size);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_aacefb7ea910aedfd80880bd2457c2c24.html#aacefb7ea910aedfd80880bd2457c2c24">rdcu_write_sram_32</a>(<span class="keyword">const</span> uint32_t *buf, uint32_t addr, uint32_t size);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rdcu__ctrl_8h_ab8afa5df1094d10821066cd3856f0238.html#ab8afa5df1094d10821066cd3856f0238">rdcu_ctrl_init</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RDCU_CTRL_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ardcu__ctrl_8h_a01b5e21760932f6003f23a176302bb94_html_a01b5e21760932f6003f23a176302bb94"><div class="ttname"><a href="rdcu__ctrl_8h_a01b5e21760932f6003f23a176302bb94.html#a01b5e21760932f6003f23a176302bb94">rdcu_sync_rmap_last_err</a></div><div class="ttdeci">int rdcu_sync_rmap_last_err(void)</div><div class="ttdoc">sync the RMAP Last Error register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01788">rdcu_ctrl.c:1788</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0b0d764c5ac895712af09ffba256b308_html_a0b0d764c5ac895712af09ffba256b308"><div class="ttname"><a href="rdcu__ctrl_8h_a0b0d764c5ac895712af09ffba256b308.html#a0b0d764c5ac895712af09ffba256b308">rdcu_sync_spw_link_status</a></div><div class="ttdeci">int rdcu_sync_spw_link_status(void)</div><div class="ttdoc">sync the SpW link status register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01762">rdcu_ctrl.c:1762</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0cfc6ca836f2ae0d02757b04ba46dfdc_html_a0cfc6ca836f2ae0d02757b04ba46dfdc"><div class="ttname"><a href="rdcu__ctrl_8h_a0cfc6ca836f2ae0d02757b04ba46dfdc.html#a0cfc6ca836f2ae0d02757b04ba46dfdc">rdcu_set_num_samples</a></div><div class="ttdeci">int rdcu_set_num_samples(uint32_t samples)</div><div class="ttdoc">set number of data samples (16 bit values) to compress</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01145">rdcu_ctrl.c:1145</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0d503bf7dc586ea3f8a6883dea207186_html_a0d503bf7dc586ea3f8a6883dea207186"><div class="ttname"><a href="rdcu__ctrl_8h_a0d503bf7dc586ea3f8a6883dea207186.html#a0d503bf7dc586ea3f8a6883dea207186">rdcu_sync_rmap_no_reply_err_cntrs</a></div><div class="ttdeci">int rdcu_sync_rmap_no_reply_err_cntrs(void)</div><div class="ttdoc">sync the RMAP No-Reply Error Counter register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01801">rdcu_ctrl.c:1801</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0dbd3a93474cc6ddad6fa719b67a3e30_html_a0dbd3a93474cc6ddad6fa719b67a3e30"><div class="ttname"><a href="rdcu__ctrl_8h_a0dbd3a93474cc6ddad6fa719b67a3e30.html#a0dbd3a93474cc6ddad6fa719b67a3e30">rdcu_sync_compr_data_buf_len</a></div><div class="ttdeci">int rdcu_sync_compr_data_buf_len(void)</div><div class="ttdoc">sync the Compressed Data Buffer Length (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02079">rdcu_ctrl.c:2079</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0f3b52ac2513a445f835d9084abd9812_html_a0f3b52ac2513a445f835d9084abd9812"><div class="ttname"><a href="rdcu__ctrl_8h_a0f3b52ac2513a445f835d9084abd9812.html#a0f3b52ac2513a445f835d9084abd9812">rdcu_set_noise_bits_rounded</a></div><div class="ttdeci">int rdcu_set_noise_bits_rounded(uint32_t rpar)</div><div class="ttdoc">set number of noise bits to be rounded</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00878">rdcu_ctrl.c:878</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0f52813eea3c660828edca062f2f738d_html_a0f52813eea3c660828edca062f2f738d"><div class="ttname"><a href="rdcu__ctrl_8h_a0f52813eea3c660828edca062f2f738d.html#a0f52813eea3c660828edca062f2f738d">rdcu_set_adaptive_2_golomb_param</a></div><div class="ttdeci">int rdcu_set_adaptive_2_golomb_param(uint32_t gpar)</div><div class="ttdoc">set adaptive 2 Golomb parameter for dictionary selection</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01070">rdcu_ctrl.c:1070</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a0fdebe486b8ad574ca9f28146c7314f1_html_a0fdebe486b8ad574ca9f28146c7314f1"><div class="ttname"><a href="rdcu__ctrl_8h_a0fdebe486b8ad574ca9f28146c7314f1.html#a0fdebe486b8ad574ca9f28146c7314f1">rdcu_set_golomb_param</a></div><div class="ttdeci">int rdcu_set_golomb_param(uint32_t gpar)</div><div class="ttdoc">set Golomb parameter for dictionary selection</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00969">rdcu_ctrl.c:969</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a17ee730e774df441b251f44cb882075a_html_a17ee730e774df441b251f44cb882075a"><div class="ttname"><a href="rdcu__ctrl_8h_a17ee730e774df441b251f44cb882075a.html#a17ee730e774df441b251f44cb882075a">rdcu_sync_fpga_version</a></div><div class="ttdeci">int rdcu_sync_fpga_version(void)</div><div class="ttdoc">sync the FPGA version (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01725">rdcu_ctrl.c:1725</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a1a1d74548837b9254461e4976b04bf74_html_a1a1d74548837b9254461e4976b04bf74"><div class="ttname"><a href="rdcu__ctrl_8h_a1a1d74548837b9254461e4976b04bf74.html#a1a1d74548837b9254461e4976b04bf74">rdcu_sync_new_model_addr_used</a></div><div class="ttdeci">int rdcu_sync_new_model_addr_used(void)</div><div class="ttdoc">sync the Model Info Start Address (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02181">rdcu_ctrl.c:2181</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a1a92396e57f4b4f97f244dc0480e8400_html_a1a92396e57f4b4f97f244dc0480e8400"><div class="ttname"><a href="rdcu__ctrl_8h_a1a92396e57f4b4f97f244dc0480e8400.html#a1a92396e57f4b4f97f244dc0480e8400">rdcu_set_compr_data_buf_len</a></div><div class="ttdeci">int rdcu_set_compr_data_buf_len(uint32_t samples)</div><div class="ttdoc">set compressed data buffer length (in 16 bit values)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01216">rdcu_ctrl.c:1216</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a1c2b0b473eef6cf0cad14d49a2128367_html_a1c2b0b473eef6cf0cad14d49a2128367"><div class="ttname"><a href="rdcu__ctrl_8h_a1c2b0b473eef6cf0cad14d49a2128367.html#a1c2b0b473eef6cf0cad14d49a2128367">rdcu_get_spw_empty_pckt_cnt</a></div><div class="ttdeci">uint16_t rdcu_get_spw_empty_pckt_cnt(void)</div><div class="ttdoc">get SpW empty packet count</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00214">rdcu_ctrl.c:214</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a1e60508ff561f3ec034d59ba07695ff4_html_a1e60508ff561f3ec034d59ba07695ff4"><div class="ttname"><a href="rdcu__ctrl_8h_a1e60508ff561f3ec034d59ba07695ff4.html#a1e60508ff561f3ec034d59ba07695ff4">rdcu_clear_rdcu_rmap_error_cntr_reset</a></div><div class="ttdeci">void rdcu_clear_rdcu_rmap_error_cntr_reset(void)</div><div class="ttdoc">clear RDCU RMAP error counter Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00599">rdcu_ctrl.c:599</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a20a8d85420fe5d3c3c38717607c1bdce_html_a20a8d85420fe5d3c3c38717607c1bdce"><div class="ttname"><a href="rdcu__ctrl_8h_a20a8d85420fe5d3c3c38717607c1bdce.html#a20a8d85420fe5d3c3c38717607c1bdce">rdcu_set_model_start_addr</a></div><div class="ttdeci">int rdcu_set_model_start_addr(uint32_t addr)</div><div class="ttdoc">set model start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01120">rdcu_ctrl.c:1120</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a20fd87eecf8a2847e97c4cc1007a7d79_html_a20fd87eecf8a2847e97c4cc1007a7d79"><div class="ttname"><a href="rdcu__ctrl_8h_a20fd87eecf8a2847e97c4cc1007a7d79.html#a20fd87eecf8a2847e97c4cc1007a7d79">rdcu_clear_rdcu_interrupt</a></div><div class="ttdeci">void rdcu_clear_rdcu_interrupt(void)</div><div class="ttdoc">disable RDCU interrupt signal to the ICU</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00808">rdcu_ctrl.c:808</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a232b6401a8c7c7f13afba798abe704f5_html_a232b6401a8c7c7f13afba798abe704f5"><div class="ttname"><a href="rdcu__ctrl_8h_a232b6401a8c7c7f13afba798abe704f5.html#a232b6401a8c7c7f13afba798abe704f5">rdcu_sync_lvds_core_status</a></div><div class="ttdeci">int rdcu_sync_lvds_core_status(void)</div><div class="ttdoc">sync the LVDS core status register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01749">rdcu_ctrl.c:1749</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a237df8586f8676fab353691c40239afa_html_a237df8586f8676fab353691c40239afa"><div class="ttname"><a href="rdcu__ctrl_8h_a237df8586f8676fab353691c40239afa.html#a237df8586f8676fab353691c40239afa">rdcu_sync_compressor_param2</a></div><div class="ttdeci">int rdcu_sync_compressor_param2(void)</div><div class="ttdoc">sync the Compressor Parameter 2 (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01975">rdcu_ctrl.c:1975</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a249813b77ea9acf6d425b7ace559cc63_html_a249813b77ea9acf6d425b7ace559cc63"><div class="ttname"><a href="rdcu__ctrl_8h_a249813b77ea9acf6d425b7ace559cc63.html#a249813b77ea9acf6d425b7ace559cc63">rdcu_set_spw_link_run_clkdiv</a></div><div class="ttdeci">int rdcu_set_spw_link_run_clkdiv(uint8_t divisor)</div><div class="ttdoc">set SpW Link Control Run-State Clock Divisor</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00666">rdcu_ctrl.c:666</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a24ed4c63d8299e0c87567f0f980efdaa_html_a24ed4c63d8299e0c87567f0f980efdaa"><div class="ttname"><a href="rdcu__ctrl_8h_a24ed4c63d8299e0c87567f0f980efdaa.html#a24ed4c63d8299e0c87567f0f980efdaa">rdcu_sync_adc_status</a></div><div class="ttdeci">int rdcu_sync_adc_status(void)</div><div class="ttdoc">sync the ADC Status register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01859">rdcu_ctrl.c:1859</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a250b39548d74140e0325d1ab0cb15d06_html_a250b39548d74140e0325d1ab0cb15d06"><div class="ttname"><a href="rdcu__ctrl_8h_a250b39548d74140e0325d1ab0cb15d06.html#a250b39548d74140e0325d1ab0cb15d06">rdcu_sync_adaptive_param1</a></div><div class="ttdeci">int rdcu_sync_adaptive_param1(void)</div><div class="ttdoc">sync the Adaptive Parameter 1 (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01988">rdcu_ctrl.c:1988</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a295d53ec431d5d61de8daffdf9efde7e_html_a295d53ec431d5d61de8daffdf9efde7e"><div class="ttname"><a href="rdcu__ctrl_8h_a295d53ec431d5d61de8daffdf9efde7e.html#a295d53ec431d5d61de8daffdf9efde7e">rdcu_set_rdcu_interrupt</a></div><div class="ttdeci">void rdcu_set_rdcu_interrupt(void)</div><div class="ttdoc">enable RDCU interrupt signal to the ICU</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00797">rdcu_ctrl.c:797</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a2afeb796923de22a636404c0e19a07a1_html_a2afeb796923de22a636404c0e19a07a1"><div class="ttname"><a href="rdcu__ctrl_8h_a2afeb796923de22a636404c0e19a07a1.html#a2afeb796923de22a636404c0e19a07a1">rdcu_get_compr_data_adaptive_2_size_byte</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_adaptive_2_size_byte(void)</div><div class="ttdoc">get compressed data adaptive 2 size in bytes</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01393">rdcu_ctrl.c:1393</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a2e7e6678515fd8bdca3fbe196ad9596d_html_a2e7e6678515fd8bdca3fbe196ad9596d"><div class="ttname"><a href="rdcu__ctrl_8h_a2e7e6678515fd8bdca3fbe196ad9596d.html#a2e7e6678515fd8bdca3fbe196ad9596d">rdcu_get_data_compr_interrupted</a></div><div class="ttdeci">uint32_t rdcu_get_data_compr_interrupted(void)</div><div class="ttdoc">get data compressor interrupted</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00516">rdcu_ctrl.c:516</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a2febd173410e5f30e0bb8cd2799aa76f_html_a2febd173410e5f30e0bb8cd2799aa76f"><div class="ttname"><a href="rdcu__ctrl_8h_a2febd173410e5f30e0bb8cd2799aa76f.html#a2febd173410e5f30e0bb8cd2799aa76f">rdcu_get_spw_lnk_disconnect_errs</a></div><div class="ttdeci">uint8_t rdcu_get_spw_lnk_disconnect_errs(void)</div><div class="ttdoc">get SpW link disconnect errors</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00283">rdcu_ctrl.c:283</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a32100c1693aaf79ffa209c25216f379b_html_a32100c1693aaf79ffa209c25216f379b"><div class="ttname"><a href="rdcu__ctrl_8h_a32100c1693aaf79ffa209c25216f379b.html#a32100c1693aaf79ffa209c25216f379b">rdcu_edac_set_ctrl_reg_read_op</a></div><div class="ttdeci">void rdcu_edac_set_ctrl_reg_read_op(void)</div><div class="ttdoc">set EDAC control register read operation</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01461">rdcu_ctrl.c:1461</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3233b7b6c34bd35179ff770b0a0edcfd_html_a3233b7b6c34bd35179ff770b0a0edcfd"><div class="ttname"><a href="rdcu__ctrl_8h_a3233b7b6c34bd35179ff770b0a0edcfd.html#a3233b7b6c34bd35179ff770b0a0edcfd">rdcu_get_compression_mode</a></div><div class="ttdeci">uint32_t rdcu_get_compression_mode(void)</div><div class="ttdoc">get compression mode</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01236">rdcu_ctrl.c:1236</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a344ac9b7bb9eaf401ba24283b49c7ce0_html_a344ac9b7bb9eaf401ba24283b49c7ce0"><div class="ttname"><a href="rdcu__ctrl_8h_a344ac9b7bb9eaf401ba24283b49c7ce0.html#a344ac9b7bb9eaf401ba24283b49c7ce0">rdcu_set_spillover_threshold</a></div><div class="ttdeci">int rdcu_set_spillover_threshold(uint32_t spill)</div><div class="ttdoc">set spillover threshold for encoding outliers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00944">rdcu_ctrl.c:944</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a356b2a56add56b78fabc682c521b30ba_html_a356b2a56add56b78fabc682c521b30ba"><div class="ttname"><a href="rdcu__ctrl_8h_a356b2a56add56b78fabc682c521b30ba.html#a356b2a56add56b78fabc682c521b30ba">rdcu_read_sram</a></div><div class="ttdeci">int rdcu_read_sram(void *buf, uint32_t addr, uint32_t size)</div><div class="ttdoc">read data from the local SRAM mirror</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01559">rdcu_ctrl.c:1559</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a37c5108b5eb07978b60235fbe040c47d_html_a37c5108b5eb07978b60235fbe040c47d"><div class="ttname"><a href="rdcu__ctrl_8h_a37c5108b5eb07978b60235fbe040c47d.html#a37c5108b5eb07978b60235fbe040c47d">rdcu_sync_sram_to_mirror</a></div><div class="ttdeci">int rdcu_sync_sram_to_mirror(uint32_t addr, uint32_t size, uint32_t mtu)</div><div class="ttdoc">sync a range of 32 bit words of the remote SRAM to the local mirror</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02314">rdcu_ctrl.c:2314</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a391273e319b28a30552dd153c119d80b_html_a391273e319b28a30552dd153c119d80b"><div class="ttname"><a href="rdcu__ctrl_8h_a391273e319b28a30552dd153c119d80b.html#a391273e319b28a30552dd153c119d80b">rdcu_get_adc_logic_enabled</a></div><div class="ttdeci">uint32_t rdcu_get_adc_logic_enabled(void)</div><div class="ttdoc">get ADC logic enabled</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00460">rdcu_ctrl.c:460</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3a34b7666f092a8c3c80da495b3020f9_html_a3a34b7666f092a8c3c80da495b3020f9"><div class="ttname"><a href="rdcu__ctrl_8h_a3a34b7666f092a8c3c80da495b3020f9.html#a3a34b7666f092a8c3c80da495b3020f9">rdcu_set_rmap_target_cmd_key</a></div><div class="ttdeci">void rdcu_set_rmap_target_cmd_key(uint8_t key)</div><div class="ttdoc">set RMAP Target command key</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00738">rdcu_ctrl.c:738</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3b236585d0f6efe234e90401bce46b92_html_a3b236585d0f6efe234e90401bce46b92"><div class="ttname"><a href="rdcu__ctrl_8h_a3b236585d0f6efe234e90401bce46b92.html#a3b236585d0f6efe234e90401bce46b92">rdcu_clear_adc_logic_reset</a></div><div class="ttdeci">void rdcu_clear_adc_logic_reset(void)</div><div class="ttdoc">clear the ADC logic reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00764">rdcu_ctrl.c:764</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3bb4927f72f6ea4f8138e4e2dd8b6354_html_a3bb4927f72f6ea4f8138e4e2dd8b6354"><div class="ttname"><a href="rdcu__ctrl_8h_a3bb4927f72f6ea4f8138e4e2dd8b6354.html#a3bb4927f72f6ea4f8138e4e2dd8b6354">rdcu_get_spw_lnk_run_state</a></div><div class="ttdeci">uint8_t rdcu_get_spw_lnk_run_state(void)</div><div class="ttdoc">get SpW link run state</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00239">rdcu_ctrl.c:239</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3d7e01231430bf1fa6b454d94f4a1628_html_a3d7e01231430bf1fa6b454d94f4a1628"><div class="ttname"><a href="rdcu__ctrl_8h_a3d7e01231430bf1fa6b454d94f4a1628.html#a3d7e01231430bf1fa6b454d94f4a1628">rdcu_set_rdcu_rmap_error_cntr_reset</a></div><div class="ttdeci">void rdcu_set_rdcu_rmap_error_cntr_reset(void)</div><div class="ttdoc">set RDCU RMAP error counter Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00588">rdcu_ctrl.c:588</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a3ee73eec2f1dc2aeb02b91259bb652a8_html_a3ee73eec2f1dc2aeb02b91259bb652a8"><div class="ttname"><a href="rdcu__ctrl_8h_a3ee73eec2f1dc2aeb02b91259bb652a8.html#a3ee73eec2f1dc2aeb02b91259bb652a8">rdcu_get_adc_logic_reset</a></div><div class="ttdeci">uint32_t rdcu_get_adc_logic_reset(void)</div><div class="ttdoc">get ADC logic reset</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00446">rdcu_ctrl.c:446</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a405075c1dcefbbb4bd9254d7055ec81f_html_a405075c1dcefbbb4bd9254d7055ec81f"><div class="ttname"><a href="rdcu__ctrl_8h_a405075c1dcefbbb4bd9254d7055ec81f.html#a405075c1dcefbbb4bd9254d7055ec81f">rdcu_get_rdcu_status_io_power_good</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_io_power_good(void)</div><div class="ttdoc">get i/o power good bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00132">rdcu_ctrl.c:132</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a40aa43367024873e61200a4e3e28cd9a_html_a40aa43367024873e61200a4e3e28cd9a"><div class="ttname"><a href="rdcu__ctrl_8h_a40aa43367024873e61200a4e3e28cd9a.html#a40aa43367024873e61200a4e3e28cd9a">rdcu_sync_compr_ctrl</a></div><div class="ttdeci">int rdcu_sync_compr_ctrl(void)</div><div class="ttdoc">sync the Compressor Control register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01949">rdcu_ctrl.c:1949</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a432940f826f1d868a1fe81809c154c06_html_a432940f826f1d868a1fe81809c154c06"><div class="ttname"><a href="rdcu__ctrl_8h_a432940f826f1d868a1fe81809c154c06.html#a432940f826f1d868a1fe81809c154c06">rdcu_get_spw_lnk_parity_errs</a></div><div class="ttdeci">uint8_t rdcu_get_spw_lnk_parity_errs(void)</div><div class="ttdoc">get SpW link parity errors</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00272">rdcu_ctrl.c:272</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a4551148ec1b02a315ce309ea493c9879_html_a4551148ec1b02a315ce309ea493c9879"><div class="ttname"><a href="rdcu__ctrl_8h_a4551148ec1b02a315ce309ea493c9879.html#a4551148ec1b02a315ce309ea493c9879">rdcu_get_rdcu_status_board_serial_number</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_board_serial_number(void)</div><div class="ttdoc">get the RDCU board serial number</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00090">rdcu_ctrl.c:90</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a45a520766308d3f7c8e338f5dd9893b6_html_a45a520766308d3f7c8e338f5dd9893b6"><div class="ttname"><a href="rdcu__ctrl_8h_a45a520766308d3f7c8e338f5dd9893b6.html#a45a520766308d3f7c8e338f5dd9893b6">rdcu_sync_compr_data_size</a></div><div class="ttdeci">int rdcu_sync_compr_data_size(void)</div><div class="ttdoc">sync the Compressed Data Start Size (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02129">rdcu_ctrl.c:2129</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a477c7702d240d6cfe815e26ee39598e2_html_a477c7702d240d6cfe815e26ee39598e2"><div class="ttname"><a href="rdcu__ctrl_8h_a477c7702d240d6cfe815e26ee39598e2.html#a477c7702d240d6cfe815e26ee39598e2">rdcu_sync_adc_values</a></div><div class="ttdeci">int rdcu_sync_adc_values(int id)</div><div class="ttdoc">sync an ADC values register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01830">rdcu_ctrl.c:1830</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a488d65e3c1a95a3723d7198fb2c81271_html_a488d65e3c1a95a3723d7198fb2c81271"><div class="ttname"><a href="rdcu__ctrl_8h_a488d65e3c1a95a3723d7198fb2c81271.html#a488d65e3c1a95a3723d7198fb2c81271">rdcu_get_rmap_last_error_user_code</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_last_error_user_code(void)</div><div class="ttdoc">get RMAP last error user code</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00294">rdcu_ctrl.c:294</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a49492e53de48abc969ef69aee95ffe23_html_a49492e53de48abc969ef69aee95ffe23"><div class="ttname"><a href="rdcu__ctrl_8h_a49492e53de48abc969ef69aee95ffe23.html#a49492e53de48abc969ef69aee95ffe23">rdcu_set_rdcu_board_reset_keyword</a></div><div class="ttdeci">void rdcu_set_rdcu_board_reset_keyword(uint8_t key)</div><div class="ttdoc">set RDCU Board Reset Keyword</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00543">rdcu_ctrl.c:543</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a4973523b37d1d9e51fcb311ecf929b5c_html_a4973523b37d1d9e51fcb311ecf929b5c"><div class="ttname"><a href="rdcu__ctrl_8h_a4973523b37d1d9e51fcb311ecf929b5c.html#a4973523b37d1d9e51fcb311ecf929b5c">rdcu_get_rdcu_interrupt_enabled</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_interrupt_enabled(void)</div><div class="ttdoc">get RDCU Interrupt status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00474">rdcu_ctrl.c:474</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a49b8363e10c42b2298fdb63358b04190_html_a49b8363e10c42b2298fdb63358b04190"><div class="ttname"><a href="rdcu__ctrl_8h_a49b8363e10c42b2298fdb63358b04190.html#a49b8363e10c42b2298fdb63358b04190">rdcu_get_recv_non_rmap_pckts</a></div><div class="ttdeci">uint8_t rdcu_get_recv_non_rmap_pckts(void)</div><div class="ttdoc">get received non-RMAP packet counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00338">rdcu_ctrl.c:338</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a4a3946c95d251569c864133b8756ef28_html_a4a3946c95d251569c864133b8756ef28"><div class="ttname"><a href="rdcu__ctrl_8h_a4a3946c95d251569c864133b8756ef28.html#a4a3946c95d251569c864133b8756ef28">rdcu_get_compr_data_size_byte</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_size_byte(void)</div><div class="ttdoc">get compressed data size in bytes</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01341">rdcu_ctrl.c:1341</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a4d453cdfa10dce502a58e5b2dcc0d239_html_a4d453cdfa10dce502a58e5b2dcc0d239"><div class="ttname"><a href="rdcu__ctrl_8h_a4d453cdfa10dce502a58e5b2dcc0d239.html#a4d453cdfa10dce502a58e5b2dcc0d239">rdcu_set_compression_mode</a></div><div class="ttdeci">int rdcu_set_compression_mode(uint32_t cmode)</div><div class="ttdoc">set compression mode</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00922">rdcu_ctrl.c:922</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a513b50ae1879b0a8d6f30b16289835db_html_a513b50ae1879b0a8d6f30b16289835db"><div class="ttname"><a href="rdcu__ctrl_8h_a513b50ae1879b0a8d6f30b16289835db.html#a513b50ae1879b0a8d6f30b16289835db">rdcu_get_fpga_version</a></div><div class="ttdeci">uint16_t rdcu_get_fpga_version(void)</div><div class="ttdoc">get the 4 FPGA minor/major version digits</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00079">rdcu_ctrl.c:79</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a54c8882b9aba196e3c7d0aacd6c7759d_html_a54c8882b9aba196e3c7d0aacd6c7759d"><div class="ttname"><a href="rdcu__ctrl_8h_a54c8882b9aba196e3c7d0aacd6c7759d.html#a54c8882b9aba196e3c7d0aacd6c7759d">rdcu_get_spw_lnk_credit_errs</a></div><div class="ttdeci">uint8_t rdcu_get_spw_lnk_credit_errs(void)</div><div class="ttdoc">get SpW link credit errors</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00250">rdcu_ctrl.c:250</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a5517cb396e46a4ec9d8e332da99b1b71_html_a5517cb396e46a4ec9d8e332da99b1b71"><div class="ttname"><a href="rdcu__ctrl_8h_a5517cb396e46a4ec9d8e332da99b1b71.html#a5517cb396e46a4ec9d8e332da99b1b71">rdcu_sync_compr_data_buf_start_addr</a></div><div class="ttdeci">int rdcu_sync_compr_data_buf_start_addr(void)</div><div class="ttdoc">sync the Compressed Data Buffer Start Address (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02066">rdcu_ctrl.c:2066</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a5654209139627771b515e0b9f7454a8c_html_a5654209139627771b515e0b9f7454a8c"><div class="ttname"><a href="rdcu__ctrl_8h_a5654209139627771b515e0b9f7454a8c.html#a5654209139627771b515e0b9f7454a8c">rdcu_set_compr_data_buf_start_addr</a></div><div class="ttdeci">int rdcu_set_compr_data_buf_start_addr(uint32_t addr)</div><div class="ttdoc">set compressed data buffer start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01192">rdcu_ctrl.c:1192</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a5763b76d6fa138ad840f2dd81f9cd90e_html_a5763b76d6fa138ad840f2dd81f9cd90e"><div class="ttname"><a href="rdcu__ctrl_8h_a5763b76d6fa138ad840f2dd81f9cd90e.html#a5763b76d6fa138ad840f2dd81f9cd90e">rdcu_sync_samples_used</a></div><div class="ttdeci">int rdcu_sync_samples_used(void)</div><div class="ttdoc">sync the Model Info Length (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02194">rdcu_ctrl.c:2194</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a5e4ce828617377a1c62477ff2b35094e_html_a5e4ce828617377a1c62477ff2b35094e"><div class="ttname"><a href="rdcu__ctrl_8h_a5e4ce828617377a1c62477ff2b35094e.html#a5e4ce828617377a1c62477ff2b35094e">rdcu_get_compr_status_valid</a></div><div class="ttdeci">uint32_t rdcu_get_compr_status_valid(void)</div><div class="ttdoc">get compressor status valid</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00488">rdcu_ctrl.c:488</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a5fd392b4615444bb91b69f0612de8e86_html_a5fd392b4615444bb91b69f0612de8e86"><div class="ttname"><a href="rdcu__ctrl_8h_a5fd392b4615444bb91b69f0612de8e86.html#a5fd392b4615444bb91b69f0612de8e86">rdcu_sync_data_start_addr</a></div><div class="ttdeci">int rdcu_sync_data_start_addr(void)</div><div class="ttdoc">sync the Data Start Address (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02014">rdcu_ctrl.c:2014</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a60815fb13d18c9f34f526ca1453b9db2_html_a60815fb13d18c9f34f526ca1453b9db2"><div class="ttname"><a href="rdcu__ctrl_8h_a60815fb13d18c9f34f526ca1453b9db2.html#a60815fb13d18c9f34f526ca1453b9db2">rdcu_clear_rdcu_board_reset</a></div><div class="ttdeci">void rdcu_clear_rdcu_board_reset(void)</div><div class="ttdoc">clear RDCU SpaceWire error counter Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00653">rdcu_ctrl.c:653</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a642ff3103b20ffd9d72a8bbec5bb40c9_html_a642ff3103b20ffd9d72a8bbec5bb40c9"><div class="ttname"><a href="rdcu__ctrl_8h_a642ff3103b20ffd9d72a8bbec5bb40c9.html#a642ff3103b20ffd9d72a8bbec5bb40c9">rdcu_get_adc_value</a></div><div class="ttdeci">uint16_t rdcu_get_adc_value(int id)</div><div class="ttdoc">get an ADC value</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00396">rdcu_ctrl.c:396</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a658d8fbbc8a3803c821536b142ee1e95_html_a658d8fbbc8a3803c821536b142ee1e95"><div class="ttname"><a href="rdcu__ctrl_8h_a658d8fbbc8a3803c821536b142ee1e95.html#a658d8fbbc8a3803c821536b142ee1e95">rdcu_sync_lvds_ctrl</a></div><div class="ttdeci">int rdcu_sync_lvds_ctrl(void)</div><div class="ttdoc">sync the LVDS Control register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01910">rdcu_ctrl.c:1910</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6633b7b026950cffc57092377e3350ec_html_a6633b7b026950cffc57092377e3350ec"><div class="ttname"><a href="rdcu__ctrl_8h_a6633b7b026950cffc57092377e3350ec.html#a6633b7b026950cffc57092377e3350ec">rdcu_sync_sram_mirror_parallel</a></div><div class="ttdeci">int rdcu_sync_sram_mirror_parallel(uint32_t rx_addr, uint32_t rx_size, uint32_t tx_addr, uint32_t tx_size, uint32_t mtu)</div><div class="ttdoc">sync a range of 32 bit words of the remote SRAM to the local mirror and form the local mirror to the ...</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02396">rdcu_ctrl.c:2396</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6993117cd26dbbec8ebb4a221c7cbf0d_html_a6993117cd26dbbec8ebb4a221c7cbf0d"><div class="ttname"><a href="rdcu__ctrl_8h_a6993117cd26dbbec8ebb4a221c7cbf0d.html#a6993117cd26dbbec8ebb4a221c7cbf0d">rdcu_get_data_compr_active</a></div><div class="ttdeci">uint32_t rdcu_get_data_compr_active(void)</div><div class="ttdoc">get data compressor activce</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00530">rdcu_ctrl.c:530</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6aa7a64160c8cd68b6a522b5a70c7f01_html_a6aa7a64160c8cd68b6a522b5a70c7f01"><div class="ttname"><a href="rdcu__ctrl_8h_a6aa7a64160c8cd68b6a522b5a70c7f01.html#a6aa7a64160c8cd68b6a522b5a70c7f01">rdcu_sync_compr_error</a></div><div class="ttdeci">int rdcu_sync_compr_error(void)</div><div class="ttdoc">sync the Compression Error (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02168">rdcu_ctrl.c:2168</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6c25eea857f0c331f7417ae2d2ad3216_html_a6c25eea857f0c331f7417ae2d2ad3216"><div class="ttname"><a href="rdcu__ctrl_8h_a6c25eea857f0c331f7417ae2d2ad3216.html#a6c25eea857f0c331f7417ae2d2ad3216">rdcu_set_new_model_start_addr</a></div><div class="ttdeci">int rdcu_set_new_model_start_addr(uint32_t addr)</div><div class="ttdoc">set updated_model/new model start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01167">rdcu_ctrl.c:1167</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6c5d850c4a187638a702cf49f33c591d_html_a6c5d850c4a187638a702cf49f33c591d"><div class="ttname"><a href="rdcu__ctrl_8h_a6c5d850c4a187638a702cf49f33c591d.html#a6c5d850c4a187638a702cf49f33c591d">rdcu_set_adaptive_2_spillover_threshold</a></div><div class="ttdeci">int rdcu_set_adaptive_2_spillover_threshold(uint32_t spill)</div><div class="ttdoc">set adaptive 2 spillover threshold for encoding outliers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01045">rdcu_ctrl.c:1045</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a6d3ae4d945937115ebbcf6a5be0b6106_html_a6d3ae4d945937115ebbcf6a5be0b6106"><div class="ttname"><a href="rdcu__ctrl_8h_a6d3ae4d945937115ebbcf6a5be0b6106.html#a6d3ae4d945937115ebbcf6a5be0b6106">rdcu_set_lvds_link_disabled</a></div><div class="ttdeci">int rdcu_set_lvds_link_disabled(uint32_t link)</div><div class="ttdoc">set LVDS link disabled</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00710">rdcu_ctrl.c:710</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a719294cc08b5a0f6877117625a5a2135_html_a719294cc08b5a0f6877117625a5a2135"><div class="ttname"><a href="rdcu__ctrl_8h_a719294cc08b5a0f6877117625a5a2135.html#a719294cc08b5a0f6877117625a5a2135">rdcu_get_rdcu_status_power_on_reset</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_power_on_reset(void)</div><div class="ttdoc">get power on reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00160">rdcu_ctrl.c:160</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a71b592cc7e7ba04229e0dec75aa5f45d_html_a71b592cc7e7ba04229e0dec75aa5f45d"><div class="ttname"><a href="rdcu__ctrl_8h_a71b592cc7e7ba04229e0dec75aa5f45d.html#a71b592cc7e7ba04229e0dec75aa5f45d">rdcu_sync_compressor_param1</a></div><div class="ttdeci">int rdcu_sync_compressor_param1(void)</div><div class="ttdoc">sync the Compressor Parameter 1 (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01962">rdcu_ctrl.c:1962</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a71c1ca8fcdb3e1398bafd5e75db97998_html_a71c1ca8fcdb3e1398bafd5e75db97998"><div class="ttname"><a href="rdcu__ctrl_8h_a71c1ca8fcdb3e1398bafd5e75db97998.html#a71c1ca8fcdb3e1398bafd5e75db97998">rdcu_get_rmap_target_cmd_key</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_target_cmd_key(void)</div><div class="ttdoc">get RMAP Target command key</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00182">rdcu_ctrl.c:182</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a73e421e3aa9f16592cb9392db1ab766b_html_a73e421e3aa9f16592cb9392db1ab766b"><div class="ttname"><a href="rdcu__ctrl_8h_a73e421e3aa9f16592cb9392db1ab766b.html#a73e421e3aa9f16592cb9392db1ab766b">rdcu_get_samples_used</a></div><div class="ttdeci">uint32_t rdcu_get_samples_used(void)</div><div class="ttdoc">get model info length</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01431">rdcu_ctrl.c:1431</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a78eba46ebc261331c45382bbdddbde95_html_a78eba46ebc261331c45382bbdddbde95"><div class="ttname"><a href="rdcu__ctrl_8h_a78eba46ebc261331c45382bbdddbde95.html#a78eba46ebc261331c45382bbdddbde95">rdcu_set_adaptive_1_golomb_param</a></div><div class="ttdeci">int rdcu_set_adaptive_1_golomb_param(uint32_t gpar)</div><div class="ttdoc">set adaptive 1 Golomb parameter for dictionary selection</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01019">rdcu_ctrl.c:1019</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a7d84b4d1f1c6150ab6a18ab1681c26f6_html_a7d84b4d1f1c6150ab6a18ab1681c26f6"><div class="ttname"><a href="rdcu__ctrl_8h_a7d84b4d1f1c6150ab6a18ab1681c26f6.html#a7d84b4d1f1c6150ab6a18ab1681c26f6">rdcu_set_rmap_target_logical_address</a></div><div class="ttdeci">void rdcu_set_rmap_target_logical_address(uint8_t addr)</div><div class="ttdoc">set RMAP Target logical address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00726">rdcu_ctrl.c:726</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a7e7dfd56130b3305431545eb8a441f02_html_a7e7dfd56130b3305431545eb8a441f02"><div class="ttname"><a href="rdcu__ctrl_8h_a7e7dfd56130b3305431545eb8a441f02.html#a7e7dfd56130b3305431545eb8a441f02">rdcu_sync_compr_data_adaptive_1_size</a></div><div class="ttdeci">int rdcu_sync_compr_data_adaptive_1_size(void)</div><div class="ttdoc">sync the Compressed Data Adaptive 1 Size (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02142">rdcu_ctrl.c:2142</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a7ed5deed15cfa5c7dee72c4276973219_html_a7ed5deed15cfa5c7dee72c4276973219"><div class="ttname"><a href="rdcu__ctrl_8h_a7ed5deed15cfa5c7dee72c4276973219.html#a7ed5deed15cfa5c7dee72c4276973219">rdcu_set_adaptive_1_spillover_threshold</a></div><div class="ttdeci">int rdcu_set_adaptive_1_spillover_threshold(uint32_t spill)</div><div class="ttdoc">set adaptive 1 spillover threshold for encoding outliers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00994">rdcu_ctrl.c:994</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a810b5670e42650fbd77dca0092bbe590_html_a810b5670e42650fbd77dca0092bbe590"><div class="ttname"><a href="rdcu__ctrl_8h_a810b5670e42650fbd77dca0092bbe590.html#a810b5670e42650fbd77dca0092bbe590">rdcu_get_compr_data_adaptive_2_size_bit</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_adaptive_2_size_bit(void)</div><div class="ttdoc">get compressed data adaptive 2 size in bits</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01380">rdcu_ctrl.c:1380</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a819a487b2520d0d3bd0ea0299ba0fcce_html_a819a487b2520d0d3bd0ea0299ba0fcce"><div class="ttname"><a href="rdcu__ctrl_8h_a819a487b2520d0d3bd0ea0299ba0fcce.html#a819a487b2520d0d3bd0ea0299ba0fcce">rdcu_clear_data_compr_start</a></div><div class="ttdeci">void rdcu_clear_data_compr_start(void)</div><div class="ttdoc">clear data compressor start bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00865">rdcu_ctrl.c:865</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a82510093df50ef3956f8f38eb73adc69_html_a82510093df50ef3956f8f38eb73adc69"><div class="ttname"><a href="rdcu__ctrl_8h_a82510093df50ef3956f8f38eb73adc69.html#a82510093df50ef3956f8f38eb73adc69">rdcu_sync_new_model_start_addr</a></div><div class="ttdeci">int rdcu_sync_new_model_start_addr(void)</div><div class="ttdoc">sync the Model Start Address (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02053">rdcu_ctrl.c:2053</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a83f402c9429a0ce25d982f6cd68623de_html_a83f402c9429a0ce25d982f6cd68623de"><div class="ttname"><a href="rdcu__ctrl_8h_a83f402c9429a0ce25d982f6cd68623de.html#a83f402c9429a0ce25d982f6cd68623de">rdcu_edac_set_scrub_info</a></div><div class="ttdeci">void rdcu_edac_set_scrub_info(uint8_t nfo)</div><div class="ttdoc">set EDAC SRAM scrubbing information</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01505">rdcu_ctrl.c:1505</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a84e4f7ab0d688e1229fb20bc91bb0200_html_a84e4f7ab0d688e1229fb20bc91bb0200"><div class="ttname"><a href="rdcu__ctrl_8h_a84e4f7ab0d688e1229fb20bc91bb0200.html#a84e4f7ab0d688e1229fb20bc91bb0200">rdcu_set_data_start_addr</a></div><div class="ttdeci">int rdcu_set_data_start_addr(uint32_t addr)</div><div class="ttdoc">set data start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01095">rdcu_ctrl.c:1095</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a8b6fe99cdb713589e8a57a00fc1d1160_html_a8b6fe99cdb713589e8a57a00fc1d1160"><div class="ttname"><a href="rdcu__ctrl_8h_a8b6fe99cdb713589e8a57a00fc1d1160.html#a8b6fe99cdb713589e8a57a00fc1d1160">rdcu_sync_compr_status</a></div><div class="ttdeci">int rdcu_sync_compr_status(void)</div><div class="ttdoc">sync the Compressor Status register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01872">rdcu_ctrl.c:1872</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a8c7c47d5139c6b4b486483037eb95b5e_html_a8c7c47d5139c6b4b486483037eb95b5e"><div class="ttname"><a href="rdcu__ctrl_8h_a8c7c47d5139c6b4b486483037eb95b5e.html#a8c7c47d5139c6b4b486483037eb95b5e">rdcu_edac_clear_bypass</a></div><div class="ttdeci">void rdcu_edac_clear_bypass(void)</div><div class="ttdoc">set EDAC to normal operation</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01494">rdcu_ctrl.c:1494</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a8e049975836c31951c4dae48f18c0a66_html_a8e049975836c31951c4dae48f18c0a66"><div class="ttname"><a href="rdcu__ctrl_8h_a8e049975836c31951c4dae48f18c0a66.html#a8e049975836c31951c4dae48f18c0a66">rdcu_get_rdcu_status_fpga_core_power_good</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_fpga_core_power_good(void)</div><div class="ttdoc">get FPGA core power good bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00104">rdcu_ctrl.c:104</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a8ed58b91d1895fae168597d054a470b2_html_a8ed58b91d1895fae168597d054a470b2"><div class="ttname"><a href="rdcu__ctrl_8h_a8ed58b91d1895fae168597d054a470b2.html#a8ed58b91d1895fae168597d054a470b2">rdcu_get_rmap_hdr_errs</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_hdr_errs(void)</div><div class="ttdoc">get RMAP header error counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00382">rdcu_ctrl.c:382</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a8ffa1634e968164187ef7d7d00008d22_html_a8ffa1634e968164187ef7d7d00008d22"><div class="ttname"><a href="rdcu__ctrl_8h_a8ffa1634e968164187ef7d7d00008d22.html#a8ffa1634e968164187ef7d7d00008d22">rdcu_sync_core_ctrl</a></div><div class="ttdeci">int rdcu_sync_core_ctrl(void)</div><div class="ttdoc">sync the Core Control register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01923">rdcu_ctrl.c:1923</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a964ad89cafb734a7f73880769312a8d2_html_a964ad89cafb734a7f73880769312a8d2"><div class="ttname"><a href="rdcu__ctrl_8h_a964ad89cafb734a7f73880769312a8d2.html#a964ad89cafb734a7f73880769312a8d2">rdcu_get_data_compr_ready</a></div><div class="ttdeci">uint32_t rdcu_get_data_compr_ready(void)</div><div class="ttdoc">get data compressor ready</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00502">rdcu_ctrl.c:502</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a9660d6f7e4887405295af590f0dca6ac_html_a9660d6f7e4887405295af590f0dca6ac"><div class="ttname"><a href="rdcu__ctrl_8h_a9660d6f7e4887405295af590f0dca6ac.html#a9660d6f7e4887405295af590f0dca6ac">rdcu_sync_rdcu_reset</a></div><div class="ttdeci">int rdcu_sync_rdcu_reset(void)</div><div class="ttdoc">sync the RDCU Reset register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01885">rdcu_ctrl.c:1885</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a96dafd9d4cfc65e698b4a6c4b2198e51_html_a96dafd9d4cfc65e698b4a6c4b2198e51"><div class="ttname"><a href="rdcu__ctrl_8h_a96dafd9d4cfc65e698b4a6c4b2198e51.html#a96dafd9d4cfc65e698b4a6c4b2198e51">rdcu_edac_set_ctrl_reg_write_op</a></div><div class="ttdeci">void rdcu_edac_set_ctrl_reg_write_op(void)</div><div class="ttdoc">set EDAC control register write operation</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01472">rdcu_ctrl.c:1472</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a972ec74ae14af6c3473d42ca24c155b1_html_a972ec74ae14af6c3473d42ca24c155b1"><div class="ttname"><a href="rdcu__ctrl_8h_a972ec74ae14af6c3473d42ca24c155b1.html#a972ec74ae14af6c3473d42ca24c155b1">rdcu_sync_rdcu_status</a></div><div class="ttdeci">int rdcu_sync_rdcu_status(void)</div><div class="ttdoc">sync the RDCU status register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01737">rdcu_ctrl.c:1737</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a977b6992fe313455b92ed66bb6a66d0b_html_a977b6992fe313455b92ed66bb6a66d0b"><div class="ttname"><a href="rdcu__ctrl_8h_a977b6992fe313455b92ed66bb6a66d0b.html#a977b6992fe313455b92ed66bb6a66d0b">rdcu_get_compr_error</a></div><div class="ttdeci">uint16_t rdcu_get_compr_error(void)</div><div class="ttdoc">get compression error code</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01406">rdcu_ctrl.c:1406</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a9d13b49a29f7f873bcdb11f98b977dde_html_a9d13b49a29f7f873bcdb11f98b977dde"><div class="ttname"><a href="rdcu__ctrl_8h_a9d13b49a29f7f873bcdb11f98b977dde.html#a9d13b49a29f7f873bcdb11f98b977dde">rdcu_sync_adc_ctrl</a></div><div class="ttdeci">int rdcu_sync_adc_ctrl(void)</div><div class="ttdoc">sync the ADC Control register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01936">rdcu_ctrl.c:1936</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_a9fe5ad61776fab9bd7c922610039ea63_html_a9fe5ad61776fab9bd7c922610039ea63"><div class="ttname"><a href="rdcu__ctrl_8h_a9fe5ad61776fab9bd7c922610039ea63.html#a9fe5ad61776fab9bd7c922610039ea63">rdcu_sync_sram_edac_status</a></div><div class="ttdeci">int rdcu_sync_sram_edac_status(void)</div><div class="ttdoc">sync the SRAM EDAC Status (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02220">rdcu_ctrl.c:2220</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aa124665a5ea16eeec312b16523a93b14_html_aa124665a5ea16eeec312b16523a93b14"><div class="ttname"><a href="rdcu__ctrl_8h_aa124665a5ea16eeec312b16523a93b14.html#aa124665a5ea16eeec312b16523a93b14">rdcu_sync_adaptive_param2</a></div><div class="ttdeci">int rdcu_sync_adaptive_param2(void)</div><div class="ttdoc">sync the Adaptive Parameter 2 (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02001">rdcu_ctrl.c:2001</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aa4557125dc68f5e6b8297c07d16aebc5_html_aa4557125dc68f5e6b8297c07d16aebc5"><div class="ttname"><a href="rdcu__ctrl_8h_aa4557125dc68f5e6b8297c07d16aebc5.html#aa4557125dc68f5e6b8297c07d16aebc5">rdcu_clear_rdcu_spw_error_cntr_reset</a></div><div class="ttdeci">void rdcu_clear_rdcu_spw_error_cntr_reset(void)</div><div class="ttdoc">clear RDCU SpaceWire error counter Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00626">rdcu_ctrl.c:626</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aa5bc9bbf2fedf10ed824cd734a0855b6_html_aa5bc9bbf2fedf10ed824cd734a0855b6"><div class="ttname"><a href="rdcu__ctrl_8h_aa5bc9bbf2fedf10ed824cd734a0855b6.html#aa5bc9bbf2fedf10ed824cd734a0855b6">rdcu_write_sram</a></div><div class="ttdeci">int rdcu_write_sram(const void *buf, uint32_t addr, uint32_t size)</div><div class="ttdoc">write arbitrary big-endian data to the local SRAM mirror</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01588">rdcu_ctrl.c:1588</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aaa1b9f93fadde2911db6b833311e5da7_html_aaa1b9f93fadde2911db6b833311e5da7"><div class="ttname"><a href="rdcu__ctrl_8h_aaa1b9f93fadde2911db6b833311e5da7.html#aaa1b9f93fadde2911db6b833311e5da7">rdcu_clear_rdcu_bus_reset</a></div><div class="ttdeci">void rdcu_clear_rdcu_bus_reset(void)</div><div class="ttdoc">clear RDCU Internal Bus Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00572">rdcu_ctrl.c:572</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aaa576fd5b99abf4a727e36872121b859_html_aaa576fd5b99abf4a727e36872121b859"><div class="ttname"><a href="rdcu__ctrl_8h_aaa576fd5b99abf4a727e36872121b859.html#aaa576fd5b99abf4a727e36872121b859">rdcu_edac_set_bypass</a></div><div class="ttdeci">void rdcu_edac_set_bypass(void)</div><div class="ttdoc">set EDAC to bypass</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01483">rdcu_ctrl.c:1483</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aaa706a985858ed93c68f1b7e41b7a49b_html_aaa706a985858ed93c68f1b7e41b7a49b"><div class="ttname"><a href="rdcu__ctrl_8h_aaa706a985858ed93c68f1b7e41b7a49b.html#aaa706a985858ed93c68f1b7e41b7a49b">rdcu_get_noise_bits_rounded</a></div><div class="ttdeci">uint32_t rdcu_get_noise_bits_rounded(void)</div><div class="ttdoc">get number of noise bits to be rounded</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01249">rdcu_ctrl.c:1249</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aabc659cc3b3fceb8891bf690182471a5_html_aabc659cc3b3fceb8891bf690182471a5"><div class="ttname"><a href="rdcu__ctrl_8h_aabc659cc3b3fceb8891bf690182471a5.html#aabc659cc3b3fceb8891bf690182471a5">rdcu_get_compr_data_start_addr</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_start_addr(void)</div><div class="ttdoc">get compressed data start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01301">rdcu_ctrl.c:1301</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aacc644c6804325d46477e190741d4ca3_html_aacc644c6804325d46477e190741d4ca3"><div class="ttname"><a href="rdcu__ctrl_8h_aacc644c6804325d46477e190741d4ca3.html#aacc644c6804325d46477e190741d4ca3">rdcu_edac_get_sub_chip_die_addr</a></div><div class="ttdeci">uint32_t rdcu_edac_get_sub_chip_die_addr(void)</div><div class="ttdoc">get EDAC sub chip die address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01517">rdcu_ctrl.c:1517</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aacefb7ea910aedfd80880bd2457c2c24_html_aacefb7ea910aedfd80880bd2457c2c24"><div class="ttname"><a href="rdcu__ctrl_8h_aacefb7ea910aedfd80880bd2457c2c24.html#aacefb7ea910aedfd80880bd2457c2c24">rdcu_write_sram_32</a></div><div class="ttdeci">int rdcu_write_sram_32(const uint32_t *buf, uint32_t addr, uint32_t size)</div><div class="ttdoc">write uint32_t formatted data to the local SRAM mirror. This function is endian-safe.</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01685">rdcu_ctrl.c:1685</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab0154959cf4ee2c69d0dafe86799d2b9_html_ab0154959cf4ee2c69d0dafe86799d2b9"><div class="ttname"><a href="rdcu__ctrl_8h_ab0154959cf4ee2c69d0dafe86799d2b9.html#ab0154959cf4ee2c69d0dafe86799d2b9">rdcu_get_rmap_pckt_errs</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_pckt_errs(void)</div><div class="ttdoc">get RMAP packet with length or content error counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00349">rdcu_ctrl.c:349</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab0a17421a67c862c525a6d70c9e0d615_html_ab0a17421a67c862c525a6d70c9e0d615"><div class="ttname"><a href="rdcu__ctrl_8h_ab0a17421a67c862c525a6d70c9e0d615.html#ab0a17421a67c862c525a6d70c9e0d615">rdcu_set_adc_logic_disabled</a></div><div class="ttdeci">void rdcu_set_adc_logic_disabled(void)</div><div class="ttdoc">set the ADC logic disabled</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00786">rdcu_ctrl.c:786</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab17e3ca87de8a82ba3a3e2952fd42923_html_ab17e3ca87de8a82ba3a3e2952fd42923"><div class="ttname"><a href="rdcu__ctrl_8h_ab17e3ca87de8a82ba3a3e2952fd42923.html#ab17e3ca87de8a82ba3a3e2952fd42923">rdcu_get_compr_data_adaptive_1_size_bit</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_adaptive_1_size_bit(void)</div><div class="ttdoc">get compressed data adaptive 1 size in bits</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01354">rdcu_ctrl.c:1354</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab3b67afedc9f2d57024ae0c5e5f8b5e6_html_ab3b67afedc9f2d57024ae0c5e5f8b5e6"><div class="ttname"><a href="rdcu__ctrl_8h_ab3b67afedc9f2d57024ae0c5e5f8b5e6.html#ab3b67afedc9f2d57024ae0c5e5f8b5e6">rdcu_get_rmap_target_logical_address</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_target_logical_address(void)</div><div class="ttdoc">get RMAP Target logical address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00171">rdcu_ctrl.c:171</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab84540a7a3768c4e3d158179c3095ad5_html_ab84540a7a3768c4e3d158179c3095ad5"><div class="ttname"><a href="rdcu__ctrl_8h_ab84540a7a3768c4e3d158179c3095ad5.html#ab84540a7a3768c4e3d158179c3095ad5">rdcu_sync_spw_err_cntrs</a></div><div class="ttdeci">int rdcu_sync_spw_err_cntrs(void)</div><div class="ttdoc">sync the SpW Error Counter register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01775">rdcu_ctrl.c:1775</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ab8afa5df1094d10821066cd3856f0238_html_ab8afa5df1094d10821066cd3856f0238"><div class="ttname"><a href="rdcu__ctrl_8h_ab8afa5df1094d10821066cd3856f0238.html#ab8afa5df1094d10821066cd3856f0238">rdcu_ctrl_init</a></div><div class="ttdeci">int rdcu_ctrl_init(void)</div><div class="ttdoc">initialise the rdcu control library</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02523">rdcu_ctrl.c:2523</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aba6b0bbf1de35a575be8d0576ae95c55_html_aba6b0bbf1de35a575be8d0576ae95c55"><div class="ttname"><a href="rdcu__ctrl_8h_aba6b0bbf1de35a575be8d0576ae95c55.html#aba6b0bbf1de35a575be8d0576ae95c55">rdcu_set_adc_logic_enabled</a></div><div class="ttdeci">void rdcu_set_adc_logic_enabled(void)</div><div class="ttdoc">set the ADC logic enabled</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00775">rdcu_ctrl.c:775</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_abae5fca608f7b57c3bb31a07a6acafdf_html_abae5fca608f7b57c3bb31a07a6acafdf"><div class="ttname"><a href="rdcu__ctrl_8h_abae5fca608f7b57c3bb31a07a6acafdf.html#abae5fca608f7b57c3bb31a07a6acafdf">rdcu_get_rmap_recv_reply_pckts</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_recv_reply_pckts(void)</div><div class="ttdoc">get RMAP received reply packet counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00327">rdcu_ctrl.c:327</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_abe7cc30928adeca6e81b9b613b7d3453_html_abe7cc30928adeca6e81b9b613b7d3453"><div class="ttname"><a href="rdcu__ctrl_8h_abe7cc30928adeca6e81b9b613b7d3453.html#abe7cc30928adeca6e81b9b613b7d3453">rdcu_get_golomb_param</a></div><div class="ttdeci">uint32_t rdcu_get_golomb_param(void)</div><div class="ttdoc">get spillover threshold for encoding outliers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01288">rdcu_ctrl.c:1288</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_abf96f120b7bcaf13973cd8d2b815df18_html_abf96f120b7bcaf13973cd8d2b815df18"><div class="ttname"><a href="rdcu__ctrl_8h_abf96f120b7bcaf13973cd8d2b815df18.html#abf96f120b7bcaf13973cd8d2b815df18">rdcu_sync_model_start_addr</a></div><div class="ttdeci">int rdcu_sync_model_start_addr(void)</div><div class="ttdoc">sync the Model Start Address (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02027">rdcu_ctrl.c:2027</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_abfcb957ef5a3eb621b62597840109684_html_abfcb957ef5a3eb621b62597840109684"><div class="ttname"><a href="rdcu__ctrl_8h_abfcb957ef5a3eb621b62597840109684.html#abfcb957ef5a3eb621b62597840109684">rdcu_get_compr_data_size_bit</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_size_bit(void)</div><div class="ttdoc">get compressed data size in bits</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01328">rdcu_ctrl.c:1328</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ac08224cf1d0790d5f6c5069c2b17fc9e_html_ac08224cf1d0790d5f6c5069c2b17fc9e"><div class="ttname"><a href="rdcu__ctrl_8h_ac08224cf1d0790d5f6c5069c2b17fc9e.html#ac08224cf1d0790d5f6c5069c2b17fc9e">rdcu_set_data_compr_start</a></div><div class="ttdeci">void rdcu_set_data_compr_start(void)</div><div class="ttdoc">set data compressor start bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00854">rdcu_ctrl.c:854</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ac0c376a68d88f7dd0dcfda16f2097c15_html_ac0c376a68d88f7dd0dcfda16f2097c15"><div class="ttname"><a href="rdcu__ctrl_8h_ac0c376a68d88f7dd0dcfda16f2097c15.html#ac0c376a68d88f7dd0dcfda16f2097c15">rdcu_set_adc_logic_reset</a></div><div class="ttdeci">void rdcu_set_adc_logic_reset(void)</div><div class="ttdoc">set the ADC logic reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00753">rdcu_ctrl.c:753</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ac43cbf2f39048ed0eccb39e5df74b182_html_ac43cbf2f39048ed0eccb39e5df74b182"><div class="ttname"><a href="rdcu__ctrl_8h_ac43cbf2f39048ed0eccb39e5df74b182.html#ac43cbf2f39048ed0eccb39e5df74b182">rdcu_edac_get_bypass_status</a></div><div class="ttdeci">uint32_t rdcu_edac_get_bypass_status(void)</div><div class="ttdoc">get EDAC bypass status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01531">rdcu_ctrl.c:1531</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ac466d05abe2b0f350a6f1971f0b57e83_html_ac466d05abe2b0f350a6f1971f0b57e83"><div class="ttname"><a href="rdcu__ctrl_8h_ac466d05abe2b0f350a6f1971f0b57e83.html#ac466d05abe2b0f350a6f1971f0b57e83">rdcu_sync_used_param1</a></div><div class="ttdeci">int rdcu_sync_used_param1(void)</div><div class="ttdoc">sync the Used Parameter 1 (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02092">rdcu_ctrl.c:2092</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aca1686604c635243d9fd475c773c80ba_html_aca1686604c635243d9fd475c773c80ba"><div class="ttname"><a href="rdcu__ctrl_8h_aca1686604c635243d9fd475c773c80ba.html#aca1686604c635243d9fd475c773c80ba">rdcu_write_sram_8</a></div><div class="ttdeci">int rdcu_write_sram_8(const uint8_t *buf, uint32_t addr, uint32_t size)</div><div class="ttdoc">write uint8_t formatted data to the local SRAM mirror. (This function is endian-safe....</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01621">rdcu_ctrl.c:1621</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acafc672b925555a27aa859ba6396fe00_html_acafc672b925555a27aa859ba6396fe00"><div class="ttname"><a href="rdcu__ctrl_8h_acafc672b925555a27aa859ba6396fe00.html#acafc672b925555a27aa859ba6396fe00">rdcu_get_valid_adc_values</a></div><div class="ttdeci">uint32_t rdcu_get_valid_adc_values(void)</div><div class="ttdoc">get valid ADC values</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00432">rdcu_ctrl.c:432</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acb93cbe4e5f729ba65b458e7d7fb2128_html_acb93cbe4e5f729ba65b458e7d7fb2128"><div class="ttname"><a href="rdcu__ctrl_8h_acb93cbe4e5f729ba65b458e7d7fb2128.html#acb93cbe4e5f729ba65b458e7d7fb2128">rdcu_get_rmap_oper_errs</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_oper_errs(void)</div><div class="ttdoc">get RMAP operation error counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00360">rdcu_ctrl.c:360</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acc33a807045022b8abf90293254979d9_html_acc33a807045022b8abf90293254979d9"><div class="ttname"><a href="rdcu__ctrl_8h_acc33a807045022b8abf90293254979d9.html#acc33a807045022b8abf90293254979d9">rdcu_get_rmap_last_error_standard_code</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_last_error_standard_code(void)</div><div class="ttdoc">get RMAP last error standard code</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00305">rdcu_ctrl.c:305</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acc6a171efdbd024ecc17a4ee944d9f27_html_acc6a171efdbd024ecc17a4ee944d9f27"><div class="ttname"><a href="rdcu__ctrl_8h_acc6a171efdbd024ecc17a4ee944d9f27.html#acc6a171efdbd024ecc17a4ee944d9f27">rdcu_get_weighting_param</a></div><div class="ttdeci">uint32_t rdcu_get_weighting_param(void)</div><div class="ttdoc">get weighting parameter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01262">rdcu_ctrl.c:1262</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acd4f9a1b2f7c671a6ead44dd579814e5_html_acd4f9a1b2f7c671a6ead44dd579814e5"><div class="ttname"><a href="rdcu__ctrl_8h_acd4f9a1b2f7c671a6ead44dd579814e5.html#acd4f9a1b2f7c671a6ead44dd579814e5">rdcu_sync_used_param2</a></div><div class="ttdeci">int rdcu_sync_used_param2(void)</div><div class="ttdoc">sync the Used Parameter 2 (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02104">rdcu_ctrl.c:2104</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acdcc51329fc9b3999f43e62f05485e5d_html_acdcc51329fc9b3999f43e62f05485e5d"><div class="ttname"><a href="rdcu__ctrl_8h_acdcc51329fc9b3999f43e62f05485e5d.html#acdcc51329fc9b3999f43e62f05485e5d">rdcu_sync_compr_data_start_addr</a></div><div class="ttdeci">int rdcu_sync_compr_data_start_addr(void)</div><div class="ttdoc">sync the Compressed Data Start Address (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02116">rdcu_ctrl.c:2116</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_acfea116bb593a8eb113fd8d1a5a2c0e9_html_acfea116bb593a8eb113fd8d1a5a2c0e9"><div class="ttname"><a href="rdcu__ctrl_8h_acfea116bb593a8eb113fd8d1a5a2c0e9.html#acfea116bb593a8eb113fd8d1a5a2c0e9">rdcu_sync_compr_data_adaptive_2_size</a></div><div class="ttdeci">int rdcu_sync_compr_data_adaptive_2_size(void)</div><div class="ttdoc">sync the Compressed Data Adaptive 2 Size (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02155">rdcu_ctrl.c:2155</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad11bde1425421bd9521ebf4dcdf2adaa_html_ad11bde1425421bd9521ebf4dcdf2adaa"><div class="ttname"><a href="rdcu__ctrl_8h_ad11bde1425421bd9521ebf4dcdf2adaa.html#ad11bde1425421bd9521ebf4dcdf2adaa">rdcu_get_compr_data_adaptive_1_size_byte</a></div><div class="ttdeci">uint32_t rdcu_get_compr_data_adaptive_1_size_byte(void)</div><div class="ttdoc">get compressed data adaptive 1 size in bytes</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01367">rdcu_ctrl.c:1367</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad225a2c87878bf5ed36221d247d37b2b_html_ad225a2c87878bf5ed36221d247d37b2b"><div class="ttname"><a href="rdcu__ctrl_8h_ad225a2c87878bf5ed36221d247d37b2b.html#ad225a2c87878bf5ed36221d247d37b2b">rdcu_set_rdcu_bus_reset</a></div><div class="ttdeci">void rdcu_set_rdcu_bus_reset(void)</div><div class="ttdoc">set RDCU Internal Bus Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00561">rdcu_ctrl.c:561</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad28ee26aa15994bf9d5105568df7f73d_html_ad28ee26aa15994bf9d5105568df7f73d"><div class="ttname"><a href="rdcu__ctrl_8h_ad28ee26aa15994bf9d5105568df7f73d.html#ad28ee26aa15994bf9d5105568df7f73d">rdcu_write_sram_16</a></div><div class="ttdeci">int rdcu_write_sram_16(const uint16_t *buf, uint32_t addr, uint32_t size)</div><div class="ttdoc">write uint16_t formatted data to the local SRAM mirror. This function is endian-safe.</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01639">rdcu_ctrl.c:1639</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad415b99f4eb9d65dfb0932754b4cfeb6_html_ad415b99f4eb9d65dfb0932754b4cfeb6"><div class="ttname"><a href="rdcu__ctrl_8h_ad415b99f4eb9d65dfb0932754b4cfeb6.html#ad415b99f4eb9d65dfb0932754b4cfeb6">rdcu_get_rmap_cmd_auth_errs</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_cmd_auth_errs(void)</div><div class="ttdoc">get RMAP command authorization error counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00371">rdcu_ctrl.c:371</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad52a43a307ad65523f856ca517acc0ab_html_ad52a43a307ad65523f856ca517acc0ab"><div class="ttname"><a href="rdcu__ctrl_8h_ad52a43a307ad65523f856ca517acc0ab.html#ad52a43a307ad65523f856ca517acc0ab">rdcu_get_new_model_addr_used</a></div><div class="ttdeci">uint32_t rdcu_get_new_model_addr_used(void)</div><div class="ttdoc">get model info start address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01418">rdcu_ctrl.c:1418</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad5c3a06d535b0f8aa6d5bcaadfdca1f3_html_ad5c3a06d535b0f8aa6d5bcaadfdca1f3"><div class="ttname"><a href="rdcu__ctrl_8h_ad5c3a06d535b0f8aa6d5bcaadfdca1f3.html#ad5c3a06d535b0f8aa6d5bcaadfdca1f3">rdcu_sync_mirror_to_sram</a></div><div class="ttdeci">int rdcu_sync_mirror_to_sram(uint32_t addr, uint32_t size, uint32_t mtu)</div><div class="ttdoc">sync a range of 32 bit words of the local mirror to the remote SRAM</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02240">rdcu_ctrl.c:2240</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad6017a26e91d74ef33e94409896feafd_html_ad6017a26e91d74ef33e94409896feafd"><div class="ttname"><a href="rdcu__ctrl_8h_ad6017a26e91d74ef33e94409896feafd.html#ad6017a26e91d74ef33e94409896feafd">rdcu_get_spw_lnk_escape_errs</a></div><div class="ttdeci">uint8_t rdcu_get_spw_lnk_escape_errs(void)</div><div class="ttdoc">get SpW link escape errors</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00261">rdcu_ctrl.c:261</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad75fae6e384d593a5c71543a299bac97_html_ad75fae6e384d593a5c71543a299bac97"><div class="ttname"><a href="rdcu__ctrl_8h_ad75fae6e384d593a5c71543a299bac97.html#ad75fae6e384d593a5c71543a299bac97">rdcu_sync_rmap_pckt_err_cntrs</a></div><div class="ttdeci">int rdcu_sync_rmap_pckt_err_cntrs(void)</div><div class="ttdoc">sync the RMAP Packet Error Counter register (read only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01814">rdcu_ctrl.c:1814</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ad8a62ec16baa9304eef779caec97ea81_html_ad8a62ec16baa9304eef779caec97ea81"><div class="ttname"><a href="rdcu__ctrl_8h_ad8a62ec16baa9304eef779caec97ea81.html#ad8a62ec16baa9304eef779caec97ea81">rdcu_set_rdcu_spw_error_cntr_reset</a></div><div class="ttdeci">void rdcu_set_rdcu_spw_error_cntr_reset(void)</div><div class="ttdoc">set RDCU SpaceWire error counter Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00615">rdcu_ctrl.c:615</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ae9a7d2adc8eb808eff6bea3379e695cc_html_ae9a7d2adc8eb808eff6bea3379e695cc"><div class="ttname"><a href="rdcu__ctrl_8h_ae9a7d2adc8eb808eff6bea3379e695cc.html#ae9a7d2adc8eb808eff6bea3379e695cc">rdcu_get_lvds_link_enabled</a></div><div class="ttdeci">uint32_t rdcu_get_lvds_link_enabled(uint32_t link)</div><div class="ttdoc">get LVDS link enabled bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00200">rdcu_ctrl.c:200</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ae9ed2e12835dba2e3a5ec5364e0cbb77_html_ae9ed2e12835dba2e3a5ec5364e0cbb77"><div class="ttname"><a href="rdcu__ctrl_8h_ae9ed2e12835dba2e3a5ec5364e0cbb77.html#ae9ed2e12835dba2e3a5ec5364e0cbb77">rdcu_set_data_compr_interrupt</a></div><div class="ttdeci">void rdcu_set_data_compr_interrupt(void)</div><div class="ttdoc">set data compressor interrupt</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00826">rdcu_ctrl.c:826</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_ae9fdcb6f16cdf94b3ab252dc441be2e3_html_ae9fdcb6f16cdf94b3ab252dc441be2e3"><div class="ttname"><a href="rdcu__ctrl_8h_ae9fdcb6f16cdf94b3ab252dc441be2e3.html#ae9fdcb6f16cdf94b3ab252dc441be2e3">rdcu_get_rdcu_status_core_power_good</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_core_power_good(void)</div><div class="ttdoc">get core power good bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00118">rdcu_ctrl.c:118</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aec0a3019cd5a879810715d024d724e99_html_aec0a3019cd5a879810715d024d724e99"><div class="ttname"><a href="rdcu__ctrl_8h_aec0a3019cd5a879810715d024d724e99.html#aec0a3019cd5a879810715d024d724e99">rdcu_edac_get_scrub_info</a></div><div class="ttdeci">uint8_t rdcu_edac_get_scrub_info(void)</div><div class="ttdoc">get EDAC SRAM scrubbing information</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01542">rdcu_ctrl.c:1542</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aeccd5d78af8a32247d568435cd5e827e_html_aeccd5d78af8a32247d568435cd5e827e"><div class="ttname"><a href="rdcu__ctrl_8h_aeccd5d78af8a32247d568435cd5e827e.html#aeccd5d78af8a32247d568435cd5e827e">rdcu_get_spillover_threshold</a></div><div class="ttdeci">uint32_t rdcu_get_spillover_threshold(void)</div><div class="ttdoc">get spillover threshold for encoding outliers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01275">rdcu_ctrl.c:1275</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aed63040f8bbd9710fe398f5c33d1c9fd_html_aed63040f8bbd9710fe398f5c33d1c9fd"><div class="ttname"><a href="rdcu__ctrl_8h_aed63040f8bbd9710fe398f5c33d1c9fd.html#aed63040f8bbd9710fe398f5c33d1c9fd">rdcu_get_rmap_incomplete_hdrs</a></div><div class="ttdeci">uint8_t rdcu_get_rmap_incomplete_hdrs(void)</div><div class="ttdoc">get RMAP incomplete header error counter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00316">rdcu_ctrl.c:316</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aed9a7e48b0dac1376d340adb91a00b2e_html_aed9a7e48b0dac1376d340adb91a00b2e"><div class="ttname"><a href="rdcu__ctrl_8h_aed9a7e48b0dac1376d340adb91a00b2e.html#aed9a7e48b0dac1376d340adb91a00b2e">rdcu_get_spw_run_clk_div</a></div><div class="ttdeci">uint8_t rdcu_get_spw_run_clk_div(void)</div><div class="ttdoc">get SpW run-state clock divisor value</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00225">rdcu_ctrl.c:225</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_aefa9cde5a15defd0f4a3bf8fc563015d_html_aefa9cde5a15defd0f4a3bf8fc563015d"><div class="ttname"><a href="rdcu__ctrl_8h_aefa9cde5a15defd0f4a3bf8fc563015d.html#aefa9cde5a15defd0f4a3bf8fc563015d">rdcu_get_rdcu_status_reset_by_register</a></div><div class="ttdeci">uint32_t rdcu_get_rdcu_status_reset_by_register(void)</div><div class="ttdoc">get reset by register bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00146">rdcu_ctrl.c:146</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af0f73c8eecde2434d94457fe2ae79d76_html_af0f73c8eecde2434d94457fe2ae79d76"><div class="ttname"><a href="rdcu__ctrl_8h_af0f73c8eecde2434d94457fe2ae79d76.html#af0f73c8eecde2434d94457fe2ae79d76">rdcu_sync_spw_link_ctrl</a></div><div class="ttdeci">int rdcu_sync_spw_link_ctrl(void)</div><div class="ttdoc">sync the SpW Link Control register (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01898">rdcu_ctrl.c:1898</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af33a7536cb3bf1159d2776624422fba2_html_af33a7536cb3bf1159d2776624422fba2"><div class="ttname"><a href="rdcu__ctrl_8h_af33a7536cb3bf1159d2776624422fba2.html#af33a7536cb3bf1159d2776624422fba2">rdcu_sync_num_samples</a></div><div class="ttdeci">int rdcu_sync_num_samples(void)</div><div class="ttdoc">sync the Number of Samples (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02040">rdcu_ctrl.c:2040</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af57df5c87ddf87d0bd4f212f1cbaa165_html_af57df5c87ddf87d0bd4f212f1cbaa165"><div class="ttname"><a href="rdcu__ctrl_8h_af57df5c87ddf87d0bd4f212f1cbaa165.html#af57df5c87ddf87d0bd4f212f1cbaa165">rdcu_clear_data_compr_interrupt</a></div><div class="ttdeci">void rdcu_clear_data_compr_interrupt(void)</div><div class="ttdoc">clear data compressor interrupt</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00837">rdcu_ctrl.c:837</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af5a6e9a83c561870e1c437c36c2bf9af_html_af5a6e9a83c561870e1c437c36c2bf9af"><div class="ttname"><a href="rdcu__ctrl_8h_af5a6e9a83c561870e1c437c36c2bf9af.html#af5a6e9a83c561870e1c437c36c2bf9af">rdcu_sync_sram_edac_ctrl</a></div><div class="ttdeci">int rdcu_sync_sram_edac_ctrl(void)</div><div class="ttdoc">sync the SRAM EDAC Control (write only)</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l02207">rdcu_ctrl.c:2207</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af60494de9f70e2a08b6250a87898a6ee_html_af60494de9f70e2a08b6250a87898a6ee"><div class="ttname"><a href="rdcu__ctrl_8h_af60494de9f70e2a08b6250a87898a6ee.html#af60494de9f70e2a08b6250a87898a6ee">rdcu_set_weighting_param</a></div><div class="ttdeci">int rdcu_set_weighting_param(uint32_t mval)</div><div class="ttdoc">set weighting parameter</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00900">rdcu_ctrl.c:900</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af636f35142c8ebd257e58190102f4ad6_html_af636f35142c8ebd257e58190102f4ad6"><div class="ttname"><a href="rdcu__ctrl_8h_af636f35142c8ebd257e58190102f4ad6.html#af636f35142c8ebd257e58190102f4ad6">rdcu_edac_set_sub_chip_die_addr</a></div><div class="ttdeci">int rdcu_edac_set_sub_chip_die_addr(uint32_t ca)</div><div class="ttdoc">set EDAC sub chip die address</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l01444">rdcu_ctrl.c:1444</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_af930d60126dd2d031d6455264384b913_html_af930d60126dd2d031d6455264384b913"><div class="ttname"><a href="rdcu__ctrl_8h_af930d60126dd2d031d6455264384b913.html#af930d60126dd2d031d6455264384b913">rdcu_set_rdcu_board_reset</a></div><div class="ttdeci">void rdcu_set_rdcu_board_reset(void)</div><div class="ttdoc">set RDCU Board Reset bit</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00642">rdcu_ctrl.c:642</a></div></div>
<div class="ttc" id="ardcu__ctrl_8h_afb28d3cc0f2d8188ffa85c9421af5b56_html_afb28d3cc0f2d8188ffa85c9421af5b56"><div class="ttname"><a href="rdcu__ctrl_8h_afb28d3cc0f2d8188ffa85c9421af5b56.html#afb28d3cc0f2d8188ffa85c9421af5b56">rdcu_set_lvds_link_enabled</a></div><div class="ttdeci">int rdcu_set_lvds_link_enabled(uint32_t link)</div><div class="ttdoc">set LVDS link enabled</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8c_source.html#l00689">rdcu_ctrl.c:689</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a0298433527a98721a194cf750245d91e_html_a0298433527a98721a194cf750245d91e"><div class="ttname"><a href="structrdcu__mirror_a0298433527a98721a194cf750245d91e.html#a0298433527a98721a194cf750245d91e">rdcu_mirror::used_param1</a></div><div class="ttdeci">uint32_t used_param1</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00065">rdcu_ctrl.h:65</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a0b79d7ede45af5ea59ea3e3ee7637fa5_html_a0b79d7ede45af5ea59ea3e3ee7637fa5"><div class="ttname"><a href="structrdcu__mirror_a0b79d7ede45af5ea59ea3e3ee7637fa5.html#a0b79d7ede45af5ea59ea3e3ee7637fa5">rdcu_mirror::spw_link_ctrl</a></div><div class="ttdeci">uint32_t spw_link_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00047">rdcu_ctrl.h:47</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a0f1900c7713c56d85f2aa49460f21491_html_a0f1900c7713c56d85f2aa49460f21491"><div class="ttname"><a href="structrdcu__mirror_a0f1900c7713c56d85f2aa49460f21491.html#a0f1900c7713c56d85f2aa49460f21491">rdcu_mirror::compr_ctrl</a></div><div class="ttdeci">uint32_t compr_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00051">rdcu_ctrl.h:51</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a1151cc18f17dc6e70d1afb8b8ac59579_html_a1151cc18f17dc6e70d1afb8b8ac59579"><div class="ttname"><a href="structrdcu__mirror_a1151cc18f17dc6e70d1afb8b8ac59579.html#a1151cc18f17dc6e70d1afb8b8ac59579">rdcu_mirror::rdcu_reset</a></div><div class="ttdeci">uint32_t rdcu_reset</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00046">rdcu_ctrl.h:46</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a1a6429a14664ed1718467101f7a9f103_html_a1a6429a14664ed1718467101f7a9f103"><div class="ttname"><a href="structrdcu__mirror_a1a6429a14664ed1718467101f7a9f103.html#a1a6429a14664ed1718467101f7a9f103">rdcu_mirror::compressor_param1</a></div><div class="ttdeci">uint32_t compressor_param1</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00054">rdcu_ctrl.h:54</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a2872068c2e56b74303bc7130cbffb92a_html_a2872068c2e56b74303bc7130cbffb92a"><div class="ttname"><a href="structrdcu__mirror_a2872068c2e56b74303bc7130cbffb92a.html#a2872068c2e56b74303bc7130cbffb92a">rdcu_mirror::data_start_addr</a></div><div class="ttdeci">uint32_t data_start_addr</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00058">rdcu_ctrl.h:58</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a2abe07efdcb3929a030a7c555605e8c3_html_a2abe07efdcb3929a030a7c555605e8c3"><div class="ttname"><a href="structrdcu__mirror_a2abe07efdcb3929a030a7c555605e8c3.html#a2abe07efdcb3929a030a7c555605e8c3">rdcu_mirror::core_ctrl</a></div><div class="ttdeci">uint32_t core_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00049">rdcu_ctrl.h:49</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a2ea3ca1d2ff711451964c791da06e18f_html_a2ea3ca1d2ff711451964c791da06e18f"><div class="ttname"><a href="structrdcu__mirror_a2ea3ca1d2ff711451964c791da06e18f.html#a2ea3ca1d2ff711451964c791da06e18f">rdcu_mirror::adc_values_2</a></div><div class="ttdeci">uint32_t adc_values_2</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00041">rdcu_ctrl.h:41</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a31c8388f4827e1dd5a7463ab4d6b81d8_html_a31c8388f4827e1dd5a7463ab4d6b81d8"><div class="ttname"><a href="structrdcu__mirror_a31c8388f4827e1dd5a7463ab4d6b81d8.html#a31c8388f4827e1dd5a7463ab4d6b81d8">rdcu_mirror::used_param2</a></div><div class="ttdeci">uint32_t used_param2</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00066">rdcu_ctrl.h:66</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a3bf85b3aa938a4ea343b20cd71717d13_html_a3bf85b3aa938a4ea343b20cd71717d13"><div class="ttname"><a href="structrdcu__mirror_a3bf85b3aa938a4ea343b20cd71717d13.html#a3bf85b3aa938a4ea343b20cd71717d13">rdcu_mirror::lvds_ctrl</a></div><div class="ttdeci">uint32_t lvds_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00048">rdcu_ctrl.h:48</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a3e50033e6088096eab284bbaf3d45ec1_html_a3e50033e6088096eab284bbaf3d45ec1"><div class="ttname"><a href="structrdcu__mirror_a3e50033e6088096eab284bbaf3d45ec1.html#a3e50033e6088096eab284bbaf3d45ec1">rdcu_mirror::model_start_addr</a></div><div class="ttdeci">uint32_t model_start_addr</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00059">rdcu_ctrl.h:59</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a444c0b05a5014eb4e5bce6c2a5c89db9_html_a444c0b05a5014eb4e5bce6c2a5c89db9"><div class="ttname"><a href="structrdcu__mirror_a444c0b05a5014eb4e5bce6c2a5c89db9.html#a444c0b05a5014eb4e5bce6c2a5c89db9">rdcu_mirror::lvds_core_status</a></div><div class="ttdeci">uint32_t lvds_core_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00034">rdcu_ctrl.h:34</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a494acb6988f2f4625cb866605860f84e_html_a494acb6988f2f4625cb866605860f84e"><div class="ttname"><a href="structrdcu__mirror_a494acb6988f2f4625cb866605860f84e.html#a494acb6988f2f4625cb866605860f84e">rdcu_mirror::new_model_start_addr</a></div><div class="ttdeci">uint32_t new_model_start_addr</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00061">rdcu_ctrl.h:61</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a4e69a33f1d1b8977c14745f5a784d8a5_html_a4e69a33f1d1b8977c14745f5a784d8a5"><div class="ttname"><a href="structrdcu__mirror_a4e69a33f1d1b8977c14745f5a784d8a5.html#a4e69a33f1d1b8977c14745f5a784d8a5">rdcu_mirror::spw_link_status</a></div><div class="ttdeci">uint32_t spw_link_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00035">rdcu_ctrl.h:35</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a59dd59de720bc03594605d65575b8a45_html_a59dd59de720bc03594605d65575b8a45"><div class="ttname"><a href="structrdcu__mirror_a59dd59de720bc03594605d65575b8a45.html#a59dd59de720bc03594605d65575b8a45">rdcu_mirror::adc_values_3</a></div><div class="ttdeci">uint32_t adc_values_3</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00042">rdcu_ctrl.h:42</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a5a3e4625a056370fd51b35901dd91cf6_html_a5a3e4625a056370fd51b35901dd91cf6"><div class="ttname"><a href="structrdcu__mirror_a5a3e4625a056370fd51b35901dd91cf6.html#a5a3e4625a056370fd51b35901dd91cf6">rdcu_mirror::rmap_pckt_err_cntrs</a></div><div class="ttdeci">uint32_t rmap_pckt_err_cntrs</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00039">rdcu_ctrl.h:39</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a63229039d87678a0874af1535de55302_html_a63229039d87678a0874af1535de55302"><div class="ttname"><a href="structrdcu__mirror_a63229039d87678a0874af1535de55302.html#a63229039d87678a0874af1535de55302">rdcu_mirror::compr_data_adaptive_1_size</a></div><div class="ttdeci">uint32_t compr_data_adaptive_1_size</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00069">rdcu_ctrl.h:69</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a69f59806323024221f5a3742554cf4f6_html_a69f59806323024221f5a3742554cf4f6"><div class="ttname"><a href="structrdcu__mirror_a69f59806323024221f5a3742554cf4f6.html#a69f59806323024221f5a3742554cf4f6">rdcu_mirror::rdcu_status</a></div><div class="ttdeci">uint32_t rdcu_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00033">rdcu_ctrl.h:33</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a6a1c1526db35cc1b1e62b09151856fff_html_a6a1c1526db35cc1b1e62b09151856fff"><div class="ttname"><a href="structrdcu__mirror_a6a1c1526db35cc1b1e62b09151856fff.html#a6a1c1526db35cc1b1e62b09151856fff">rdcu_mirror::adc_values_4</a></div><div class="ttdeci">uint32_t adc_values_4</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00043">rdcu_ctrl.h:43</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a7b1bd1f2c2dfea8dea3906c7d297c11e_html_a7b1bd1f2c2dfea8dea3906c7d297c11e"><div class="ttname"><a href="structrdcu__mirror_a7b1bd1f2c2dfea8dea3906c7d297c11e.html#a7b1bd1f2c2dfea8dea3906c7d297c11e">rdcu_mirror::fpga_version</a></div><div class="ttdeci">uint32_t fpga_version</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00032">rdcu_ctrl.h:32</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a7d611fb6588281b70cff7032a55ff69e_html_a7d611fb6588281b70cff7032a55ff69e"><div class="ttname"><a href="structrdcu__mirror_a7d611fb6588281b70cff7032a55ff69e.html#a7d611fb6588281b70cff7032a55ff69e">rdcu_mirror::num_samples</a></div><div class="ttdeci">uint32_t num_samples</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00060">rdcu_ctrl.h:60</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a9ce4f4861dd90555b3ba88e4ea647385_html_a9ce4f4861dd90555b3ba88e4ea647385"><div class="ttname"><a href="structrdcu__mirror_a9ce4f4861dd90555b3ba88e4ea647385.html#a9ce4f4861dd90555b3ba88e4ea647385">rdcu_mirror::rmap_last_err</a></div><div class="ttdeci">uint32_t rmap_last_err</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00037">rdcu_ctrl.h:37</a></div></div>
<div class="ttc" id="astructrdcu__mirror_a9f81ee3a9781e48d2245a653d4d006d1_html_a9f81ee3a9781e48d2245a653d4d006d1"><div class="ttname"><a href="structrdcu__mirror_a9f81ee3a9781e48d2245a653d4d006d1.html#a9f81ee3a9781e48d2245a653d4d006d1">rdcu_mirror::new_model_addr_used</a></div><div class="ttdeci">uint32_t new_model_addr_used</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00072">rdcu_ctrl.h:72</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aa3ea77dfc76ed8420947494338a900d4_html_aa3ea77dfc76ed8420947494338a900d4"><div class="ttname"><a href="structrdcu__mirror_aa3ea77dfc76ed8420947494338a900d4.html#aa3ea77dfc76ed8420947494338a900d4">rdcu_mirror::samples_used</a></div><div class="ttdeci">uint32_t samples_used</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00073">rdcu_ctrl.h:73</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aa830b9ea30a9ebab5e578f9eefc41594_html_aa830b9ea30a9ebab5e578f9eefc41594"><div class="ttname"><a href="structrdcu__mirror_aa830b9ea30a9ebab5e578f9eefc41594.html#aa830b9ea30a9ebab5e578f9eefc41594">rdcu_mirror::compr_data_buf_len</a></div><div class="ttdeci">uint32_t compr_data_buf_len</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00063">rdcu_ctrl.h:63</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aa98cb7a3a9990b8a1bb979320ee65e50_html_aa98cb7a3a9990b8a1bb979320ee65e50"><div class="ttname"><a href="structrdcu__mirror_aa98cb7a3a9990b8a1bb979320ee65e50.html#aa98cb7a3a9990b8a1bb979320ee65e50">rdcu_mirror::compr_data_start_addr</a></div><div class="ttdeci">uint32_t compr_data_start_addr</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00067">rdcu_ctrl.h:67</a></div></div>
<div class="ttc" id="astructrdcu__mirror_ab4bf7bbdccce250051f6e62c6db224a9_html_ab4bf7bbdccce250051f6e62c6db224a9"><div class="ttname"><a href="structrdcu__mirror_ab4bf7bbdccce250051f6e62c6db224a9.html#ab4bf7bbdccce250051f6e62c6db224a9">rdcu_mirror::adaptive_param1</a></div><div class="ttdeci">uint32_t adaptive_param1</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00056">rdcu_ctrl.h:56</a></div></div>
<div class="ttc" id="astructrdcu__mirror_ab51c15149e89540d27eea48af8cf8c7c_html_ab51c15149e89540d27eea48af8cf8c7c"><div class="ttname"><a href="structrdcu__mirror_ab51c15149e89540d27eea48af8cf8c7c.html#ab51c15149e89540d27eea48af8cf8c7c">rdcu_mirror::compr_data_size</a></div><div class="ttdeci">uint32_t compr_data_size</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00068">rdcu_ctrl.h:68</a></div></div>
<div class="ttc" id="astructrdcu__mirror_abbaba60d23225dda7ffed2076736a59c_html_abbaba60d23225dda7ffed2076736a59c"><div class="ttname"><a href="structrdcu__mirror_abbaba60d23225dda7ffed2076736a59c.html#abbaba60d23225dda7ffed2076736a59c">rdcu_mirror::adaptive_param2</a></div><div class="ttdeci">uint32_t adaptive_param2</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00057">rdcu_ctrl.h:57</a></div></div>
<div class="ttc" id="astructrdcu__mirror_abd2d30a8651a5b25bb43fe3626389adf_html_abd2d30a8651a5b25bb43fe3626389adf"><div class="ttname"><a href="structrdcu__mirror_abd2d30a8651a5b25bb43fe3626389adf.html#abd2d30a8651a5b25bb43fe3626389adf">rdcu_mirror::spw_err_cntrs</a></div><div class="ttdeci">uint32_t spw_err_cntrs</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00036">rdcu_ctrl.h:36</a></div></div>
<div class="ttc" id="astructrdcu__mirror_ac37367fd13ac3f6753370995d0fccf85_html_ac37367fd13ac3f6753370995d0fccf85"><div class="ttname"><a href="structrdcu__mirror_ac37367fd13ac3f6753370995d0fccf85.html#ac37367fd13ac3f6753370995d0fccf85">rdcu_mirror::sram_edac_status</a></div><div class="ttdeci">uint32_t sram_edac_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00078">rdcu_ctrl.h:78</a></div></div>
<div class="ttc" id="astructrdcu__mirror_ac8e5a92d58093ebb80321d4538a6b7a9_html_ac8e5a92d58093ebb80321d4538a6b7a9"><div class="ttname"><a href="structrdcu__mirror_ac8e5a92d58093ebb80321d4538a6b7a9.html#ac8e5a92d58093ebb80321d4538a6b7a9">rdcu_mirror::compr_error</a></div><div class="ttdeci">uint32_t compr_error</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00071">rdcu_ctrl.h:71</a></div></div>
<div class="ttc" id="astructrdcu__mirror_adf9e65895aa86b23d6370614e4bcc4a0_html_adf9e65895aa86b23d6370614e4bcc4a0"><div class="ttname"><a href="structrdcu__mirror_adf9e65895aa86b23d6370614e4bcc4a0.html#adf9e65895aa86b23d6370614e4bcc4a0">rdcu_mirror::adc_ctrl</a></div><div class="ttdeci">uint32_t adc_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00050">rdcu_ctrl.h:50</a></div></div>
<div class="ttc" id="astructrdcu__mirror_ae601a392504f69b143b51fb4b5ef0bba_html_ae601a392504f69b143b51fb4b5ef0bba"><div class="ttname"><a href="structrdcu__mirror_ae601a392504f69b143b51fb4b5ef0bba.html#ae601a392504f69b143b51fb4b5ef0bba">rdcu_mirror::sram_edac_ctrl</a></div><div class="ttdeci">uint32_t sram_edac_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00077">rdcu_ctrl.h:77</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aec7393df03792be621947cbcfe7f1b35_html_aec7393df03792be621947cbcfe7f1b35"><div class="ttname"><a href="structrdcu__mirror_aec7393df03792be621947cbcfe7f1b35.html#aec7393df03792be621947cbcfe7f1b35">rdcu_mirror::sram</a></div><div class="ttdeci">uint8_t * sram</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00080">rdcu_ctrl.h:80</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aef7834c7447a7faedca43eff4d7b41cc_html_aef7834c7447a7faedca43eff4d7b41cc"><div class="ttname"><a href="structrdcu__mirror_aef7834c7447a7faedca43eff4d7b41cc.html#aef7834c7447a7faedca43eff4d7b41cc">rdcu_mirror::compr_data_buf_start_addr</a></div><div class="ttdeci">uint32_t compr_data_buf_start_addr</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00062">rdcu_ctrl.h:62</a></div></div>
<div class="ttc" id="astructrdcu__mirror_af3c68da48cf78a65d1aecbf6503d260b_html_af3c68da48cf78a65d1aecbf6503d260b"><div class="ttname"><a href="structrdcu__mirror_af3c68da48cf78a65d1aecbf6503d260b.html#af3c68da48cf78a65d1aecbf6503d260b">rdcu_mirror::rmap_no_reply_err_cntrs</a></div><div class="ttdeci">uint32_t rmap_no_reply_err_cntrs</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00038">rdcu_ctrl.h:38</a></div></div>
<div class="ttc" id="astructrdcu__mirror_af8e8aad951453ed6a4c14dbecf2a6d62_html_af8e8aad951453ed6a4c14dbecf2a6d62"><div class="ttname"><a href="structrdcu__mirror_af8e8aad951453ed6a4c14dbecf2a6d62.html#af8e8aad951453ed6a4c14dbecf2a6d62">rdcu_mirror::adc_status</a></div><div class="ttdeci">uint32_t adc_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00044">rdcu_ctrl.h:44</a></div></div>
<div class="ttc" id="astructrdcu__mirror_af94d43327ee95dfe3ec4606e0ded1a9e_html_af94d43327ee95dfe3ec4606e0ded1a9e"><div class="ttname"><a href="structrdcu__mirror_af94d43327ee95dfe3ec4606e0ded1a9e.html#af94d43327ee95dfe3ec4606e0ded1a9e">rdcu_mirror::compr_data_adaptive_2_size</a></div><div class="ttdeci">uint32_t compr_data_adaptive_2_size</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00070">rdcu_ctrl.h:70</a></div></div>
<div class="ttc" id="astructrdcu__mirror_afa71c2016e926e339f9809037d1ccf67_html_afa71c2016e926e339f9809037d1ccf67"><div class="ttname"><a href="structrdcu__mirror_afa71c2016e926e339f9809037d1ccf67.html#afa71c2016e926e339f9809037d1ccf67">rdcu_mirror::adc_values_1</a></div><div class="ttdeci">uint32_t adc_values_1</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00040">rdcu_ctrl.h:40</a></div></div>
<div class="ttc" id="astructrdcu__mirror_afdd8a4e30ae2639ea62cd1f0ce029ac4_html_afdd8a4e30ae2639ea62cd1f0ce029ac4"><div class="ttname"><a href="structrdcu__mirror_afdd8a4e30ae2639ea62cd1f0ce029ac4.html#afdd8a4e30ae2639ea62cd1f0ce029ac4">rdcu_mirror::compr_status</a></div><div class="ttdeci">uint32_t compr_status</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00045">rdcu_ctrl.h:45</a></div></div>
<div class="ttc" id="astructrdcu__mirror_aff06d386272b2a6313ef8e562ec50ef9_html_aff06d386272b2a6313ef8e562ec50ef9"><div class="ttname"><a href="structrdcu__mirror_aff06d386272b2a6313ef8e562ec50ef9.html#aff06d386272b2a6313ef8e562ec50ef9">rdcu_mirror::compressor_param2</a></div><div class="ttdeci">uint32_t compressor_param2</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00055">rdcu_ctrl.h:55</a></div></div>
<div class="ttc" id="astructrdcu__mirror_html"><div class="ttname"><a href="structrdcu__mirror.html">rdcu_mirror</a></div><div class="ttdoc">local mirror of the RDCU registers</div><div class="ttdef"><b>Definition:</b> <a href="rdcu__ctrl_8h_source.html#l00030">rdcu_ctrl.h:30</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_9eb27f139a98be9b6b7a3636179e34f7.html">rdcu_compress</a></li><li class="navelem"><a class="el" href="rdcu__ctrl_8h.html">rdcu_ctrl.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
