Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-12-12 01:44:53	257	257.33	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939139	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=4internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	322	9	0	false	0	0		0	
2019-12-12 01:45:01	257	257.33	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939139	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=4internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	322	9	0	false	0	0		0	
2019-12-12 01:45:09	257	257.33	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939139	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=4internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	322	9	0	false	0	0		0	
2019-12-12 01:45:14	257	257.33	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939139	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=4internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	322	9	0	false	0	0		0	
2019-12-12 01:45:21	257	257.33	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939139	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=4internal,eesave=aenable,bod=1v8,millis=enabled	1.8.10	322	9	0	false	0	0		0	
