// Seed: 3778043676
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri  id_2,
    input  wor  id_3
);
  wire id_5;
  assign id_1 = 1;
  tri1 id_6;
  assign id_6 = id_3;
  final $display(id_3, 1, 1'b0 | 1 / 1, 1);
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input tri1 id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wire id_10,
    output uwire id_11,
    output tri0 id_12,
    output supply1 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
