Name: Murax is a very light SoC (it fits in an ICE40 FPGA) which can work without any external components
Short Name: Murax
URL: https://github.com/SpinalHDL/VexRiscv#murax-soc
Version: v1.1.5
License: MIT

Description:
This package is used as a testbench for the fpga-tool-perf project, to test performance and quality of results of different vendor and open source toolchains.

Local Modifications:
This test is the [Murax SoC from VexRiscv](https://github.com/SpinalHDL/VexRiscv#murax-soc) built from [revision 373a3fcb909c3df6c03421b21f73f83b44cb5cc6](https://github.com/SpinalHDL/VexRiscv/commit/373a3fcb909c3df6c03421b21f73f83b44cb5cc6) using `sbt "run-main vexriscv.demo.MuraxWithRamInit"`.
