// Seed: 393646117
module module_0;
  wire id_1 = -1'b0;
  assign id_1 = -1'b0;
  bit id_2;
  always @(*) begin : LABEL_0
    id_2 <= 1 + 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout tri id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = 1'b0 ? 1 : 1'b0 == id_2 * id_2[-1'b0];
endmodule
