

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Fri Nov 22 00:26:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.597 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174  |tpgForeground_Pipeline_VITIS_LOOP_729_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_727_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    144|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        0|    -|    337|    649|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     90|    -|
|Register         |        -|    -|    208|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|    545|    883|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|      2|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174  |tpgForeground_Pipeline_VITIS_LOOP_729_2  |        0|   0|  337|  649|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   0|  337|  649|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |y_2_fu_353_p2           |         +|   0|  0|  23|          16|           1|
    |hMax_fu_240_p2          |         -|   0|  0|  23|          16|          16|
    |vMax_fu_246_p2          |         -|   0|  0|  23|          16|          16|
    |and10_i_fu_270_p2       |       and|   0|  0|   2|           1|           1|
    |and26_i_fu_284_p2       |       and|   0|  0|   2|           1|           1|
    |and4_i_fu_256_p2        |       and|   0|  0|   2|           1|           1|
    |cmp2_i_fu_365_p2        |      icmp|   0|  0|  13|          16|          16|
    |cmp31_i_fu_226_p2       |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_304_p2          |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln727_fu_348_p2    |      icmp|   0|  0|  13|          16|          16|
    |tobool_fu_216_p2        |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |pixOut_val_V_fu_232_p3  |    select|   0|  0|   9|           1|           6|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 144|         108|          78|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |ap_done                |   9|          2|    1|          2|
    |bckgndYUV_read         |   9|          2|    1|          2|
    |boxHCoord_loc_0_fu_98  |   9|          2|   16|         32|
    |boxVCoord_loc_0_fu_94  |   9|          2|   16|         32|
    |ovrlayYUV_write        |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |y_fu_90                |   9|          2|   16|         32|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  90|         19|   53|        109|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |and10_i_reg_466                                                  |   1|   0|    1|          0|
    |and26_i_reg_471                                                  |   1|   0|    1|          0|
    |and4_i_reg_461                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |boxHCoord                                                        |  16|   0|   16|          0|
    |boxHCoord_loc_0_fu_98                                            |  16|   0|   16|          0|
    |boxHCoord_loc_0_load_reg_509                                     |  16|   0|   16|          0|
    |boxVCoord                                                        |  16|   0|   16|          0|
    |boxVCoord_loc_0_fu_94                                            |  16|   0|   16|          0|
    |boxVCoord_loc_0_load_reg_504                                     |  16|   0|   16|          0|
    |cmp2_i_reg_514                                                   |   1|   0|    1|          0|
    |empty_67_reg_476                                                 |   8|   0|    8|          0|
    |empty_68_reg_486                                                 |   8|   0|    8|          0|
    |empty_reg_421                                                    |   8|   0|    8|          0|
    |grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg  |   1|   0|    1|          0|
    |hMax_reg_451                                                     |  16|   0|   16|          0|
    |icmp_reg_481                                                     |   1|   0|    1|          0|
    |pixOut_val_V_reg_446                                             |   3|   0|    8|          5|
    |shl_i_reg_491                                                    |   8|   0|    9|          1|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |tobool_reg_411                                                   |   1|   0|    1|          0|
    |vMax_reg_456                                                     |  16|   0|   16|          0|
    |y_1_reg_496                                                      |  16|   0|   16|          0|
    |y_fu_90                                                          |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 208|   0|  214|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  tpgForeground|  return value|
|bckgndYUV_dout            |   in|   24|     ap_fifo|      bckgndYUV|       pointer|
|bckgndYUV_num_data_valid  |   in|    5|     ap_fifo|      bckgndYUV|       pointer|
|bckgndYUV_fifo_cap        |   in|    5|     ap_fifo|      bckgndYUV|       pointer|
|bckgndYUV_empty_n         |   in|    1|     ap_fifo|      bckgndYUV|       pointer|
|bckgndYUV_read            |  out|    1|     ap_fifo|      bckgndYUV|       pointer|
|height                    |   in|   16|   ap_stable|         height|       pointer|
|width                     |   in|   16|   ap_stable|          width|       pointer|
|ovrlayId                  |   in|    8|   ap_stable|       ovrlayId|       pointer|
|maskId                    |   in|    8|   ap_stable|         maskId|       pointer|
|colorFormat               |   in|    8|   ap_stable|    colorFormat|       pointer|
|crossHairX                |   in|   16|   ap_stable|     crossHairX|       pointer|
|crossHairY                |   in|   16|   ap_stable|     crossHairY|       pointer|
|boxSize                   |   in|   16|   ap_stable|        boxSize|       pointer|
|boxColorR                 |   in|   16|   ap_stable|      boxColorR|       pointer|
|boxColorG                 |   in|   16|   ap_stable|      boxColorG|       pointer|
|boxColorB                 |   in|   16|   ap_stable|      boxColorB|       pointer|
|motionSpeed               |   in|    8|   ap_stable|    motionSpeed|       pointer|
|ovrlayYUV_din             |  out|   24|     ap_fifo|      ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid  |   in|    5|     ap_fifo|      ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap        |   in|    5|     ap_fifo|      ovrlayYUV|       pointer|
|ovrlayYUV_full_n          |   in|    1|     ap_fifo|      ovrlayYUV|       pointer|
|ovrlayYUV_write           |  out|    1|     ap_fifo|      ovrlayYUV|       pointer|
+--------------------------+-----+-----+------------+---------------+--------------+

