-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Apr 25 13:28:59 2020
-- Host        : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/hdl_projects/m1_from_scratch/m1_from_scratch.srcs/sources_1/bd/design_1/ip/design_1_CORTEXM1_AXI_0_0/design_1_CORTEXM1_AXI_0_0_sim_netlist.vhdl
-- Design      : design_1_CORTEXM1_AXI_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_A11AhbLiteMToAxi is
  port (
    HReadyReg_reg_0 : out STD_LOGIC;
    RREADY : out STD_LOGIC;
    ARBURST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_reg[31]_0\ : out STD_LOGIC;
    WLAST : out STD_LOGIC;
    iRREADY_reg_0 : out STD_LOGIC;
    AWVALID : out STD_LOGIC;
    ARVALID : out STD_LOGIC;
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARPROT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    HCLK : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    NewAddr : in STD_LOGIC;
    AWriteNxt : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    WREADY : in STD_LOGIC;
    RVALID : in STD_LOGIC;
    RLAST : in STD_LOGIC;
    BVALID : in STD_LOGIC;
    AWREADY : in STD_LOGIC;
    ARREADY : in STD_LOGIC;
    RRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    HTRANS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ReadXfer0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HSIZE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    asel_dside_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dap_ext_asel_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SYSRESETn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_A11AhbLiteMToAxi : entity is "A11AhbLiteMToAxi";
end design_1_CORTEXM1_AXI_0_0_A11AhbLiteMToAxi;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_A11AhbLiteMToAxi is
  signal \^addr_reg[31]_0\ : STD_LOGIC;
  signal AVALID : STD_LOGIC;
  signal AVALID_i_1_n_0 : STD_LOGIC;
  signal AValidNxt : STD_LOGIC;
  signal AWRITE : STD_LOGIC;
  signal AhbDataValid : STD_LOGIC;
  signal AhbDataValid_i_1_n_0 : STD_LOGIC;
  signal BRespWait : STD_LOGIC;
  signal BRespWaitNxt : STD_LOGIC;
  signal HReadyReg : STD_LOGIC;
  signal HReadyReg_i_2_n_0 : STD_LOGIC;
  signal HReadyReg_i_3_n_0 : STD_LOGIC;
  signal \^hreadyreg_reg_0\ : STD_LOGIC;
  signal HRespReg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \HRespReg[0]_i_2_n_0\ : STD_LOGIC;
  signal MissedAddr : STD_LOGIC;
  signal MissedAddr_i_1_n_0 : STD_LOGIC;
  signal \^rready\ : STD_LOGIC;
  signal ReadErrorMidBurst : STD_LOGIC;
  signal ReadErrorMidBurstNxt : STD_LOGIC;
  signal ReadTerminate : STD_LOGIC;
  signal ReadTerminateNxt : STD_LOGIC;
  signal ReadXfer : STD_LOGIC;
  signal ReadXfer_i_1_n_0 : STD_LOGIC;
  signal \^wlast\ : STD_LOGIC;
  signal WValidNxt : STD_LOGIC;
  signal axi_hresp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iRREADY_i_1_n_0 : STD_LOGIC;
  signal \^irready_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ARVALID_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of AVALID_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of AWVALID_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of AhbDataValid_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of BRespWait_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of HReadyReg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \HRespReg[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of iRREADY_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of iRREADY_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of iWLAST_i_1 : label is "soft_lutpair3";
begin
  \ADDR_reg[31]_0\ <= \^addr_reg[31]_0\;
  HReadyReg_reg_0 <= \^hreadyreg_reg_0\;
  RREADY <= \^rready\;
  WLAST <= \^wlast\;
  iRREADY_reg_0 <= \^irready_reg_0\;
\ABURST_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => '1',
      Q => ARBURST(0)
    );
\ADDR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(0),
      Q => ARADDR(0)
    );
\ADDR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(10),
      Q => ARADDR(10)
    );
\ADDR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(11),
      Q => ARADDR(11)
    );
\ADDR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(12),
      Q => ARADDR(12)
    );
\ADDR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(13),
      Q => ARADDR(13)
    );
\ADDR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(14),
      Q => ARADDR(14)
    );
\ADDR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(15),
      Q => ARADDR(15)
    );
\ADDR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(16),
      Q => ARADDR(16)
    );
\ADDR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(17),
      Q => ARADDR(17)
    );
\ADDR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(18),
      Q => ARADDR(18)
    );
\ADDR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(19),
      Q => ARADDR(19)
    );
\ADDR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(1),
      Q => ARADDR(1)
    );
\ADDR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(20),
      Q => ARADDR(20)
    );
\ADDR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(21),
      Q => ARADDR(21)
    );
\ADDR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(22),
      Q => ARADDR(22)
    );
\ADDR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(23),
      Q => ARADDR(23)
    );
\ADDR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(24),
      Q => ARADDR(24)
    );
\ADDR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(25),
      Q => ARADDR(25)
    );
\ADDR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(26),
      Q => ARADDR(26)
    );
\ADDR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(27),
      Q => ARADDR(27)
    );
\ADDR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(28),
      Q => ARADDR(28)
    );
\ADDR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(29),
      Q => ARADDR(29)
    );
\ADDR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(2),
      Q => ARADDR(2)
    );
\ADDR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(30),
      Q => ARADDR(30)
    );
\ADDR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(31),
      Q => ARADDR(31)
    );
\ADDR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(3),
      Q => ARADDR(3)
    );
\ADDR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(4),
      Q => ARADDR(4)
    );
\ADDR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(5),
      Q => ARADDR(5)
    );
\ADDR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(6),
      Q => ARADDR(6)
    );
\ADDR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(7),
      Q => ARADDR(7)
    );
\ADDR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(8),
      Q => ARADDR(8)
    );
\ADDR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => D(9),
      Q => ARADDR(9)
    );
\APROT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => asel_dside_reg(0),
      Q => ARPROT(0)
    );
\APROT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => asel_dside_reg(1),
      Q => ARPROT(1)
    );
ARVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AVALID,
      I1 => AWRITE,
      O => ARVALID
    );
\ASIZE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => HSIZE(0),
      Q => ARSIZE(0)
    );
\ASIZE_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => \^addr_reg[31]_0\,
      D => HSIZE(1),
      Q => ARSIZE(1)
    );
AVALID_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFF00"
    )
        port map (
      I0 => ARREADY,
      I1 => AWRITE,
      I2 => AWREADY,
      I3 => AValidNxt,
      I4 => AVALID,
      O => AVALID_i_1_n_0
    );
AVALID_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => ReadTerminateNxt,
      I1 => NewAddr,
      I2 => RVALID,
      I3 => RLAST,
      I4 => MissedAddr,
      O => AValidNxt
    );
AVALID_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => AVALID_i_1_n_0,
      Q => AVALID
    );
AWRITE_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => NewAddr,
      CLR => SYSRESETn_0,
      D => AWriteNxt,
      Q => AWRITE
    );
AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWRITE,
      I1 => AVALID,
      O => AWVALID
    );
AhbDataValid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HTRANS(0),
      I1 => \^hreadyreg_reg_0\,
      I2 => AhbDataValid,
      O => AhbDataValid_i_1_n_0
    );
AhbDataValid_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => AhbDataValid_i_1_n_0,
      Q => AhbDataValid
    );
BRespWait_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^wlast\,
      I1 => BVALID,
      I2 => BRespWait,
      O => BRespWaitNxt
    );
BRespWait_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => BRespWaitNxt,
      Q => BRespWait
    );
HReadyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B00FFFF"
    )
        port map (
      I0 => HReadyReg_i_2_n_0,
      I1 => AVALID,
      I2 => HReadyReg_i_3_n_0,
      I3 => \HRespReg[0]_i_2_n_0\,
      I4 => AhbDataValid,
      O => \^hreadyreg_reg_0\
    );
HReadyReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AWREADY,
      I1 => AWRITE,
      I2 => ARREADY,
      O => HReadyReg_i_2_n_0
    );
HReadyReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => BRespWait,
      I1 => BVALID,
      I2 => \^wlast\,
      I3 => ReadXfer,
      I4 => RVALID,
      I5 => ReadTerminate,
      O => HReadyReg_i_3_n_0
    );
HReadyReg_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => \^hreadyreg_reg_0\,
      PRE => SYSRESETn_0,
      Q => HReadyReg
    );
\HRespReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11F1"
    )
        port map (
      I0 => ReadTerminate,
      I1 => \HRespReg[0]_i_2_n_0\,
      I2 => HRespReg(0),
      I3 => HReadyReg,
      O => axi_hresp(0)
    );
\HRespReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777777"
    )
        port map (
      I0 => BRESP(0),
      I1 => BVALID,
      I2 => RVALID,
      I3 => \^rready\,
      I4 => RRESP(0),
      O => \HRespReg[0]_i_2_n_0\
    );
\HRespReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => axi_hresp(0),
      Q => HRespReg(0)
    );
MissedAddr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => RVALID,
      I1 => \^rready\,
      I2 => RLAST,
      I3 => ReadTerminateNxt,
      I4 => NewAddr,
      I5 => MissedAddr,
      O => MissedAddr_i_1_n_0
    );
MissedAddr_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => MissedAddr_i_1_n_0,
      Q => MissedAddr
    );
ReadErrorMidBurst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => RVALID,
      I1 => \^rready\,
      I2 => RRESP(0),
      I3 => ReadTerminate,
      I4 => RLAST,
      O => ReadErrorMidBurstNxt
    );
ReadErrorMidBurst_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => ReadErrorMidBurstNxt,
      Q => ReadErrorMidBurst
    );
ReadTerminate_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => ReadErrorMidBurst,
      I1 => RLAST,
      I2 => \^rready\,
      I3 => RVALID,
      I4 => ReadTerminate,
      O => ReadTerminateNxt
    );
ReadTerminate_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => ReadTerminateNxt,
      Q => ReadTerminate
    );
ReadXfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => ReadXfer0,
      I1 => RVALID,
      I2 => \^rready\,
      I3 => ReadTerminate,
      I4 => ReadXfer,
      O => ReadXfer_i_1_n_0
    );
ReadXfer_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => ReadXfer_i_1_n_0,
      Q => ReadXfer
    );
SYSRESETREQ_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^addr_reg[31]_0\
    );
iRREADY_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hreadyreg_reg_0\,
      I1 => \^irready_reg_0\,
      O => iRREADY_i_1_n_0
    );
iRREADY_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => HReadyReg,
      I1 => HRespReg(0),
      I2 => \HRespReg[0]_i_2_n_0\,
      I3 => ReadTerminate,
      O => \^irready_reg_0\
    );
iRREADY_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => iRREADY_i_1_n_0,
      Q => \^rready\
    );
iWLAST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => WREADY,
      I1 => \^wlast\,
      I2 => AWriteNxt,
      O => WValidNxt
    );
iWLAST_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => WValidNxt,
      Q => \^wlast\
    );
\iWSTRB_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn_1,
      D => dap_ext_asel_reg(0),
      Q => WSTRB(0)
    );
\iWSTRB_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn_1,
      D => dap_ext_asel_reg(1),
      Q => WSTRB(1)
    );
\iWSTRB_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn_1,
      D => dap_ext_asel_reg(2),
      Q => WSTRB(2)
    );
\iWSTRB_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => \^addr_reg[31]_0\,
      D => dap_ext_asel_reg(3),
      Q => WSTRB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_DAPAhbApMst is
  port (
    dap_start : out STD_LOGIC;
    \hprot_dap_reg_reg[1]\ : out STD_LOGIC;
    \hsize_dap_reg_reg[1]\ : out STD_LOGIC;
    \hprot_dap_reg_reg[1]_0\ : out STD_LOGIC;
    hready_dap : in STD_LOGIC;
    \hsize_dap_reg_reg[1]_0\ : in STD_LOGIC;
    \hprot_dap_reg_reg[1]_1\ : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_DAPAhbApMst : entity is "DAPAhbApMst";
end design_1_CORTEXM1_AXI_0_0_DAPAhbApMst;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_DAPAhbApMst is
  signal CurState : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of CurState : signal is "yes";
  signal \FSM_sequential_CurState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_CurState[2]_i_1_n_0\ : STD_LOGIC;
  signal \HSIZEM[1]_i_1_n_0\ : STD_LOGIC;
  signal \^nexthtrans\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NextState__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hprot_dap_reg_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_CurState_reg[0]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_CurState_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_CurState_reg[1]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100";
  attribute KEEP of \FSM_sequential_CurState_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_CurState_reg[2]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:001,iSTATE3:100";
  attribute KEEP of \FSM_sequential_CurState_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hprot_dap_reg[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \hsize_dap_reg[1]_i_1\ : label is "soft_lutpair245";
begin
  \hprot_dap_reg_reg[1]\ <= \^hprot_dap_reg_reg[1]\;
\FSM_sequential_CurState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEE"
    )
        port map (
      I0 => CurState(2),
      I1 => CurState(0),
      I2 => CurState(1),
      I3 => hready_dap,
      O => \NextState__0\(0)
    );
\FSM_sequential_CurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => hready_dap,
      I1 => CurState(0),
      I2 => CurState(1),
      I3 => CurState(2),
      O => \FSM_sequential_CurState[1]_i_1_n_0\
    );
\FSM_sequential_CurState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CurState(0),
      I1 => hready_dap,
      I2 => CurState(1),
      I3 => CurState(2),
      O => \FSM_sequential_CurState[2]_i_1_n_0\
    );
\FSM_sequential_CurState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \NextState__0\(0),
      Q => CurState(0)
    );
\FSM_sequential_CurState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \FSM_sequential_CurState[1]_i_1_n_0\,
      Q => CurState(1)
    );
\FSM_sequential_CurState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \FSM_sequential_CurState[2]_i_1_n_0\,
      Q => CurState(2)
    );
\HSIZEM[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => CurState(0),
      I1 => hready_dap,
      I2 => CurState(1),
      I3 => CurState(2),
      I4 => p_0_in,
      O => \HSIZEM[1]_i_1_n_0\
    );
\HSIZEM_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HSIZEM[1]_i_1_n_0\,
      Q => p_0_in
    );
\HTRANSM_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \^nexthtrans\(1),
      Q => \^hprot_dap_reg_reg[1]\
    );
NextHTrans: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => CurState(0),
      I1 => hready_dap,
      I2 => CurState(1),
      I3 => CurState(2),
      O => \^nexthtrans\(1)
    );
dap_hold_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hprot_dap_reg_reg[1]\,
      I1 => hready_dap,
      O => dap_start
    );
\hprot_dap_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_in,
      I1 => \^hprot_dap_reg_reg[1]\,
      I2 => hready_dap,
      I3 => \hprot_dap_reg_reg[1]_1\,
      O => \hprot_dap_reg_reg[1]_0\
    );
\hsize_dap_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_in,
      I1 => \^hprot_dap_reg_reg[1]\,
      I2 => hready_dap,
      I3 => \hsize_dap_reg_reg[1]_0\,
      O => \hsize_dap_reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_X_TCMDBG is
  port (
    doutA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HCLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1_in2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DTCMBYTEWR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_X_TCMDBG : entity is "X_TCMDBG";
end design_1_CORTEXM1_AXI_0_0_X_TCMDBG;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_X_TCMDBG is
  signal \genblk3[1].ram_block_reg_0_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_67\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_0_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_0_0\ : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_0_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_0_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_0_0\ : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_0_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_0_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_0_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_0_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_0_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_0_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_0_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_0_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_0_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_1_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_1_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_1_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_1_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_1_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_1_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_1_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_1_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_1_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_1_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_1_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_1_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_1_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_1_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_2_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_2_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_2_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_2_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_2_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_2_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_2_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_2_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_2_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_2_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_2_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_2_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_2_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_2_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_3_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_3_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_3_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_3_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_3_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_3_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_3_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_3_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_3_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_3_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_3_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_3_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_3_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_3_1\ : label is 7;
begin
\genblk3[1].ram_block_reg_0_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(3 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(3 downto 0),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_0_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_0_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_0_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_0_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(0),
      WEA(2) => DTCMBYTEWR(0),
      WEA(1) => DTCMBYTEWR(0),
      WEA(0) => DTCMBYTEWR(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_0_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(7 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(7 downto 4),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_0_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_0_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_0_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_0_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(0),
      WEA(2) => DTCMBYTEWR(0),
      WEA(1) => DTCMBYTEWR(0),
      WEA(0) => DTCMBYTEWR(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_1_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(11 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(11 downto 8),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_1_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_1_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_1_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_1_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(1),
      WEA(2) => DTCMBYTEWR(1),
      WEA(1) => DTCMBYTEWR(1),
      WEA(0) => DTCMBYTEWR(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_1_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(15 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(15 downto 12),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_1_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_1_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_1_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_1_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(1),
      WEA(2) => DTCMBYTEWR(1),
      WEA(1) => DTCMBYTEWR(1),
      WEA(0) => DTCMBYTEWR(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_2_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(19 downto 16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(19 downto 16),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_2_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_2_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_2_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_2_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(2),
      WEA(2) => DTCMBYTEWR(2),
      WEA(1) => DTCMBYTEWR(2),
      WEA(0) => DTCMBYTEWR(2),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_2_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(23 downto 20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(23 downto 20),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_2_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_2_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_2_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_2_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(2),
      WEA(2) => DTCMBYTEWR(2),
      WEA(1) => DTCMBYTEWR(2),
      WEA(0) => DTCMBYTEWR(2),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_3_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(27 downto 24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(27 downto 24),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_3_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_3_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_3_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_3_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(3),
      WEA(2) => DTCMBYTEWR(3),
      WEA(1) => DTCMBYTEWR(3),
      WEA(0) => DTCMBYTEWR(3),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_3_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(31 downto 28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(31 downto 28),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_3_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_3_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_3_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_3_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED\,
      WEA(3) => DTCMBYTEWR(3),
      WEA(2) => DTCMBYTEWR(3),
      WEA(1) => DTCMBYTEWR(3),
      WEA(0) => DTCMBYTEWR(3),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_X_TCMDBG_0 is
  port (
    doutA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HCLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1_in2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ITCMBYTEWR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_X_TCMDBG_0 : entity is "X_TCMDBG";
end design_1_CORTEXM1_AXI_0_0_X_TCMDBG_0;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_X_TCMDBG_0 is
  signal \genblk3[1].ram_block_reg_0_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_1_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_1_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_0_n_67\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_64\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_65\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_66\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_3_1_n_67\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_0_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_0_0\ : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_0_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_0_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_0_0\ : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_0_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_0_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_0_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_0_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_0_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_0_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_0_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_0_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_0_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_0_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_1_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_1_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_1_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_1_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_1_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_1_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_1_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_1_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_1_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_1_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_1_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_1_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_1_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_1_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_1_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_2_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_2_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_2_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_2_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_2_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_2_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_2_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_2_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_2_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_2_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_2_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_2_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_2_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_2_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_2_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_0\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_3_0\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_3_0\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_3_0\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_3_0\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_3_0\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_3_0\ : label is 0;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_3_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_1\ : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genblk3[1].ram_block_reg_3_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genblk3[1].ram_block_reg_3_1\ : label is "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \genblk3[1].ram_block_reg_3_1\ : label is 262144;
  attribute RTL_RAM_NAME of \genblk3[1].ram_block_reg_3_1\ : label is "genblk3[1].ram_block";
  attribute bram_addr_begin of \genblk3[1].ram_block_reg_3_1\ : label is 0;
  attribute bram_addr_end of \genblk3[1].ram_block_reg_3_1\ : label is 8191;
  attribute bram_slice_begin of \genblk3[1].ram_block_reg_3_1\ : label is 4;
  attribute bram_slice_end of \genblk3[1].ram_block_reg_3_1\ : label is 7;
begin
\genblk3[1].ram_block_reg_0_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_0_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_0_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(3 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(3 downto 0),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_0_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_0_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_0_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_0_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_0_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_0_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_0_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_0_0_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(0),
      WEA(2) => ITCMBYTEWR(0),
      WEA(1) => ITCMBYTEWR(0),
      WEA(0) => ITCMBYTEWR(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_0_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_0_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_0_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(7 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(7 downto 4),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_0_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_0_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_0_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_0_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_0_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_0_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_0_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_0_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_0_1_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(0),
      WEA(2) => ITCMBYTEWR(0),
      WEA(1) => ITCMBYTEWR(0),
      WEA(0) => ITCMBYTEWR(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_1_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_1_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_1_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(11 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(11 downto 8),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_1_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_1_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_1_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_1_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_1_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_1_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_1_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_1_0_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(1),
      WEA(2) => ITCMBYTEWR(1),
      WEA(1) => ITCMBYTEWR(1),
      WEA(0) => ITCMBYTEWR(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_1_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_1_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_1_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(15 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(15 downto 12),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_1_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_1_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_1_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_1_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_1_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_1_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_1_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_1_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_1_1_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(1),
      WEA(2) => ITCMBYTEWR(1),
      WEA(1) => ITCMBYTEWR(1),
      WEA(0) => ITCMBYTEWR(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_2_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_2_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_2_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(19 downto 16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(19 downto 16),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_2_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_2_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_2_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_2_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_2_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_2_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_2_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_2_0_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(2),
      WEA(2) => ITCMBYTEWR(2),
      WEA(1) => ITCMBYTEWR(2),
      WEA(0) => ITCMBYTEWR(2),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_2_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_2_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_2_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(23 downto 20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(23 downto 20),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_2_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_2_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_2_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_2_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_2_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_2_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_2_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_2_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_2_1_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(2),
      WEA(2) => ITCMBYTEWR(2),
      WEA(1) => ITCMBYTEWR(2),
      WEA(0) => ITCMBYTEWR(2),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_3_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_3_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_3_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(27 downto 24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_0_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(27 downto 24),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_0_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_3_0_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_3_0_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_3_0_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_3_0_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_3_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_3_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_3_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_3_0_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(3),
      WEA(2) => ITCMBYTEWR(3),
      WEA(1) => ITCMBYTEWR(3),
      WEA(0) => ITCMBYTEWR(3),
      WEBWE(7 downto 0) => B"00000000"
    );
\genblk3[1].ram_block_reg_3_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => ADDRARDADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1000000000000011",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_genblk3[1].ram_block_reg_3_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => HCLK,
      CLKBWRCLK => HCLK,
      DBITERR => \NLW_genblk3[1].ram_block_reg_3_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => p_1_in2_in(31 downto 28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_1_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => doutA(31 downto 28),
      DOBDO(31 downto 4) => \NLW_genblk3[1].ram_block_reg_3_1_DOBDO_UNCONNECTED\(31 downto 4),
      DOBDO(3) => \genblk3[1].ram_block_reg_3_1_n_64\,
      DOBDO(2) => \genblk3[1].ram_block_reg_3_1_n_65\,
      DOBDO(1) => \genblk3[1].ram_block_reg_3_1_n_66\,
      DOBDO(0) => \genblk3[1].ram_block_reg_3_1_n_67\,
      DOPADOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_genblk3[1].ram_block_reg_3_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_genblk3[1].ram_block_reg_3_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_genblk3[1].ram_block_reg_3_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3[1].ram_block_reg_3_1_SBITERR_UNCONNECTED\,
      WEA(3) => ITCMBYTEWR(3),
      WEA(2) => ITCMBYTEWR(3),
      WEA(1) => ITCMBYTEWR(3),
      WEA(0) => ITCMBYTEWR(3),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_ahb is
  port (
    biu_commit_reg : out STD_LOGIC;
    \en_itcm_reg[1]\ : out STD_LOGIC;
    \i_tck_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \en_itcm_reg[0]\ : out STD_LOGIC;
    \i_irq_lvl_reg[1]\ : out STD_LOGIC;
    \i_irq_lvl_reg[0]\ : out STD_LOGIC;
    \en_itcm_core_reg[1]\ : out STD_LOGIC;
    adv_de_to_ex : out STD_LOGIC;
    \en_itcm_core_reg[0]\ : out STD_LOGIC;
    SYSRESETREQ_reg : out STD_LOGIC;
    HWRITEcore : out STD_LOGIC;
    biu_rfault : out STD_LOGIC;
    HPROTcore : out STD_LOGIC_VECTOR ( 0 to 0 );
    biu_irack : out STD_LOGIC;
    biu_drack : out STD_LOGIC;
    biu_wfault : out STD_LOGIC;
    dsel_ppb : out STD_LOGIC;
    \HWDATA_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    drack_reg : out STD_LOGIC;
    biu_rdy : out STD_LOGIC;
    \hold_reg1_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htranscoreppb_reg_reg[1]\ : out STD_LOGIC;
    \ahb_addr_state_10_reg[0]_0\ : out STD_LOGIC;
    HWDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HTRANScoreext : out STD_LOGIC_VECTOR ( 0 to 0 );
    \haddrcore_reg_reg[0]\ : out STD_LOGIC;
    \i_pend_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \uhalf_instr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_fe : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \uhalf_instr_reg[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \uhalf_instr_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_dbg_wdata_sel_de_reg : out STD_LOGIC;
    nxt_instr_faulted : out STD_LOGIC;
    pf_fault_fe : out STD_LOGIC;
    nxt_dwack : out STD_LOGIC;
    biu_commit_au35_in : out STD_LOGIC;
    non_tcm_xn_au : out STD_LOGIC;
    \hsizecore_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \haddrcore_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    biu_commit : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_sync : in STD_LOGIC;
    en_itcm_wr : in STD_LOGIC;
    en_itcm : in STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_en_itcm_dbg : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_pri_lvl_wr_en : in STD_LOGIC;
    irq_lvl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \instr_de_reg[5]\ : in STD_LOGIC;
    excpt_isb_de : in STD_LOGIC;
    en_itcm_core : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETREQ : in STD_LOGIC;
    biu_write : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    biu_dreq : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    first32_ex : in STD_LOGIC;
    dreq_wr_ex : in STD_LOGIC;
    rst_fptr_align_ex : in STD_LOGIC;
    HReadyReg_reg : in STD_LOGIC;
    dap_ext_dsel : in STD_LOGIC;
    biu_dsb : in STD_LOGIC;
    ahb_rd_en : in STD_LOGIC;
    core_hold_reg : in STD_LOGIC;
    biu_write_reg : in STD_LOGIC;
    \i_pend_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ipsr_7to2_reg[7]\ : in STD_LOGIC;
    nvic_excpt_taken : in STD_LOGIC;
    \i_haddr_q_reg[2]\ : in STD_LOGIC;
    \i_haddr_q_reg[10]\ : in STD_LOGIC;
    \i_haddr_q_reg[5]\ : in STD_LOGIC;
    \i_haddr_q_reg[2]_0\ : in STD_LOGIC;
    fetch_internal : in STD_LOGIC;
    irack : in STD_LOGIC;
    doutA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hi_pre_fetch_addr : in STD_LOGIC;
    hold_reg2_mask : in STD_LOGIC;
    instr_faulted : in STD_LOGIC;
    u_fault : in STD_LOGIC;
    last_phase_ex : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1_in2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    biu_write_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HRDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_ahb : entity is "cm1_ahb";
end design_1_CORTEXM1_AXI_0_0_cm1_ahb;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_ahb is
  signal \^hprotcore\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwdata_reg[0]_0\ : STD_LOGIC;
  signal HWDATAcoreext : STD_LOGIC_VECTOR ( 29 downto 24 );
  signal \^hwritecore\ : STD_LOGIC;
  signal SYSRESETREQ_i_3_n_0 : STD_LOGIC;
  signal SYSRESETREQ_i_4_n_0 : STD_LOGIC;
  signal SYSRESETREQ_i_5_n_0 : STD_LOGIC;
  signal SYSRESETREQ_i_6_n_0 : STD_LOGIC;
  signal \^adv_de_to_ex\ : STD_LOGIC;
  signal ahb_addr_state_0x : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ahb_addr_state_0x[1]_i_2_n_0\ : STD_LOGIC;
  signal \ahb_addr_state_0x[1]_i_3_n_0\ : STD_LOGIC;
  signal ahb_addr_state_10 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ahb_addr_state_10[0]_i_2_n_0\ : STD_LOGIC;
  signal \ahb_addr_state_10[1]_i_2_n_0\ : STD_LOGIC;
  signal \^ahb_addr_state_10_reg[0]_0\ : STD_LOGIC;
  signal ahb_addr_state_11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ahb_addr_state_11[0]_i_2_n_0\ : STD_LOGIC;
  signal \ahb_data_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \ahb_data_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \ahb_data_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \ahb_data_state_reg_n_0_[0]\ : STD_LOGIC;
  signal asel_ppb : STD_LOGIC;
  signal asel_ppb_reg : STD_LOGIC;
  signal asel_write_i_3_n_0 : STD_LOGIC;
  signal biu_ack : STD_LOGIC;
  signal biu_addr_31_29_reg : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \^biu_commit_reg\ : STD_LOGIC;
  signal \^biu_drack\ : STD_LOGIC;
  signal \^biu_irack\ : STD_LOGIC;
  signal \^biu_rdy\ : STD_LOGIC;
  signal \^biu_rfault\ : STD_LOGIC;
  signal core_req_state_0x : STD_LOGIC;
  signal core_req_state_1x : STD_LOGIC;
  signal \core_req_state_1x[0]_i_2_n_0\ : STD_LOGIC;
  signal dsel_dside : STD_LOGIC;
  signal dsel_dside_i_1_n_0 : STD_LOGIC;
  signal \^dsel_ppb\ : STD_LOGIC;
  signal dsel_ppb_i_1_n_0 : STD_LOGIC;
  signal dsel_write : STD_LOGIC;
  signal dsel_write_i_1_n_0 : STD_LOGIC;
  signal haddr_en : STD_LOGIC;
  signal haddr_en_reg : STD_LOGIC;
  signal \htranscoreext_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal hwdata_en : STD_LOGIC;
  signal i_biu_rfault_i_2_n_0 : STD_LOGIC;
  signal \^i_tck_lvl_reg[1]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal locked_up_i_4_n_0 : STD_LOGIC;
  signal locked_up_i_5_n_0 : STD_LOGIC;
  signal locked_up_i_6_n_0 : STD_LOGIC;
  signal locked_up_i_7_n_0 : STD_LOGIC;
  signal locked_up_i_9_n_0 : STD_LOGIC;
  signal nxt_ahb_addr_state_0x : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_ahb_addr_state_10 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_ahb_addr_state_11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_ahb_data_state : STD_LOGIC;
  signal nxt_biu_ack : STD_LOGIC;
  signal nxt_biu_drack : STD_LOGIC;
  signal nxt_biu_irack : STD_LOGIC;
  signal nxt_biu_rfault : STD_LOGIC;
  signal nxt_biu_wfault : STD_LOGIC;
  signal nxt_core_req_state_0x : STD_LOGIC;
  signal nxt_core_req_state_1x : STD_LOGIC;
  signal \^uhalf_instr_reg[15]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HWDATA[0]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \HWDATA[10]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \HWDATA[11]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \HWDATA[12]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \HWDATA[13]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \HWDATA[14]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \HWDATA[15]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \HWDATA[16]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \HWDATA[17]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \HWDATA[18]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \HWDATA[19]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \HWDATA[1]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \HWDATA[20]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \HWDATA[21]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \HWDATA[22]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \HWDATA[23]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \HWDATA[24]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \HWDATA[25]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \HWDATA[26]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \HWDATA[27]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \HWDATA[28]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \HWDATA[29]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \HWDATA[2]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \HWDATA[30]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \HWDATA[31]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \HWDATA[3]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \HWDATA[4]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \HWDATA[6]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \HWDATA[7]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \HWDATA[8]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \HWDATA[9]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of SYSRESETREQ_i_6 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ahb_addr_state_0x[1]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ahb_addr_state_10[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ahb_addr_state_11[0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ahb_data_state[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ahb_data_state[0]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ahb_data_state[0]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of asel_ppb_reg_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of asel_write_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of biu_ack_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of biu_commit_reg_i_8 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \core_req_state_0x[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of drack_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of dtcm_sel_i_3 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hold_reg1[31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \htranscoreext_reg[1]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \htranscoreext_reg[1]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of i_biu_drack_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of i_biu_irack_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of i_biu_rfault_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of i_biu_rfault_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_irq_lvl[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_irq_lvl[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \imm_held[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of load_xpsr_de_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of locked_up_i_5 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of locked_up_i_9 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \uhalf_instr[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \uhalf_instr[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \uhalf_instr[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \uhalf_instr[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \uhalf_instr[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \uhalf_instr[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \uhalf_instr[15]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \uhalf_instr[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \uhalf_instr[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \uhalf_instr[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \uhalf_instr[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \uhalf_instr[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \uhalf_instr[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \uhalf_instr[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \uhalf_instr[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \uhalf_instr[9]_i_1\ : label is "soft_lutpair20";
begin
  HPROTcore(0) <= \^hprotcore\(0);
  \HWDATA_reg[0]_0\ <= \^hwdata_reg[0]_0\;
  HWRITEcore <= \^hwritecore\;
  adv_de_to_ex <= \^adv_de_to_ex\;
  \ahb_addr_state_10_reg[0]_0\ <= \^ahb_addr_state_10_reg[0]_0\;
  biu_commit_reg <= \^biu_commit_reg\;
  biu_drack <= \^biu_drack\;
  biu_irack <= \^biu_irack\;
  biu_rdy <= \^biu_rdy\;
  biu_rfault <= \^biu_rfault\;
  dsel_ppb <= \^dsel_ppb\;
  \i_tck_lvl_reg[1]\(27 downto 0) <= \^i_tck_lvl_reg[1]\(27 downto 0);
  \uhalf_instr_reg[15]\(31 downto 0) <= \^uhalf_instr_reg[15]\(31 downto 0);
\HADDR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(0),
      Q => \haddrcore_reg_reg[31]\(0)
    );
\HADDR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(10),
      Q => \haddrcore_reg_reg[31]\(10)
    );
\HADDR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(11),
      Q => \haddrcore_reg_reg[31]\(11)
    );
\HADDR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(12),
      Q => \haddrcore_reg_reg[31]\(12)
    );
\HADDR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(13),
      Q => \haddrcore_reg_reg[31]\(13)
    );
\HADDR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(14),
      Q => \haddrcore_reg_reg[31]\(14)
    );
\HADDR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(15),
      Q => \haddrcore_reg_reg[31]\(15)
    );
\HADDR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(16),
      Q => \haddrcore_reg_reg[31]\(16)
    );
\HADDR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(17),
      Q => \haddrcore_reg_reg[31]\(17)
    );
\HADDR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(18),
      Q => \haddrcore_reg_reg[31]\(18)
    );
\HADDR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(19),
      Q => \haddrcore_reg_reg[31]\(19)
    );
\HADDR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(1),
      Q => \haddrcore_reg_reg[31]\(1)
    );
\HADDR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(20),
      Q => \haddrcore_reg_reg[31]\(20)
    );
\HADDR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(21),
      Q => \haddrcore_reg_reg[31]\(21)
    );
\HADDR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(22),
      Q => \haddrcore_reg_reg[31]\(22)
    );
\HADDR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(23),
      Q => \haddrcore_reg_reg[31]\(23)
    );
\HADDR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(24),
      Q => \haddrcore_reg_reg[31]\(24)
    );
\HADDR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(25),
      Q => \haddrcore_reg_reg[31]\(25)
    );
\HADDR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(26),
      Q => \haddrcore_reg_reg[31]\(26)
    );
\HADDR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(27),
      Q => \haddrcore_reg_reg[31]\(27)
    );
\HADDR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(28),
      Q => \haddrcore_reg_reg[31]\(28)
    );
\HADDR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(29),
      Q => \haddrcore_reg_reg[31]\(29)
    );
\HADDR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(2),
      Q => \haddrcore_reg_reg[31]\(2)
    );
\HADDR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(30),
      Q => \haddrcore_reg_reg[31]\(30)
    );
\HADDR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => D(31),
      Q => \haddrcore_reg_reg[31]\(31)
    );
\HADDR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(3),
      Q => \haddrcore_reg_reg[31]\(3)
    );
\HADDR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(4),
      Q => \haddrcore_reg_reg[31]\(4)
    );
\HADDR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(5),
      Q => \haddrcore_reg_reg[31]\(5)
    );
\HADDR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(6),
      Q => \haddrcore_reg_reg[31]\(6)
    );
\HADDR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(7),
      Q => \haddrcore_reg_reg[31]\(7)
    );
\HADDR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(8),
      Q => \haddrcore_reg_reg[31]\(8)
    );
\HADDR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_2,
      D => D(9),
      Q => \haddrcore_reg_reg[31]\(9)
    );
\HWDATA[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(0),
      I1 => dap_ext_dsel,
      O => HWDATA(0)
    );
\HWDATA[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(10),
      I1 => dap_ext_dsel,
      O => HWDATA(10)
    );
\HWDATA[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(11),
      I1 => dap_ext_dsel,
      O => HWDATA(11)
    );
\HWDATA[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(12),
      I1 => dap_ext_dsel,
      O => HWDATA(12)
    );
\HWDATA[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(13),
      I1 => dap_ext_dsel,
      O => HWDATA(13)
    );
\HWDATA[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(14),
      I1 => dap_ext_dsel,
      O => HWDATA(14)
    );
\HWDATA[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(15),
      I1 => dap_ext_dsel,
      O => HWDATA(15)
    );
\HWDATA[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(16),
      I1 => dap_ext_dsel,
      O => HWDATA(16)
    );
\HWDATA[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(17),
      I1 => dap_ext_dsel,
      O => HWDATA(17)
    );
\HWDATA[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(18),
      I1 => dap_ext_dsel,
      O => HWDATA(18)
    );
\HWDATA[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(19),
      I1 => dap_ext_dsel,
      O => HWDATA(19)
    );
\HWDATA[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(1),
      I1 => dap_ext_dsel,
      O => HWDATA(1)
    );
\HWDATA[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(20),
      I1 => dap_ext_dsel,
      O => HWDATA(20)
    );
\HWDATA[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(21),
      I1 => dap_ext_dsel,
      O => HWDATA(21)
    );
\HWDATA[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(22),
      I1 => dap_ext_dsel,
      O => HWDATA(22)
    );
\HWDATA[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(23),
      I1 => dap_ext_dsel,
      O => HWDATA(23)
    );
\HWDATA[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HWDATAcoreext(24),
      I1 => dap_ext_dsel,
      O => HWDATA(24)
    );
\HWDATA[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(24),
      I1 => dap_ext_dsel,
      O => HWDATA(25)
    );
\HWDATA[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(25),
      I1 => dap_ext_dsel,
      O => HWDATA(26)
    );
\HWDATA[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HWDATAcoreext(27),
      I1 => dap_ext_dsel,
      O => HWDATA(27)
    );
\HWDATA[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HWDATAcoreext(28),
      I1 => dap_ext_dsel,
      O => HWDATA(28)
    );
\HWDATA[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HWDATAcoreext(29),
      I1 => dap_ext_dsel,
      O => HWDATA(29)
    );
\HWDATA[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(2),
      I1 => dap_ext_dsel,
      O => HWDATA(2)
    );
\HWDATA[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(26),
      I1 => dap_ext_dsel,
      O => HWDATA(30)
    );
\HWDATA[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(27),
      I1 => dap_ext_dsel,
      O => HWDATA(31)
    );
\HWDATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ahb_data_state[0]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      O => hwdata_en
    );
\HWDATA[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(3),
      I1 => dap_ext_dsel,
      O => HWDATA(3)
    );
\HWDATA[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(4),
      I1 => dap_ext_dsel,
      O => HWDATA(4)
    );
\HWDATA[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(5),
      I1 => dap_ext_dsel,
      O => HWDATA(5)
    );
\HWDATA[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(6),
      I1 => dap_ext_dsel,
      O => HWDATA(6)
    );
\HWDATA[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(7),
      I1 => dap_ext_dsel,
      O => HWDATA(7)
    );
\HWDATA[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(8),
      I1 => dap_ext_dsel,
      O => HWDATA(8)
    );
\HWDATA[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(9),
      I1 => dap_ext_dsel,
      O => HWDATA(9)
    );
\HWDATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(0),
      Q => \^i_tck_lvl_reg[1]\(0)
    );
\HWDATA_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(10),
      Q => \^i_tck_lvl_reg[1]\(10)
    );
\HWDATA_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(11),
      Q => \^i_tck_lvl_reg[1]\(11)
    );
\HWDATA_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(12),
      Q => \^i_tck_lvl_reg[1]\(12)
    );
\HWDATA_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(13),
      Q => \^i_tck_lvl_reg[1]\(13)
    );
\HWDATA_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(14),
      Q => \^i_tck_lvl_reg[1]\(14)
    );
\HWDATA_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(15),
      Q => \^i_tck_lvl_reg[1]\(15)
    );
\HWDATA_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(16),
      Q => \^i_tck_lvl_reg[1]\(16)
    );
\HWDATA_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(17),
      Q => \^i_tck_lvl_reg[1]\(17)
    );
\HWDATA_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(18),
      Q => \^i_tck_lvl_reg[1]\(18)
    );
\HWDATA_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(19),
      Q => \^i_tck_lvl_reg[1]\(19)
    );
\HWDATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(1),
      Q => \^i_tck_lvl_reg[1]\(1)
    );
\HWDATA_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(20),
      Q => \^i_tck_lvl_reg[1]\(20)
    );
\HWDATA_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(21),
      Q => \^i_tck_lvl_reg[1]\(21)
    );
\HWDATA_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(22),
      Q => \^i_tck_lvl_reg[1]\(22)
    );
\HWDATA_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(23),
      Q => \^i_tck_lvl_reg[1]\(23)
    );
\HWDATA_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(24),
      Q => HWDATAcoreext(24)
    );
\HWDATA_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(25),
      Q => \^i_tck_lvl_reg[1]\(24)
    );
\HWDATA_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(26),
      Q => \^i_tck_lvl_reg[1]\(25)
    );
\HWDATA_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(27),
      Q => HWDATAcoreext(27)
    );
\HWDATA_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(28),
      Q => HWDATAcoreext(28)
    );
\HWDATA_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(29),
      Q => HWDATAcoreext(29)
    );
\HWDATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(2),
      Q => \^i_tck_lvl_reg[1]\(2)
    );
\HWDATA_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(30),
      Q => \^i_tck_lvl_reg[1]\(26)
    );
\HWDATA_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => SYSRESETn_1,
      D => wdata(31),
      Q => \^i_tck_lvl_reg[1]\(27)
    );
\HWDATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(3),
      Q => \^i_tck_lvl_reg[1]\(3)
    );
\HWDATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(4),
      Q => \^i_tck_lvl_reg[1]\(4)
    );
\HWDATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(5),
      Q => \^i_tck_lvl_reg[1]\(5)
    );
\HWDATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(6),
      Q => \^i_tck_lvl_reg[1]\(6)
    );
\HWDATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(7),
      Q => \^i_tck_lvl_reg[1]\(7)
    );
\HWDATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(8),
      Q => \^i_tck_lvl_reg[1]\(8)
    );
\HWDATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => hwdata_en,
      CLR => \^hwdata_reg[0]_0\,
      D => wdata(9),
      Q => \^i_tck_lvl_reg[1]\(9)
    );
SYSRESETREQ_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => SYSRESETREQ_i_3_n_0,
      I1 => SYSRESETREQ_i_4_n_0,
      I2 => SYSRESETREQ_i_5_n_0,
      I3 => SYSRESETREQ,
      O => SYSRESETREQ_reg
    );
SYSRESETREQ_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \i_haddr_q_reg[10]\,
      I1 => \^i_tck_lvl_reg[1]\(2),
      I2 => \^i_tck_lvl_reg[1]\(24),
      I3 => \^i_tck_lvl_reg[1]\(21),
      I4 => \^i_tck_lvl_reg[1]\(16),
      I5 => \i_haddr_q_reg[5]\,
      O => SYSRESETREQ_i_3_n_0
    );
SYSRESETREQ_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(27),
      I1 => \^i_tck_lvl_reg[1]\(17),
      I2 => HWDATAcoreext(28),
      I3 => HWDATAcoreext(29),
      I4 => SYSRESETREQ_i_6_n_0,
      O => SYSRESETREQ_i_4_n_0
    );
SYSRESETREQ_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(23),
      I1 => \^i_tck_lvl_reg[1]\(20),
      I2 => \^i_tck_lvl_reg[1]\(26),
      I3 => HWDATAcoreext(24),
      I4 => \^i_tck_lvl_reg[1]\(19),
      I5 => \i_haddr_q_reg[2]_0\,
      O => SYSRESETREQ_i_5_n_0
    );
SYSRESETREQ_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(22),
      I1 => HWDATAcoreext(27),
      I2 => \^i_tck_lvl_reg[1]\(25),
      I3 => \^i_tck_lvl_reg[1]\(18),
      O => SYSRESETREQ_i_6_n_0
    );
\ahb_addr_state_0x[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000091800000"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => \^ahb_addr_state_10_reg[0]_0\,
      I2 => ahb_rd_en,
      I3 => core_hold_reg,
      I4 => \ahb_data_state_reg_n_0_[0]\,
      I5 => \ahb_addr_state_10[0]_i_2_n_0\,
      O => nxt_ahb_addr_state_0x(0)
    );
\ahb_addr_state_0x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ahb_addr_state_0x[1]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \ahb_addr_state_0x[1]_i_3_n_0\,
      O => nxt_ahb_addr_state_0x(1)
    );
\ahb_addr_state_0x[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006E7FFFFF"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => \^ahb_addr_state_10_reg[0]_0\,
      I2 => ahb_rd_en,
      I3 => core_hold_reg,
      I4 => \ahb_data_state_reg_n_0_[0]\,
      I5 => \ahb_addr_state_10[0]_i_2_n_0\,
      O => \ahb_addr_state_0x[1]_i_2_n_0\
    );
\ahb_addr_state_0x[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_biu_rfault_i_2_n_0,
      I1 => \ahb_data_state[0]_i_3_n_0\,
      O => \ahb_addr_state_0x[1]_i_3_n_0\
    );
\ahb_addr_state_0x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => nxt_ahb_addr_state_0x(0),
      Q => ahb_addr_state_0x(0)
    );
\ahb_addr_state_0x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => nxt_ahb_addr_state_0x(1),
      Q => ahb_addr_state_0x(1)
    );
\ahb_addr_state_10[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040F051F0"
    )
        port map (
      I0 => \ahb_data_state[0]_i_4_n_0\,
      I1 => \^dsel_ppb\,
      I2 => \core_req_state_1x[0]_i_2_n_0\,
      I3 => locked_up_i_5_n_0,
      I4 => \ahb_addr_state_10[0]_i_2_n_0\,
      I5 => \^ahb_addr_state_10_reg[0]_0\,
      O => nxt_ahb_addr_state_10(0)
    );
\ahb_addr_state_10[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBAAAAABFBFFFF"
    )
        port map (
      I0 => \ahb_data_state[0]_i_3_n_0\,
      I1 => ahb_addr_state_11(0),
      I2 => \htranscoreext_reg[1]_i_5_n_0\,
      I3 => ahb_addr_state_10(0),
      I4 => \^biu_commit_reg\,
      I5 => ahb_addr_state_0x(0),
      O => \ahb_addr_state_10[0]_i_2_n_0\
    );
\ahb_addr_state_10[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FCB8B8B8B8"
    )
        port map (
      I0 => \ahb_addr_state_0x[1]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \ahb_addr_state_0x[1]_i_3_n_0\,
      I3 => \ahb_addr_state_10[1]_i_2_n_0\,
      I4 => \^ahb_addr_state_10_reg[0]_0\,
      I5 => \core_req_state_1x[0]_i_2_n_0\,
      O => nxt_ahb_addr_state_10(1)
    );
\ahb_addr_state_10[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => \ahb_data_state[0]_i_4_n_0\,
      O => \ahb_addr_state_10[1]_i_2_n_0\
    );
\ahb_addr_state_10_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => nxt_ahb_addr_state_10(0),
      Q => ahb_addr_state_10(0)
    );
\ahb_addr_state_10_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => nxt_ahb_addr_state_10(1),
      Q => ahb_addr_state_10(1)
    );
\ahb_addr_state_11[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC8C0C8"
    )
        port map (
      I0 => \^ahb_addr_state_10_reg[0]_0\,
      I1 => \core_req_state_1x[0]_i_2_n_0\,
      I2 => \ahb_addr_state_11[0]_i_2_n_0\,
      I3 => locked_up_i_5_n_0,
      I4 => nxt_ahb_addr_state_0x(0),
      O => nxt_ahb_addr_state_11(0)
    );
\ahb_addr_state_11[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => \ahb_data_state_reg_n_0_[0]\,
      I2 => \ahb_data_state[0]_i_2_n_0\,
      O => \ahb_addr_state_11[0]_i_2_n_0\
    );
\ahb_addr_state_11[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FCFFB8B8B8B8"
    )
        port map (
      I0 => \ahb_addr_state_0x[1]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \ahb_addr_state_0x[1]_i_3_n_0\,
      I3 => \^ahb_addr_state_10_reg[0]_0\,
      I4 => \ahb_addr_state_11[0]_i_2_n_0\,
      I5 => \core_req_state_1x[0]_i_2_n_0\,
      O => nxt_ahb_addr_state_11(1)
    );
\ahb_addr_state_11_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_ahb_addr_state_11(0),
      Q => ahb_addr_state_11(0)
    );
\ahb_addr_state_11_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_ahb_addr_state_11(1),
      Q => ahb_addr_state_11(1)
    );
\ahb_data_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \ahb_data_state[0]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \ahb_data_state[0]_i_3_n_0\,
      I3 => \ahb_data_state[0]_i_4_n_0\,
      O => nxt_ahb_data_state
    );
\ahb_data_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1510D5DF"
    )
        port map (
      I0 => core_hold_reg,
      I1 => \^dsel_ppb\,
      I2 => \ahb_data_state_reg_n_0_[0]\,
      I3 => \^ahb_addr_state_10_reg[0]_0\,
      I4 => ahb_rd_en,
      O => \ahb_data_state[0]_i_2_n_0\
    );
\ahb_data_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => dsel_write,
      I1 => \ahb_data_state_reg_n_0_[0]\,
      I2 => \^dsel_ppb\,
      I3 => HReadyReg_reg,
      I4 => dap_ext_dsel,
      O => \ahb_data_state[0]_i_3_n_0\
    );
\ahb_data_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => ahb_rd_en,
      I1 => \^dsel_ppb\,
      I2 => core_hold_reg,
      I3 => \ahb_data_state_reg_n_0_[0]\,
      O => \ahb_data_state[0]_i_4_n_0\
    );
\ahb_data_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => nxt_ahb_data_state,
      Q => \ahb_data_state_reg_n_0_[0]\
    );
asel_dside_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => biu_dreq,
      Q => \^hprotcore\(0)
    );
asel_ppb_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => asel_ppb_reg,
      I1 => haddr_en_reg,
      I2 => biu_addr_31_29_reg(29),
      I3 => biu_addr_31_29_reg(31),
      I4 => biu_addr_31_29_reg(30),
      O => asel_ppb
    );
asel_ppb_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => asel_ppb,
      Q => asel_ppb_reg
    );
asel_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => locked_up_i_6_n_0,
      I1 => locked_up_i_5_n_0,
      I2 => core_hold_reg,
      I3 => asel_write_i_3_n_0,
      I4 => ahb_rd_en,
      O => haddr_en
    );
asel_write_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => \ahb_data_state_reg_n_0_[0]\,
      I2 => \^ahb_addr_state_10_reg[0]_0\,
      O => asel_write_i_3_n_0
    );
asel_write_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => biu_write,
      Q => \^hwritecore\
    );
biu_ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^dsel_ppb\,
      I1 => dsel_write,
      I2 => \ahb_data_state_reg_n_0_[0]\,
      I3 => i_biu_rfault_i_2_n_0,
      O => nxt_biu_ack
    );
biu_ack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_biu_ack,
      Q => biu_ack
    );
\biu_addr_31_29_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => D(29),
      Q => biu_addr_31_29_reg(29)
    );
\biu_addr_31_29_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => D(30),
      Q => biu_addr_31_29_reg(30)
    );
\biu_addr_31_29_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => D(31),
      Q => biu_addr_31_29_reg(31)
    );
biu_commit_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(2),
      I1 => O(0),
      I2 => O(1),
      O => non_tcm_xn_au
    );
biu_commit_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => biu_commit,
      Q => \^biu_commit_reg\
    );
\biu_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(0),
      Q => \^uhalf_instr_reg[15]\(0)
    );
\biu_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(10),
      Q => \^uhalf_instr_reg[15]\(10)
    );
\biu_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(11),
      Q => \^uhalf_instr_reg[15]\(11)
    );
\biu_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(12),
      Q => \^uhalf_instr_reg[15]\(12)
    );
\biu_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(13),
      Q => \^uhalf_instr_reg[15]\(13)
    );
\biu_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(14),
      Q => \^uhalf_instr_reg[15]\(14)
    );
\biu_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(15),
      Q => \^uhalf_instr_reg[15]\(15)
    );
\biu_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(16),
      Q => \^uhalf_instr_reg[15]\(16)
    );
\biu_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(17),
      Q => \^uhalf_instr_reg[15]\(17)
    );
\biu_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(18),
      Q => \^uhalf_instr_reg[15]\(18)
    );
\biu_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(19),
      Q => \^uhalf_instr_reg[15]\(19)
    );
\biu_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(1),
      Q => \^uhalf_instr_reg[15]\(1)
    );
\biu_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(20),
      Q => \^uhalf_instr_reg[15]\(20)
    );
\biu_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(21),
      Q => \^uhalf_instr_reg[15]\(21)
    );
\biu_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(22),
      Q => \^uhalf_instr_reg[15]\(22)
    );
\biu_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(23),
      Q => \^uhalf_instr_reg[15]\(23)
    );
\biu_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(24),
      Q => \^uhalf_instr_reg[15]\(24)
    );
\biu_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(25),
      Q => \^uhalf_instr_reg[15]\(25)
    );
\biu_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(26),
      Q => \^uhalf_instr_reg[15]\(26)
    );
\biu_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(27),
      Q => \^uhalf_instr_reg[15]\(27)
    );
\biu_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(28),
      Q => \^uhalf_instr_reg[15]\(28)
    );
\biu_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(29),
      Q => \^uhalf_instr_reg[15]\(29)
    );
\biu_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(2),
      Q => \^uhalf_instr_reg[15]\(2)
    );
\biu_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(30),
      Q => \^uhalf_instr_reg[15]\(30)
    );
\biu_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(31),
      Q => \^uhalf_instr_reg[15]\(31)
    );
\biu_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(3),
      Q => \^uhalf_instr_reg[15]\(3)
    );
\biu_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(4),
      Q => \^uhalf_instr_reg[15]\(4)
    );
\biu_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(5),
      Q => \^uhalf_instr_reg[15]\(5)
    );
\biu_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(6),
      Q => \^uhalf_instr_reg[15]\(6)
    );
\biu_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(7),
      Q => \^uhalf_instr_reg[15]\(7)
    );
\biu_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(8),
      Q => \^uhalf_instr_reg[15]\(8)
    );
\biu_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => \HRDATA_reg[31]\(9),
      Q => \^uhalf_instr_reg[15]\(9)
    );
\core_req_state_0x[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => core_req_state_1x,
      I2 => \^biu_commit_reg\,
      I3 => core_req_state_0x,
      I4 => \ahb_data_state[0]_i_3_n_0\,
      O => nxt_core_req_state_0x
    );
\core_req_state_0x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => nxt_core_req_state_0x,
      Q => core_req_state_0x
    );
\core_req_state_1x[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5404"
    )
        port map (
      I0 => \ahb_data_state[0]_i_3_n_0\,
      I1 => core_req_state_0x,
      I2 => \^biu_commit_reg\,
      I3 => core_req_state_1x,
      I4 => \core_req_state_1x[0]_i_2_n_0\,
      I5 => \^biu_rdy\,
      O => nxt_core_req_state_1x
    );
\core_req_state_1x[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => haddr_en,
      I1 => core_req_state_0x,
      I2 => \^biu_commit_reg\,
      I3 => core_req_state_1x,
      I4 => biu_write_reg,
      I5 => \ahb_data_state[0]_i_3_n_0\,
      O => \core_req_state_1x[0]_i_2_n_0\
    );
\core_req_state_1x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_core_req_state_1x,
      Q => core_req_state_1x
    );
drack_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => dreq_wr_ex,
      O => drack_reg
    );
dsel_dside_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0020"
    )
        port map (
      I0 => \ahb_data_state[0]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \^hprotcore\(0),
      I3 => \ahb_data_state[0]_i_3_n_0\,
      I4 => dsel_dside,
      O => dsel_dside_i_1_n_0
    );
dsel_dside_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => dsel_dside_i_1_n_0,
      Q => dsel_dside
    );
dsel_ppb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0002"
    )
        port map (
      I0 => \ahb_data_state[0]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \^ahb_addr_state_10_reg[0]_0\,
      I3 => \ahb_data_state[0]_i_3_n_0\,
      I4 => \^dsel_ppb\,
      O => dsel_ppb_i_1_n_0
    );
dsel_ppb_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => dsel_ppb_i_1_n_0,
      Q => \^dsel_ppb\
    );
dsel_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0020"
    )
        port map (
      I0 => \ahb_data_state[0]_i_2_n_0\,
      I1 => locked_up_i_5_n_0,
      I2 => \^hwritecore\,
      I3 => \ahb_data_state[0]_i_3_n_0\,
      I4 => dsel_write,
      O => dsel_write_i_1_n_0
    );
dsel_write_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => dsel_write_i_1_n_0,
      Q => dsel_write
    );
dtcm_sel_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      O => biu_commit_au35_in
    );
dwack_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => dreq_wr_ex,
      O => nxt_dwack
    );
\en_itcm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => reset_sync,
      I2 => \^i_tck_lvl_reg[1]\(3),
      I3 => en_itcm_wr,
      I4 => nxt_en_itcm_dbg(0),
      O => \en_itcm_reg[0]\
    );
\en_itcm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => reset_sync,
      I2 => \^i_tck_lvl_reg[1]\(4),
      I3 => en_itcm_wr,
      I4 => en_itcm(0),
      O => \en_itcm_reg[1]\
    );
\en_itcm_core[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => nxt_en_itcm_dbg(0),
      I1 => \instr_de_reg[5]\,
      I2 => excpt_isb_de,
      I3 => \^adv_de_to_ex\,
      I4 => en_itcm_core(0),
      O => \en_itcm_core_reg[0]\
    );
\en_itcm_core[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => en_itcm(0),
      I1 => \instr_de_reg[5]\,
      I2 => excpt_isb_de,
      I3 => \^adv_de_to_ex\,
      I4 => en_itcm_core(1),
      O => \en_itcm_core_reg[1]\
    );
haddr_en_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => haddr_en,
      Q => haddr_en_reg
    );
held_fault0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E000E000E0"
    )
        port map (
      I0 => biu_addr_31_29_reg(29),
      I1 => biu_addr_31_29_reg(30),
      I2 => irack,
      I3 => \^biu_commit_reg\,
      I4 => \^biu_irack\,
      I5 => \^biu_rfault\,
      O => pf_fault_fe
    );
\held_instr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(16),
      I1 => doutA(16),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(0),
      I4 => doutA(0),
      I5 => \^biu_irack\,
      O => rdata_fe(0)
    );
\held_instr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(26),
      I1 => doutA(26),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(10),
      I4 => doutA(10),
      I5 => \^biu_irack\,
      O => rdata_fe(10)
    );
\held_instr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(27),
      I1 => doutA(27),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(11),
      I4 => doutA(11),
      I5 => \^biu_irack\,
      O => rdata_fe(11)
    );
\held_instr0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(28),
      I1 => doutA(28),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(12),
      I4 => doutA(12),
      I5 => \^biu_irack\,
      O => rdata_fe(12)
    );
\held_instr0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(29),
      I1 => doutA(29),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(13),
      I4 => doutA(13),
      I5 => \^biu_irack\,
      O => rdata_fe(13)
    );
\held_instr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(30),
      I1 => doutA(30),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(14),
      I4 => doutA(14),
      I5 => \^biu_irack\,
      O => rdata_fe(14)
    );
\held_instr0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(31),
      I1 => doutA(31),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(15),
      I4 => doutA(15),
      I5 => \^biu_irack\,
      O => rdata_fe(15)
    );
\held_instr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(17),
      I1 => doutA(17),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(1),
      I4 => doutA(1),
      I5 => \^biu_irack\,
      O => rdata_fe(1)
    );
\held_instr0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(18),
      I1 => doutA(18),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(2),
      I4 => doutA(2),
      I5 => \^biu_irack\,
      O => rdata_fe(2)
    );
\held_instr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(19),
      I1 => doutA(19),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(3),
      I4 => doutA(3),
      I5 => \^biu_irack\,
      O => rdata_fe(3)
    );
\held_instr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(20),
      I1 => doutA(20),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(4),
      I4 => doutA(4),
      I5 => \^biu_irack\,
      O => rdata_fe(4)
    );
\held_instr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(21),
      I1 => doutA(21),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(5),
      I4 => doutA(5),
      I5 => \^biu_irack\,
      O => rdata_fe(5)
    );
\held_instr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(22),
      I1 => doutA(22),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(6),
      I4 => doutA(6),
      I5 => \^biu_irack\,
      O => rdata_fe(6)
    );
\held_instr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(23),
      I1 => doutA(23),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(7),
      I4 => doutA(7),
      I5 => \^biu_irack\,
      O => rdata_fe(7)
    );
\held_instr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(24),
      I1 => doutA(24),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(8),
      I4 => doutA(8),
      I5 => \^biu_irack\,
      O => rdata_fe(8)
    );
\held_instr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(25),
      I1 => doutA(25),
      I2 => hi_pre_fetch_addr,
      I3 => \^uhalf_instr_reg[15]\(9),
      I4 => doutA(9),
      I5 => \^biu_irack\,
      O => rdata_fe(9)
    );
\hold_reg1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => rst_fptr_align_ex,
      O => \hold_reg1_reg[31]\(0)
    );
\hsize_1_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => biu_write_reg_0(0),
      Q => \hsizecore_reg_reg[1]\(0)
    );
\hsize_1_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => biu_write_reg_0(1),
      Q => \hsizecore_reg_reg[1]\(1)
    );
\htranscoreext_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8AAA0A8080A000"
    )
        port map (
      I0 => \^ahb_addr_state_10_reg[0]_0\,
      I1 => ahb_addr_state_10(1),
      I2 => \^biu_commit_reg\,
      I3 => ahb_addr_state_11(1),
      I4 => \htranscoreext_reg[1]_i_5_n_0\,
      I5 => ahb_addr_state_0x(1),
      O => HTRANScoreext(0)
    );
\htranscoreext_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F007FFF"
    )
        port map (
      I0 => biu_addr_31_29_reg(30),
      I1 => biu_addr_31_29_reg(31),
      I2 => biu_addr_31_29_reg(29),
      I3 => haddr_en_reg,
      I4 => asel_ppb_reg,
      O => \^ahb_addr_state_10_reg[0]_0\
    );
\htranscoreext_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0355CF55"
    )
        port map (
      I0 => ahb_addr_state_0x(1),
      I1 => \htranscoreext_reg[1]_i_5_n_0\,
      I2 => ahb_addr_state_11(1),
      I3 => \^biu_commit_reg\,
      I4 => ahb_addr_state_10(1),
      O => \haddrcore_reg_reg[0]\
    );
\htranscoreext_reg[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => biu_addr_31_29_reg(30),
      I1 => biu_addr_31_29_reg(31),
      I2 => biu_addr_31_29_reg(29),
      O => \htranscoreext_reg[1]_i_5_n_0\
    );
\htranscoreppb_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545550540405000"
    )
        port map (
      I0 => \^ahb_addr_state_10_reg[0]_0\,
      I1 => ahb_addr_state_10(1),
      I2 => \^biu_commit_reg\,
      I3 => ahb_addr_state_11(1),
      I4 => \htranscoreext_reg[1]_i_5_n_0\,
      I5 => ahb_addr_state_0x(1),
      O => \htranscoreppb_reg_reg[1]\
    );
iWLAST_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^hwdata_reg[0]_0\
    );
i_biu_drack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => dsel_dside,
      I1 => i_biu_rfault_i_2_n_0,
      I2 => \ahb_data_state_reg_n_0_[0]\,
      I3 => dsel_write,
      O => nxt_biu_drack
    );
i_biu_drack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_biu_drack,
      Q => \^biu_drack\
    );
i_biu_irack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => dsel_dside,
      I1 => i_biu_rfault_i_2_n_0,
      I2 => \ahb_data_state_reg_n_0_[0]\,
      I3 => dsel_write,
      O => nxt_biu_irack
    );
i_biu_irack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_biu_irack,
      Q => \^biu_irack\
    );
i_biu_rfault_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ahb_data_state[0]_i_3_n_0\,
      I1 => i_biu_rfault_i_2_n_0,
      O => nxt_biu_rfault
    );
i_biu_rfault_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEF2A20"
    )
        port map (
      I0 => core_hold_reg,
      I1 => \^dsel_ppb\,
      I2 => \ahb_data_state_reg_n_0_[0]\,
      I3 => \^ahb_addr_state_10_reg[0]_0\,
      I4 => ahb_rd_en,
      O => i_biu_rfault_i_2_n_0
    );
i_biu_rfault_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_biu_rfault,
      Q => \^biu_rfault\
    );
i_biu_wfault_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => i_biu_rfault_i_2_n_0,
      I1 => dsel_write,
      I2 => dap_ext_dsel,
      I3 => HReadyReg_reg,
      I4 => \^dsel_ppb\,
      I5 => \ahb_data_state_reg_n_0_[0]\,
      O => nxt_biu_wfault
    );
i_biu_wfault_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_biu_wfault,
      Q => biu_wfault
    );
\i_irq_lvl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(6),
      I1 => irq_pri_lvl_wr_en,
      I2 => irq_lvl(0),
      O => \i_irq_lvl_reg[0]\
    );
\i_irq_lvl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^i_tck_lvl_reg[1]\(7),
      I1 => irq_pri_lvl_wr_en,
      I2 => irq_lvl(1),
      O => \i_irq_lvl_reg[1]\
    );
\i_pend_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCFFFF0CCC0444"
    )
        port map (
      I0 => HWDATAcoreext(27),
      I1 => \i_pend_state_reg[3]_0\(0),
      I2 => \dp_ipsr_7to2_reg[7]\,
      I3 => nvic_excpt_taken,
      I4 => \i_haddr_q_reg[2]\,
      I5 => HWDATAcoreext(28),
      O => \i_pend_state_reg[3]\(0)
    );
\imm_held[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => last_phase_ex,
      O => \^adv_de_to_ex\
    );
instr_faulted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEEE"
    )
        port map (
      I0 => instr_faulted,
      I1 => u_fault,
      I2 => \^biu_rfault\,
      I3 => \^biu_drack\,
      I4 => \^adv_de_to_ex\,
      O => nxt_instr_faulted
    );
load_xpsr_de_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^biu_rdy\,
      I1 => hold_reg2_mask,
      O => i_dbg_wdata_sel_de_reg
    );
locked_up_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554545444444444"
    )
        port map (
      I0 => \^biu_rfault\,
      I1 => biu_ack,
      I2 => locked_up_i_4_n_0,
      I3 => locked_up_i_5_n_0,
      I4 => locked_up_i_6_n_0,
      I5 => locked_up_i_7_n_0,
      O => \^biu_rdy\
    );
locked_up_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFAAAAAAAAAA"
    )
        port map (
      I0 => locked_up_i_9_n_0,
      I1 => \^hprotcore\(0),
      I2 => biu_dsb,
      I3 => \^hwritecore\,
      I4 => biu_write_reg,
      I5 => \^ahb_addr_state_10_reg[0]_0\,
      O => locked_up_i_4_n_0
    );
locked_up_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D111DDD"
    )
        port map (
      I0 => ahb_addr_state_0x(1),
      I1 => \^biu_commit_reg\,
      I2 => ahb_addr_state_10(1),
      I3 => \htranscoreext_reg[1]_i_5_n_0\,
      I4 => ahb_addr_state_11(1),
      O => locked_up_i_5_n_0
    );
locked_up_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D111DDD"
    )
        port map (
      I0 => ahb_addr_state_0x(0),
      I1 => \^biu_commit_reg\,
      I2 => ahb_addr_state_10(0),
      I3 => \htranscoreext_reg[1]_i_5_n_0\,
      I4 => ahb_addr_state_11(0),
      O => locked_up_i_6_n_0
    );
locked_up_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => dsel_dside,
      I1 => biu_dsb,
      I2 => dsel_write,
      I3 => \^dsel_ppb\,
      I4 => \ahb_data_state_reg_n_0_[0]\,
      O => locked_up_i_7_n_0
    );
locked_up_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => core_req_state_1x,
      I1 => \^biu_commit_reg\,
      I2 => core_req_state_0x,
      O => locked_up_i_9_n_0
    );
\pc_ex[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^adv_de_to_ex\,
      I1 => first32_ex,
      O => E(0)
    );
\uhalf_instr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(16),
      I1 => doutA(16),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(0)
    );
\uhalf_instr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(26),
      I1 => doutA(26),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(10)
    );
\uhalf_instr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(27),
      I1 => doutA(27),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(11)
    );
\uhalf_instr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(28),
      I1 => doutA(28),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(12)
    );
\uhalf_instr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(29),
      I1 => doutA(29),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(13)
    );
\uhalf_instr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(30),
      I1 => doutA(30),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(14)
    );
\uhalf_instr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888A88"
    )
        port map (
      I0 => fetch_internal,
      I1 => \^biu_irack\,
      I2 => \^biu_commit_reg\,
      I3 => irack,
      I4 => biu_addr_31_29_reg(30),
      I5 => biu_addr_31_29_reg(29),
      O => \uhalf_instr_reg[0]\(0)
    );
\uhalf_instr[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(31),
      I1 => doutA(31),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(15)
    );
\uhalf_instr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(17),
      I1 => doutA(17),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(1)
    );
\uhalf_instr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(18),
      I1 => doutA(18),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(2)
    );
\uhalf_instr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(19),
      I1 => doutA(19),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(3)
    );
\uhalf_instr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(20),
      I1 => doutA(20),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(4)
    );
\uhalf_instr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(21),
      I1 => doutA(21),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(5)
    );
\uhalf_instr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(22),
      I1 => doutA(22),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(6)
    );
\uhalf_instr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(23),
      I1 => doutA(23),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(7)
    );
\uhalf_instr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(24),
      I1 => doutA(24),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(8)
    );
\uhalf_instr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^uhalf_instr_reg[15]\(25),
      I1 => doutA(25),
      I2 => \^biu_irack\,
      O => \uhalf_instr_reg[15]_0\(9)
    );
\wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(0),
      Q => wdata(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(10),
      Q => wdata(10)
    );
\wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(11),
      Q => wdata(11)
    );
\wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(12),
      Q => wdata(12)
    );
\wdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(13),
      Q => wdata(13)
    );
\wdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(14),
      Q => wdata(14)
    );
\wdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(15),
      Q => wdata(15)
    );
\wdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(16),
      Q => wdata(16)
    );
\wdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(17),
      Q => wdata(17)
    );
\wdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(18),
      Q => wdata(18)
    );
\wdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(19),
      Q => wdata(19)
    );
\wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(1),
      Q => wdata(1)
    );
\wdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(20),
      Q => wdata(20)
    );
\wdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(21),
      Q => wdata(21)
    );
\wdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(22),
      Q => wdata(22)
    );
\wdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(23),
      Q => wdata(23)
    );
\wdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(24),
      Q => wdata(24)
    );
\wdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(25),
      Q => wdata(25)
    );
\wdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(26),
      Q => wdata(26)
    );
\wdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(27),
      Q => wdata(27)
    );
\wdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(28),
      Q => wdata(28)
    );
\wdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(29),
      Q => wdata(29)
    );
\wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(2),
      Q => wdata(2)
    );
\wdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(30),
      Q => wdata(30)
    );
\wdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => SYSRESETn_1,
      D => p_1_in2_in(31),
      Q => wdata(31)
    );
\wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(3),
      Q => wdata(3)
    );
\wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(4),
      Q => wdata(4)
    );
\wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(5),
      Q => wdata(5)
    );
\wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(6),
      Q => wdata(6)
    );
\wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(7),
      Q => wdata(7)
    );
\wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(8),
      Q => wdata(8)
    );
\wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => haddr_en,
      CLR => \^hwdata_reg[0]_0\,
      D => p_1_in2_in(9),
      Q => wdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_dbg is
  port (
    \APROT_reg[0]\ : out STD_LOGIC;
    \APROT_reg[2]\ : out STD_LOGIC;
    AWRITE_reg : out STD_LOGIC;
    \en_itcm_dbg_reg[0]_0\ : out STD_LOGIC;
    \APROT_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dap_ext_asel_reg : out STD_LOGIC;
    nxt_ahb_rd_en : out STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    \HSIZEM_reg[1]\ : in STD_LOGIC;
    \HSIZEM_reg[1]_0\ : in STD_LOGIC;
    dap_start : in STD_LOGIC;
    dap_ext_asel_reg_0 : in STD_LOGIC;
    HREADYdbgppb : in STD_LOGIC;
    HREADY : in STD_LOGIC;
    dap_ext_dsel_reg : in STD_LOGIC;
    dap_ext_asel : in STD_LOGIC;
    htrans_dap : in STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_en_itcm_dbg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ahb_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_dbg : entity is "cm1_dbg_mtx_dbg";
end design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_dbg;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_dbg is
  signal \^aprot_reg[0]\ : STD_LOGIC;
  signal dap_hold : STD_LOGIC;
  signal dap_hold_i_4_n_0 : STD_LOGIC;
  signal dap_sys_flush : STD_LOGIC;
  signal dap_sys_flush_i_1_n_0 : STD_LOGIC;
  signal en_itcm_dbg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_itcm_dbg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^en_itcm_dbg_reg[0]_0\ : STD_LOGIC;
  signal hsel_code_reg : STD_LOGIC;
  signal hsel_code_reg_i_1_n_0 : STD_LOGIC;
  signal \htrans_dap_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal nxt_dap_hold : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDR[31]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of dap_hold_i_4 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \en_itcm_dbg[0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \htrans_dap_reg[1]_i_1\ : label is "soft_lutpair247";
begin
  \APROT_reg[0]\ <= \^aprot_reg[0]\;
  \en_itcm_dbg_reg[0]_0\ <= \^en_itcm_dbg_reg[0]_0\;
\ADDR[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => en_itcm_dbg(0),
      I1 => hsel_code_reg,
      I2 => p_0_in7_in,
      I3 => dap_hold,
      I4 => dap_sys_flush,
      O => AWRITE_reg
    );
\APROT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^aprot_reg[0]\,
      I1 => dap_ext_asel,
      O => \APROT_reg[0]_0\(0)
    );
NextHTrans_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE2E2E2"
    )
        port map (
      I0 => HREADYdbgppb,
      I1 => dap_hold_i_4_n_0,
      I2 => dap_sys_flush,
      I3 => HREADY,
      I4 => dap_ext_dsel_reg,
      I5 => dap_hold,
      O => \^en_itcm_dbg_reg[0]_0\
    );
ahb_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => dap_hold,
      I2 => en_itcm_dbg(0),
      I3 => hsel_code_reg,
      I4 => p_0_in(0),
      I5 => ahb_rd_en,
      O => nxt_ahb_rd_en
    );
dap_ext_asel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4000"
    )
        port map (
      I0 => dap_sys_flush,
      I1 => dap_hold,
      I2 => dap_hold_i_4_n_0,
      I3 => HREADY,
      I4 => dap_ext_asel,
      O => dap_ext_asel_reg
    );
dap_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABFFAAAAAAAA"
    )
        port map (
      I0 => dap_start,
      I1 => dap_sys_flush,
      I2 => dap_ext_asel_reg_0,
      I3 => dap_hold_i_4_n_0,
      I4 => HREADYdbgppb,
      I5 => dap_hold,
      O => nxt_dap_hold
    );
dap_hold_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => hsel_code_reg,
      I2 => en_itcm_dbg(0),
      O => dap_hold_i_4_n_0
    );
dap_hold_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_dap_hold,
      Q => dap_hold
    );
dap_sys_flush_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^en_itcm_dbg_reg[0]_0\,
      I1 => dap_sys_flush,
      O => dap_sys_flush_i_1_n_0
    );
dap_sys_flush_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => dap_sys_flush_i_1_n_0,
      PRE => SYSRESETn,
      Q => dap_sys_flush
    );
\en_itcm_dbg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => nxt_en_itcm_dbg(0),
      I1 => htrans_dap(0),
      I2 => \^en_itcm_dbg_reg[0]_0\,
      I3 => en_itcm_dbg(0),
      O => \en_itcm_dbg[0]_i_1_n_0\
    );
\en_itcm_dbg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \en_itcm_dbg[0]_i_1_n_0\,
      Q => en_itcm_dbg(0)
    );
\hprot_dap_reg_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => \HSIZEM_reg[1]\,
      PRE => SYSRESETn,
      Q => \^aprot_reg[0]\
    );
hsel_code_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^en_itcm_dbg_reg[0]_0\,
      I1 => hsel_code_reg,
      O => hsel_code_reg_i_1_n_0
    );
hsel_code_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => hsel_code_reg_i_1_n_0,
      Q => hsel_code_reg
    );
\hsize_dap_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HSIZEM_reg[1]_0\,
      Q => \APROT_reg[2]\
    );
\htrans_dap_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => htrans_dap(0),
      I1 => \^en_itcm_dbg_reg[0]_0\,
      I2 => p_0_in7_in,
      O => \htrans_dap_reg[1]_i_1_n_0\
    );
\htrans_dap_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \htrans_dap_reg[1]_i_1_n_0\,
      Q => p_0_in7_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_sys is
  port (
    \htranscoreppb_reg_reg[1]_0\ : out STD_LOGIC;
    \ADDR_reg[0]\ : out STD_LOGIC;
    dap_ext_asel : out STD_LOGIC;
    dap_ext_dsel_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWRITE_reg : out STD_LOGIC;
    \iWSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ADDR_reg[1]\ : out STD_LOGIC;
    \ASIZE_reg[1]\ : out STD_LOGIC;
    NewAddr : out STD_LOGIC;
    ReadXfer0 : out STD_LOGIC;
    \APROT_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HTRANS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ahb_addr_state_0x_reg[0]\ : out STD_LOGIC;
    dap_hold_reg : out STD_LOGIC;
    HSIZE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 18 downto 0 );
    HADDRsysppb : out STD_LOGIC_VECTOR ( 10 downto 0 );
    nxt_ahb_rd_en_0 : out STD_LOGIC;
    nxt_ahb_wr_en : out STD_LOGIC;
    HTRANScoreext : in STD_LOGIC_VECTOR ( 0 to 0 );
    HCLK : in STD_LOGIC;
    \ahb_addr_state_10_reg[1]\ : in STD_LOGIC;
    HWRITEcore : in STD_LOGIC;
    HPROTcore : in STD_LOGIC_VECTOR ( 0 to 0 );
    dap_sys_flush_reg : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    WREADY : in STD_LOGIC;
    WLAST : in STD_LOGIC;
    \en_itcm_dbg_reg[0]\ : in STD_LOGIC;
    HREADY : in STD_LOGIC;
    \HADDR_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \hsize_1_0_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hsize_dap_reg_reg[1]\ : in STD_LOGIC;
    ahb_rd_en_1 : in STD_LOGIC;
    \biu_addr_31_29_reg_reg[30]\ : in STD_LOGIC;
    \ahb_addr_state_0x_reg[1]\ : in STD_LOGIC;
    \HADDR_reg[18]\ : in STD_LOGIC;
    \haddrcore_reg_reg[12]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_sys : entity is "cm1_dbg_mtx_sys";
end design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_sys;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_sys is
  signal \^addr_reg[0]\ : STD_LOGIC;
  signal \^addr_reg[1]\ : STD_LOGIC;
  signal \^asize_reg[1]\ : STD_LOGIC;
  signal \^awrite_reg\ : STD_LOGIC;
  signal \^newaddr\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal core_start : STD_LOGIC;
  signal \^dap_ext_asel\ : STD_LOGIC;
  signal dap_ext_dsel_i_1_n_0 : STD_LOGIC;
  signal \^dap_ext_dsel_reg_0\ : STD_LOGIC;
  signal haddrcore_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal hprotcore_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal hsizecore_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal htranscoreext_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal htranscoreppb_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^htranscoreppb_reg_reg[1]_0\ : STD_LOGIC;
  signal hwritecore_reg : STD_LOGIC;
  signal \iWSTRB[2]_i_3_n_0\ : STD_LOGIC;
  signal \iWSTRB[3]_i_3_n_0\ : STD_LOGIC;
  signal i_ahb_wr_en_i_3_n_0 : STD_LOGIC;
  signal nxt_core_hold : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDR[10]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ADDR[11]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ADDR[17]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ADDR[19]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ADDR[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ADDR[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ADDR[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ADDR[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ADDR[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ADDR[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ADDR[8]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ADDR[9]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of AWRITE_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of ReadXfer_i_2 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of asel_write_i_2 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of dap_ext_dsel_i_1 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of dap_hold_i_3 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \iWSTRB[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \iWSTRB[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \iWSTRB[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \iWSTRB[3]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of i_ahb_rd_en_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of i_ahb_wr_en_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of i_ahb_wr_en_i_6 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i_haddr_q[10]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i_haddr_q[11]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i_haddr_q[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \i_haddr_q[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_haddr_q[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i_haddr_q[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_haddr_q[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \i_haddr_q[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i_haddr_q[8]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i_haddr_q[9]_i_1\ : label is "soft_lutpair258";
begin
  \ADDR_reg[0]\ <= \^addr_reg[0]\;
  \ADDR_reg[1]\ <= \^addr_reg[1]\;
  \ASIZE_reg[1]\ <= \^asize_reg[1]\;
  AWRITE_reg <= \^awrite_reg\;
  NewAddr <= \^newaddr\;
  Q(18 downto 0) <= \^q\(18 downto 0);
  dap_ext_asel <= \^dap_ext_asel\;
  dap_ext_dsel_reg_0 <= \^dap_ext_dsel_reg_0\;
  \htranscoreppb_reg_reg[1]_0\ <= \^htranscoreppb_reg_reg[1]_0\;
\ADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(0),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(0),
      I3 => \^dap_ext_asel\,
      O => D(0)
    );
\ADDR[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(10),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(10),
      I3 => \^dap_ext_asel\,
      O => D(9)
    );
\ADDR[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(11),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(11),
      I3 => \^dap_ext_asel\,
      O => D(10)
    );
\ADDR[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(12),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(0),
      I3 => \^dap_ext_asel\,
      O => D(11)
    );
\ADDR[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(13),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(1),
      I3 => \^dap_ext_asel\,
      O => D(12)
    );
\ADDR[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(14),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(2),
      I3 => \^dap_ext_asel\,
      O => D(13)
    );
\ADDR[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(15),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(3),
      I3 => \^dap_ext_asel\,
      O => D(14)
    );
\ADDR[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(16),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(4),
      I3 => \^dap_ext_asel\,
      O => D(15)
    );
\ADDR[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(17),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(5),
      I3 => \^dap_ext_asel\,
      O => D(16)
    );
\ADDR[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(18),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(6),
      I3 => \^dap_ext_asel\,
      O => D(17)
    );
\ADDR[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(19),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(19),
      I3 => \^dap_ext_asel\,
      O => D(18)
    );
\ADDR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(1),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(1),
      I3 => \^dap_ext_asel\,
      O => \^addr_reg[1]\
    );
\ADDR[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(20),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(7),
      I3 => \^dap_ext_asel\,
      O => D(19)
    );
\ADDR[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(21),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(8),
      I3 => \^dap_ext_asel\,
      O => D(20)
    );
\ADDR[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(22),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(9),
      I3 => \^dap_ext_asel\,
      O => D(21)
    );
\ADDR[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(23),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(10),
      I3 => \^dap_ext_asel\,
      O => D(22)
    );
\ADDR[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(24),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(11),
      I3 => \^dap_ext_asel\,
      O => D(23)
    );
\ADDR[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(25),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(12),
      I3 => \^dap_ext_asel\,
      O => D(24)
    );
\ADDR[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(26),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(13),
      I3 => \^dap_ext_asel\,
      O => D(25)
    );
\ADDR[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(27),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(14),
      I3 => \^dap_ext_asel\,
      O => D(26)
    );
\ADDR[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(28),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(15),
      I3 => \^dap_ext_asel\,
      O => D(27)
    );
\ADDR[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(29),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(16),
      I3 => \^dap_ext_asel\,
      O => D(28)
    );
\ADDR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(2),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(2),
      I3 => \^dap_ext_asel\,
      O => D(1)
    );
\ADDR[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(30),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(17),
      I3 => \^dap_ext_asel\,
      O => D(29)
    );
\ADDR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => HTRANScoreext(0),
      I1 => \^addr_reg[0]\,
      I2 => htranscoreext_reg(1),
      I3 => \^dap_ext_asel\,
      I4 => \en_itcm_dbg_reg[0]\,
      I5 => HREADY,
      O => \^newaddr\
    );
\ADDR[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(31),
      I1 => \^addr_reg[0]\,
      I2 => \^q\(18),
      I3 => \^dap_ext_asel\,
      O => D(30)
    );
\ADDR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(3),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(3),
      I3 => \^dap_ext_asel\,
      O => D(2)
    );
\ADDR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(4),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(4),
      I3 => \^dap_ext_asel\,
      O => D(3)
    );
\ADDR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(5),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(5),
      I3 => \^dap_ext_asel\,
      O => D(4)
    );
\ADDR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(6),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(6),
      I3 => \^dap_ext_asel\,
      O => D(5)
    );
\ADDR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(7),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(7),
      I3 => \^dap_ext_asel\,
      O => D(6)
    );
\ADDR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(8),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(8),
      I3 => \^dap_ext_asel\,
      O => D(7)
    );
\ADDR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \HADDR_reg[31]\(9),
      I1 => \^addr_reg[0]\,
      I2 => haddrcore_reg(9),
      I3 => \^dap_ext_asel\,
      O => D(8)
    );
\APROT[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001DFF1D"
    )
        port map (
      I0 => HPROTcore(0),
      I1 => \^addr_reg[0]\,
      I2 => hprotcore_reg(0),
      I3 => \^dap_ext_asel\,
      I4 => \hsize_dap_reg_reg[1]\,
      O => \APROT_reg[2]\(0)
    );
\ASIZE[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \hsize_1_0_reg[1]\(0),
      I1 => \^addr_reg[0]\,
      I2 => hsizecore_reg(0),
      I3 => \^dap_ext_asel\,
      O => HSIZE(0)
    );
\ASIZE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \hsize_dap_reg_reg[1]\,
      I1 => \^dap_ext_asel\,
      I2 => hsizecore_reg(1),
      I3 => \^addr_reg[0]\,
      I4 => \hsize_1_0_reg[1]\(1),
      O => \^asize_reg[1]\
    );
AWRITE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \^dap_ext_asel\,
      I1 => hwritecore_reg,
      I2 => \^addr_reg[0]\,
      I3 => HWRITEcore,
      I4 => \^newaddr\,
      O => \^awrite_reg\
    );
AhbDataValid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \en_itcm_dbg_reg[0]\,
      I1 => \^dap_ext_asel\,
      I2 => htranscoreext_reg(1),
      I3 => \^addr_reg[0]\,
      I4 => HTRANScoreext(0),
      O => HTRANS(0)
    );
ReadXfer_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \^newaddr\,
      I1 => \^dap_ext_asel\,
      I2 => hwritecore_reg,
      I3 => \^addr_reg[0]\,
      I4 => HWRITEcore,
      O => ReadXfer0
    );
asel_write_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => HREADY,
      I1 => \^addr_reg[0]\,
      I2 => \^dap_ext_dsel_reg_0\,
      O => \ahb_addr_state_0x_reg[0]\
    );
core_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B830000000"
    )
        port map (
      I0 => \^dap_ext_asel\,
      I1 => HREADY,
      I2 => \^dap_ext_dsel_reg_0\,
      I3 => htranscoreext_reg(1),
      I4 => \^addr_reg[0]\,
      I5 => HTRANScoreext(0),
      O => nxt_core_hold
    );
core_hold_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => nxt_core_hold,
      Q => \^addr_reg[0]\
    );
dap_ext_asel_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => dap_sys_flush_reg,
      Q => \^dap_ext_asel\
    );
dap_ext_dsel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dap_ext_asel\,
      I1 => HREADY,
      I2 => \^dap_ext_dsel_reg_0\,
      O => dap_ext_dsel_i_1_n_0
    );
dap_ext_dsel_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => dap_ext_dsel_i_1_n_0,
      Q => \^dap_ext_dsel_reg_0\
    );
dap_hold_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dap_ext_asel\,
      I1 => HREADY,
      O => dap_hold_reg
    );
\haddrcore_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(0),
      Q => haddrcore_reg(0)
    );
\haddrcore_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(10),
      Q => haddrcore_reg(10)
    );
\haddrcore_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(11),
      Q => haddrcore_reg(11)
    );
\haddrcore_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(12),
      Q => \^q\(0)
    );
\haddrcore_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(13),
      Q => \^q\(1)
    );
\haddrcore_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(14),
      Q => \^q\(2)
    );
\haddrcore_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(15),
      Q => \^q\(3)
    );
\haddrcore_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(16),
      Q => \^q\(4)
    );
\haddrcore_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(17),
      Q => \^q\(5)
    );
\haddrcore_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(18),
      Q => \^q\(6)
    );
\haddrcore_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(19),
      Q => haddrcore_reg(19)
    );
\haddrcore_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(1),
      Q => haddrcore_reg(1)
    );
\haddrcore_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(20),
      Q => \^q\(7)
    );
\haddrcore_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(21),
      Q => \^q\(8)
    );
\haddrcore_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(22),
      Q => \^q\(9)
    );
\haddrcore_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(23),
      Q => \^q\(10)
    );
\haddrcore_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(24),
      Q => \^q\(11)
    );
\haddrcore_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(25),
      Q => \^q\(12)
    );
\haddrcore_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(26),
      Q => \^q\(13)
    );
\haddrcore_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(27),
      Q => \^q\(14)
    );
\haddrcore_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(28),
      Q => \^q\(15)
    );
\haddrcore_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(29),
      Q => \^q\(16)
    );
\haddrcore_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(2),
      Q => haddrcore_reg(2)
    );
\haddrcore_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(30),
      Q => \^q\(17)
    );
\haddrcore_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(31),
      Q => \^q\(18)
    );
\haddrcore_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(3),
      Q => haddrcore_reg(3)
    );
\haddrcore_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(4),
      Q => haddrcore_reg(4)
    );
\haddrcore_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(5),
      Q => haddrcore_reg(5)
    );
\haddrcore_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(6),
      Q => haddrcore_reg(6)
    );
\haddrcore_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(7),
      Q => haddrcore_reg(7)
    );
\haddrcore_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(8),
      Q => haddrcore_reg(8)
    );
\haddrcore_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \HADDR_reg[31]\(9),
      Q => haddrcore_reg(9)
    );
\hprotcore_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => HPROTcore(0),
      Q => hprotcore_reg(0)
    );
\hsizecore_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \hsize_1_0_reg[1]\(0),
      Q => hsizecore_reg(0)
    );
\hsizecore_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \hsize_1_0_reg[1]\(1),
      Q => hsizecore_reg(1)
    );
\htranscoreext_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FCC5555"
    )
        port map (
      I0 => ahb_rd_en_1,
      I1 => HREADY,
      I2 => \^addr_reg[0]\,
      I3 => \^dap_ext_dsel_reg_0\,
      I4 => \biu_addr_31_29_reg_reg[30]\,
      I5 => \ahb_addr_state_0x_reg[1]\,
      O => core_start
    );
\htranscoreext_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => HTRANScoreext(0),
      Q => htranscoreext_reg(1)
    );
\htranscoreppb_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => \ahb_addr_state_10_reg[1]\,
      Q => htranscoreppb_reg(1)
    );
hwritecore_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => core_start,
      CLR => \^htranscoreppb_reg_reg[1]_0\,
      D => HWRITEcore,
      Q => hwritecore_reg
    );
\iWSTRB[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^awrite_reg\,
      I1 => \^addr_reg[1]\,
      I2 => \iWSTRB[2]_i_3_n_0\,
      I3 => \^asize_reg[1]\,
      O => \iWSTRB_reg[3]\(0)
    );
\iWSTRB[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^awrite_reg\,
      I1 => \^addr_reg[1]\,
      I2 => \iWSTRB[3]_i_3_n_0\,
      I3 => \^asize_reg[1]\,
      O => \iWSTRB_reg[3]\(1)
    );
\iWSTRB[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^awrite_reg\,
      I1 => \^addr_reg[1]\,
      I2 => \iWSTRB[2]_i_3_n_0\,
      I3 => \^asize_reg[1]\,
      O => \iWSTRB_reg[3]\(2)
    );
\iWSTRB[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000A0C0C"
    )
        port map (
      I0 => haddrcore_reg(0),
      I1 => \HADDR_reg[31]\(0),
      I2 => \^dap_ext_asel\,
      I3 => hsizecore_reg(0),
      I4 => \^addr_reg[0]\,
      I5 => \hsize_1_0_reg[1]\(0),
      O => \iWSTRB[2]_i_3_n_0\
    );
\iWSTRB[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^awrite_reg\,
      I1 => WREADY,
      I2 => WLAST,
      O => E(0)
    );
\iWSTRB[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^awrite_reg\,
      I1 => \^addr_reg[1]\,
      I2 => \iWSTRB[3]_i_3_n_0\,
      I3 => \^asize_reg[1]\,
      O => \iWSTRB_reg[3]\(3)
    );
\iWSTRB[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => haddrcore_reg(0),
      I1 => \HADDR_reg[31]\(0),
      I2 => \^dap_ext_asel\,
      I3 => hsizecore_reg(0),
      I4 => \^addr_reg[0]\,
      I5 => \hsize_1_0_reg[1]\(0),
      O => \iWSTRB[3]_i_3_n_0\
    );
i_ahb_rd_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => HWRITEcore,
      I1 => \^addr_reg[0]\,
      I2 => hwritecore_reg,
      I3 => i_ahb_wr_en_i_3_n_0,
      O => nxt_ahb_rd_en_0
    );
i_ahb_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => HWRITEcore,
      I1 => \^addr_reg[0]\,
      I2 => hwritecore_reg,
      I3 => i_ahb_wr_en_i_3_n_0,
      O => nxt_ahb_wr_en
    );
i_ahb_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFFFFFFFFFFFF"
    )
        port map (
      I0 => \ahb_addr_state_10_reg[1]\,
      I1 => \^addr_reg[0]\,
      I2 => htranscoreppb_reg(1),
      I3 => ahb_rd_en_1,
      I4 => \HADDR_reg[18]\,
      I5 => \haddrcore_reg_reg[12]_0\,
      O => i_ahb_wr_en_i_3_n_0
    );
i_ahb_wr_en_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(19),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(19),
      O => HADDRsysppb(10)
    );
\i_haddr_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(10),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(10),
      O => HADDRsysppb(8)
    );
\i_haddr_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(11),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(11),
      O => HADDRsysppb(9)
    );
\i_haddr_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(2),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(2),
      O => HADDRsysppb(0)
    );
\i_haddr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(3),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(3),
      O => HADDRsysppb(1)
    );
\i_haddr_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(4),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(4),
      O => HADDRsysppb(2)
    );
\i_haddr_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(5),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(5),
      O => HADDRsysppb(3)
    );
\i_haddr_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(6),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(6),
      O => HADDRsysppb(4)
    );
\i_haddr_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(7),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(7),
      O => HADDRsysppb(5)
    );
\i_haddr_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(8),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(8),
      O => HADDRsysppb(6)
    );
\i_haddr_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => haddrcore_reg(9),
      I1 => \^addr_reg[0]\,
      I2 => \HADDR_reg[31]\(9),
      O => HADDRsysppb(7)
    );
reset_sync_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^htranscoreppb_reg_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dbg_tcm is
  port (
    HREADYdbgppb : out STD_LOGIC;
    ahb_rd_en : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_ahb_rd_en : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dbg_tcm : entity is "cm1_dbg_tcm";
end design_1_CORTEXM1_AXI_0_0_cm1_dbg_tcm;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dbg_tcm is
  signal \^ahb_rd_en\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ahb_rd_en <= \^ahb_rd_en\;
  p_0_in(0) <= \^p_0_in\(0);
ahb_rd_data_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \^ahb_rd_en\,
      Q => \^p_0_in\(0)
    );
ahb_rd_en_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_ahb_rd_en,
      Q => \^ahb_rd_en\
    );
dap_hold_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ahb_rd_en\,
      I1 => \^p_0_in\(0),
      O => HREADYdbgppb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_decoder is
  port (
    \imm_held_reg[0]_0\ : out STD_LOGIC;
    \en_itcm_core_reg[1]\ : out STD_LOGIC;
    \imm_ex_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    msr_ex_reg : out STD_LOGIC;
    any_dsb_ex_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    nxt_write_sp : out STD_LOGIC;
    \wptr_ex_reg[2]\ : out STD_LOGIC;
    \wptr_ex_reg[0]\ : out STD_LOGIC;
    last_uncond_phase_ex_reg : out STD_LOGIC;
    two_phase_de : out STD_LOGIC;
    nxt_w_phase_ex : out STD_LOGIC;
    first_ex_phase_reg : out STD_LOGIC;
    \imm_ex_reg[29]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    use_branch : out STD_LOGIC;
    \wptr_ex_reg[3]\ : out STD_LOGIC;
    \wptr_decoded_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    b_use_pc : out STD_LOGIC;
    \wptr_ex_reg[1]\ : out STD_LOGIC;
    last_phase_ex1 : out STD_LOGIC;
    \rptr_b_ex_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rptr_b_ex_reg[3]_0\ : out STD_LOGIC;
    \rptr_b_ex_reg[2]\ : out STD_LOGIC;
    \rptr_b_ex_reg[1]\ : out STD_LOGIC;
    \rptr_b_ex_reg[0]\ : out STD_LOGIC;
    undef : out STD_LOGIC;
    \rf0_mux_ctl_ex_reg[1]\ : out STD_LOGIC;
    \xpsr_m_ctl_ex_reg[2]_0\ : out STD_LOGIC;
    use_mrs : out STD_LOGIC;
    stm_push_ex_reg : out STD_LOGIC;
    \wdata_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xpsr_mask_ex : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in2_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_file_a_reg[15][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    c_flag_wf_reg : out STD_LOGIC;
    v_flag_wf_reg : out STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    first32_ex_reg : in STD_LOGIC;
    kill_instr_de : in STD_LOGIC;
    \instr_de_reg[13]\ : in STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    \wptr_ex_reg[2]_0\ : in STD_LOGIC;
    \wptr_ex_reg[0]_0\ : in STD_LOGIC;
    \instr_de_reg[12]\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    br_lr_ex_reg : in STD_LOGIC;
    sbit_ex_reg : in STD_LOGIC;
    last_uncond_phase_ex_reg_0 : in STD_LOGIC;
    first32_ex_reg_0 : in STD_LOGIC;
    use_imm : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \instr_de_reg[13]_0\ : in STD_LOGIC;
    \instr_de_reg[15]\ : in STD_LOGIC;
    \instr_de_reg[1]\ : in STD_LOGIC;
    \instr_de_reg[11]\ : in STD_LOGIC;
    \instr_de_reg[12]_0\ : in STD_LOGIC;
    \instr_de_reg[14]\ : in STD_LOGIC;
    \instr_de_reg[13]_1\ : in STD_LOGIC;
    wptr_ex2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]_0\ : in STD_LOGIC;
    br_lr_ex : in STD_LOGIC;
    \wptr_decoded_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wptr_sel_ex1 : in STD_LOGIC;
    reg_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    micro_code_de_reg : in STD_LOGIC;
    micro_code_de_reg_0 : in STD_LOGIC;
    \instr_de_reg[13]_2\ : in STD_LOGIC;
    \instr_de_reg[10]\ : in STD_LOGIC;
    rptr_b_ex : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \instr_de_reg[12]_1\ : in STD_LOGIC;
    stm_push_ex : in STD_LOGIC;
    \rptr_b_ex2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_de_reg[9]\ : in STD_LOGIC;
    \instr_de_reg[1]_0\ : in STD_LOGIC;
    \instr_de_reg[10]_0\ : in STD_LOGIC;
    \instr_de_reg[8]\ : in STD_LOGIC;
    \instr_de_reg[13]_3\ : in STD_LOGIC;
    \instr_de_reg[8]_0\ : in STD_LOGIC;
    \instr_de_reg[0]\ : in STD_LOGIC;
    \instr_de_reg[10]_1\ : in STD_LOGIC;
    \instr_de_reg[2]\ : in STD_LOGIC;
    \instr_de_reg[9]_0\ : in STD_LOGIC;
    force_hf_reg : in STD_LOGIC;
    use_control_ex : in STD_LOGIC;
    active_sp : in STD_LOGIC;
    \cond_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bcc_first_ex : in STD_LOGIC;
    v_flag : in STD_LOGIC;
    n_flag : in STD_LOGIC;
    z_flag : in STD_LOGIC;
    c_flag : in STD_LOGIC;
    b_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wdata_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hold_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_dbg_wdata_sel_ex_reg : in STD_LOGIC;
    mem_w_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_r_data_u : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rf1_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mult_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shift_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lu_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hold_reg1_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rf0_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wdata_mux_ctl_ex_reg[1]\ : in STD_LOGIC;
    use_flags_ex_reg : in STD_LOGIC;
    pre_update_c_ex : in STD_LOGIC;
    last_uncond_phase_ex_reg_1 : in STD_LOGIC;
    c_flag_wf : in STD_LOGIC;
    pre_update_v_ex : in STD_LOGIC;
    v_flag_wf : in STD_LOGIC;
    adv_de_to_ex : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_decoder : entity is "cm1_decoder";
end design_1_CORTEXM1_AXI_0_0_cm1_decoder;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_decoder is
  signal au_b_use_pc_ex_i_2_n_0 : STD_LOGIC;
  signal branch_ex_i_3_n_0 : STD_LOGIC;
  signal first_ex_phase_i_3_n_0 : STD_LOGIC;
  signal first_ex_phase_i_4_n_0 : STD_LOGIC;
  signal \^first_ex_phase_reg\ : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_12_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_14_n_0 : STD_LOGIC;
  signal \^imm_ex_reg[18]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^imm_held_reg[0]_0\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[0]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[1]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[2]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[3]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[5]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[7]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[8]\ : STD_LOGIC;
  signal \imm_held_reg_n_0_[9]\ : STD_LOGIC;
  signal int_fault_ex_i_13_n_0 : STD_LOGIC;
  signal int_fault_ex_i_15_n_0 : STD_LOGIC;
  signal int_fault_ex_i_6_n_0 : STD_LOGIC;
  signal int_fault_ex_i_8_n_0 : STD_LOGIC;
  signal int_fault_ex_i_9_n_0 : STD_LOGIC;
  signal \^last_phase_ex1\ : STD_LOGIC;
  signal nxt_wptr_ex : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_1_in : STD_LOGIC;
  signal \^reg_file_a_reg[15][31]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rptr_b_de : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rptr_b_ex_reg[0]\ : STD_LOGIC;
  signal \^rptr_b_ex_reg[1]\ : STD_LOGIC;
  signal \^rptr_b_ex_reg[2]\ : STD_LOGIC;
  signal \^rptr_b_ex_reg[3]_0\ : STD_LOGIC;
  signal \^two_phase_de\ : STD_LOGIC;
  signal two_phase_ex_i_6_n_0 : STD_LOGIC;
  signal \u_dp/rf0_mux_out\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal \u_dp/wdata_mux\ : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal w_enable_de : STD_LOGIC;
  signal \^wdata_reg[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wptr_de__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^wptr_decoded_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wptr_ex_reg[0]\ : STD_LOGIC;
  signal \^wptr_ex_reg[2]\ : STD_LOGIC;
  signal xpsr_ex : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \xpsr_m_ctl_ex[0]_i_1_n_0\ : STD_LOGIC;
  signal \xpsr_m_ctl_ex[1]_i_2_n_0\ : STD_LOGIC;
  signal \^xpsr_m_ctl_ex_reg[2]_0\ : STD_LOGIC;
  signal xpsr_mask_ctl : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of au_b_use_pc_ex_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of branch_ex_i_3 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dp_ipsr_1to0[1]_i_9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_0_0_i_35\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_12 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_14 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of int_fault_ex_i_15 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of int_fault_ex_i_9 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of msr_ex_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rf0_mux_ctl_ex[1]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rptr_b_ex2[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rptr_b_ex2[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rptr_b_ex2[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rptr_b_ex2[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rptr_b_ex[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rptr_b_ex[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rptr_b_ex[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rptr_b_ex[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of two_phase_ex_i_6 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wdata_mux_ctl_ex[1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \xpsr_m_ctl_ex[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xpsr_m_ctl_ex[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xpsr_m_ctl_ex[1]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \xpsr_m_ctl_ex[2]_i_2\ : label is "soft_lutpair49";
begin
  first_ex_phase_reg <= \^first_ex_phase_reg\;
  \imm_ex_reg[18]\(1 downto 0) <= \^imm_ex_reg[18]\(1 downto 0);
  \imm_held_reg[0]_0\ <= \^imm_held_reg[0]_0\;
  last_phase_ex1 <= \^last_phase_ex1\;
  \reg_file_a_reg[15][31]\(3 downto 0) <= \^reg_file_a_reg[15][31]\(3 downto 0);
  \rptr_b_ex_reg[0]\ <= \^rptr_b_ex_reg[0]\;
  \rptr_b_ex_reg[1]\ <= \^rptr_b_ex_reg[1]\;
  \rptr_b_ex_reg[2]\ <= \^rptr_b_ex_reg[2]\;
  \rptr_b_ex_reg[3]_0\ <= \^rptr_b_ex_reg[3]_0\;
  two_phase_de <= \^two_phase_de\;
  \wdata_reg[1]\(2 downto 0) <= \^wdata_reg[1]\(2 downto 0);
  \wptr_decoded_reg[3]\(3 downto 0) <= \^wptr_decoded_reg[3]\(3 downto 0);
  \wptr_ex_reg[0]\ <= \^wptr_ex_reg[0]\;
  \wptr_ex_reg[2]\ <= \^wptr_ex_reg[2]\;
  \xpsr_m_ctl_ex_reg[2]_0\ <= \^xpsr_m_ctl_ex_reg[2]_0\;
any_dsb_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(14),
      I2 => first32_ex_reg,
      I3 => \^imm_ex_reg[18]\(1),
      I4 => \imm_held_reg_n_0_[5]\,
      I5 => kill_instr_de,
      O => any_dsb_ex_reg
    );
au_b_use_pc_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888888888"
    )
        port map (
      I0 => au_b_use_pc_ex_i_2_n_0,
      I1 => first32_ex_reg,
      I2 => \instr_de_reg[13]_2\,
      I3 => Q(11),
      I4 => Q(14),
      I5 => \instr_de_reg[10]\,
      O => b_use_pc
    );
au_b_use_pc_ex_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(5),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => Q(14),
      O => au_b_use_pc_ex_i_2_n_0
    );
branch_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => branch_ex_i_3_n_0,
      I1 => first32_ex_reg,
      I2 => \instr_de_reg[13]_1\,
      I3 => Q(14),
      I4 => Q(11),
      I5 => Q(12),
      O => use_branch
    );
branch_ex_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(12),
      I1 => Q(5),
      I2 => \imm_held_reg_n_0_[5]\,
      I3 => \^imm_ex_reg[18]\(1),
      O => branch_ex_i_3_n_0
    );
c_flag_wf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \^reg_file_a_reg[15][31]\(1),
      I1 => use_flags_ex_reg,
      I2 => pre_update_c_ex,
      I3 => last_uncond_phase_ex_reg_1,
      I4 => c_flag_wf,
      O => c_flag_wf_reg
    );
\dp_ipsr_1to0[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wdata_reg[1]\(2),
      I1 => \^wdata_reg[1]\(0),
      O => xpsr_mask_ex(0)
    );
\en_itcm_core[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(5),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => Q(14),
      I4 => first32_ex_reg,
      I5 => kill_instr_de,
      O => \en_itcm_core_reg[1]\
    );
first_ex_phase_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => \^last_phase_ex1\,
      O => \^first_ex_phase_reg\
    );
first_ex_phase_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D200"
    )
        port map (
      I0 => first_ex_phase_i_3_n_0,
      I1 => first_ex_phase_i_4_n_0,
      I2 => \cond_ex_reg[3]\(0),
      I3 => bcc_first_ex,
      O => \^last_phase_ex1\
    );
first_ex_phase_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F6F7C2"
    )
        port map (
      I0 => z_flag,
      I1 => \cond_ex_reg[3]\(3),
      I2 => \cond_ex_reg[3]\(1),
      I3 => \cond_ex_reg[3]\(2),
      I4 => c_flag,
      O => first_ex_phase_i_3_n_0
    );
first_ex_phase_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54409B80"
    )
        port map (
      I0 => v_flag,
      I1 => \cond_ex_reg[3]\(3),
      I2 => \cond_ex_reg[3]\(1),
      I3 => \cond_ex_reg[3]\(2),
      I4 => n_flag,
      O => first_ex_phase_i_4_n_0
    );
\genblk3[1].ram_block_reg_0_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32023202FECE3202"
    )
        port map (
      I0 => b_reg_0(0),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => xpsr_ex(1),
      I4 => \hold_reg2_reg[31]\(0),
      I5 => i_dbg_wdata_sel_ex_reg,
      O => p_1_in2_in(0)
    );
\genblk3[1].ram_block_reg_0_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66600060"
    )
        port map (
      I0 => \^wdata_reg[1]\(0),
      I1 => \^wdata_reg[1]\(2),
      I2 => force_hf_reg,
      I3 => use_control_ex,
      I4 => active_sp,
      O => xpsr_ex(1)
    );
\genblk3[1].ram_block_reg_3_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(3),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(31),
      O => p_1_in2_in(4)
    );
\genblk3[1].ram_block_reg_3_1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => c_flag,
      I1 => \^wdata_reg[1]\(2),
      I2 => \^wdata_reg[1]\(1),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[31]\(2),
      I5 => i_dbg_wdata_sel_ex_reg,
      O => \u_dp/wdata_mux\(29)
    );
\genblk3[1].ram_block_reg_3_1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => v_flag,
      I1 => \^wdata_reg[1]\(2),
      I2 => \^wdata_reg[1]\(1),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[31]\(1),
      I5 => i_dbg_wdata_sel_ex_reg,
      O => \u_dp/wdata_mux\(28)
    );
\genblk3[1].ram_block_reg_3_1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(2),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(30),
      O => p_1_in2_in(3)
    );
\genblk3[1].ram_block_reg_3_1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(1),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(29),
      O => p_1_in2_in(2)
    );
\genblk3[1].ram_block_reg_3_1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(0),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(28),
      O => p_1_in2_in(1)
    );
\genblk3[1].ram_block_reg_3_1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => n_flag,
      I1 => \^wdata_reg[1]\(2),
      I2 => \^wdata_reg[1]\(1),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[31]\(4),
      I5 => i_dbg_wdata_sel_ex_reg,
      O => \u_dp/wdata_mux\(31)
    );
\genblk3[1].ram_block_reg_3_1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => z_flag,
      I1 => \^wdata_reg[1]\(2),
      I2 => \^wdata_reg[1]\(1),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[31]\(3),
      I5 => i_dbg_wdata_sel_ex_reg,
      O => \u_dp/wdata_mux\(30)
    );
i_nvic_excpt_svc_valid_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55515511"
    )
        port map (
      I0 => i_nvic_excpt_svc_valid_i_14_n_0,
      I1 => Q(6),
      I2 => Q(4),
      I3 => int_fault_ex_i_15_n_0,
      I4 => Q(5),
      O => i_nvic_excpt_svc_valid_i_12_n_0
    );
i_nvic_excpt_svc_valid_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => Q(12),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => \^imm_ex_reg[18]\(0),
      O => i_nvic_excpt_svc_valid_i_14_n_0
    );
i_nvic_excpt_svc_valid_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAAAAA2AAAA"
    )
        port map (
      I0 => first32_ex_reg,
      I1 => int_fault_ex_i_8_n_0,
      I2 => Q(12),
      I3 => i_nvic_excpt_svc_valid_i_12_n_0,
      I4 => Q(15),
      I5 => Q(14),
      O => stm_push_ex_reg
    );
\i_tck_lvl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^imm_held_reg[0]_0\
    );
\imm_ex[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[0]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(0)
    );
\imm_ex[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[1]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(1)
    );
\imm_ex[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[2]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(2)
    );
\imm_ex[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[3]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(3)
    );
\imm_ex[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \^imm_ex_reg[18]\(0),
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(4)
    );
\imm_ex[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[5]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(5)
    );
\imm_ex[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(6)
    );
\imm_ex[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[7]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(7)
    );
\imm_ex[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[8]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(8)
    );
\imm_ex[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => \imm_held_reg_n_0_[9]\,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(9)
    );
\imm_ex[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008AAAA00000000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => Q(11),
      I3 => p_1_in,
      I4 => first32_ex_reg_0,
      I5 => use_imm,
      O => \imm_ex_reg[29]\(10)
    );
\imm_ex[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008AAAA00000000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => Q(13),
      I3 => p_1_in,
      I4 => first32_ex_reg_0,
      I5 => use_imm,
      O => \imm_ex_reg[29]\(11)
    );
\imm_ex[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => first32_ex_reg,
      I2 => p_1_in,
      I3 => first32_ex_reg_0,
      I4 => use_imm,
      O => \imm_ex_reg[29]\(12)
    );
\imm_held_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(0),
      Q => \imm_held_reg_n_0_[0]\
    );
\imm_held_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(10),
      Q => p_1_in
    );
\imm_held_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(1),
      Q => \imm_held_reg_n_0_[1]\
    );
\imm_held_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(2),
      Q => \imm_held_reg_n_0_[2]\
    );
\imm_held_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(3),
      Q => \imm_held_reg_n_0_[3]\
    );
\imm_held_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(4),
      Q => \^imm_ex_reg[18]\(0)
    );
\imm_held_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(5),
      Q => \imm_held_reg_n_0_[5]\
    );
\imm_held_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(6),
      Q => \^imm_ex_reg[18]\(1)
    );
\imm_held_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(7),
      Q => \imm_held_reg_n_0_[7]\
    );
\imm_held_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(8),
      Q => \imm_held_reg_n_0_[8]\
    );
\imm_held_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]_0\,
      D => Q(9),
      Q => \imm_held_reg_n_0_[9]\
    );
int_fault_ex_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => Q(14),
      I1 => p_1_in,
      I2 => \imm_held_reg_n_0_[8]\,
      I3 => \imm_held_reg_n_0_[7]\,
      I4 => \imm_held_reg_n_0_[9]\,
      O => int_fault_ex_i_13_n_0
    );
int_fault_ex_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(7),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => \^imm_ex_reg[18]\(0),
      O => int_fault_ex_i_15_n_0
    );
int_fault_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF30FFAA00AA00"
    )
        port map (
      I0 => \instr_de_reg[12]_1\,
      I1 => Q(14),
      I2 => Q(12),
      I3 => Q(15),
      I4 => int_fault_ex_i_6_n_0,
      I5 => first32_ex_reg,
      O => undef
    );
int_fault_ex_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070705050705"
    )
        port map (
      I0 => int_fault_ex_i_8_n_0,
      I1 => int_fault_ex_i_9_n_0,
      I2 => Q(12),
      I3 => \imm_held_reg_n_0_[5]\,
      I4 => \^imm_ex_reg[18]\(1),
      I5 => \^imm_ex_reg[18]\(0),
      O => int_fault_ex_i_6_n_0
    );
int_fault_ex_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0B0A"
    )
        port map (
      I0 => \imm_held_reg_n_0_[5]\,
      I1 => \^imm_ex_reg[18]\(1),
      I2 => int_fault_ex_i_13_n_0,
      I3 => Q(11),
      I4 => Q(10),
      I5 => \instr_de_reg[9]_0\,
      O => int_fault_ex_i_8_n_0
    );
int_fault_ex_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1300"
    )
        port map (
      I0 => Q(5),
      I1 => int_fault_ex_i_15_n_0,
      I2 => Q(4),
      I3 => Q(6),
      O => int_fault_ex_i_9_n_0
    );
last_uncond_phase_ex_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \instr_de_reg[12]\,
      I1 => first32_ex_reg,
      I2 => \^two_phase_de\,
      I3 => p_10_in,
      O => last_uncond_phase_ex_reg
    );
msr_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q(14),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => first32_ex_reg,
      I3 => kill_instr_de,
      O => msr_ex_reg
    );
\reg_file_a[15][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(0),
      I1 => O(0),
      I2 => \u_dp/rf0_mux_out\(28),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(0),
      O => \^reg_file_a_reg[15][31]\(0)
    );
\reg_file_a[15][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(0),
      I1 => lu_out(0),
      I2 => \hold_reg1_reg[31]\(0),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(28),
      O => \u_dp/rf0_mux_out\(28)
    );
\reg_file_a[15][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(1),
      I1 => O(1),
      I2 => \u_dp/rf0_mux_out\(29),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(1),
      O => \^reg_file_a_reg[15][31]\(1)
    );
\reg_file_a[15][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(1),
      I1 => lu_out(1),
      I2 => \hold_reg1_reg[31]\(1),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(29),
      O => \u_dp/rf0_mux_out\(29)
    );
\reg_file_a[15][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(2),
      I1 => O(2),
      I2 => \u_dp/rf0_mux_out\(30),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(2),
      O => \^reg_file_a_reg[15][31]\(2)
    );
\reg_file_a[15][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(2),
      I1 => lu_out(2),
      I2 => \hold_reg1_reg[31]\(2),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(30),
      O => \u_dp/rf0_mux_out\(30)
    );
\reg_file_a[15][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(3),
      I1 => O(3),
      I2 => \u_dp/rf0_mux_out\(31),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(3),
      O => \^reg_file_a_reg[15][31]\(3)
    );
\reg_file_a[15][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(3),
      I1 => lu_out(3),
      I2 => \hold_reg1_reg[31]\(3),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(31),
      O => \u_dp/rf0_mux_out\(31)
    );
\rf0_mux_ctl_ex[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in,
      I1 => \^imm_ex_reg[18]\(1),
      I2 => Q(14),
      O => \rf0_mux_ctl_ex_reg[1]\
    );
\rptr_b_ex2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \instr_de_reg[13]\,
      I2 => rptr_b_de(0),
      O => D(0)
    );
\rptr_b_ex2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \imm_held_reg_n_0_[5]\,
      I1 => \imm_held_reg_n_0_[0]\,
      I2 => first32_ex_reg,
      I3 => \instr_de_reg[8]_0\,
      I4 => Q(15),
      I5 => \instr_de_reg[0]\,
      O => rptr_b_de(0)
    );
\rptr_b_ex2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \instr_de_reg[13]\,
      I2 => rptr_b_de(1),
      O => D(1)
    );
\rptr_b_ex2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \imm_held_reg_n_0_[1]\,
      I3 => first32_ex_reg,
      I4 => \instr_de_reg[9]\,
      O => rptr_b_de(1)
    );
\rptr_b_ex2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \instr_de_reg[13]\,
      I2 => rptr_b_de(2),
      O => D(2)
    );
\rptr_b_ex2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \imm_held_reg_n_0_[5]\,
      I1 => \imm_held_reg_n_0_[2]\,
      I2 => first32_ex_reg,
      I3 => \instr_de_reg[10]_1\,
      I4 => Q(15),
      I5 => \instr_de_reg[2]\,
      O => rptr_b_de(2)
    );
\rptr_b_ex2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rptr_b_de(3),
      I1 => \instr_de_reg[13]\,
      O => D(3)
    );
\rptr_b_ex2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \imm_held_reg_n_0_[5]\,
      I1 => \imm_held_reg_n_0_[3]\,
      I2 => first32_ex_reg,
      I3 => \instr_de_reg[13]_3\,
      O => rptr_b_de(3)
    );
\rptr_b_ex[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_b_ex_reg[0]\,
      I1 => biu_rdy,
      I2 => rptr_b_ex(0),
      O => \rptr_b_ex_reg[3]\(0)
    );
\rptr_b_ex[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rptr_b_de(0),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => reg_sel(0),
      I3 => stm_push_ex,
      I4 => \rptr_b_ex2_reg[3]\(0),
      O => \^rptr_b_ex_reg[0]\
    );
\rptr_b_ex[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_b_ex_reg[1]\,
      I1 => biu_rdy,
      I2 => rptr_b_ex(1),
      O => \rptr_b_ex_reg[3]\(1)
    );
\rptr_b_ex[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rptr_b_de(1),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => reg_sel(1),
      I3 => stm_push_ex,
      I4 => \rptr_b_ex2_reg[3]\(1),
      O => \^rptr_b_ex_reg[1]\
    );
\rptr_b_ex[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_b_ex_reg[2]\,
      I1 => biu_rdy,
      I2 => rptr_b_ex(2),
      O => \rptr_b_ex_reg[3]\(2)
    );
\rptr_b_ex[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rptr_b_de(2),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => reg_sel(2),
      I3 => stm_push_ex,
      I4 => \rptr_b_ex2_reg[3]\(2),
      O => \^rptr_b_ex_reg[2]\
    );
\rptr_b_ex[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_b_ex_reg[3]_0\,
      I1 => biu_rdy,
      I2 => rptr_b_ex(3),
      O => \rptr_b_ex_reg[3]\(3)
    );
\rptr_b_ex[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rptr_b_de(3),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => reg_sel(3),
      I3 => stm_push_ex,
      I4 => \rptr_b_ex2_reg[3]\(3),
      O => \^rptr_b_ex_reg[3]_0\
    );
two_phase_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \instr_de_reg[15]\,
      I1 => \instr_de_reg[1]\,
      I2 => \instr_de_reg[11]\,
      I3 => \instr_de_reg[12]_0\,
      I4 => two_phase_ex_i_6_n_0,
      I5 => \instr_de_reg[14]\,
      O => \^two_phase_de\
    );
two_phase_ex_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(5),
      I2 => \imm_held_reg_n_0_[5]\,
      I3 => \^imm_ex_reg[18]\(1),
      I4 => first32_ex_reg,
      O => two_phase_ex_i_6_n_0
    );
v_flag_wf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \^reg_file_a_reg[15][31]\(0),
      I1 => use_flags_ex_reg,
      I2 => pre_update_v_ex,
      I3 => last_uncond_phase_ex_reg_1,
      I4 => v_flag_wf,
      O => v_flag_wf_reg
    );
w_phase_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => w_enable_de,
      I1 => kill_instr_de,
      I2 => \^first_ex_phase_reg\,
      I3 => br_lr_ex_reg,
      I4 => sbit_ex_reg,
      O => nxt_w_phase_ex
    );
w_phase_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => p_0_in,
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => \^imm_ex_reg[18]\(1),
      I3 => Q(14),
      I4 => first32_ex_reg,
      I5 => \instr_de_reg[13]_0\,
      O => w_enable_de
    );
\wdata_mux_ctl_ex[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => first32_ex_reg,
      I1 => Q(14),
      I2 => \^imm_ex_reg[18]\(1),
      O => use_mrs
    );
\wptr_decoded[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(8),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => first32_ex_reg,
      I3 => \instr_de_reg[8]\,
      O => \^wptr_decoded_reg[3]\(0)
    );
\wptr_decoded[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(9),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => p_2_in(0),
      I3 => first32_ex_reg,
      I4 => \instr_de_reg[1]_0\,
      O => \^wptr_decoded_reg[3]\(1)
    );
\wptr_decoded[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(10),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => first32_ex_reg,
      I3 => \instr_de_reg[10]_0\,
      O => \^wptr_decoded_reg[3]\(2)
    );
\wptr_decoded[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^wptr_decoded_reg[3]\(2),
      I1 => micro_code_de_reg,
      I2 => \wptr_de__0\(3),
      O => \^wptr_decoded_reg[3]\(3)
    );
\wptr_decoded[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(11),
      I1 => \imm_held_reg_n_0_[5]\,
      I2 => first32_ex_reg,
      I3 => micro_code_de_reg_0,
      O => \wptr_de__0\(3)
    );
\wptr_ex[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^wptr_decoded_reg[3]\(0),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => \wptr_decoded_reg[3]_0\(0),
      I3 => wptr_sel_ex1,
      I4 => reg_sel(0),
      I5 => br_lr_ex,
      O => \^wptr_ex_reg[0]\
    );
\wptr_ex[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \^wptr_decoded_reg[3]\(1),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => br_lr_ex,
      I3 => \wptr_decoded_reg[3]_0\(1),
      I4 => wptr_sel_ex1,
      I5 => reg_sel(1),
      O => \wptr_ex_reg[1]\
    );
\wptr_ex[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \^wptr_decoded_reg[3]\(2),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => br_lr_ex,
      I3 => \wptr_decoded_reg[3]_0\(2),
      I4 => wptr_sel_ex1,
      I5 => reg_sel(2),
      O => \^wptr_ex_reg[2]\
    );
\wptr_ex[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \wptr_de__0\(3),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => br_lr_ex,
      I3 => \wptr_decoded_reg[3]_0\(3),
      I4 => wptr_sel_ex1,
      I5 => reg_sel(3),
      O => \wptr_ex_reg[3]\
    );
write_sp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^wptr_ex_reg[2]\,
      I1 => biu_rdy,
      I2 => \wptr_ex_reg[2]_0\,
      I3 => \^wptr_ex_reg[0]\,
      I4 => \wptr_ex_reg[0]_0\,
      I5 => nxt_wptr_ex(3),
      O => nxt_write_sp
    );
write_sp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \wptr_de__0\(3),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => wptr_ex2(0),
      I3 => biu_rdy,
      I4 => \wptr_ex_reg[3]_0\,
      O => nxt_wptr_ex(3)
    );
\xpsr_m_ctl_ex[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0200"
    )
        port map (
      I0 => \xpsr_m_ctl_ex[1]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(0),
      O => \xpsr_m_ctl_ex[0]_i_1_n_0\
    );
\xpsr_m_ctl_ex[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A200A"
    )
        port map (
      I0 => \xpsr_m_ctl_ex[1]_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      O => xpsr_mask_ctl(1)
    );
\xpsr_m_ctl_ex[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(5),
      O => \xpsr_m_ctl_ex[1]_i_2_n_0\
    );
\xpsr_m_ctl_ex[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^xpsr_m_ctl_ex_reg[2]_0\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(5),
      I5 => Q(0),
      O => xpsr_mask_ctl(2)
    );
\xpsr_m_ctl_ex[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \^xpsr_m_ctl_ex_reg[2]_0\
    );
\xpsr_m_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_0,
      D => \xpsr_m_ctl_ex[0]_i_1_n_0\,
      Q => \^wdata_reg[1]\(0)
    );
\xpsr_m_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_0,
      D => xpsr_mask_ctl(1),
      Q => \^wdata_reg[1]\(1)
    );
\xpsr_m_ctl_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_0,
      D => xpsr_mask_ctl(2),
      Q => \^wdata_reg[1]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_excpt is
  port (
    i_dbg_wdata_sel_ex_reg_0 : out STD_LOGIC;
    force_ipsr_reg_0 : out STD_LOGIC;
    LOCKUP : out STD_LOGIC;
    int_fault_ex_reg_0 : out STD_LOGIC;
    \i_pend_state_reg[2]\ : out STD_LOGIC;
    use_dp_ipsr_reg_0 : out STD_LOGIC;
    nvic_excpt_ret_taken : out STD_LOGIC;
    last_instr_faulted_reg_0 : out STD_LOGIC;
    int_fault_ex : out STD_LOGIC;
    nvic_excpt_svc_valid : out STD_LOGIC;
    excpt_isb_de : out STD_LOGIC;
    rst_fptr_align_ex : out STD_LOGIC;
    \wdata_reg[6]\ : out STD_LOGIC;
    fptr_align : out STD_LOGIC;
    first32_ex_reg : out STD_LOGIC;
    first32_ex_reg_0 : out STD_LOGIC;
    stm_push_ex_reg : out STD_LOGIC;
    kill_instr_de : out STD_LOGIC;
    pop_pc_ex_reg : out STD_LOGIC;
    pre_update_n_ex_reg : out STD_LOGIC;
    mul_ex_reg : out STD_LOGIC;
    br_lr_ex_reg : out STD_LOGIC;
    shift_ex_reg : out STD_LOGIC;
    push_ex_reg : out STD_LOGIC;
    load_ex_reg : out STD_LOGIC;
    pre_update_v_ex_reg : out STD_LOGIC;
    second32_ex_reg : out STD_LOGIC;
    store_ex_reg : out STD_LOGIC;
    tbit_ex_reg : out STD_LOGIC;
    cps_ex_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rptr_a_ex_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rptr_a_ex2_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_reg_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_addr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_addr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pc_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pre_update_c_ex_reg : out STD_LOGIC;
    nxt_ifetch : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    nxt_last_uncond_phase_ex : out STD_LOGIC;
    ldm_pop_ex_reg : out STD_LOGIC;
    sbit_ex_reg : out STD_LOGIC;
    \core_req_state_1x_reg[0]\ : out STD_LOGIC;
    \HRDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_pend_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_int_actv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_int_actv_lvl_reg[1]_0\ : out STD_LOGIC;
    \r_int_actv_lvl_reg[1]_1\ : out STD_LOGIC;
    int_actv : out STD_LOGIC;
    r_int_actv_reg : out STD_LOGIC;
    r_int_actv_reg_0 : out STD_LOGIC;
    r_int_actv_reg_1 : out STD_LOGIC;
    nmi_actv : out STD_LOGIC;
    \i_pend_state_reg[1]\ : out STD_LOGIC;
    hdf_actv : out STD_LOGIC;
    \i_pend_state_reg[3]\ : out STD_LOGIC;
    \i_pend_state_reg[5]\ : out STD_LOGIC;
    \HRDATA_reg[3]\ : out STD_LOGIC;
    nxt_fetch_internal : out STD_LOGIC;
    nxt_int_rack : out STD_LOGIC;
    \pc_de_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_dreq_wr_ex : out STD_LOGIC;
    nxt_dreq_rd_ex : out STD_LOGIC;
    branch_ex0 : out STD_LOGIC;
    nxt_wdata_mux_ctl_ex : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_pc_mux_ctl_ex : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_bcc_first_ex : out STD_LOGIC;
    nxt_first_pop_pc_ex : out STD_LOGIC;
    any_dsb_ex0 : out STD_LOGIC;
    i_nvic_excpt_svc_valid_reg_0 : out STD_LOGIC;
    \instr_de_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rptr_a_ex_reg[3]_0\ : out STD_LOGIC;
    \wptr_decoded_reg[3]\ : out STD_LOGIC;
    active_sp : out STD_LOGIC;
    nxt_rf1_mux_ctl_ex : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rf0_mux_ctl_ex_reg[0]\ : out STD_LOGIC;
    \rf_mux_ctl_ex_reg[2]\ : out STD_LOGIC;
    \rf0_mux_ctl_ex_reg[1]\ : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    held_fault1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_invert_b_ex : out STD_LOGIC;
    nxt_invert_b_ex2 : out STD_LOGIC;
    zero_a_ex0 : out STD_LOGIC;
    \pc_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_fptr_align0 : out STD_LOGIC;
    nxt_pf_fault_de : out STD_LOGIC;
    \reg_file_a_reg[0][0]\ : out STD_LOGIC;
    int_fault_ex_reg_1 : out STD_LOGIC;
    \rptr_b_ex_reg[1]\ : out STD_LOGIC;
    \rptr_a_ex_reg[1]\ : out STD_LOGIC;
    \wptr_decoded_reg[1]\ : out STD_LOGIC;
    int_fault_ex_reg_2 : out STD_LOGIC;
    excpt_ret_fe : out STD_LOGIC;
    excpt_ret_fe1 : out STD_LOGIC;
    p_1_in2_in : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \mem_held_addr_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hold_reg2_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hold_reg2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    biu_commit : out STD_LOGIC;
    nvic_primask : out STD_LOGIC;
    nxt_irack : out STD_LOGIC;
    \biu_addr_31_29_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_held_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_active_sp_reg_0 : out STD_LOGIC;
    a_reg_mask0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[7][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[9][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[11][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[13][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[15][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[14][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[12][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[10][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[8][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_uncond_phase_ex_reg : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    adv_de_to_ex : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    nxt_instr_faulted : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    SYSRESETn_3 : in STD_LOGIC;
    fptr_align_reg_0 : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    first32_ex_reg_1 : in STD_LOGIC;
    \instr_de_reg[11]\ : in STD_LOGIC;
    \instr_de_reg[13]\ : in STD_LOGIC;
    \instr_de_reg[12]\ : in STD_LOGIC;
    \instr_de_reg[13]_0\ : in STD_LOGIC;
    \instr_de_reg[11]_0\ : in STD_LOGIC;
    \instr_de_reg[10]\ : in STD_LOGIC;
    \instr_de_reg[13]_1\ : in STD_LOGIC;
    \instr_de_reg[11]_1\ : in STD_LOGIC;
    \instr_de_reg[14]\ : in STD_LOGIC;
    \instr_de_reg[12]_0\ : in STD_LOGIC;
    \instr_de_reg[11]_2\ : in STD_LOGIC;
    \instr_de_reg[9]\ : in STD_LOGIC;
    \instr_de_reg[1]\ : in STD_LOGIC;
    lockup_pend_reg : in STD_LOGIC;
    pf_fault_de : in STD_LOGIC;
    write_sp : in STD_LOGIC;
    adv_fe_to_de : in STD_LOGIC;
    \read_addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_ex_phase : in STD_LOGIC;
    branch_ex : in STD_LOGIC;
    last_phase_ex1 : in STD_LOGIC;
    dreq_rd_ex_reg : in STD_LOGIC;
    biu_write_reg : in STD_LOGIC;
    fetch_phase : in STD_LOGIC;
    fetch_internal_reg : in STD_LOGIC;
    br_first_ex : in STD_LOGIC;
    \swz_ctl_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ze_half_wb : in STD_LOGIC;
    last_uncond_phase_ex_reg_0 : in STD_LOGIC;
    \rptr_a_ex2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rptr_a_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \instr_de_reg[5]\ : in STD_LOGIC;
    p_0_in14_in : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_0_in18_in : in STD_LOGIC;
    \instr_de_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    branching_ex : in STD_LOGIC;
    branching_ex2 : in STD_LOGIC;
    biu_addr_non_au : in STD_LOGIC_VECTOR ( 30 downto 0 );
    seq_fetch_addr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pre_fetch_addr1 : in STD_LOGIC;
    last_uncond_phase_ex_reg_1 : in STD_LOGIC;
    nxt_ifetch3 : in STD_LOGIC;
    \instr_de_reg[12]_1\ : in STD_LOGIC;
    \instr_de_reg[7]_0\ : in STD_LOGIC;
    \i_haddr_q_reg[2]\ : in STD_LOGIC;
    \tck_reload_reg[5]\ : in STD_LOGIC;
    \i_haddr_q_reg[2]_0\ : in STD_LOGIC;
    \HWDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_1\ : in STD_LOGIC;
    svc_lvl_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_tck_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_svc_lvl_reg[1]\ : in STD_LOGIC;
    \i_pend_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_prev : in STD_LOGIC_VECTOR ( 0 to 0 );
    NMI : in STD_LOGIC;
    r_hdf_actv : in STD_LOGIC;
    r_nmi_actv : in STD_LOGIC;
    \i_psv_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_lvl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_2\ : in STD_LOGIC;
    \i_haddr_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    biu_wfault : in STD_LOGIC;
    \mcode_req__3\ : in STD_LOGIC;
    undef : in STD_LOGIC;
    stm_push_ex : in STD_LOGIC;
    lsm_last_a_phase_ex : in STD_LOGIC;
    ldm_pop_ex : in STD_LOGIC;
    lsm_last_d_phase_ex_reg : in STD_LOGIC;
    use_branch : in STD_LOGIC;
    \instr_de_reg[14]_0\ : in STD_LOGIC;
    use_mrs : in STD_LOGIC;
    second_ex_phase : in STD_LOGIC;
    \instr_de_reg[5]_0\ : in STD_LOGIC;
    three_phase_de : in STD_LOGIC;
    first32_ex_reg_2 : in STD_LOGIC;
    first32_ex_reg_3 : in STD_LOGIC;
    nvic_excpt_pend : in STD_LOGIC;
    excpt_ret_de_reg : in STD_LOGIC;
    load_xpsr_we : in STD_LOGIC;
    \held_instr1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \held_instr0_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \uhalf_instr_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    held_instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \instr_de_reg[12]_2\ : in STD_LOGIC;
    \instr_de_reg[14]_1\ : in STD_LOGIC;
    \instr_de_reg[11]_3\ : in STD_LOGIC;
    \instr_de_reg[11]_4\ : in STD_LOGIC;
    \instr_de_reg[15]_0\ : in STD_LOGIC;
    msr_ex : in STD_LOGIC;
    use_control_ex : in STD_LOGIC;
    use_primask_ex : in STD_LOGIC;
    cps_ex : in STD_LOGIC;
    br_lr_ex : in STD_LOGIC;
    lsm_last_d_phase_ex : in STD_LOGIC;
    ldm_base_loaded : in STD_LOGIC;
    rf_mux_ctl_ex2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nxt_last_uncond_phase_ex2 : in STD_LOGIC;
    nxt_br_last_ex : in STD_LOGIC;
    i_nxt_mul_last_phase_ex_reg : in STD_LOGIC;
    three_phase_ex : in STD_LOGIC;
    two_phase_ex : in STD_LOGIC;
    pop_pc_ex : in STD_LOGIC;
    nxt_ldm_base : in STD_LOGIC;
    \pre_pc_mux_ctl_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_pc_mux_ctl_ex : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_pop_pc_ex_reg : in STD_LOGIC;
    tbit_ex : in STD_LOGIC;
    use_flags_ex : in STD_LOGIC;
    invert_b_ex2 : in STD_LOGIC;
    \instr_de_reg[12]_3\ : in STD_LOGIC;
    \instr_de_reg[12]_4\ : in STD_LOGIC;
    \instr_de_reg[14]_2\ : in STD_LOGIC;
    \instr_de_reg[9]_0\ : in STD_LOGIC;
    \imm_held_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_buffer0 : in STD_LOGIC;
    read_buffer1 : in STD_LOGIC;
    held_fault1 : in STD_LOGIC;
    held_fault0 : in STD_LOGIC;
    pf_fault_fe : in STD_LOGIC;
    w_phase_ex : in STD_LOGIC;
    ldm_base : in STD_LOGIC;
    \instr_de_reg[11]_5\ : in STD_LOGIC;
    \instr_de_reg[15]_1\ : in STD_LOGIC;
    \instr_de_reg[13]_2\ : in STD_LOGIC;
    \imm_held_reg[6]_0\ : in STD_LOGIC;
    \instr_de_reg[14]_3\ : in STD_LOGIC;
    \instr_de_reg[10]_0\ : in STD_LOGIC;
    \instr_de_reg[9]_1\ : in STD_LOGIC;
    \instr_de_reg[11]_6\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \instr_de_reg[10]_1\ : in STD_LOGIC;
    \xpsr_m_ctl_ex_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    count : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pc_reg[29]\ : in STD_LOGIC;
    second32_ex : in STD_LOGIC;
    mem_w_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wdata_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_r_data_u : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rf1_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mult_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shift_out : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \lu_ctl_ex_reg[0]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \hold_reg1_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rf0_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wdata_mux_ctl_ex_reg[1]\ : in STD_LOGIC;
    \hold_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_reg[31]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pc_ex_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pc_de_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_1_in__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_2_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    load_fptr : in STD_LOGIC;
    \biu_rdata_reg[7]\ : in STD_LOGIC;
    \biu_rdata_reg[6]\ : in STD_LOGIC;
    \biu_rdata_reg[5]\ : in STD_LOGIC;
    \biu_rdata_reg[4]\ : in STD_LOGIC;
    \biu_rdata_reg[3]\ : in STD_LOGIC;
    \biu_rdata_reg[2]\ : in STD_LOGIC;
    \biu_rdata_reg[1]\ : in STD_LOGIC;
    \biu_rdata_reg[0]\ : in STD_LOGIC;
    ldm_base_load : in STD_LOGIC;
    biu_commit_non_au : in STD_LOGIC;
    \biu_commit_au2__0\ : in STD_LOGIC;
    \z_27_20__6\ : in STD_LOGIC;
    biu_commit_au35_in : in STD_LOGIC;
    non_tcm_xn_au : in STD_LOGIC;
    ls_half_ex_reg : in STD_LOGIC;
    b_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \biu_rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_mult_out_reg[15]__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ext_ex2_reg : in STD_LOGIC;
    ls_byte_ex_reg : in STD_LOGIC;
    ls_half_ex_reg_0 : in STD_LOGIC;
    \mem_held_addr_reg[0]\ : in STD_LOGIC;
    xpsr_mask_ex : in STD_LOGIC_VECTOR ( 0 to 0 );
    ze_byte_wb_reg : in STD_LOGIC;
    zero_a_ex_reg : in STD_LOGIC;
    a_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    au_a_use_pc_ex_reg : in STD_LOGIC;
    au_in_b : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_ctl_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ze_byte_wb_reg_0 : in STD_LOGIC;
    ze_byte_wb_reg_1 : in STD_LOGIC;
    ze_byte_wb_reg_2 : in STD_LOGIC;
    ze_byte_wb_reg_3 : in STD_LOGIC;
    ze_byte_wb_reg_4 : in STD_LOGIC;
    ze_byte_wb_reg_5 : in STD_LOGIC;
    ze_byte_wb_reg_6 : in STD_LOGIC;
    \wdata_mux_ctl_ex_reg[0]\ : in STD_LOGIC;
    \pc_reg[31]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zero_a_ex_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zero_a_ex_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fptr_wdata : in STD_LOGIC;
    cps_data_ex : in STD_LOGIC;
    \pend_lvl_num_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wptr_ex_reg[1]\ : in STD_LOGIC;
    \wptr_ex_reg[0]\ : in STD_LOGIC;
    \wptr_ex_reg[2]\ : in STD_LOGIC;
    \wptr_ex_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_excpt : entity is "cm1_excpt";
end design_1_CORTEXM1_AXI_0_0_cm1_excpt;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_excpt is
  signal \^d\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^lockup\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^active_sp\ : STD_LOGIC;
  signal any_dsb_ex_i_2_n_0 : STD_LOGIC;
  signal biu_commit_reg_i_9_n_0 : STD_LOGIC;
  signal \^br_lr_ex_reg\ : STD_LOGIC;
  signal dbg_reg_acc_ex : STD_LOGIC;
  signal dbg_wdata_sel : STD_LOGIC;
  signal dbg_wdata_sel_de : STD_LOGIC;
  signal dp_ipsr_1to0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dp_ipsr_1to0[0]_i_1_n_0\ : STD_LOGIC;
  signal \dp_ipsr_1to0[1]_i_10_n_0\ : STD_LOGIC;
  signal \dp_ipsr_1to0[1]_i_2_n_0\ : STD_LOGIC;
  signal dp_ipsr_7to2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \dp_ipsr_7to2[2]_i_2_n_0\ : STD_LOGIC;
  signal dp_tbit_reg : STD_LOGIC;
  signal dp_tbit_reg_i_1_n_0 : STD_LOGIC;
  signal \exc_ret[2]_i_1_n_0\ : STD_LOGIC;
  signal \exc_ret[3]_i_1_n_0\ : STD_LOGIC;
  signal \exc_ret[3]_i_3_n_0\ : STD_LOGIC;
  signal \exc_ret_reg_n_0_[2]\ : STD_LOGIC;
  signal excpt_instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal excpt_inv_imm : STD_LOGIC;
  signal excpt_inv_imm_de : STD_LOGIC;
  signal excpt_isb_de_i_1_n_0 : STD_LOGIC;
  signal excpt_ld_pc : STD_LOGIC;
  signal excpt_ld_pc_de : STD_LOGIC;
  signal excpt_ld_pc_ex : STD_LOGIC;
  signal excpt_mask_sp : STD_LOGIC;
  signal excpt_mask_sp_de : STD_LOGIC;
  signal excpt_mask_write_de : STD_LOGIC;
  signal excpt_mask_write_ex : STD_LOGIC;
  signal excpt_mode : STD_LOGIC;
  signal excpt_ret_ld_pc : STD_LOGIC;
  signal excpt_ret_ld_pc_de : STD_LOGIC;
  signal excpt_ret_ld_pc_ex : STD_LOGIC;
  signal excpt_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \excpt_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \excpt_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \excpt_state[3]_i_2_n_0\ : STD_LOGIC;
  signal excpt_up_actv_sp : STD_LOGIC;
  signal excpt_up_ipsr : STD_LOGIC;
  signal excpt_up_ipsr_de : STD_LOGIC;
  signal excpt_up_ipsr_ex : STD_LOGIC;
  signal excpt_zero_a_de : STD_LOGIC;
  signal excpt_zero_a_de_i_1_n_0 : STD_LOGIC;
  signal \^first32_ex_reg_0\ : STD_LOGIC;
  signal force_hf : STD_LOGIC;
  signal force_ipsr : STD_LOGIC;
  signal \^force_ipsr_reg_0\ : STD_LOGIC;
  signal \^fptr_align\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_i_19_n_0\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_i_38_n_0\ : STD_LOGIC;
  signal halt_hold1_de : STD_LOGIC;
  signal \^hdf_actv\ : STD_LOGIC;
  signal i_active_sp0 : STD_LOGIC;
  signal i_active_sp_i_10_n_0 : STD_LOGIC;
  signal i_active_sp_i_11_n_0 : STD_LOGIC;
  signal i_active_sp_i_12_n_0 : STD_LOGIC;
  signal i_active_sp_i_14_n_0 : STD_LOGIC;
  signal i_active_sp_i_15_n_0 : STD_LOGIC;
  signal i_active_sp_i_17_n_0 : STD_LOGIC;
  signal i_active_sp_i_18_n_0 : STD_LOGIC;
  signal i_active_sp_i_1_n_0 : STD_LOGIC;
  signal i_active_sp_i_3_n_0 : STD_LOGIC;
  signal i_active_sp_i_6_n_0 : STD_LOGIC;
  signal i_active_sp_i_7_n_0 : STD_LOGIC;
  signal i_active_sp_i_8_n_0 : STD_LOGIC;
  signal i_active_sp_i_9_n_0 : STD_LOGIC;
  signal \^i_dbg_wdata_sel_ex_reg_0\ : STD_LOGIC;
  signal i_mcode_dec : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_mcode_dec0 : STD_LOGIC;
  signal \i_mcode_dec[0]_i_1_n_0\ : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_10_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_11_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_13_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_5_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_6_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_7_n_0 : STD_LOGIC;
  signal i_nvic_excpt_svc_valid_i_8_n_0 : STD_LOGIC;
  signal \^i_nvic_excpt_svc_valid_reg_0\ : STD_LOGIC;
  signal \i_pend_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_pend_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \i_pend_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \i_pend_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \i_pend_state[5]_i_6_n_0\ : STD_LOGIC;
  signal \^i_pend_state_reg[1]\ : STD_LOGIC;
  signal \^i_pend_state_reg[2]\ : STD_LOGIC;
  signal \^i_pend_state_reg[3]\ : STD_LOGIC;
  signal \^i_pend_state_reg[5]\ : STD_LOGIC;
  signal \instr_de[0]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[0]_i_4_n_0\ : STD_LOGIC;
  signal \instr_de[10]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[11]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[12]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[13]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[14]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[15]_i_3_n_0\ : STD_LOGIC;
  signal \instr_de[1]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[1]_i_4_n_0\ : STD_LOGIC;
  signal \instr_de[2]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[2]_i_4_n_0\ : STD_LOGIC;
  signal \instr_de[2]_i_5_n_0\ : STD_LOGIC;
  signal \instr_de[2]_i_6_n_0\ : STD_LOGIC;
  signal \instr_de[3]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[3]_i_4_n_0\ : STD_LOGIC;
  signal \instr_de[3]_i_5_n_0\ : STD_LOGIC;
  signal \instr_de[4]_i_4_n_0\ : STD_LOGIC;
  signal \instr_de[4]_i_5_n_0\ : STD_LOGIC;
  signal \instr_de[5]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[6]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[7]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[8]_i_2_n_0\ : STD_LOGIC;
  signal \instr_de[9]_i_2_n_0\ : STD_LOGIC;
  signal \^int_fault_ex\ : STD_LOGIC;
  signal int_fault_ex_i_10_n_0 : STD_LOGIC;
  signal int_fault_ex_i_11_n_0 : STD_LOGIC;
  signal int_fault_ex_i_12_n_0 : STD_LOGIC;
  signal int_fault_ex_i_4_n_0 : STD_LOGIC;
  signal int_fault_ex_i_7_n_0 : STD_LOGIC;
  signal \^int_fault_ex_reg_0\ : STD_LOGIC;
  signal inter_tbit_reg : STD_LOGIC;
  signal inter_tbit_reg_i_1_n_0 : STD_LOGIC;
  signal inter_tbit_reg_i_3_n_0 : STD_LOGIC;
  signal inter_tbit_reg_i_4_n_0 : STD_LOGIC;
  signal \^kill_instr_de\ : STD_LOGIC;
  signal kill_undef_de : STD_LOGIC;
  signal last_instr_faulted : STD_LOGIC;
  signal \^last_instr_faulted_reg_0\ : STD_LOGIC;
  signal last_uncond_phase_ex_i_4_n_0 : STD_LOGIC;
  signal last_uncond_phase_ex_i_7_n_0 : STD_LOGIC;
  signal \latched_excpt_num_reg_n_0_[0]\ : STD_LOGIC;
  signal \latched_excpt_num_reg_n_0_[1]\ : STD_LOGIC;
  signal \latched_excpt_num_reg_n_0_[2]\ : STD_LOGIC;
  signal \latched_excpt_num_reg_n_0_[3]\ : STD_LOGIC;
  signal \latched_excpt_num_reg_n_0_[4]\ : STD_LOGIC;
  signal \^ldm_pop_ex_reg\ : STD_LOGIC;
  signal \^load_ex_reg\ : STD_LOGIC;
  signal load_xpsr : STD_LOGIC;
  signal load_xpsr_de : STD_LOGIC;
  signal lockup_br : STD_LOGIC;
  signal lockup_br_de : STD_LOGIC;
  signal lockup_br_ex : STD_LOGIC;
  signal mask_sp_ex : STD_LOGIC;
  signal \^mem_held_addr_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mem_held_addr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[23]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[27]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[31]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^mem_held_addr_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_held_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_held_addr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mem_held_addr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mem_held_addr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal micro_code_fe : STD_LOGIC;
  signal micro_code_fe_i_1_n_0 : STD_LOGIC;
  signal mode : STD_LOGIC;
  signal mode_i_1_n_0 : STD_LOGIC;
  signal mode_i_4_n_0 : STD_LOGIC;
  signal \^nmi_actv\ : STD_LOGIC;
  signal nvic_excpt_num : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^nvic_excpt_ret_taken\ : STD_LOGIC;
  signal \^nvic_excpt_svc_valid\ : STD_LOGIC;
  signal \^nvic_primask\ : STD_LOGIC;
  signal nxt_active_sp0 : STD_LOGIC;
  signal nxt_excpt_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^nxt_first_pop_pc_ex\ : STD_LOGIC;
  signal nxt_force_hf : STD_LOGIC;
  signal nxt_ifetch2 : STD_LOGIC;
  signal nxt_int_fault_ex : STD_LOGIC;
  signal \^nxt_invert_b_ex2\ : STD_LOGIC;
  signal \^nxt_last_uncond_phase_ex\ : STD_LOGIC;
  signal nxt_last_uncond_phase_ex0 : STD_LOGIC;
  signal nxt_last_uncond_phase_ex013_out : STD_LOGIC;
  signal nxt_locked_up : STD_LOGIC;
  signal nxt_locked_up2 : STD_LOGIC;
  signal nxt_mask_sp_ex : STD_LOGIC;
  signal nxt_nvic_svc_valid : STD_LOGIC;
  signal nxt_reset_code : STD_LOGIC;
  signal nxt_use_dp_ipsr : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal \^p_10_in\ : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal p_8_in_0 : STD_LOGIC;
  signal \^pc_de_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pc_mux_ctl_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pc_reg[31]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal pre_update_n_ex_i_2_n_0 : STD_LOGIC;
  signal primask0 : STD_LOGIC;
  signal primask_i_1_n_0 : STD_LOGIC;
  signal push_xpsr_ex : STD_LOGIC;
  signal r_hdf_actv_i_2_n_0 : STD_LOGIC;
  signal r_hdf_actv_i_3_n_0 : STD_LOGIC;
  signal \r_int_actv_lvl[1]_i_2_n_0\ : STD_LOGIC;
  signal \^r_int_actv_lvl_reg[1]_0\ : STD_LOGIC;
  signal \^r_int_actv_lvl_reg[1]_1\ : STD_LOGIC;
  signal \^r_int_actv_reg\ : STD_LOGIC;
  signal \^r_int_actv_reg_0\ : STD_LOGIC;
  signal \^r_int_actv_reg_1\ : STD_LOGIC;
  signal \read_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_file_a_reg[0][0]\ : STD_LOGIC;
  signal reset_code : STD_LOGIC;
  signal \rf0_mux_ctl_ex[0]_i_3_n_0\ : STD_LOGIC;
  signal \rf0_mux_ctl_ex[1]_i_3_n_0\ : STD_LOGIC;
  signal \^rf0_mux_ctl_ex_reg[0]\ : STD_LOGIC;
  signal \^rf0_mux_ctl_ex_reg[1]\ : STD_LOGIC;
  signal \rf_mux_ctl_ex[2]_i_3_n_0\ : STD_LOGIC;
  signal \^rf_mux_ctl_ex_reg[2]\ : STD_LOGIC;
  signal \rptr_a_ex2[1]_i_2_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[1]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[1]_i_4_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[3]_i_2_n_0\ : STD_LOGIC;
  signal \^rptr_a_ex2_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rptr_b_ex2[1]_i_4_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[1]_i_5_n_0\ : STD_LOGIC;
  signal rst_fptr_align : STD_LOGIC;
  signal \^rst_fptr_align_ex\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0\ : STD_LOGIC;
  signal \u_dp/biu_addr_int\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_dp/lu_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_dp/rf0_mux_out\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \u_dp/swz_ctl2_ex\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_dp/u_alu_dec/biu_commit_au__0\ : STD_LOGIC;
  signal \u_dp/wdata_mux\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal update_ipsr : STD_LOGIC;
  signal update_ipsr0 : STD_LOGIC;
  signal update_pc0 : STD_LOGIC;
  signal update_tbit : STD_LOGIC;
  signal use_dp_ipsr : STD_LOGIC;
  signal \^use_dp_ipsr_reg_0\ : STD_LOGIC;
  signal use_dp_tbit : STD_LOGIC;
  signal use_dp_tbit_i_1_n_0 : STD_LOGIC;
  signal wdata_mux_ctl_ex2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wdata_reg[6]\ : STD_LOGIC;
  signal \wptr_decoded[1]_i_5_n_0\ : STD_LOGIC;
  signal \wptr_decoded[3]_i_4_n_0\ : STD_LOGIC;
  signal write_actv_sp_ex : STD_LOGIC;
  signal xpsr_bit24_ex1 : STD_LOGIC;
  signal NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_c_flag_mux_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HADDR[15]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \HADDR[16]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \HADDR[17]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \HADDR[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \HADDR[19]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \HADDR[1]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \HADDR[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \HADDR[21]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \HADDR[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \HADDR[23]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \HADDR[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \HADDR[25]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \HADDR[26]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \HADDR[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \HADDR[28]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \HADDR[29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HADDR[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of any_dsb_ex_i_2 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of bcc_first_ex_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \biu_addr_31_29_reg[31]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of biu_commit_reg_i_9 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of br_lr_ex_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of branch_ex_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of cps_ex_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dp_ipsr_1to0[1]_i_10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[6]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[7]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of dp_tbit_reg_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of dreq_wr_ex_i_2 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \exc_ret[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \exc_ret[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \exc_ret[3]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of excpt_inv_imm_de_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of excpt_isb_de_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of excpt_ld_pc_de_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of excpt_mask_sp_de_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of excpt_ret_ld_pc_de_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \excpt_state[2]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of excpt_zero_a_de_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of fetch_internal_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of force_hf_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of force_ipsr_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of fptr_align_i_3 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_0_i_6\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_0_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_0_i_9\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_1_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_1_i_6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_1_i_7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_1_1_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_0_i_10\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_0_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_0_i_8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_0_i_9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_1_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_1_i_6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_1_i_7\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_1_i_8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_3_0_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \held_instr0[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of hi_pre_fetch_addr_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of i_active_sp_i_10 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of i_active_sp_i_11 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of i_active_sp_i_12 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of i_active_sp_i_14 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of i_active_sp_i_15 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of i_active_sp_i_16 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of i_active_sp_i_17 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of i_active_sp_i_2 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of i_active_sp_i_7 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of i_dbg_wdata_sel_de_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_10 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_11 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_13 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_3 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_5 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_6 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of i_nvic_excpt_svc_valid_i_8 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_pend_state[3]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_pend_state[5]_i_6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \instr_de[2]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \instr_de[2]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \instr_de[3]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of int_fault_ex_i_12 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of int_fault_ex_i_14 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of int_rack_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of inter_tbit_reg_i_3 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of inter_tbit_reg_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of invert_b_ex_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of irack_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ldm_pop_ex_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of load_ex_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of load_xpsr_de_i_2 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of locked_up_i_2 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of lockup_br_de_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of mode_i_3 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of mode_i_4 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of mul_ex_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \pc[15]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pc[16]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \pc[17]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pc[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pc[19]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pc[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pc[21]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pc[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pc[23]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pc[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pc[25]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pc[26]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pc[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pc[28]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pc[29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pc[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \pc[31]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pc[31]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pc_de[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pre_pc_mux_ctl_ex[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of pre_update_c_ex_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of pre_update_n_ex_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of pre_update_v_ex_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of primask_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of primask_i_3 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of push_ex_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of r_hdf_actv_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of r_hdf_actv_i_3 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of r_int_actv_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of r_int_actv_i_4 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of r_int_actv_i_5 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of r_nmi_actv_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_file_a[0][31]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_file_a[10][31]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg_file_a[11][31]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg_file_a[12][31]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reg_file_a[13][31]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reg_file_a[14][31]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \reg_file_a[15][26]_i_6\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \reg_file_a[15][27]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \reg_file_a[15][31]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \reg_file_a[1][31]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_file_a[2][31]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_file_a[3][31]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_file_a[4][31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_file_a[5][31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_file_a[6][31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_file_a[7][31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_file_a[8][31]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_file_a[9][31]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of reset_code_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rf1_mux_ctl_ex[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rf1_mux_ctl_ex[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rptr_a_ex[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rptr_a_ex[1]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rptr_a_ex[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rptr_a_ex[3]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of rst_fptr_align_de_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of second32_ex_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of shift_ex_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of stm_push_ex_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of store_ex_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of use_dp_tbit_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \wdata_mux_ctl_ex[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \write_addr[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \write_addr[1]_i_2\ : label is "soft_lutpair104";
begin
  D(27 downto 0) <= \^d\(27 downto 0);
  LOCKUP <= \^lockup\;
  O(3 downto 0) <= \^o\(3 downto 0);
  active_sp <= \^active_sp\;
  br_lr_ex_reg <= \^br_lr_ex_reg\;
  first32_ex_reg_0 <= \^first32_ex_reg_0\;
  force_ipsr_reg_0 <= \^force_ipsr_reg_0\;
  fptr_align <= \^fptr_align\;
  hdf_actv <= \^hdf_actv\;
  i_dbg_wdata_sel_ex_reg_0 <= \^i_dbg_wdata_sel_ex_reg_0\;
  i_nvic_excpt_svc_valid_reg_0 <= \^i_nvic_excpt_svc_valid_reg_0\;
  \i_pend_state_reg[1]\ <= \^i_pend_state_reg[1]\;
  \i_pend_state_reg[2]\ <= \^i_pend_state_reg[2]\;
  \i_pend_state_reg[3]\ <= \^i_pend_state_reg[3]\;
  \i_pend_state_reg[5]\ <= \^i_pend_state_reg[5]\;
  int_fault_ex <= \^int_fault_ex\;
  int_fault_ex_reg_0 <= \^int_fault_ex_reg_0\;
  kill_instr_de <= \^kill_instr_de\;
  last_instr_faulted_reg_0 <= \^last_instr_faulted_reg_0\;
  ldm_pop_ex_reg <= \^ldm_pop_ex_reg\;
  load_ex_reg <= \^load_ex_reg\;
  \mem_held_addr_reg[11]\(3 downto 0) <= \^mem_held_addr_reg[11]\(3 downto 0);
  \mem_held_addr_reg[19]\(3 downto 0) <= \^mem_held_addr_reg[19]\(3 downto 0);
  \mem_held_addr_reg[23]\(3 downto 0) <= \^mem_held_addr_reg[23]\(3 downto 0);
  \mem_held_addr_reg[27]\(3 downto 0) <= \^mem_held_addr_reg[27]\(3 downto 0);
  \mem_held_addr_reg[31]\(3 downto 0) <= \^mem_held_addr_reg[31]\(3 downto 0);
  \mem_held_addr_reg[3]\(3 downto 0) <= \^mem_held_addr_reg[3]\(3 downto 0);
  \mem_held_addr_reg[7]\(3 downto 0) <= \^mem_held_addr_reg[7]\(3 downto 0);
  nmi_actv <= \^nmi_actv\;
  nvic_excpt_ret_taken <= \^nvic_excpt_ret_taken\;
  nvic_excpt_svc_valid <= \^nvic_excpt_svc_valid\;
  nvic_primask <= \^nvic_primask\;
  nxt_first_pop_pc_ex <= \^nxt_first_pop_pc_ex\;
  nxt_invert_b_ex2 <= \^nxt_invert_b_ex2\;
  nxt_last_uncond_phase_ex <= \^nxt_last_uncond_phase_ex\;
  p_10_in <= \^p_10_in\;
  p_8_in <= \^p_8_in\;
  \pc_de_reg[0]\(0) <= \^pc_de_reg[0]\(0);
  \pc_reg[31]\(30 downto 0) <= \^pc_reg[31]\(30 downto 0);
  \r_int_actv_lvl_reg[1]_0\ <= \^r_int_actv_lvl_reg[1]_0\;
  \r_int_actv_lvl_reg[1]_1\ <= \^r_int_actv_lvl_reg[1]_1\;
  r_int_actv_reg <= \^r_int_actv_reg\;
  r_int_actv_reg_0 <= \^r_int_actv_reg_0\;
  r_int_actv_reg_1 <= \^r_int_actv_reg_1\;
  \reg_file_a_reg[0][0]\ <= \^reg_file_a_reg[0][0]\;
  \rf0_mux_ctl_ex_reg[0]\ <= \^rf0_mux_ctl_ex_reg[0]\;
  \rf0_mux_ctl_ex_reg[1]\ <= \^rf0_mux_ctl_ex_reg[1]\;
  \rf_mux_ctl_ex_reg[2]\ <= \^rf_mux_ctl_ex_reg[2]\;
  \rptr_a_ex2_reg[3]\(1 downto 0) <= \^rptr_a_ex2_reg[3]\(1 downto 0);
  rst_fptr_align_ex <= \^rst_fptr_align_ex\;
  use_dp_ipsr_reg_0 <= \^use_dp_ipsr_reg_0\;
  \wdata_reg[6]\ <= \^wdata_reg[6]\;
\HADDR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ls_byte_ex_reg,
      I1 => dreq_rd_ex_reg,
      I2 => biu_write_reg,
      I3 => \u_dp/biu_addr_int\(0),
      O => \biu_addr_31_29_reg_reg[31]\(0)
    );
\HADDR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(14),
      O => \biu_addr_31_29_reg_reg[31]\(15)
    );
\HADDR[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(15),
      O => \biu_addr_31_29_reg_reg[31]\(16)
    );
\HADDR[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(16),
      O => \biu_addr_31_29_reg_reg[31]\(17)
    );
\HADDR[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(17),
      O => \biu_addr_31_29_reg_reg[31]\(18)
    );
\HADDR[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(18),
      O => \biu_addr_31_29_reg_reg[31]\(19)
    );
\HADDR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => biu_write_reg,
      I1 => dreq_rd_ex_reg,
      I2 => ls_byte_ex_reg,
      I3 => ls_half_ex_reg_0,
      I4 => \u_dp/biu_addr_int\(1),
      O => \biu_addr_31_29_reg_reg[31]\(1)
    );
\HADDR[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(0),
      O => \u_dp/biu_addr_int\(1)
    );
\HADDR[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(19),
      O => \biu_addr_31_29_reg_reg[31]\(20)
    );
\HADDR[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(20),
      O => \biu_addr_31_29_reg_reg[31]\(21)
    );
\HADDR[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(21),
      O => \biu_addr_31_29_reg_reg[31]\(22)
    );
\HADDR[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(22),
      O => \biu_addr_31_29_reg_reg[31]\(23)
    );
\HADDR[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(23),
      O => \biu_addr_31_29_reg_reg[31]\(24)
    );
\HADDR[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(24),
      O => \biu_addr_31_29_reg_reg[31]\(25)
    );
\HADDR[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(25),
      O => \biu_addr_31_29_reg_reg[31]\(26)
    );
\HADDR[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(26),
      O => \biu_addr_31_29_reg_reg[31]\(27)
    );
\HADDR[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(27),
      O => \biu_addr_31_29_reg_reg[31]\(28)
    );
\HADDR[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(28),
      O => \biu_addr_31_29_reg_reg[31]\(29)
    );
\HADDR[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(29),
      O => \biu_addr_31_29_reg_reg[31]\(30)
    );
\HRDATA[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => force_hf,
      I1 => force_ipsr,
      I2 => dp_ipsr_1to0(1),
      I3 => use_dp_ipsr,
      I4 => dp_ipsr_7to2(3),
      O => \^r_int_actv_reg_0\
    );
\HRDATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => \i_haddr_q_reg[2]\,
      I1 => dp_ipsr_7to2(4),
      I2 => use_dp_ipsr,
      I3 => dp_ipsr_7to2(2),
      I4 => force_ipsr,
      I5 => \i_haddr_q_reg[2]_1\,
      O => \HRDATA_reg[5]\(0)
    );
\HRDATA[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFF57F7"
    )
        port map (
      I0 => \i_haddr_q_reg[2]_2\,
      I1 => dp_ipsr_7to2(5),
      I2 => use_dp_ipsr,
      I3 => dp_ipsr_7to2(3),
      I4 => force_ipsr,
      I5 => \i_haddr_q_reg[4]\(0),
      O => \HRDATA_reg[3]\
    );
\HRDATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => \i_haddr_q_reg[2]\,
      I1 => dp_ipsr_7to2(7),
      I2 => use_dp_ipsr,
      I3 => dp_ipsr_7to2(5),
      I4 => force_ipsr,
      I5 => \tck_reload_reg[5]\,
      O => \HRDATA_reg[5]\(1)
    );
any_dsb_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00510000"
    )
        port map (
      I0 => any_dsb_ex_i_2_n_0,
      I1 => reset_code,
      I2 => excpt_state(2),
      I3 => excpt_state(1),
      I4 => excpt_state(0),
      I5 => \instr_de_reg[5]_0\,
      O => any_dsb_ex0
    );
any_dsb_ex_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(4),
      O => any_dsb_ex_i_2_n_0
    );
bcc_first_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \instr_de_reg[14]_0\,
      I1 => \^kill_instr_de\,
      I2 => last_uncond_phase_ex_reg_1,
      O => nxt_bcc_first_ex
    );
\biu_addr_31_29_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(30),
      O => \biu_addr_31_29_reg_reg[31]\(31)
    );
biu_commit_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => \biu_commit_au2__0\,
      I1 => \z_27_20__6\,
      I2 => biu_commit_au35_in,
      I3 => non_tcm_xn_au,
      I4 => biu_commit_reg_i_9_n_0,
      I5 => ls_half_ex_reg,
      O => \u_dp/u_alu_dec/biu_commit_au__0\
    );
biu_commit_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => fetch_phase,
      I1 => fetch_internal_reg,
      I2 => br_first_ex,
      I3 => \^int_fault_ex_reg_0\,
      O => biu_commit_reg_i_9_n_0
    );
biu_commit_reg_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => biu_commit_non_au,
      I1 => \u_dp/u_alu_dec/biu_commit_au__0\,
      O => biu_commit,
      S => \genblk3[1].ram_block_reg_0_0_i_19_n_0\
    );
br_first_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEAEAA"
    )
        port map (
      I0 => \^nxt_first_pop_pc_ex\,
      I1 => last_uncond_phase_ex_reg_1,
      I2 => \^kill_instr_de\,
      I3 => lockup_br_de,
      I4 => use_branch,
      I5 => \instr_de_reg[14]_0\,
      O => \^p_8_in\
    );
br_lr_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \instr_de_reg[10]\,
      I1 => \instr_de_reg[13]_1\,
      I2 => first32_ex_reg_1,
      I3 => Q(14),
      I4 => \^kill_instr_de\,
      O => \^br_lr_ex_reg\
    );
branch_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => lockup_br_de,
      I1 => \^kill_instr_de\,
      I2 => use_branch,
      O => branch_ex0
    );
c_flag_mux_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[31]_i_1_n_0\,
      CO(3 downto 1) => NLW_c_flag_mux_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_c_flag_mux_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
cps_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[1]\,
      I1 => \^kill_instr_de\,
      O => cps_ex_reg
    );
\dp_ipsr_1to0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(0),
      I1 => \^mem_held_addr_reg[3]\(0),
      I2 => \u_dp/rf0_mux_out\(0),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(0),
      O => \dp_ipsr_1to0[0]_i_1_n_0\
    );
\dp_ipsr_1to0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(0),
      I1 => \u_dp/lu_out\(0),
      I2 => \hold_reg1_reg[27]\(0),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(0),
      O => \u_dp/rf0_mux_out\(0)
    );
\dp_ipsr_1to0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FB04FF040400"
    )
        port map (
      I0 => zero_a_ex_reg,
      I1 => a_reg_0(0),
      I2 => au_a_use_pc_ex_reg,
      I3 => au_in_b(0),
      I4 => \lu_ctl_ex_reg[1]\(0),
      I5 => \lu_ctl_ex_reg[1]\(1),
      O => \u_dp/lu_out\(0)
    );
\dp_ipsr_1to0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => load_xpsr_we,
      I1 => \^force_ipsr_reg_0\,
      I2 => first_ex_phase,
      I3 => excpt_up_ipsr_ex,
      O => update_ipsr
    );
\dp_ipsr_1to0[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(1),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \dp_ipsr_1to0[1]_i_10_n_0\
    );
\dp_ipsr_1to0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(1),
      I1 => \^mem_held_addr_reg[3]\(1),
      I2 => \u_dp/rf0_mux_out\(1),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(1),
      O => \dp_ipsr_1to0[1]_i_2_n_0\
    );
\dp_ipsr_1to0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(1),
      I1 => \lu_ctl_ex_reg[0]\(0),
      I2 => \hold_reg1_reg[27]\(1),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(1),
      O => \u_dp/rf0_mux_out\(1)
    );
\dp_ipsr_1to0[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800080"
    )
        port map (
      I0 => \wdata_mux_ctl_ex_reg[1]\,
      I1 => xpsr_mask_ex(0),
      I2 => \^r_int_actv_reg_0\,
      I3 => use_control_ex,
      I4 => \^active_sp\,
      I5 => \dp_ipsr_1to0[1]_i_10_n_0\,
      O => \u_dp/wdata_mux\(1)
    );
\dp_ipsr_1to0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => update_ipsr,
      D => \dp_ipsr_1to0[0]_i_1_n_0\,
      PRE => \^use_dp_ipsr_reg_0\,
      Q => dp_ipsr_1to0(0)
    );
\dp_ipsr_1to0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => update_ipsr,
      D => \dp_ipsr_1to0[1]_i_2_n_0\,
      PRE => \^use_dp_ipsr_reg_0\,
      Q => dp_ipsr_1to0(1)
    );
\dp_ipsr_7to2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFFCCFCEECCCC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(2),
      I1 => \dp_ipsr_7to2[2]_i_2_n_0\,
      I2 => \u_dp/rf0_mux_out\(2),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(2),
      O => \^d\(2)
    );
\dp_ipsr_7to2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => \^rst_fptr_align_ex\,
      I1 => \^fptr_align\,
      I2 => \^mem_held_addr_reg[3]\(2),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      O => \dp_ipsr_7to2[2]_i_2_n_0\
    );
\dp_ipsr_7to2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(2),
      I1 => \lu_ctl_ex_reg[0]\(1),
      I2 => \hold_reg1_reg[27]\(2),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(2),
      O => \u_dp/rf0_mux_out\(2)
    );
\dp_ipsr_7to2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(3),
      I1 => \^mem_held_addr_reg[3]\(3),
      I2 => \u_dp/rf0_mux_out\(3),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(3),
      O => \^d\(3)
    );
\dp_ipsr_7to2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(3),
      I1 => \lu_ctl_ex_reg[0]\(2),
      I2 => \hold_reg1_reg[27]\(3),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(3),
      O => \u_dp/rf0_mux_out\(3)
    );
\dp_ipsr_7to2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(4),
      I1 => \^mem_held_addr_reg[7]\(0),
      I2 => \u_dp/rf0_mux_out\(4),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(4),
      O => \^d\(4)
    );
\dp_ipsr_7to2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(4),
      I1 => \lu_ctl_ex_reg[0]\(3),
      I2 => \hold_reg1_reg[27]\(4),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(4),
      O => \u_dp/rf0_mux_out\(4)
    );
\dp_ipsr_7to2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(5),
      I1 => \^mem_held_addr_reg[7]\(1),
      I2 => \u_dp/rf0_mux_out\(5),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(5),
      O => \^d\(5)
    );
\dp_ipsr_7to2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(5),
      I1 => \lu_ctl_ex_reg[0]\(4),
      I2 => \hold_reg1_reg[27]\(5),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(5),
      O => \u_dp/rf0_mux_out\(5)
    );
\dp_ipsr_7to2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(6),
      I1 => \^mem_held_addr_reg[7]\(2),
      I2 => \u_dp/rf0_mux_out\(6),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(6),
      O => \^d\(6)
    );
\dp_ipsr_7to2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(6),
      I1 => \lu_ctl_ex_reg[0]\(5),
      I2 => \hold_reg1_reg[27]\(6),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(6),
      O => \u_dp/rf0_mux_out\(6)
    );
\dp_ipsr_7to2[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(6),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(6)
    );
\dp_ipsr_7to2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[15]\(7),
      I1 => \^mem_held_addr_reg[7]\(3),
      I2 => \u_dp/rf0_mux_out\(7),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(7),
      O => \^d\(7)
    );
\dp_ipsr_7to2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(7),
      I1 => \lu_ctl_ex_reg[0]\(6),
      I2 => \hold_reg1_reg[27]\(7),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(7),
      O => \u_dp/rf0_mux_out\(7)
    );
\dp_ipsr_7to2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(7),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(7)
    );
\dp_ipsr_7to2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(2),
      Q => dp_ipsr_7to2(2)
    );
\dp_ipsr_7to2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(3),
      Q => dp_ipsr_7to2(3)
    );
\dp_ipsr_7to2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(4),
      Q => dp_ipsr_7to2(4)
    );
\dp_ipsr_7to2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(5),
      Q => dp_ipsr_7to2(5)
    );
\dp_ipsr_7to2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(6),
      Q => dp_ipsr_7to2(6)
    );
\dp_ipsr_7to2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^d\(7),
      Q => dp_ipsr_7to2(7)
    );
dp_tbit_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(24),
      I1 => update_tbit,
      I2 => dp_tbit_reg,
      O => dp_tbit_reg_i_1_n_0
    );
dp_tbit_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => dp_tbit_reg_i_1_n_0,
      Q => dp_tbit_reg
    );
dreq_rd_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0EFE0"
    )
        port map (
      I0 => \^ldm_pop_ex_reg\,
      I1 => \^load_ex_reg\,
      I2 => last_uncond_phase_ex_reg_1,
      I3 => ldm_pop_ex,
      I4 => lsm_last_a_phase_ex,
      I5 => lsm_last_d_phase_ex_reg,
      O => nxt_dreq_rd_ex
    );
dreq_wr_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => nxt_ifetch2,
      I1 => last_uncond_phase_ex_reg_1,
      I2 => stm_push_ex,
      I3 => lsm_last_a_phase_ex,
      O => nxt_dreq_wr_ex
    );
dreq_wr_ex_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \instr_de_reg[11]\,
      I1 => \^kill_instr_de\,
      I2 => \instr_de_reg[11]_2\,
      O => nxt_ifetch2
    );
\exc_ret[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pc_de_reg[31]\(2),
      I1 => i_mcode_dec0,
      I2 => \exc_ret_reg_n_0_[2]\,
      O => \exc_ret[2]_i_1_n_0\
    );
\exc_ret[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pc_de_reg[31]\(3),
      I1 => i_mcode_dec0,
      I2 => p_0_in7_in,
      O => \exc_ret[3]_i_1_n_0\
    );
\exc_ret[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \exc_ret[3]_i_3_n_0\,
      I1 => excpt_state(2),
      I2 => \mcode_req__3\,
      I3 => excpt_state(4),
      I4 => excpt_state(1),
      I5 => biu_rdy,
      O => i_mcode_dec0
    );
\exc_ret[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(0),
      O => \exc_ret[3]_i_3_n_0\
    );
\exc_ret_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => \exc_ret[2]_i_1_n_0\,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => \exc_ret_reg_n_0_[2]\
    );
\exc_ret_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => \exc_ret[3]_i_1_n_0\,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => p_0_in7_in
    );
excpt_inv_imm_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => excpt_state(0),
      I1 => excpt_state(2),
      I2 => excpt_state(1),
      I3 => excpt_state(3),
      I4 => excpt_state(4),
      O => excpt_inv_imm
    );
excpt_inv_imm_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => excpt_inv_imm,
      Q => excpt_inv_imm_de
    );
excpt_isb_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000041"
    )
        port map (
      I0 => excpt_state(1),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => excpt_state(4),
      I4 => excpt_state(3),
      O => excpt_isb_de_i_1_n_0
    );
excpt_isb_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_1,
      D => excpt_isb_de_i_1_n_0,
      Q => excpt_isb_de
    );
excpt_ld_pc_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => excpt_state(0),
      I1 => excpt_state(2),
      I2 => excpt_state(1),
      I3 => excpt_state(3),
      I4 => excpt_state(4),
      O => excpt_ld_pc
    );
excpt_ld_pc_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => excpt_ld_pc,
      Q => excpt_ld_pc_de
    );
excpt_ld_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_0,
      D => excpt_ld_pc_de,
      Q => excpt_ld_pc_ex
    );
excpt_mask_sp_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(1),
      I2 => excpt_state(0),
      I3 => excpt_state(4),
      I4 => excpt_state(2),
      O => excpt_mask_sp
    );
excpt_mask_sp_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => excpt_mask_sp,
      Q => excpt_mask_sp_de
    );
excpt_mask_write_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => g0_b0_n_0,
      Q => excpt_mask_write_de
    );
excpt_mask_write_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_2,
      D => excpt_mask_write_de,
      Q => excpt_mask_write_ex
    );
excpt_ret_de_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => branching_ex,
      I1 => count(0),
      I2 => count(1),
      I3 => mode,
      I4 => micro_code_fe,
      I5 => \pc_reg[29]\,
      O => excpt_ret_fe
    );
excpt_ret_de_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^last_instr_faulted_reg_0\,
      I1 => pop_pc_ex,
      I2 => br_lr_ex,
      I3 => tbit_ex,
      O => excpt_ret_fe1
    );
excpt_ret_ld_pc_de_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => excpt_state(1),
      O => excpt_ret_ld_pc
    );
excpt_ret_ld_pc_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => excpt_ret_ld_pc,
      Q => excpt_ret_ld_pc_de
    );
excpt_ret_ld_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_0,
      D => excpt_ret_ld_pc_de,
      Q => excpt_ret_ld_pc_ex
    );
\excpt_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"023E323E0EF20ECE"
    )
        port map (
      I0 => \excpt_state[0]_i_2_n_0\,
      I1 => excpt_state(3),
      I2 => excpt_state(4),
      I3 => excpt_state(0),
      I4 => excpt_state(2),
      I5 => excpt_state(1),
      O => nxt_excpt_state(0)
    );
\excpt_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F20FFFF"
    )
        port map (
      I0 => lockup_pend_reg,
      I1 => i_mcode_dec(0),
      I2 => excpt_state(1),
      I3 => \mcode_req__3\,
      I4 => excpt_state(2),
      I5 => excpt_state(0),
      O => \excpt_state[0]_i_2_n_0\
    );
\excpt_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF3C2FF0C00"
    )
        port map (
      I0 => lockup_pend_reg,
      I1 => excpt_state(3),
      I2 => excpt_state(4),
      I3 => excpt_state(2),
      I4 => excpt_state(1),
      I5 => excpt_state(0),
      O => nxt_excpt_state(1)
    );
\excpt_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECF0E003F000F30"
    )
        port map (
      I0 => \excpt_state[2]_i_2_n_0\,
      I1 => excpt_state(3),
      I2 => excpt_state(4),
      I3 => excpt_state(2),
      I4 => excpt_state(0),
      I5 => excpt_state(1),
      O => nxt_excpt_state(2)
    );
\excpt_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => excpt_state(0),
      I1 => lockup_pend_reg,
      I2 => i_mcode_dec(0),
      O => \excpt_state[2]_i_2_n_0\
    );
\excpt_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A3A3ACAFACACA"
    )
        port map (
      I0 => \excpt_state[3]_i_2_n_0\,
      I1 => excpt_state(3),
      I2 => excpt_state(4),
      I3 => excpt_state(0),
      I4 => excpt_state(2),
      I5 => excpt_state(1),
      O => nxt_excpt_state(3)
    );
\excpt_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6A6A6A8A8A8A8A"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => i_mcode_dec(0),
      I4 => lockup_pend_reg,
      I5 => excpt_state(1),
      O => \excpt_state[3]_i_2_n_0\
    );
\excpt_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030F1F0F0F0F0C0"
    )
        port map (
      I0 => lockup_pend_reg,
      I1 => excpt_state(3),
      I2 => excpt_state(4),
      I3 => excpt_state(2),
      I4 => excpt_state(0),
      I5 => excpt_state(1),
      O => nxt_excpt_state(4)
    );
\excpt_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_excpt_state(0),
      Q => excpt_state(0)
    );
\excpt_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_excpt_state(1),
      Q => excpt_state(1)
    );
\excpt_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_excpt_state(2),
      Q => excpt_state(2)
    );
\excpt_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_excpt_state(3),
      Q => excpt_state(3)
    );
\excpt_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_excpt_state(4),
      Q => excpt_state(4)
    );
excpt_up_ipsr_de_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => excpt_state(0),
      I1 => excpt_state(4),
      I2 => excpt_state(2),
      I3 => excpt_state(3),
      I4 => reset_code,
      I5 => excpt_state(1),
      O => excpt_up_ipsr
    );
excpt_up_ipsr_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_1,
      D => excpt_up_ipsr,
      Q => excpt_up_ipsr_de
    );
excpt_up_ipsr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_1,
      D => excpt_up_ipsr_de,
      Q => excpt_up_ipsr_ex
    );
excpt_zero_a_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(2),
      I2 => excpt_state(1),
      I3 => excpt_state(4),
      I4 => excpt_state(0),
      O => excpt_zero_a_de_i_1_n_0
    );
excpt_zero_a_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_2,
      D => excpt_zero_a_de_i_1_n_0,
      Q => excpt_zero_a_de
    );
fetch_internal_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0504"
    )
        port map (
      I0 => \^pc_reg[31]\(0),
      I1 => br_first_ex,
      I2 => \^int_fault_ex_reg_0\,
      I3 => fetch_phase,
      I4 => fetch_internal_reg,
      O => nxt_fetch_internal
    );
first32_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => \^first32_ex_reg_0\,
      I3 => Q(11),
      I4 => first32_ex_reg_1,
      I5 => kill_undef_de,
      O => first32_ex_reg
    );
first32_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222222F2"
    )
        port map (
      I0 => \^lockup\,
      I1 => \^int_fault_ex_reg_0\,
      I2 => excpt_state(2),
      I3 => int_fault_ex_i_4_n_0,
      I4 => any_dsb_ex_i_2_n_0,
      I5 => i_nvic_excpt_svc_valid_i_6_n_0,
      O => kill_undef_de
    );
first_pop_pc_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB080808080808"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => last_uncond_phase_ex_reg_0,
      I2 => last_phase_ex1,
      I3 => \^last_instr_faulted_reg_0\,
      I4 => pop_pc_ex,
      I5 => nxt_ldm_base,
      O => \^nxt_first_pop_pc_ex\
    );
first_pop_pc_ex_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => last_instr_faulted,
      I1 => excpt_ret_ld_pc_de,
      I2 => \^last_instr_faulted_reg_0\,
      I3 => excpt_ld_pc_de,
      O => \^p_10_in\
    );
force_hf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => first_ex_phase,
      I1 => \^force_ipsr_reg_0\,
      I2 => \^active_sp\,
      O => nxt_force_hf
    );
force_hf_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => nxt_force_hf,
      Q => force_hf
    );
force_ipsr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^force_ipsr_reg_0\,
      I1 => first_ex_phase,
      O => \^nvic_excpt_ret_taken\
    );
force_ipsr_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_ipsr,
      CLR => \^use_dp_ipsr_reg_0\,
      D => \^nvic_excpt_ret_taken\,
      Q => force_ipsr
    );
fptr_align_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => push_xpsr_ex,
      I1 => first_ex_phase,
      I2 => biu_rdy,
      O => update_fptr_align0
    );
fptr_align_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => fptr_align_reg_0,
      Q => \^fptr_align\
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049C80C"
    )
        port map (
      I0 => excpt_state(0),
      I1 => excpt_state(1),
      I2 => excpt_state(2),
      I3 => excpt_state(3),
      I4 => excpt_state(4),
      O => g0_b0_n_0
    );
\genblk3[1].ram_block_reg_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(13),
      O => \biu_addr_31_29_reg_reg[31]\(14)
    );
\genblk3[1].ram_block_reg_0_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(4),
      O => \biu_addr_31_29_reg_reg[31]\(5)
    );
\genblk3[1].ram_block_reg_0_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(3),
      O => \biu_addr_31_29_reg_reg[31]\(4)
    );
\genblk3[1].ram_block_reg_0_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(2),
      O => \biu_addr_31_29_reg_reg[31]\(3)
    );
\genblk3[1].ram_block_reg_0_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(1),
      O => \biu_addr_31_29_reg_reg[31]\(2)
    );
\genblk3[1].ram_block_reg_0_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => b_reg_0(3),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(3),
      O => p_1_in2_in(2)
    );
\genblk3[1].ram_block_reg_0_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => b_reg_0(2),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(2),
      O => p_1_in2_in(1)
    );
\genblk3[1].ram_block_reg_0_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => b_reg_0(0),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(0),
      O => p_1_in2_in(0)
    );
\genblk3[1].ram_block_reg_0_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8FFF8"
    )
        port map (
      I0 => first_ex_phase,
      I1 => branch_ex,
      I2 => last_phase_ex1,
      I3 => dreq_rd_ex_reg,
      I4 => biu_write_reg,
      I5 => \^wdata_reg[6]\,
      O => \genblk3[1].ram_block_reg_0_0_i_19_n_0\
    );
\genblk3[1].ram_block_reg_0_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(12),
      O => \biu_addr_31_29_reg_reg[31]\(13)
    );
\genblk3[1].ram_block_reg_0_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(11),
      O => \biu_addr_31_29_reg_reg[31]\(12)
    );
\genblk3[1].ram_block_reg_0_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => nvic_excpt_num(3),
      I1 => \xpsr_m_ctl_ex_reg[2]\(2),
      I2 => \xpsr_m_ctl_ex_reg[2]\(0),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(3),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(3)
    );
\genblk3[1].ram_block_reg_0_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => nvic_excpt_num(2),
      I1 => \xpsr_m_ctl_ex_reg[2]\(2),
      I2 => \xpsr_m_ctl_ex_reg[2]\(0),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(2),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(2)
    );
\genblk3[1].ram_block_reg_0_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => \genblk3[1].ram_block_reg_0_0_i_38_n_0\,
      I1 => wdata_mux_ctl_ex(1),
      I2 => wdata_mux_ctl_ex(0),
      I3 => \hold_reg2_reg[27]\(0),
      I4 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(0)
    );
\genblk3[1].ram_block_reg_0_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \^nvic_primask\,
      I1 => use_primask_ex,
      I2 => \^r_int_actv_reg_1\,
      I3 => \xpsr_m_ctl_ex_reg[2]\(0),
      I4 => wdata_mux_ctl_ex(0),
      I5 => wdata_mux_ctl_ex(1),
      O => \genblk3[1].ram_block_reg_0_0_i_38_n_0\
    );
\genblk3[1].ram_block_reg_0_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(10),
      O => \biu_addr_31_29_reg_reg[31]\(11)
    );
\genblk3[1].ram_block_reg_0_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(9),
      O => \biu_addr_31_29_reg_reg[31]\(10)
    );
\genblk3[1].ram_block_reg_0_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(8),
      O => \biu_addr_31_29_reg_reg[31]\(9)
    );
\genblk3[1].ram_block_reg_0_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(7),
      O => \biu_addr_31_29_reg_reg[31]\(8)
    );
\genblk3[1].ram_block_reg_0_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(6),
      O => \biu_addr_31_29_reg_reg[31]\(7)
    );
\genblk3[1].ram_block_reg_0_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(5),
      O => \biu_addr_31_29_reg_reg[31]\(6)
    );
\genblk3[1].ram_block_reg_0_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02CE0202"
    )
        port map (
      I0 => b_reg_0(7),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \^wdata_reg[6]\,
      I4 => \hold_reg2_reg[27]\(7),
      O => p_1_in2_in(6)
    );
\genblk3[1].ram_block_reg_0_1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02CE0202"
    )
        port map (
      I0 => b_reg_0(6),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \^wdata_reg[6]\,
      I4 => \hold_reg2_reg[27]\(6),
      O => p_1_in2_in(5)
    );
\genblk3[1].ram_block_reg_0_1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => b_reg_0(5),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(5),
      O => p_1_in2_in(4)
    );
\genblk3[1].ram_block_reg_0_1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => b_reg_0(4),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(4),
      O => p_1_in2_in(3)
    );
\genblk3[1].ram_block_reg_0_1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => nvic_excpt_num(5),
      I1 => \xpsr_m_ctl_ex_reg[2]\(2),
      I2 => \xpsr_m_ctl_ex_reg[2]\(0),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(5),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(5)
    );
\genblk3[1].ram_block_reg_0_1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => \^r_int_actv_reg\,
      I1 => \xpsr_m_ctl_ex_reg[2]\(2),
      I2 => \xpsr_m_ctl_ex_reg[2]\(0),
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(4),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(4)
    );
\genblk3[1].ram_block_reg_1_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(3),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(11),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(11),
      O => p_1_in2_in(10)
    );
\genblk3[1].ram_block_reg_1_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(2),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(10),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(10),
      O => p_1_in2_in(9)
    );
\genblk3[1].ram_block_reg_1_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(1),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(9),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(9),
      O => p_1_in2_in(8)
    );
\genblk3[1].ram_block_reg_1_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(0),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(8),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(8),
      O => p_1_in2_in(7)
    );
\genblk3[1].ram_block_reg_1_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(11),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(11)
    );
\genblk3[1].ram_block_reg_1_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(10),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(10)
    );
\genblk3[1].ram_block_reg_1_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080FF8F0080"
    )
        port map (
      I0 => \^fptr_align\,
      I1 => push_xpsr_ex,
      I2 => wdata_mux_ctl_ex(1),
      I3 => wdata_mux_ctl_ex(0),
      I4 => \hold_reg2_reg[27]\(9),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(9)
    );
\genblk3[1].ram_block_reg_1_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(8),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(8)
    );
\genblk3[1].ram_block_reg_1_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(7),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(15),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(15),
      O => p_1_in2_in(14)
    );
\genblk3[1].ram_block_reg_1_1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(6),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(14),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(14),
      O => p_1_in2_in(13)
    );
\genblk3[1].ram_block_reg_1_1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(5),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(13),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(13),
      O => p_1_in2_in(12)
    );
\genblk3[1].ram_block_reg_1_1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => b_reg_0(4),
      I1 => ls_byte_ex_reg,
      I2 => b_reg_0(12),
      I3 => wdata_mux_ctl_ex(0),
      I4 => wdata_mux_ctl_ex(1),
      I5 => \u_dp/wdata_mux\(12),
      O => p_1_in2_in(11)
    );
\genblk3[1].ram_block_reg_1_1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(15),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(15)
    );
\genblk3[1].ram_block_reg_1_1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(14),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(14)
    );
\genblk3[1].ram_block_reg_1_1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(13),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(13)
    );
\genblk3[1].ram_block_reg_1_1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(12),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(12)
    );
\genblk3[1].ram_block_reg_2_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(16),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(16)
    );
\genblk3[1].ram_block_reg_2_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(19),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(3),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(19),
      O => p_1_in2_in(18)
    );
\genblk3[1].ram_block_reg_2_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(18),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(2),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(18),
      O => p_1_in2_in(17)
    );
\genblk3[1].ram_block_reg_2_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(17),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(1),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(17),
      O => p_1_in2_in(16)
    );
\genblk3[1].ram_block_reg_2_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(16),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(0),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(16),
      O => p_1_in2_in(15)
    );
\genblk3[1].ram_block_reg_2_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(19),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(19)
    );
\genblk3[1].ram_block_reg_2_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(18),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(18)
    );
\genblk3[1].ram_block_reg_2_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(17),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(17)
    );
\genblk3[1].ram_block_reg_2_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(23),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(7),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(23),
      O => p_1_in2_in(22)
    );
\genblk3[1].ram_block_reg_2_1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(22),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(6),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(22),
      O => p_1_in2_in(21)
    );
\genblk3[1].ram_block_reg_2_1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(21),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(5),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(21),
      O => p_1_in2_in(20)
    );
\genblk3[1].ram_block_reg_2_1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => b_reg_0(20),
      I1 => ls_half_ex_reg_0,
      I2 => ls_byte_ex_reg,
      I3 => b_reg_0(4),
      I4 => \wdata_mux_ctl_ex_reg[0]\,
      I5 => \u_dp/wdata_mux\(20),
      O => p_1_in2_in(19)
    );
\genblk3[1].ram_block_reg_2_1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(23),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(23)
    );
\genblk3[1].ram_block_reg_2_1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(22),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(22)
    );
\genblk3[1].ram_block_reg_2_1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(21),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(21)
    );
\genblk3[1].ram_block_reg_2_1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(20),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(20)
    );
\genblk3[1].ram_block_reg_3_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800A8FFA800"
    )
        port map (
      I0 => \^pc_de_reg[0]\(0),
      I1 => push_xpsr_ex,
      I2 => xpsr_bit24_ex1,
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(24),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(24)
    );
\genblk3[1].ram_block_reg_3_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(0),
      I2 => excpt_state(4),
      I3 => excpt_state(1),
      O => dbg_reg_acc_ex
    );
\genblk3[1].ram_block_reg_3_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => excpt_state(1),
      I1 => excpt_state(4),
      I2 => excpt_state(0),
      I3 => excpt_state(3),
      I4 => \xpsr_m_ctl_ex_reg[2]\(2),
      I5 => \xpsr_m_ctl_ex_reg[2]\(1),
      O => xpsr_bit24_ex1
    );
\genblk3[1].ram_block_reg_3_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02CE0202"
    )
        port map (
      I0 => mem_w_data(3),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \^wdata_reg[6]\,
      I4 => \hold_reg2_reg[27]\(27),
      O => p_1_in2_in(26)
    );
\genblk3[1].ram_block_reg_3_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02CE0202"
    )
        port map (
      I0 => mem_w_data(2),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \^wdata_reg[6]\,
      I4 => \hold_reg2_reg[27]\(26),
      O => p_1_in2_in(25)
    );
\genblk3[1].ram_block_reg_3_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(1),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(25),
      O => p_1_in2_in(24)
    );
\genblk3[1].ram_block_reg_3_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mem_w_data(0),
      I1 => wdata_mux_ctl_ex(0),
      I2 => wdata_mux_ctl_ex(1),
      I3 => \u_dp/wdata_mux\(24),
      O => p_1_in2_in(23)
    );
\genblk3[1].ram_block_reg_3_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => use_primask_ex,
      I1 => dbg_reg_acc_ex,
      I2 => \^active_sp\,
      I3 => \wdata_mux_ctl_ex_reg[1]\,
      I4 => \hold_reg2_reg[27]\(25),
      I5 => \^wdata_reg[6]\,
      O => \u_dp/wdata_mux\(25)
    );
\held_instr0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_32_in,
      I1 => \write_addr_reg[1]_0\(0),
      O => E(0)
    );
\held_instr1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \write_addr_reg[1]_0\(0),
      I1 => p_32_in,
      O => held_fault1_reg(0)
    );
hi_pre_fetch_addr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(0),
      I3 => seq_fetch_addr(0),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(0)
    );
\hold_reg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EC2CE020"
    )
        port map (
      I0 => \pc_de_reg[31]\(0),
      I1 => pc_mux_ctl_ex(0),
      I2 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I3 => \pc_ex_reg[31]\(0),
      I4 => \biu_rdata_reg[0]\,
      I5 => last_uncond_phase_ex_reg_0,
      O => \hold_reg2_reg[31]\(0)
    );
\hold_reg2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(1),
      I1 => \pc_reg[31]_1\(9),
      I2 => \pc_ex_reg[31]\(10),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(10),
      O => \hold_reg2_reg[31]\(10)
    );
\hold_reg2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(2),
      I1 => \pc_reg[31]_1\(10),
      I2 => \pc_ex_reg[31]\(11),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(11),
      O => \hold_reg2_reg[31]\(11)
    );
\hold_reg2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(3),
      I1 => \pc_reg[31]_1\(11),
      I2 => \pc_ex_reg[31]\(12),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(12),
      O => \hold_reg2_reg[31]\(12)
    );
\hold_reg2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(4),
      I1 => \pc_reg[31]_1\(12),
      I2 => \pc_ex_reg[31]\(13),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(13),
      O => \hold_reg2_reg[31]\(13)
    );
\hold_reg2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(5),
      I1 => \pc_reg[31]_1\(13),
      I2 => \pc_ex_reg[31]\(14),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(14),
      O => \hold_reg2_reg[31]\(14)
    );
\hold_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \pc_reg[31]_1\(14),
      I2 => \pc_ex_reg[31]\(15),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(15),
      O => \hold_reg2_reg[31]\(15)
    );
\hold_reg2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(0),
      I1 => \pc_reg[31]_1\(15),
      I2 => \pc_ex_reg[31]\(16),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(16),
      O => \hold_reg2_reg[31]\(16)
    );
\hold_reg2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \pc_reg[31]_1\(16),
      I2 => \pc_ex_reg[31]\(17),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(17),
      O => \hold_reg2_reg[31]\(17)
    );
\hold_reg2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(2),
      I1 => \pc_reg[31]_1\(17),
      I2 => \pc_ex_reg[31]\(18),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(18),
      O => \hold_reg2_reg[31]\(18)
    );
\hold_reg2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => \pc_reg[31]_1\(18),
      I2 => \pc_ex_reg[31]\(19),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(19),
      O => \hold_reg2_reg[31]\(19)
    );
\hold_reg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[1]\,
      I1 => \pc_reg[31]_1\(0),
      I2 => \pc_ex_reg[31]\(1),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(1),
      O => \hold_reg2_reg[31]\(1)
    );
\hold_reg2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(4),
      I1 => \pc_reg[31]_1\(19),
      I2 => \pc_ex_reg[31]\(20),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(20),
      O => \hold_reg2_reg[31]\(20)
    );
\hold_reg2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => \pc_reg[31]_1\(20),
      I2 => \pc_ex_reg[31]\(21),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(21),
      O => \hold_reg2_reg[31]\(21)
    );
\hold_reg2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => \pc_reg[31]_1\(21),
      I2 => \pc_ex_reg[31]\(22),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(22),
      O => \hold_reg2_reg[31]\(22)
    );
\hold_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \pc_reg[31]_1\(22),
      I2 => \pc_ex_reg[31]\(23),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(23),
      O => \hold_reg2_reg[31]\(23)
    );
\hold_reg2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \pc_reg[31]_1\(23),
      I2 => \pc_ex_reg[31]\(24),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(24),
      O => \hold_reg2_reg[31]\(24)
    );
\hold_reg2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \pc_reg[31]_1\(24),
      I2 => \pc_ex_reg[31]\(25),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(25),
      O => \hold_reg2_reg[31]\(25)
    );
\hold_reg2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \pc_reg[31]_1\(25),
      I2 => \pc_ex_reg[31]\(26),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(26),
      O => \hold_reg2_reg[31]\(26)
    );
\hold_reg2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \pc_reg[31]_1\(26),
      I2 => \pc_ex_reg[31]\(27),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(27),
      O => \hold_reg2_reg[31]\(27)
    );
\hold_reg2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \pc_reg[31]_1\(27),
      I2 => \pc_ex_reg[31]\(28),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(28),
      O => \hold_reg2_reg[31]\(28)
    );
\hold_reg2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \pc_reg[31]_1\(28),
      I2 => \pc_ex_reg[31]\(29),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(29),
      O => \hold_reg2_reg[31]\(29)
    );
\hold_reg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[2]\,
      I1 => \pc_reg[31]_1\(1),
      I2 => \pc_ex_reg[31]\(2),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(2),
      O => \hold_reg2_reg[31]\(2)
    );
\hold_reg2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \pc_reg[31]_1\(29),
      I2 => \pc_ex_reg[31]\(30),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(30),
      O => \hold_reg2_reg[31]\(30)
    );
\hold_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A888AAAAA888"
    )
        port map (
      I0 => biu_rdy,
      I1 => ldm_base_load,
      I2 => br_lr_ex,
      I3 => first_ex_phase,
      I4 => last_uncond_phase_ex_reg_0,
      I5 => micro_code_fe,
      O => \hold_reg2_reg[31]_0\(0)
    );
\hold_reg2[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => \pc_reg[31]_1\(30),
      I2 => \pc_ex_reg[31]\(31),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(31),
      O => \hold_reg2_reg[31]\(31)
    );
\hold_reg2[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => \^last_instr_faulted_reg_0\,
      I2 => \^int_fault_ex\,
      I3 => last_uncond_phase_ex_reg_1,
      I4 => pre_pc_mux_ctl_ex(0),
      O => pc_mux_ctl_ex(0)
    );
\hold_reg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[3]\,
      I1 => \pc_reg[31]_1\(2),
      I2 => \pc_ex_reg[31]\(3),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(3),
      O => \hold_reg2_reg[31]\(3)
    );
\hold_reg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[4]\,
      I1 => \pc_reg[31]_1\(3),
      I2 => \pc_ex_reg[31]\(4),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(4),
      O => \hold_reg2_reg[31]\(4)
    );
\hold_reg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[5]\,
      I1 => \pc_reg[31]_1\(4),
      I2 => \pc_ex_reg[31]\(5),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(5),
      O => \hold_reg2_reg[31]\(5)
    );
\hold_reg2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[6]\,
      I1 => \pc_reg[31]_1\(5),
      I2 => \pc_ex_reg[31]\(6),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(6),
      O => \hold_reg2_reg[31]\(6)
    );
\hold_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \biu_rdata_reg[7]\,
      I1 => \pc_reg[31]_1\(6),
      I2 => \pc_ex_reg[31]\(7),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(7),
      O => \hold_reg2_reg[31]\(7)
    );
\hold_reg2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \p_2_in__0\(0),
      I1 => \pc_reg[31]_1\(7),
      I2 => \pc_ex_reg[31]\(8),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(8),
      O => \hold_reg2_reg[31]\(8)
    );
\hold_reg2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => load_fptr,
      I1 => \pc_reg[31]_1\(8),
      I2 => \pc_ex_reg[31]\(9),
      I3 => \pre_pc_mux_ctl_ex_reg[1]\(0),
      I4 => pc_mux_ctl_ex(0),
      I5 => \pc_de_reg[31]\(9),
      O => \hold_reg2_reg[31]\(9)
    );
i_active_sp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => mode,
      I1 => \dp_ipsr_1to0[1]_i_2_n_0\,
      I2 => write_actv_sp_ex,
      I3 => i_active_sp_i_3_n_0,
      I4 => i_active_sp0,
      I5 => \^active_sp\,
      O => i_active_sp_i_1_n_0
    );
i_active_sp_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \exc_ret_reg_n_0_[2]\,
      I1 => p_0_in7_in,
      I2 => excpt_state(0),
      I3 => excpt_state(3),
      I4 => excpt_state(1),
      O => i_active_sp_i_10_n_0
    );
i_active_sp_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => mult_out(9),
      I1 => rf1_mux_ctl_ex(0),
      I2 => rf1_mux_ctl_ex(1),
      O => i_active_sp_i_11_n_0
    );
i_active_sp_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rf1_mux_ctl_ex(0),
      I1 => rf1_mux_ctl_ex(1),
      O => i_active_sp_i_12_n_0
    );
i_active_sp_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rf0_mux_ctl_ex(0),
      I1 => rf0_mux_ctl_ex(1),
      O => i_active_sp_i_14_n_0
    );
i_active_sp_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \u_dp/wdata_mux\(25),
      I1 => rf0_mux_ctl_ex(0),
      I2 => rf0_mux_ctl_ex(1),
      I3 => \hold_reg1_reg[27]\(25),
      O => i_active_sp_i_15_n_0
    );
i_active_sp_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ze_half_wb,
      I1 => \swz_ctl_ex_reg[1]\(1),
      O => \u_dp/swz_ctl2_ex\(1)
    );
i_active_sp_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \swz_ctl_ex_reg[1]\(0),
      I1 => ze_half_wb,
      O => i_active_sp_i_17_n_0
    );
i_active_sp_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rf1_mux_ctl_ex(0),
      I1 => rf1_mux_ctl_ex(1),
      O => i_active_sp_i_18_n_0
    );
i_active_sp_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rf0_mux_ctl_ex(0),
      I1 => rf0_mux_ctl_ex(1),
      O => i_active_sp_reg_0
    );
i_active_sp_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => use_control_ex,
      I1 => first_ex_phase,
      I2 => msr_ex,
      O => write_actv_sp_ex
    );
i_active_sp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => nxt_active_sp0,
      I1 => mode,
      I2 => i_active_sp_i_6_n_0,
      I3 => i_active_sp_i_7_n_0,
      I4 => i_active_sp_i_8_n_0,
      I5 => i_active_sp_i_9_n_0,
      O => i_active_sp_i_3_n_0
    );
i_active_sp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00000000"
    )
        port map (
      I0 => i_active_sp_i_9_n_0,
      I1 => msr_ex,
      I2 => first_ex_phase,
      I3 => use_control_ex,
      I4 => excpt_up_actv_sp,
      I5 => biu_rdy,
      O => i_active_sp0
    );
i_active_sp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => excpt_state(1),
      I1 => excpt_state(3),
      I2 => excpt_state(0),
      I3 => i_active_sp_i_10_n_0,
      I4 => excpt_state(4),
      I5 => excpt_state(2),
      O => nxt_active_sp0
    );
i_active_sp_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEAEAEA"
    )
        port map (
      I0 => i_active_sp_i_11_n_0,
      I1 => i_active_sp_i_12_n_0,
      I2 => m_ext_ex2_reg,
      I3 => \lu_ctl_ex_reg[0]\(24),
      I4 => i_active_sp_i_14_n_0,
      I5 => i_active_sp_i_15_n_0,
      O => i_active_sp_i_6_n_0
    );
i_active_sp_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(1),
      I1 => rf1_mux_ctl_ex(1),
      I2 => rf1_mux_ctl_ex(0),
      O => i_active_sp_i_7_n_0
    );
i_active_sp_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \u_dp/swz_ctl2_ex\(1),
      I1 => p_0_in1_in(1),
      I2 => i_active_sp_i_17_n_0,
      I3 => a_reg_0(2),
      I4 => a_reg_0(1),
      I5 => i_active_sp_i_18_n_0,
      O => i_active_sp_i_8_n_0
    );
i_active_sp_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => first_ex_phase,
      I1 => msr_ex,
      I2 => use_primask_ex,
      I3 => cps_ex,
      I4 => dbg_reg_acc_ex,
      O => i_active_sp_i_9_n_0
    );
i_active_sp_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => i_active_sp_i_1_n_0,
      Q => \^active_sp\
    );
i_ahb_wr_en_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^use_dp_ipsr_reg_0\
    );
i_dbg_wdata_sel_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => excpt_state(0),
      I1 => excpt_state(1),
      I2 => excpt_state(4),
      I3 => excpt_state(2),
      I4 => excpt_state(3),
      O => dbg_wdata_sel
    );
i_dbg_wdata_sel_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => dbg_wdata_sel,
      Q => dbg_wdata_sel_de
    );
i_dbg_wdata_sel_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => dbg_wdata_sel_de,
      Q => \^wdata_reg[6]\
    );
\i_mcode_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => excpt_ret_de_reg,
      I1 => i_mcode_dec0,
      I2 => i_mcode_dec(0),
      O => \i_mcode_dec[0]_i_1_n_0\
    );
\i_mcode_dec_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \i_mcode_dec[0]_i_1_n_0\,
      Q => i_mcode_dec(0)
    );
i_nvic_excpt_svc_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => adv_de_to_ex,
      I1 => \^kill_instr_de\,
      I2 => \^first32_ex_reg_0\,
      I3 => \^i_nvic_excpt_svc_valid_reg_0\,
      I4 => i_nvic_excpt_svc_valid_i_5_n_0,
      I5 => first32_ex_reg_1,
      O => nxt_nvic_svc_valid
    );
i_nvic_excpt_svc_valid_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_nvic_excpt_svc_valid_i_13_n_0,
      I1 => int_fault_ex_i_7_n_0,
      I2 => Q(15),
      I3 => first32_ex_reg_1,
      O => i_nvic_excpt_svc_valid_i_10_n_0
    );
i_nvic_excpt_svc_valid_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => excpt_ret_de_reg,
      I1 => \^int_fault_ex_reg_0\,
      I2 => lockup_pend_reg,
      O => i_nvic_excpt_svc_valid_i_11_n_0
    );
i_nvic_excpt_svc_valid_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAA00"
    )
        port map (
      I0 => Q(13),
      I1 => \^i_nvic_excpt_svc_valid_reg_0\,
      I2 => Q(8),
      I3 => Q(14),
      I4 => Q(12),
      O => i_nvic_excpt_svc_valid_i_13_n_0
    );
i_nvic_excpt_svc_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => i_nvic_excpt_svc_valid_i_6_n_0,
      I1 => i_nvic_excpt_svc_valid_i_7_n_0,
      I2 => excpt_state(2),
      I3 => i_nvic_excpt_svc_valid_i_8_n_0,
      I4 => first32_ex_reg_3,
      I5 => i_nvic_excpt_svc_valid_i_10_n_0,
      O => \^kill_instr_de\
    );
i_nvic_excpt_svc_valid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      O => \^first32_ex_reg_0\
    );
i_nvic_excpt_svc_valid_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(11),
      O => \^i_nvic_excpt_svc_valid_reg_0\
    );
i_nvic_excpt_svc_valid_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      O => i_nvic_excpt_svc_valid_i_5_n_0
    );
i_nvic_excpt_svc_valid_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => dp_tbit_reg,
      I1 => use_dp_tbit,
      I2 => inter_tbit_reg,
      I3 => pf_fault_de,
      I4 => \^int_fault_ex_reg_0\,
      O => i_nvic_excpt_svc_valid_i_6_n_0
    );
i_nvic_excpt_svc_valid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054545554"
    )
        port map (
      I0 => any_dsb_ex_i_2_n_0,
      I1 => excpt_state(0),
      I2 => i_nvic_excpt_svc_valid_i_11_n_0,
      I3 => nvic_excpt_pend,
      I4 => \^int_fault_ex_reg_0\,
      I5 => excpt_state(1),
      O => i_nvic_excpt_svc_valid_i_7_n_0
    );
i_nvic_excpt_svc_valid_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lockup\,
      I1 => \^int_fault_ex_reg_0\,
      O => i_nvic_excpt_svc_valid_i_8_n_0
    );
i_nvic_excpt_svc_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_nvic_svc_valid,
      Q => \^nvic_excpt_svc_valid\
    );
\i_pend_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \i_pend_state[0]_i_2_n_0\,
      I1 => \i_haddr_q_reg[2]_0\,
      I2 => \HWDATA_reg[31]\(0),
      O => \i_pend_state_reg[2]_0\(0)
    );
\i_pend_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFFD0D05050"
    )
        port map (
      I0 => int_prev(0),
      I1 => \^nvic_excpt_ret_taken\,
      I2 => NMI,
      I3 => \^i_pend_state_reg[2]\,
      I4 => \^nmi_actv\,
      I5 => \i_pend_state_reg[2]_1\(0),
      O => \i_pend_state[0]_i_2_n_0\
    );
\i_pend_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01010101"
    )
        port map (
      I0 => \^i_pend_state_reg[1]\,
      I1 => r_hdf_actv,
      I2 => r_nmi_actv,
      I3 => \^i_pend_state_reg[2]\,
      I4 => \^hdf_actv\,
      I5 => \i_pend_state_reg[2]_1\(1),
      O => \i_pend_state_reg[2]_0\(1)
    );
\i_pend_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => \i_svc_lvl_reg[1]\,
      I1 => \^nvic_excpt_svc_valid\,
      I2 => biu_wfault,
      I3 => \^last_instr_faulted_reg_0\,
      I4 => \^int_fault_ex\,
      O => \^i_pend_state_reg[1]\
    );
\i_pend_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => \i_svc_lvl_reg[1]\,
      I1 => \^nvic_excpt_svc_valid\,
      I2 => \^i_pend_state_reg[2]\,
      I3 => \^r_int_actv_lvl_reg[1]_0\,
      I4 => \i_pend_state_reg[2]_1\(2),
      O => \i_pend_state_reg[2]_0\(2)
    );
\i_pend_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF04FF15"
    )
        port map (
      I0 => dp_ipsr_7to2(4),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(2),
      I3 => force_ipsr,
      I4 => dp_ipsr_7to2(6),
      I5 => \i_pend_state[4]_i_6_n_0\,
      O => \^r_int_actv_lvl_reg[1]_0\
    );
\i_pend_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \i_pend_state[3]_i_3_n_0\,
      I1 => \^r_int_actv_reg\,
      I2 => nvic_excpt_num(2),
      I3 => \^r_int_actv_reg_1\,
      I4 => \^r_int_actv_reg_0\,
      O => \^i_pend_state_reg[3]\
    );
\i_pend_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEECFFF"
    )
        port map (
      I0 => dp_ipsr_7to2(7),
      I1 => force_ipsr,
      I2 => dp_ipsr_7to2(3),
      I3 => use_dp_ipsr,
      I4 => dp_ipsr_7to2(5),
      O => \i_pend_state[3]_i_3_n_0\
    );
\i_pend_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFF9D"
    )
        port map (
      I0 => dp_ipsr_7to2(4),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(2),
      I3 => force_ipsr,
      I4 => dp_ipsr_7to2(6),
      I5 => \i_pend_state[4]_i_6_n_0\,
      O => \^r_int_actv_lvl_reg[1]_1\
    );
\i_pend_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEBFB"
    )
        port map (
      I0 => \i_pend_state[4]_i_8_n_0\,
      I1 => dp_ipsr_7to2(5),
      I2 => use_dp_ipsr,
      I3 => dp_ipsr_7to2(3),
      I4 => force_ipsr,
      I5 => dp_ipsr_7to2(7),
      O => \i_pend_state[4]_i_6_n_0\
    );
\i_pend_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => dp_ipsr_7to2(3),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_1to0(1),
      I3 => force_ipsr,
      I4 => force_hf,
      I5 => \^r_int_actv_reg_1\,
      O => \i_pend_state[4]_i_8_n_0\
    );
\i_pend_state[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \i_pend_state[5]_i_6_n_0\,
      I1 => \^r_int_actv_reg_1\,
      I2 => nvic_excpt_num(2),
      I3 => \^r_int_actv_reg_0\,
      I4 => \^r_int_actv_reg\,
      O => \^i_pend_state_reg[5]\
    );
\i_pend_state[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333022"
    )
        port map (
      I0 => dp_ipsr_7to2(7),
      I1 => force_ipsr,
      I2 => dp_ipsr_7to2(3),
      I3 => use_dp_ipsr,
      I4 => dp_ipsr_7to2(5),
      O => \i_pend_state[5]_i_6_n_0\
    );
ifetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFFFEF2FEF2"
    )
        port map (
      I0 => branching_ex2,
      I1 => last_uncond_phase_ex_reg_1,
      I2 => \^p_8_in\,
      I3 => nxt_ifetch2,
      I4 => nxt_ifetch3,
      I5 => \^nxt_last_uncond_phase_ex\,
      O => nxt_ifetch
    );
\instr_de[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(0),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(0),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(0),
      O => \instr_de[0]_i_2_n_0\
    );
\instr_de[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044AFFFF044A0000"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => excpt_state(1),
      I4 => excpt_state(4),
      I5 => \instr_de[0]_i_4_n_0\,
      O => excpt_instr(0)
    );
\instr_de[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500AA0000AA54FF"
    )
        port map (
      I0 => excpt_state(3),
      I1 => \latched_excpt_num_reg_n_0_[0]\,
      I2 => reset_code,
      I3 => excpt_state(1),
      I4 => excpt_state(2),
      I5 => excpt_state(0),
      O => \instr_de[0]_i_4_n_0\
    );
\instr_de[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(9),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(9),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(10),
      O => \instr_de[10]_i_2_n_0\
    );
\instr_de[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"593E97F6"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(0),
      I3 => excpt_state(2),
      I4 => excpt_state(1),
      O => excpt_instr(10)
    );
\instr_de[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(10),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(10),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(11),
      O => \instr_de[11]_i_2_n_0\
    );
\instr_de[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30C333F8FFF3FFCF"
    )
        port map (
      I0 => \^lockup\,
      I1 => excpt_state(4),
      I2 => excpt_state(3),
      I3 => excpt_state(1),
      I4 => excpt_state(2),
      I5 => excpt_state(0),
      O => excpt_instr(11)
    );
\instr_de[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(11),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(11),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(12),
      O => \instr_de[12]_i_2_n_0\
    );
\instr_de[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF33F8F333FF3C"
    )
        port map (
      I0 => \^lockup\,
      I1 => excpt_state(4),
      I2 => excpt_state(3),
      I3 => excpt_state(1),
      I4 => excpt_state(2),
      I5 => excpt_state(0),
      O => excpt_instr(12)
    );
\instr_de[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(12),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(12),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(13),
      O => \instr_de[13]_i_2_n_0\
    );
\instr_de[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F99EF5F5"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(0),
      I3 => excpt_state(2),
      I4 => excpt_state(1),
      O => excpt_instr(13)
    );
\instr_de[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(13),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(13),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(14),
      O => \instr_de[14]_i_2_n_0\
    );
\instr_de[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC000000CCC400C3"
    )
        port map (
      I0 => \^lockup\,
      I1 => excpt_state(4),
      I2 => excpt_state(2),
      I3 => excpt_state(1),
      I4 => excpt_state(0),
      I5 => excpt_state(3),
      O => excpt_instr(14)
    );
\instr_de[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(14),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(14),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(15),
      O => \instr_de[15]_i_3_n_0\
    );
\instr_de[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFDFC"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(1),
      I3 => excpt_state(2),
      I4 => excpt_state(0),
      O => excpt_instr(15)
    );
\instr_de[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(1),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(1),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(1),
      O => \instr_de[1]_i_2_n_0\
    );
\instr_de[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044AFFFF044A0000"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => excpt_state(1),
      I4 => excpt_state(4),
      I5 => \instr_de[1]_i_4_n_0\,
      O => excpt_instr(1)
    );
\instr_de[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAA1100AA10AA"
    )
        port map (
      I0 => excpt_state(3),
      I1 => reset_code,
      I2 => \latched_excpt_num_reg_n_0_[1]\,
      I3 => excpt_state(1),
      I4 => excpt_state(2),
      I5 => excpt_state(0),
      O => \instr_de[1]_i_4_n_0\
    );
\instr_de[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(2),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(2),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(2),
      O => \instr_de[2]_i_2_n_0\
    );
\instr_de[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \instr_de[2]_i_4_n_0\,
      I1 => excpt_state(4),
      I2 => \instr_de[2]_i_5_n_0\,
      O => excpt_instr(2)
    );
\instr_de[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => excpt_state(1),
      I1 => excpt_state(0),
      I2 => \^lockup\,
      I3 => excpt_state(2),
      I4 => excpt_state(3),
      O => \instr_de[2]_i_4_n_0\
    );
\instr_de[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0404AE"
    )
        port map (
      I0 => excpt_state(3),
      I1 => \instr_de[2]_i_6_n_0\,
      I2 => excpt_state(2),
      I3 => excpt_state(1),
      I4 => excpt_state(0),
      O => \instr_de[2]_i_5_n_0\
    );
\instr_de[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000303033B3B3B3B"
    )
        port map (
      I0 => \latched_excpt_num_reg_n_0_[2]\,
      I1 => excpt_state(1),
      I2 => reset_code,
      I3 => mode,
      I4 => \^active_sp\,
      I5 => excpt_state(0),
      O => \instr_de[2]_i_6_n_0\
    );
\instr_de[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(3),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(3),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(3),
      O => \instr_de[3]_i_2_n_0\
    );
\instr_de[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \instr_de[3]_i_4_n_0\,
      I1 => excpt_state(4),
      I2 => excpt_state(0),
      I3 => excpt_state(1),
      I4 => excpt_state(3),
      I5 => \instr_de[3]_i_5_n_0\,
      O => excpt_instr(3)
    );
\instr_de[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC04"
    )
        port map (
      I0 => excpt_state(1),
      I1 => excpt_state(0),
      I2 => \^lockup\,
      I3 => excpt_state(2),
      I4 => excpt_state(3),
      O => \instr_de[3]_i_4_n_0\
    );
\instr_de[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400F40"
    )
        port map (
      I0 => reset_code,
      I1 => \latched_excpt_num_reg_n_0_[3]\,
      I2 => excpt_state(1),
      I3 => excpt_state(0),
      I4 => mode,
      I5 => excpt_state(2),
      O => \instr_de[3]_i_5_n_0\
    );
\instr_de[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => excpt_instr(4),
      I1 => micro_code_fe,
      I2 => held_instr(0),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(4),
      O => \instr_de_reg[15]\(4)
    );
\instr_de[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020602"
    )
        port map (
      I0 => excpt_state(3),
      I1 => excpt_state(1),
      I2 => excpt_state(0),
      I3 => \latched_excpt_num_reg_n_0_[4]\,
      I4 => reset_code,
      I5 => excpt_state(2),
      O => \instr_de[4]_i_4_n_0\
    );
\instr_de[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => excpt_state(2),
      I1 => \^lockup\,
      I2 => excpt_state(0),
      I3 => excpt_state(1),
      I4 => excpt_state(3),
      O => \instr_de[4]_i_5_n_0\
    );
\instr_de[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(4),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(4),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(5),
      O => \instr_de[5]_i_2_n_0\
    );
\instr_de[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020220000"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(2),
      I3 => \^lockup\,
      I4 => excpt_state(0),
      I5 => excpt_state(1),
      O => excpt_instr(5)
    );
\instr_de[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(5),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(5),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(6),
      O => \instr_de[6]_i_2_n_0\
    );
\instr_de[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C3C0000040C"
    )
        port map (
      I0 => \^lockup\,
      I1 => excpt_state(4),
      I2 => excpt_state(3),
      I3 => excpt_state(0),
      I4 => excpt_state(1),
      I5 => excpt_state(2),
      O => excpt_instr(6)
    );
\instr_de[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(6),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(6),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(7),
      O => \instr_de[7]_i_2_n_0\
    );
\instr_de[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220000022220000"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(2),
      I3 => excpt_state(1),
      I4 => excpt_state(0),
      I5 => \^lockup\,
      O => excpt_instr(7)
    );
\instr_de[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(7),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(7),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(8),
      O => \instr_de[8]_i_2_n_0\
    );
\instr_de[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6B1E91E4"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(1),
      I3 => excpt_state(2),
      I4 => excpt_state(0),
      O => excpt_instr(8)
    );
\instr_de[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \held_instr1_reg[15]\(8),
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \held_instr0_reg[15]\(8),
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \uhalf_instr_reg[15]\(9),
      O => \instr_de[9]_i_2_n_0\
    );
\instr_de[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6B3F93E2"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => excpt_state(1),
      I3 => excpt_state(2),
      I4 => excpt_state(0),
      O => excpt_instr(9)
    );
\instr_de_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[0]_i_2_n_0\,
      I1 => excpt_instr(0),
      O => \instr_de_reg[15]\(0),
      S => micro_code_fe
    );
\instr_de_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[10]_i_2_n_0\,
      I1 => excpt_instr(10),
      O => \instr_de_reg[15]\(10),
      S => micro_code_fe
    );
\instr_de_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[11]_i_2_n_0\,
      I1 => excpt_instr(11),
      O => \instr_de_reg[15]\(11),
      S => micro_code_fe
    );
\instr_de_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[12]_i_2_n_0\,
      I1 => excpt_instr(12),
      O => \instr_de_reg[15]\(12),
      S => micro_code_fe
    );
\instr_de_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[13]_i_2_n_0\,
      I1 => excpt_instr(13),
      O => \instr_de_reg[15]\(13),
      S => micro_code_fe
    );
\instr_de_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[14]_i_2_n_0\,
      I1 => excpt_instr(14),
      O => \instr_de_reg[15]\(14),
      S => micro_code_fe
    );
\instr_de_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[15]_i_3_n_0\,
      I1 => excpt_instr(15),
      O => \instr_de_reg[15]\(15),
      S => micro_code_fe
    );
\instr_de_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[1]_i_2_n_0\,
      I1 => excpt_instr(1),
      O => \instr_de_reg[15]\(1),
      S => micro_code_fe
    );
\instr_de_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[2]_i_2_n_0\,
      I1 => excpt_instr(2),
      O => \instr_de_reg[15]\(2),
      S => micro_code_fe
    );
\instr_de_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[3]_i_2_n_0\,
      I1 => excpt_instr(3),
      O => \instr_de_reg[15]\(3),
      S => micro_code_fe
    );
\instr_de_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[4]_i_4_n_0\,
      I1 => \instr_de[4]_i_5_n_0\,
      O => excpt_instr(4),
      S => excpt_state(4)
    );
\instr_de_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[5]_i_2_n_0\,
      I1 => excpt_instr(5),
      O => \instr_de_reg[15]\(5),
      S => micro_code_fe
    );
\instr_de_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[6]_i_2_n_0\,
      I1 => excpt_instr(6),
      O => \instr_de_reg[15]\(6),
      S => micro_code_fe
    );
\instr_de_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[7]_i_2_n_0\,
      I1 => excpt_instr(7),
      O => \instr_de_reg[15]\(7),
      S => micro_code_fe
    );
\instr_de_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[8]_i_2_n_0\,
      I1 => excpt_instr(8),
      O => \instr_de_reg[15]\(8),
      S => micro_code_fe
    );
\instr_de_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \instr_de[9]_i_2_n_0\,
      I1 => excpt_instr(9),
      O => \instr_de_reg[15]\(9),
      S => micro_code_fe
    );
instr_faulted_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_instr_faulted,
      Q => \^last_instr_faulted_reg_0\
    );
int_fault_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551011"
    )
        port map (
      I0 => p_8_in_0,
      I1 => \^int_fault_ex_reg_0\,
      I2 => pf_fault_de,
      I3 => \^pc_de_reg[0]\(0),
      I4 => undef,
      O => nxt_int_fault_ex
    );
int_fault_ex_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFF000000FF00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(8),
      I4 => Q(10),
      I5 => Q(9),
      O => int_fault_ex_i_10_n_0
    );
int_fault_ex_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(10),
      O => int_fault_ex_i_11_n_0
    );
int_fault_ex_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0D00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(10),
      O => int_fault_ex_i_12_n_0
    );
int_fault_ex_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => int_fault_ex_reg_2
    );
int_fault_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(3),
      I2 => int_fault_ex_i_4_n_0,
      I3 => excpt_state(2),
      I4 => \^int_fault_ex_reg_0\,
      I5 => \^lockup\,
      O => p_8_in_0
    );
int_fault_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFBA"
    )
        port map (
      I0 => excpt_state(1),
      I1 => nvic_excpt_pend,
      I2 => lockup_pend_reg,
      I3 => \^int_fault_ex_reg_0\,
      I4 => excpt_ret_de_reg,
      I5 => excpt_state(0),
      O => int_fault_ex_i_4_n_0
    );
int_fault_ex_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE080000000000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      I2 => Q(8),
      I3 => \^i_nvic_excpt_svc_valid_reg_0\,
      I4 => Q(13),
      I5 => int_fault_ex_i_7_n_0,
      O => int_fault_ex_reg_1
    );
int_fault_ex_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F55DF55DF55DFF5D"
    )
        port map (
      I0 => Q(13),
      I1 => int_fault_ex_i_10_n_0,
      I2 => Q(14),
      I3 => Q(11),
      I4 => int_fault_ex_i_11_n_0,
      I5 => int_fault_ex_i_12_n_0,
      O => int_fault_ex_i_7_n_0
    );
int_fault_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_int_fault_ex,
      Q => \^int_fault_ex\
    );
int_rack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => biu_rdy,
      I1 => br_first_ex,
      I2 => \^int_fault_ex_reg_0\,
      I3 => fetch_phase,
      I4 => fetch_internal_reg,
      O => nxt_int_rack
    );
inter_tbit_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \u_dp/biu_addr_int\(0),
      I1 => pre_fetch_addr1,
      I2 => update_tbit,
      I3 => inter_tbit_reg,
      O => inter_tbit_reg_i_1_n_0
    );
inter_tbit_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => inter_tbit_reg_i_3_n_0,
      I3 => \hold_reg1_reg[27]\(0),
      I4 => inter_tbit_reg_i_4_n_0,
      I5 => \mem_held_addr_reg[0]\,
      O => \u_dp/biu_addr_int\(0)
    );
inter_tbit_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => first_pop_pc_ex_reg,
      I1 => biu_write_reg,
      I2 => \^wdata_reg[6]\,
      O => inter_tbit_reg_i_3_n_0
    );
inter_tbit_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => biu_write_reg,
      I1 => first_pop_pc_ex_reg,
      I2 => \^wdata_reg[6]\,
      O => inter_tbit_reg_i_4_n_0
    );
inter_tbit_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => inter_tbit_reg_i_1_n_0,
      Q => inter_tbit_reg
    );
invert_b_ex2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBAAABAAABAAA"
    )
        port map (
      I0 => excpt_inv_imm_de,
      I1 => first32_ex_reg_1,
      I2 => \instr_de_reg[12]_3\,
      I3 => Q(11),
      I4 => \instr_de_reg[12]_4\,
      I5 => \instr_de_reg[14]_2\,
      O => \^nxt_invert_b_ex2\
    );
invert_b_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^nxt_invert_b_ex2\,
      I1 => \instr_de_reg[11]_1\,
      I2 => last_uncond_phase_ex_reg_0,
      I3 => invert_b_ex2,
      O => nxt_invert_b_ex
    );
irack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222020"
    )
        port map (
      I0 => biu_rdy,
      I1 => \^int_fault_ex_reg_0\,
      I2 => br_first_ex,
      I3 => fetch_internal_reg,
      I4 => fetch_phase,
      O => nxt_irack
    );
last_instr_faulted_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_0,
      D => \^last_instr_faulted_reg_0\,
      Q => last_instr_faulted
    );
last_uncond_phase_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => last_uncond_phase_ex_i_4_n_0,
      I1 => nxt_last_uncond_phase_ex2,
      I2 => nxt_br_last_ex,
      I3 => i_nxt_mul_last_phase_ex_reg,
      I4 => second_ex_phase,
      I5 => three_phase_ex,
      O => nxt_last_uncond_phase_ex0
    );
last_uncond_phase_ex_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \instr_de_reg[14]_0\,
      I1 => three_phase_de,
      I2 => last_uncond_phase_ex_i_7_n_0,
      I3 => first32_ex_reg_2,
      I4 => \^kill_instr_de\,
      O => nxt_last_uncond_phase_ex013_out
    );
last_uncond_phase_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8888888F888F888"
    )
        port map (
      I0 => first_ex_phase,
      I1 => two_phase_ex,
      I2 => lsm_last_d_phase_ex,
      I3 => ldm_pop_ex,
      I4 => \^last_instr_faulted_reg_0\,
      I5 => pop_pc_ex,
      O => last_uncond_phase_ex_i_4_n_0
    );
last_uncond_phase_ex_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \instr_de_reg[11]_0\,
      I1 => use_branch,
      I2 => micro_code_fe,
      I3 => lockup_br_de,
      I4 => \instr_de_reg[11]\,
      O => last_uncond_phase_ex_i_7_n_0
    );
last_uncond_phase_ex_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => nxt_last_uncond_phase_ex0,
      I1 => nxt_last_uncond_phase_ex013_out,
      O => \^nxt_last_uncond_phase_ex\,
      S => last_uncond_phase_ex_reg_1
    );
\latched_excpt_num_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => nvic_excpt_pend,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \pend_lvl_num_reg[4]\(0),
      Q => \latched_excpt_num_reg_n_0_[0]\
    );
\latched_excpt_num_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => nvic_excpt_pend,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \pend_lvl_num_reg[4]\(1),
      Q => \latched_excpt_num_reg_n_0_[1]\
    );
\latched_excpt_num_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => nvic_excpt_pend,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \pend_lvl_num_reg[4]\(2),
      Q => \latched_excpt_num_reg_n_0_[2]\
    );
\latched_excpt_num_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => nvic_excpt_pend,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \pend_lvl_num_reg[4]\(3),
      Q => \latched_excpt_num_reg_n_0_[3]\
    );
\latched_excpt_num_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => nvic_excpt_pend,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => \pend_lvl_num_reg[4]\(4),
      Q => \latched_excpt_num_reg_n_0_[4]\
    );
ldm_pop_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \instr_de_reg[12]_1\,
      I1 => first32_ex_reg_1,
      I2 => \^kill_instr_de\,
      O => \^ldm_pop_ex_reg\
    );
load_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[14]\,
      I1 => \^kill_instr_de\,
      O => \^load_ex_reg\
    );
load_xpsr_de_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => excpt_state(2),
      I1 => excpt_state(1),
      I2 => excpt_state(0),
      I3 => excpt_state(4),
      I4 => excpt_state(3),
      O => load_xpsr
    );
load_xpsr_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => load_xpsr,
      Q => load_xpsr_de
    );
load_xpsr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => load_xpsr_de,
      Q => \^force_ipsr_reg_0\
    );
locked_up_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEEEFEE"
    )
        port map (
      I0 => biu_write_reg,
      I1 => dreq_rd_ex_reg,
      I2 => \^int_fault_ex_reg_0\,
      I3 => br_first_ex,
      I4 => fetch_internal_reg,
      I5 => fetch_phase,
      O => \core_req_state_1x_reg[0]\
    );
locked_up_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => first_ex_phase,
      I1 => lockup_br_ex,
      I2 => nxt_locked_up2,
      I3 => \^lockup\,
      O => nxt_locked_up
    );
locked_up_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^i_dbg_wdata_sel_ex_reg_0\
    );
locked_up_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C000000800"
    )
        port map (
      I0 => last_uncond_phase_ex_reg,
      I1 => excpt_state(0),
      I2 => excpt_state(2),
      I3 => excpt_state(4),
      I4 => excpt_state(3),
      I5 => excpt_state(1),
      O => nxt_locked_up2
    );
locked_up_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => nxt_locked_up,
      Q => \^lockup\
    );
lockup_br_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(2),
      I2 => excpt_state(1),
      I3 => excpt_state(3),
      I4 => excpt_state(0),
      O => lockup_br
    );
lockup_br_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_0,
      D => lockup_br,
      Q => lockup_br_de
    );
lockup_br_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => SYSRESETn_0,
      D => lockup_br_de,
      Q => lockup_br_ex
    );
mask_sp_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => excpt_mask_sp_de,
      I1 => last_uncond_phase_ex_reg_0,
      O => nxt_mask_sp_ex
    );
mask_sp_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_3,
      D => nxt_mask_sp_ex,
      Q => mask_sp_ex
    );
\mem_held_addr[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => zero_a_ex_reg,
      I1 => mask_sp_ex,
      O => a_reg_mask0
    );
\mem_held_addr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[7]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[11]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[11]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[11]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(10 downto 7),
      O(3 downto 0) => \^mem_held_addr_reg[11]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_1(3 downto 0)
    );
\mem_held_addr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[11]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[15]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[15]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[15]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(14 downto 11),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_2(3 downto 0)
    );
\mem_held_addr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[15]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[19]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[19]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[19]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(18 downto 15),
      O(3 downto 0) => \^mem_held_addr_reg[19]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_3(3 downto 0)
    );
\mem_held_addr_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[19]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[23]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[23]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[23]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(22 downto 19),
      O(3 downto 0) => \^mem_held_addr_reg[23]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_4(3 downto 0)
    );
\mem_held_addr_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[23]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[27]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[27]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[27]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(26 downto 23),
      O(3 downto 0) => \^mem_held_addr_reg[27]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_5(3 downto 0)
    );
\mem_held_addr_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[27]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[31]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[31]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[31]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(30 downto 27),
      O(3 downto 0) => \^mem_held_addr_reg[31]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_6(3 downto 0)
    );
\mem_held_addr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_held_addr_reg[3]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[3]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[3]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[3]_i_1_n_3\,
      CYINIT => au_in_b(0),
      DI(3 downto 1) => \pc_reg[31]_2\(2 downto 0),
      DI(0) => DI(0),
      O(3 downto 0) => \^mem_held_addr_reg[3]\(3 downto 0),
      S(3) => S(2),
      S(2) => \u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\mem_held_addr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_held_addr_reg[3]_i_1_n_0\,
      CO(3) => \mem_held_addr_reg[7]_i_1_n_0\,
      CO(2) => \mem_held_addr_reg[7]_i_1_n_1\,
      CO(1) => \mem_held_addr_reg[7]_i_1_n_2\,
      CO(0) => \mem_held_addr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pc_reg[31]_2\(6 downto 3),
      O(3 downto 0) => \^mem_held_addr_reg[7]\(3 downto 0),
      S(3 downto 0) => zero_a_ex_reg_0(3 downto 0)
    );
micro_code_de_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      D => micro_code_fe,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => \^int_fault_ex_reg_0\
    );
micro_code_fe_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nxt_excpt_state(1),
      I1 => nxt_excpt_state(2),
      I2 => nxt_excpt_state(0),
      I3 => nxt_excpt_state(3),
      I4 => nxt_excpt_state(4),
      O => micro_code_fe_i_1_n_0
    );
micro_code_fe_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      D => micro_code_fe_i_1_n_0,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => micro_code_fe
    );
mode_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => excpt_mode,
      I1 => excpt_up_actv_sp,
      I2 => biu_rdy,
      I3 => mode,
      O => mode_i_1_n_0
    );
mode_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044400000004000"
    )
        port map (
      I0 => mode_i_4_n_0,
      I1 => excpt_state(1),
      I2 => p_0_in7_in,
      I3 => excpt_state(3),
      I4 => excpt_state(0),
      I5 => reset_code,
      O => excpt_mode
    );
mode_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => excpt_state(4),
      I1 => excpt_state(2),
      I2 => excpt_state(0),
      I3 => excpt_state(3),
      I4 => excpt_state(1),
      O => excpt_up_actv_sp
    );
mode_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => excpt_state(2),
      I1 => excpt_state(4),
      O => mode_i_4_n_0
    );
mode_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => mode_i_1_n_0,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => mode
    );
mul_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[11]_0\,
      I1 => \^kill_instr_de\,
      O => mul_ex_reg
    );
nvic_excpt_taken_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => excpt_up_ipsr_ex,
      I1 => first_ex_phase,
      O => update_ipsr0
    );
nvic_excpt_taken_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => update_ipsr0,
      Q => \^i_pend_state_reg[2]\
    );
\pc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(9),
      I3 => seq_fetch_addr(9),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(9)
    );
\pc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(10),
      I3 => seq_fetch_addr(10),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(10)
    );
\pc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^o\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(11),
      I3 => seq_fetch_addr(11),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(11)
    );
\pc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^o\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(12),
      I3 => seq_fetch_addr(12),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(12)
    );
\pc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^o\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(13),
      I3 => seq_fetch_addr(13),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(13)
    );
\pc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^o\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(14),
      I3 => seq_fetch_addr(14),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(14)
    );
\pc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(15),
      I3 => seq_fetch_addr(15),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(15)
    );
\pc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(16),
      I3 => seq_fetch_addr(16),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(16)
    );
\pc[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(17),
      I3 => seq_fetch_addr(17),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(17)
    );
\pc[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[19]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(18),
      I3 => seq_fetch_addr(18),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(18)
    );
\pc[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(19),
      I3 => seq_fetch_addr(19),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(19)
    );
\pc[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(20),
      I3 => seq_fetch_addr(20),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(20)
    );
\pc[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(21),
      I3 => seq_fetch_addr(21),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(21)
    );
\pc[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[23]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(22),
      I3 => seq_fetch_addr(22),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(22)
    );
\pc[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(23),
      I3 => seq_fetch_addr(23),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(23)
    );
\pc[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(24),
      I3 => seq_fetch_addr(24),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(24)
    );
\pc[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(25),
      I3 => seq_fetch_addr(25),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(25)
    );
\pc[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[27]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(26),
      I3 => seq_fetch_addr(26),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(26)
    );
\pc[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(27),
      I3 => seq_fetch_addr(27),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(27)
    );
\pc[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(28),
      I3 => seq_fetch_addr(28),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(28)
    );
\pc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(1),
      I3 => seq_fetch_addr(1),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(1)
    );
\pc[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(29),
      I3 => seq_fetch_addr(29),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(29)
    );
\pc[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => biu_rdy,
      I1 => update_pc0,
      I2 => \^lockup\,
      O => \pc_reg[31]_0\(0)
    );
\pc[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[31]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(30),
      I3 => seq_fetch_addr(30),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(30)
    );
\pc[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5504"
    )
        port map (
      I0 => \^int_fault_ex_reg_0\,
      I1 => last_uncond_phase_ex_reg_0,
      I2 => first32_ex_reg_1,
      I3 => second32_ex,
      I4 => branching_ex,
      I5 => br_first_ex,
      O => update_pc0
    );
\pc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[3]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(2),
      I3 => seq_fetch_addr(2),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(2)
    );
\pc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(3),
      I3 => seq_fetch_addr(3),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(3)
    );
\pc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(4),
      I3 => seq_fetch_addr(4),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(4)
    );
\pc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(2),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(5),
      I3 => seq_fetch_addr(5),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(5)
    );
\pc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[7]\(3),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(6),
      I3 => seq_fetch_addr(6),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(6)
    );
\pc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(0),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(7),
      I3 => seq_fetch_addr(7),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(7)
    );
\pc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^mem_held_addr_reg[11]\(1),
      I1 => \genblk3[1].ram_block_reg_0_0_i_19_n_0\,
      I2 => biu_addr_non_au(8),
      I3 => seq_fetch_addr(8),
      I4 => pre_fetch_addr1,
      O => \^pc_reg[31]\(8)
    );
\pc_de[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dp_tbit_reg,
      I1 => use_dp_tbit,
      I2 => inter_tbit_reg,
      O => \^pc_de_reg[0]\(0)
    );
pf_fault_de_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => held_fault1,
      I1 => \read_addr_reg[1]_0\(0),
      I2 => held_fault0,
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => pf_fault_fe,
      O => nxt_pf_fault_de
    );
pop_pc_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => \instr_de_reg[13]\,
      I2 => Q(15),
      I3 => Q(8),
      I4 => Q(9),
      I5 => \^kill_instr_de\,
      O => pop_pc_ex_reg
    );
\pre_pc_mux_ctl_ex[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_uncond_phase_ex_reg_0,
      I1 => \^br_lr_ex_reg\,
      O => nxt_pc_mux_ctl_ex(0)
    );
pre_update_c_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \instr_de_reg[12]\,
      I1 => \^kill_instr_de\,
      I2 => pre_update_n_ex_i_2_n_0,
      I3 => \^int_fault_ex_reg_0\,
      O => pre_update_c_ex_reg
    );
pre_update_n_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAFAFAE"
    )
        port map (
      I0 => pre_update_n_ex_i_2_n_0,
      I1 => \instr_de_reg[12]\,
      I2 => \^kill_instr_de\,
      I3 => \instr_de_reg[13]_0\,
      I4 => \instr_de_reg[11]_0\,
      I5 => \^int_fault_ex_reg_0\,
      O => pre_update_n_ex_reg
    );
pre_update_n_ex_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => \instr_de_reg[12]_0\,
      I2 => \^kill_instr_de\,
      O => pre_update_n_ex_i_2_n_0
    );
pre_update_v_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pre_update_n_ex_i_2_n_0,
      I1 => \^int_fault_ex_reg_0\,
      O => pre_update_v_ex_reg
    );
primask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => cps_ex,
      I1 => cps_data_ex,
      I2 => p_62_in,
      I3 => \dp_ipsr_1to0[0]_i_1_n_0\,
      I4 => primask0,
      I5 => \^nvic_primask\,
      O => primask_i_1_n_0
    );
primask_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => msr_ex,
      I1 => first_ex_phase,
      O => p_62_in
    );
primask_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => first_ex_phase,
      I1 => msr_ex,
      I2 => use_primask_ex,
      I3 => cps_ex,
      I4 => biu_rdy,
      O => primask0
    );
primask_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => primask_i_1_n_0,
      Q => \^nvic_primask\
    );
push_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[11]_1\,
      I1 => \^kill_instr_de\,
      O => push_ex_reg
    );
push_xpsr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => excpt_mask_sp_de,
      Q => push_xpsr_ex
    );
r_hdf_actv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^r_int_actv_reg_1\,
      I1 => \^r_int_actv_reg_0\,
      I2 => r_hdf_actv_i_2_n_0,
      O => \^hdf_actv\
    );
r_hdf_actv_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FB00EA"
    )
        port map (
      I0 => dp_ipsr_7to2(5),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(3),
      I3 => force_ipsr,
      I4 => dp_ipsr_7to2(7),
      I5 => r_hdf_actv_i_3_n_0,
      O => r_hdf_actv_i_2_n_0
    );
r_hdf_actv_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333022"
    )
        port map (
      I0 => dp_ipsr_7to2(6),
      I1 => force_ipsr,
      I2 => dp_ipsr_7to2(2),
      I3 => use_dp_ipsr,
      I4 => dp_ipsr_7to2(4),
      O => r_hdf_actv_i_3_n_0
    );
r_int_actv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000002000004"
    )
        port map (
      I0 => nvic_excpt_num(2),
      I1 => \^r_int_actv_reg\,
      I2 => nvic_excpt_num(5),
      I3 => nvic_excpt_num(3),
      I4 => \^r_int_actv_reg_0\,
      I5 => \^r_int_actv_reg_1\,
      O => int_actv
    );
r_int_actv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dp_ipsr_7to2(4),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(2),
      I3 => force_ipsr,
      O => nvic_excpt_num(2)
    );
r_int_actv_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dp_ipsr_7to2(6),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(4),
      I3 => force_ipsr,
      O => \^r_int_actv_reg\
    );
r_int_actv_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dp_ipsr_7to2(7),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(5),
      I3 => force_ipsr,
      O => nvic_excpt_num(5)
    );
r_int_actv_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dp_ipsr_7to2(5),
      I1 => use_dp_ipsr,
      I2 => dp_ipsr_7to2(3),
      I3 => force_ipsr,
      O => nvic_excpt_num(3)
    );
r_int_actv_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => force_hf,
      I1 => force_ipsr,
      I2 => dp_ipsr_1to0(0),
      I3 => use_dp_ipsr,
      I4 => dp_ipsr_7to2(2),
      O => \^r_int_actv_reg_1\
    );
\r_int_actv_lvl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => svc_lvl_0(0),
      I1 => \^r_int_actv_lvl_reg[1]_0\,
      I2 => \i_tck_lvl_reg[1]\(0),
      I3 => \^r_int_actv_lvl_reg[1]_1\,
      I4 => \r_int_actv_lvl[1]_i_2_n_0\,
      O => \r_int_actv_lvl_reg[1]\(0)
    );
\r_int_actv_lvl[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^i_pend_state_reg[3]\,
      I1 => \i_psv_lvl_reg[1]\(0),
      I2 => \^i_pend_state_reg[5]\,
      I3 => irq_lvl(0),
      O => \r_int_actv_lvl[1]_i_2_n_0\
    );
r_nmi_actv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => r_hdf_actv_i_2_n_0,
      I1 => \^r_int_actv_reg_0\,
      I2 => \^r_int_actv_reg_1\,
      O => \^nmi_actv\
    );
\read_addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFBF00"
    )
        port map (
      I0 => branching_ex,
      I1 => biu_rdy,
      I2 => branching_ex2,
      I3 => \read_addr[1]_i_2_n_0\,
      I4 => \read_addr_reg[1]_0\(0),
      O => \read_addr_reg[1]\(0)
    );
\read_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFBF00BF00BF00"
    )
        port map (
      I0 => branching_ex,
      I1 => biu_rdy,
      I2 => branching_ex2,
      I3 => \read_addr_reg[1]_0\(1),
      I4 => \read_addr[1]_i_2_n_0\,
      I5 => \read_addr_reg[1]_0\(0),
      O => \read_addr_reg[1]\(1)
    );
\read_addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028AAAA28"
    )
        port map (
      I0 => adv_fe_to_de,
      I1 => \read_addr_reg[1]_0\(0),
      I2 => \write_addr_reg[1]_0\(0),
      I3 => \read_addr_reg[1]_0\(1),
      I4 => \write_addr_reg[1]_0\(1),
      I5 => \^int_fault_ex_reg_0\,
      O => \read_addr[1]_i_2_n_0\
    );
\reg_file_a[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[0][0]_0\(0)
    );
\reg_file_a[10][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[3]\,
      I2 => \wptr_ex_reg[1]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[0]\,
      O => \reg_file_a_reg[10][0]\(0)
    );
\reg_file_a[11][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[11][0]\(0)
    );
\reg_file_a[12][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[2]\,
      I2 => \wptr_ex_reg[3]\,
      I3 => \wptr_ex_reg[1]\,
      I4 => \wptr_ex_reg[0]\,
      O => \reg_file_a_reg[12][0]\(0)
    );
\reg_file_a[13][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[3]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[1]\,
      I4 => \wptr_ex_reg[2]\,
      O => \reg_file_a_reg[13][0]\(0)
    );
\reg_file_a[14][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[3]\,
      I3 => \wptr_ex_reg[0]\,
      I4 => \wptr_ex_reg[2]\,
      O => \reg_file_a_reg[14][0]\(0)
    );
\reg_file_a[15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dp_ipsr_1to0[0]_i_1_n_0\,
      I1 => write_sp,
      O => \^d\(0)
    );
\reg_file_a[15][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_1,
      I1 => \^mem_held_addr_reg[11]\(2),
      I2 => \u_dp/rf0_mux_out\(10),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(10),
      O => \^d\(10)
    );
\reg_file_a[15][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(10),
      I1 => \lu_ctl_ex_reg[0]\(9),
      I2 => \hold_reg1_reg[27]\(10),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(10),
      O => \u_dp/rf0_mux_out\(10)
    );
\reg_file_a[15][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_2,
      I1 => \^mem_held_addr_reg[11]\(3),
      I2 => \u_dp/rf0_mux_out\(11),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(11),
      O => \^d\(11)
    );
\reg_file_a[15][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(11),
      I1 => \lu_ctl_ex_reg[0]\(10),
      I2 => \hold_reg1_reg[27]\(11),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(11),
      O => \u_dp/rf0_mux_out\(11)
    );
\reg_file_a[15][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_3,
      I1 => \^o\(0),
      I2 => \u_dp/rf0_mux_out\(12),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(12),
      O => \^d\(12)
    );
\reg_file_a[15][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(12),
      I1 => \lu_ctl_ex_reg[0]\(11),
      I2 => \hold_reg1_reg[27]\(12),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(12),
      O => \u_dp/rf0_mux_out\(12)
    );
\reg_file_a[15][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_4,
      I1 => \^o\(1),
      I2 => \u_dp/rf0_mux_out\(13),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(13),
      O => \^d\(13)
    );
\reg_file_a[15][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(13),
      I1 => \lu_ctl_ex_reg[0]\(12),
      I2 => \hold_reg1_reg[27]\(13),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(13),
      O => \u_dp/rf0_mux_out\(13)
    );
\reg_file_a[15][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_5,
      I1 => \^o\(2),
      I2 => \u_dp/rf0_mux_out\(14),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(14),
      O => \^d\(14)
    );
\reg_file_a[15][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(14),
      I1 => \lu_ctl_ex_reg[0]\(13),
      I2 => \hold_reg1_reg[27]\(14),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(14),
      O => \u_dp/rf0_mux_out\(14)
    );
\reg_file_a[15][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_6,
      I1 => \^o\(3),
      I2 => \u_dp/rf0_mux_out\(15),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(15),
      O => \^d\(15)
    );
\reg_file_a[15][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(15),
      I1 => \lu_ctl_ex_reg[0]\(14),
      I2 => \hold_reg1_reg[27]\(15),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(15),
      O => \u_dp/rf0_mux_out\(15)
    );
\reg_file_a[15][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(0),
      I1 => \^mem_held_addr_reg[19]\(0),
      I2 => \u_dp/rf0_mux_out\(16),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(0),
      O => \^d\(16)
    );
\reg_file_a[15][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(16),
      I1 => \lu_ctl_ex_reg[0]\(15),
      I2 => \hold_reg1_reg[27]\(16),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(16),
      O => \u_dp/rf0_mux_out\(16)
    );
\reg_file_a[15][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(1),
      I1 => \^mem_held_addr_reg[19]\(1),
      I2 => \u_dp/rf0_mux_out\(17),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(1),
      O => \^d\(17)
    );
\reg_file_a[15][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(17),
      I1 => \lu_ctl_ex_reg[0]\(16),
      I2 => \hold_reg1_reg[27]\(17),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(17),
      O => \u_dp/rf0_mux_out\(17)
    );
\reg_file_a[15][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(2),
      I1 => \^mem_held_addr_reg[19]\(2),
      I2 => \u_dp/rf0_mux_out\(18),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(2),
      O => \^d\(18)
    );
\reg_file_a[15][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(18),
      I1 => \lu_ctl_ex_reg[0]\(17),
      I2 => \hold_reg1_reg[27]\(18),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(18),
      O => \u_dp/rf0_mux_out\(18)
    );
\reg_file_a[15][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(3),
      I1 => \^mem_held_addr_reg[19]\(3),
      I2 => \u_dp/rf0_mux_out\(19),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(3),
      O => \^d\(19)
    );
\reg_file_a[15][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(19),
      I1 => \lu_ctl_ex_reg[0]\(18),
      I2 => \hold_reg1_reg[27]\(19),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(19),
      O => \u_dp/rf0_mux_out\(19)
    );
\reg_file_a[15][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dp_ipsr_1to0[1]_i_2_n_0\,
      I1 => write_sp,
      O => \^d\(1)
    );
\reg_file_a[15][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(4),
      I1 => \^mem_held_addr_reg[23]\(0),
      I2 => \u_dp/rf0_mux_out\(20),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(4),
      O => \^d\(20)
    );
\reg_file_a[15][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(20),
      I1 => \lu_ctl_ex_reg[0]\(19),
      I2 => \hold_reg1_reg[27]\(20),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(20),
      O => \u_dp/rf0_mux_out\(20)
    );
\reg_file_a[15][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(5),
      I1 => \^mem_held_addr_reg[23]\(1),
      I2 => \u_dp/rf0_mux_out\(21),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(5),
      O => \^d\(21)
    );
\reg_file_a[15][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(21),
      I1 => \lu_ctl_ex_reg[0]\(20),
      I2 => \hold_reg1_reg[27]\(21),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(21),
      O => \u_dp/rf0_mux_out\(21)
    );
\reg_file_a[15][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(6),
      I1 => \^mem_held_addr_reg[23]\(2),
      I2 => \u_dp/rf0_mux_out\(22),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(6),
      O => \^d\(22)
    );
\reg_file_a[15][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(22),
      I1 => \lu_ctl_ex_reg[0]\(21),
      I2 => \hold_reg1_reg[27]\(22),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(22),
      O => \u_dp/rf0_mux_out\(22)
    );
\reg_file_a[15][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(7),
      I1 => \^mem_held_addr_reg[23]\(3),
      I2 => \u_dp/rf0_mux_out\(23),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(7),
      O => \^d\(23)
    );
\reg_file_a[15][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(23),
      I1 => \lu_ctl_ex_reg[0]\(22),
      I2 => \hold_reg1_reg[27]\(23),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(23),
      O => \u_dp/rf0_mux_out\(23)
    );
\reg_file_a[15][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(8),
      I1 => \^mem_held_addr_reg[27]\(0),
      I2 => \u_dp/rf0_mux_out\(24),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(8),
      O => \^d\(24)
    );
\reg_file_a[15][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(24),
      I1 => \lu_ctl_ex_reg[0]\(23),
      I2 => \hold_reg1_reg[27]\(24),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(24),
      O => \u_dp/rf0_mux_out\(24)
    );
\reg_file_a[15][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(9),
      I1 => \^mem_held_addr_reg[27]\(1),
      I2 => \u_dp/rf0_mux_out\(25),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(9),
      O => \^d\(25)
    );
\reg_file_a[15][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(25),
      I1 => \lu_ctl_ex_reg[0]\(24),
      I2 => \hold_reg1_reg[27]\(25),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(25),
      O => \u_dp/rf0_mux_out\(25)
    );
\reg_file_a[15][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(10),
      I1 => \^mem_held_addr_reg[27]\(2),
      I2 => \u_dp/rf0_mux_out\(26),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(10),
      O => \^d\(26)
    );
\reg_file_a[15][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(26),
      I1 => \lu_ctl_ex_reg[0]\(25),
      I2 => \hold_reg1_reg[27]\(26),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(26),
      O => \u_dp/rf0_mux_out\(26)
    );
\reg_file_a[15][26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(26),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(26)
    );
\reg_file_a[15][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => mem_r_data_u(11),
      I1 => \^mem_held_addr_reg[27]\(3),
      I2 => \u_dp/rf0_mux_out\(27),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => mult_out(11),
      O => \^d\(27)
    );
\reg_file_a[15][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(27),
      I1 => \lu_ctl_ex_reg[0]\(26),
      I2 => \hold_reg1_reg[27]\(27),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(27),
      O => \u_dp/rf0_mux_out\(27)
    );
\reg_file_a[15][27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^wdata_reg[6]\,
      I1 => \hold_reg2_reg[27]\(27),
      I2 => wdata_mux_ctl_ex(0),
      I3 => wdata_mux_ctl_ex(1),
      O => \u_dp/wdata_mux\(27)
    );
\reg_file_a[15][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[15][0]\(0)
    );
\reg_file_a[15][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg_0,
      I1 => \^mem_held_addr_reg[11]\(0),
      I2 => \u_dp/rf0_mux_out\(8),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(8),
      O => \^d\(8)
    );
\reg_file_a[15][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(8),
      I1 => \lu_ctl_ex_reg[0]\(7),
      I2 => \hold_reg1_reg[27]\(8),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(8),
      O => \u_dp/rf0_mux_out\(8)
    );
\reg_file_a[15][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ze_byte_wb_reg,
      I1 => \^mem_held_addr_reg[11]\(1),
      I2 => \u_dp/rf0_mux_out\(9),
      I3 => rf1_mux_ctl_ex(1),
      I4 => rf1_mux_ctl_ex(0),
      I5 => \i_mult_out_reg[15]__1\(9),
      O => \^d\(9)
    );
\reg_file_a[15][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => shift_out(9),
      I1 => \lu_ctl_ex_reg[0]\(8),
      I2 => \hold_reg1_reg[27]\(9),
      I3 => rf0_mux_ctl_ex(1),
      I4 => rf0_mux_ctl_ex(0),
      I5 => \u_dp/wdata_mux\(9),
      O => \u_dp/rf0_mux_out\(9)
    );
\reg_file_a[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[1][0]\(0)
    );
\reg_file_a[2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[0]\,
      I2 => \wptr_ex_reg[1]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[2][0]\(0)
    );
\reg_file_a[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[3][0]\(0)
    );
\reg_file_a[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[2]\,
      I3 => \wptr_ex_reg[0]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[4][0]\(0)
    );
\reg_file_a[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[2]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[1]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[5][0]\(0)
    );
\reg_file_a[6][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[2]\,
      I2 => \wptr_ex_reg[1]\,
      I3 => \wptr_ex_reg[0]\,
      I4 => \wptr_ex_reg[3]\,
      O => \reg_file_a_reg[6][0]\(0)
    );
\reg_file_a[7][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[3]\,
      I4 => \wptr_ex_reg[2]\,
      O => \reg_file_a_reg[7][0]\(0)
    );
\reg_file_a[8][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[1]\,
      I2 => \wptr_ex_reg[3]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[0]\,
      O => \reg_file_a_reg[8][0]\(0)
    );
\reg_file_a[9][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^reg_file_a_reg[0][0]\,
      I1 => \wptr_ex_reg[3]\,
      I2 => \wptr_ex_reg[0]\,
      I3 => \wptr_ex_reg[2]\,
      I4 => \wptr_ex_reg[1]\,
      O => \reg_file_a_reg[9][0]\(0)
    );
reg_file_b_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080808"
    )
        port map (
      I0 => biu_rdy,
      I1 => w_phase_ex,
      I2 => \^last_instr_faulted_reg_0\,
      I3 => \^int_fault_ex_reg_0\,
      I4 => ldm_base,
      I5 => excpt_mask_write_ex,
      O => \^reg_file_a_reg[0][0]\
    );
\reg_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000200"
    )
        port map (
      I0 => \instr_de_reg[5]\,
      I1 => p_0_in14_in,
      I2 => p_1_in16_in,
      I3 => p_0_in18_in,
      I4 => \instr_de_reg[7]\(0),
      I5 => \^int_fault_ex_reg_0\,
      O => nxt_reg_sel(0)
    );
reset_code_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_fault_ex_reg_0\,
      I1 => reset_code,
      O => nxt_reset_code
    );
reset_code_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      D => nxt_reset_code,
      PRE => \^i_dbg_wdata_sel_ex_reg_0\,
      Q => reset_code
    );
\rf0_mux_ctl_ex[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040004"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => \instr_de_reg[14]_3\,
      I2 => \instr_de_reg[10]_0\,
      I3 => Q(11),
      I4 => \instr_de_reg[9]_1\,
      I5 => dbg_wdata_sel_de,
      O => \rf0_mux_ctl_ex[0]_i_3_n_0\
    );
\rf0_mux_ctl_ex[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEAAAAAAAEA"
    )
        port map (
      I0 => dbg_wdata_sel_de,
      I1 => \instr_de_reg[11]_5\,
      I2 => \instr_de_reg[15]_1\,
      I3 => \instr_de_reg[13]_2\,
      I4 => first32_ex_reg_1,
      I5 => \imm_held_reg[6]_0\,
      O => \rf0_mux_ctl_ex[1]_i_3_n_0\
    );
\rf0_mux_ctl_ex_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => rf_mux_ctl_ex2(0),
      I1 => \rf0_mux_ctl_ex[0]_i_3_n_0\,
      O => \^rf0_mux_ctl_ex_reg[0]\,
      S => last_uncond_phase_ex_reg_0
    );
\rf0_mux_ctl_ex_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => rf_mux_ctl_ex2(1),
      I1 => \rf0_mux_ctl_ex[1]_i_3_n_0\,
      O => \^rf0_mux_ctl_ex_reg[1]\,
      S => last_uncond_phase_ex_reg_0
    );
\rf1_mux_ctl_ex[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rf0_mux_ctl_ex_reg[0]\,
      I1 => \^rf_mux_ctl_ex_reg[2]\,
      O => nxt_rf1_mux_ctl_ex(0)
    );
\rf1_mux_ctl_ex[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rf0_mux_ctl_ex_reg[1]\,
      I1 => \^rf_mux_ctl_ex_reg[2]\,
      O => nxt_rf1_mux_ctl_ex(1)
    );
\rf_mux_ctl_ex[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFEAEAE"
    )
        port map (
      I0 => dbg_wdata_sel_de,
      I1 => \instr_de_reg[11]_6\,
      I2 => first32_ex_reg_1,
      I3 => Q(14),
      I4 => \imm_held_reg[6]\(1),
      I5 => p_0_in,
      O => \rf_mux_ctl_ex[2]_i_3_n_0\
    );
\rf_mux_ctl_ex_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => rf_mux_ctl_ex2(2),
      I1 => \rf_mux_ctl_ex[2]_i_3_n_0\,
      O => \^rf_mux_ctl_ex_reg[2]\,
      S => last_uncond_phase_ex_reg_0
    );
\rptr_a_ex2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEF0F004040"
    )
        port map (
      I0 => Q(12),
      I1 => \rptr_a_ex2[1]_i_4_n_0\,
      I2 => Q(14),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(4),
      O => \rptr_a_ex2[1]_i_2_n_0\
    );
\rptr_a_ex2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDC8DD8D9D88D888"
    )
        port map (
      I0 => Q(14),
      I1 => Q(9),
      I2 => Q(13),
      I3 => \^active_sp\,
      I4 => Q(12),
      I5 => Q(4),
      O => \rptr_a_ex2[1]_i_3_n_0\
    );
\rptr_a_ex2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^active_sp\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(2),
      I4 => Q(10),
      I5 => Q(1),
      O => \rptr_a_ex2[1]_i_4_n_0\
    );
\rptr_a_ex2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000200020"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => \instr_de_reg[10]_1\,
      I3 => Q(13),
      I4 => Q(11),
      I5 => \^int_fault_ex_reg_0\,
      O => \rptr_a_ex2[3]_i_2_n_0\
    );
\rptr_a_ex2_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rptr_a_ex2[1]_i_2_n_0\,
      I1 => \rptr_a_ex2[1]_i_3_n_0\,
      O => \^rptr_a_ex2_reg[3]\(0),
      S => Q(15)
    );
\rptr_a_ex2_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rptr_a_ex2[3]_i_2_n_0\,
      I1 => \instr_de_reg[12]_2\,
      O => \^rptr_a_ex2_reg[3]\(1),
      S => Q(15)
    );
\rptr_a_ex[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_a_ex2_reg[3]\(0),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => \rptr_a_ex2_reg[3]_0\(0),
      O => \rptr_a_ex_reg[1]\
    );
\rptr_a_ex[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^rptr_a_ex2_reg[3]\(0),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => \rptr_a_ex2_reg[3]_0\(0),
      I3 => biu_rdy,
      I4 => rptr_a_ex(0),
      O => \rptr_a_ex_reg[3]\(0)
    );
\rptr_a_ex[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rptr_a_ex2_reg[3]\(1),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => \rptr_a_ex2_reg[3]_0\(1),
      O => \rptr_a_ex_reg[3]_0\
    );
\rptr_a_ex[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^rptr_a_ex2_reg[3]\(1),
      I1 => last_uncond_phase_ex_reg_0,
      I2 => \rptr_a_ex2_reg[3]_0\(1),
      I3 => biu_rdy,
      I4 => rptr_a_ex(1),
      O => \rptr_a_ex_reg[3]\(1)
    );
\rptr_b_ex2[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      I2 => Q(1),
      I3 => Q(15),
      I4 => \rptr_b_ex2[1]_i_4_n_0\,
      O => \rptr_b_ex_reg[1]\
    );
\rptr_b_ex2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFB0BF808F80"
    )
        port map (
      I0 => Q(1),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(7),
      I4 => Q(12),
      I5 => \rptr_b_ex2[1]_i_5_n_0\,
      O => \rptr_b_ex2[1]_i_4_n_0\
    );
\rptr_b_ex2[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^active_sp\,
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(10),
      I5 => Q(4),
      O => \rptr_b_ex2[1]_i_5_n_0\
    );
rst_fptr_align_de_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => excpt_state(2),
      I1 => excpt_state(1),
      I2 => excpt_state(0),
      I3 => excpt_state(3),
      O => rst_fptr_align
    );
rst_fptr_align_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => rst_fptr_align,
      Q => halt_hold1_de
    );
rst_fptr_align_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg,
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => halt_hold1_de,
      Q => \^rst_fptr_align_ex\
    );
sbit_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \instr_de_reg[7]_0\,
      I1 => Q(14),
      I2 => Q(15),
      I3 => first32_ex_reg_1,
      I4 => \^kill_instr_de\,
      O => sbit_ex_reg
    );
second32_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => \^kill_instr_de\,
      O => second32_ex_reg
    );
shift_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[12]\,
      I1 => \^kill_instr_de\,
      O => shift_ex_reg
    );
stm_push_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[11]\,
      I1 => \^kill_instr_de\,
      O => stm_push_ex_reg
    );
store_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg[11]_2\,
      I1 => \^kill_instr_de\,
      O => store_ex_reg
    );
tbit_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => first32_ex_reg_1,
      I1 => Q(15),
      I2 => Q(12),
      I3 => Q(13),
      I4 => \instr_de_reg[9]\,
      I5 => \^kill_instr_de\,
      O => tbit_ex_reg
    );
\u_alu_dec/u_adder/mem_held_addr[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFFFEFFF100010"
    )
        port map (
      I0 => zero_a_ex_reg,
      I1 => mask_sp_ex,
      I2 => fptr_wdata,
      I3 => au_a_use_pc_ex_reg,
      I4 => \pc_reg[31]_1\(1),
      I5 => au_in_b(1),
      O => \u_alu_dec/u_adder/mem_held_addr[3]_i_8_n_0\
    );
use_dp_ipsr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => load_xpsr_we,
      I1 => update_ipsr,
      I2 => use_dp_ipsr,
      I3 => lockup_pend_reg,
      I4 => first_ex_phase,
      I5 => excpt_ld_pc_ex,
      O => nxt_use_dp_ipsr
    );
use_dp_ipsr_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => nxt_use_dp_ipsr,
      PRE => \^use_dp_ipsr_reg_0\,
      Q => use_dp_ipsr
    );
use_dp_tbit_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_3_in,
      I1 => update_tbit,
      I2 => use_dp_tbit,
      O => use_dp_tbit_i_1_n_0
    );
use_dp_tbit_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => load_xpsr_we,
      I1 => biu_rdy,
      I2 => dbg_reg_acc_ex,
      I3 => use_flags_ex,
      I4 => first_ex_phase,
      I5 => msr_ex,
      O => p_3_in
    );
use_dp_tbit_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEAAAEAAAEAA"
    )
        port map (
      I0 => p_3_in,
      I1 => biu_rdy,
      I2 => excpt_ret_ld_pc_ex,
      I3 => first_pop_pc_ex_reg,
      I4 => tbit_ex,
      I5 => first_ex_phase,
      O => update_tbit
    );
use_dp_tbit_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg_0\,
      D => use_dp_tbit_i_1_n_0,
      Q => use_dp_tbit
    );
\wdata_mux_ctl_ex[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => dbg_wdata_sel_de,
      I1 => \^br_lr_ex_reg\,
      I2 => last_uncond_phase_ex_reg_0,
      I3 => wdata_mux_ctl_ex2(0),
      O => nxt_wdata_mux_ctl_ex(0)
    );
\wdata_mux_ctl_ex[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => br_lr_ex,
      I1 => push_xpsr_ex,
      I2 => first_ex_phase,
      I3 => lsm_last_d_phase_ex,
      I4 => ldm_base_loaded,
      I5 => ldm_pop_ex,
      O => wdata_mux_ctl_ex2(0)
    );
\wdata_mux_ctl_ex[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF400F400F400"
    )
        port map (
      I0 => \^kill_instr_de\,
      I1 => use_mrs,
      I2 => dbg_wdata_sel_de,
      I3 => last_uncond_phase_ex_reg_0,
      I4 => push_xpsr_ex,
      I5 => second_ex_phase,
      O => nxt_wdata_mux_ctl_ex(1)
    );
\wptr_decoded[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8CB383BF8CB080"
    )
        port map (
      I0 => \wptr_decoded[1]_i_5_n_0\,
      I1 => \instr_de_reg[14]_1\,
      I2 => \instr_de_reg[11]_3\,
      I3 => Q(1),
      I4 => Q(9),
      I5 => \^active_sp\,
      O => \wptr_decoded_reg[1]\
    );
\wptr_decoded[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^active_sp\,
      I1 => Q(1),
      I2 => \instr_de_reg[11]_4\,
      I3 => \rptr_a_ex2[1]_i_4_n_0\,
      I4 => \instr_de_reg[15]_0\,
      I5 => Q(9),
      O => \wptr_decoded[1]_i_5_n_0\
    );
\wptr_decoded[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \wptr_decoded[3]_i_4_n_0\,
      I1 => \^int_fault_ex_reg_0\,
      I2 => \instr_de_reg[14]_1\,
      I3 => Q(10),
      I4 => \instr_de_reg[11]_3\,
      O => \wptr_decoded_reg[3]\
    );
\wptr_decoded[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC050C050C050C0"
    )
        port map (
      I0 => Q(9),
      I1 => \^int_fault_ex_reg_0\,
      I2 => \instr_de_reg[11]_4\,
      I3 => \instr_de_reg[15]_0\,
      I4 => Q(7),
      I5 => Q(10),
      O => \wptr_decoded[3]_i_4_n_0\
    );
\write_addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFBF00"
    )
        port map (
      I0 => branching_ex,
      I1 => biu_rdy,
      I2 => branching_ex2,
      I3 => p_32_in,
      I4 => \write_addr_reg[1]_0\(0),
      O => \write_addr_reg[1]\(0)
    );
\write_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFBF00BF00BF00"
    )
        port map (
      I0 => branching_ex,
      I1 => biu_rdy,
      I2 => branching_ex2,
      I3 => \write_addr_reg[1]_0\(1),
      I4 => p_32_in,
      I5 => \write_addr_reg[1]_0\(0),
      O => \write_addr_reg[1]\(1)
    );
\write_addr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => write_buffer0,
      I1 => adv_fe_to_de,
      I2 => read_buffer1,
      I3 => \^int_fault_ex_reg_0\,
      O => p_32_in
    );
zero_a_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFEAEAEAEFEAEFE"
    )
        port map (
      I0 => excpt_zero_a_de,
      I1 => \instr_de_reg[9]_0\,
      I2 => first32_ex_reg_1,
      I3 => Q(14),
      I4 => Q(5),
      I5 => \imm_held_reg[6]\(0),
      O => zero_a_ex0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_fetch is
  port (
    fetch_internal : out STD_LOGIC;
    hi_pre_fetch_addr : out STD_LOGIC;
    \held_instr0_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    write_buffer0 : out STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    nxt_fetch_internal : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    nxt_int_rack : in STD_LOGIC;
    first_ex_phase_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETn_0 : in STD_LOGIC;
    rdata_fe : in STD_LOGIC_VECTOR ( 15 downto 0 );
    biu_commit_reg : in STD_LOGIC;
    irack : in STD_LOGIC;
    biu_irack : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \biu_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_fetch : entity is "cm1_fetch";
end design_1_CORTEXM1_AXI_0_0_cm1_fetch;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_fetch is
  signal int_rack : STD_LOGIC;
  signal uhalf_instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \held_instr0[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \held_instr0[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \held_instr0[11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \held_instr0[12]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \held_instr0[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \held_instr0[14]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \held_instr0[15]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \held_instr0[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \held_instr0[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \held_instr0[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \held_instr0[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \held_instr0[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \held_instr0[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \held_instr0[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \held_instr0[8]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \held_instr0[9]_i_1\ : label is "soft_lutpair241";
begin
fetch_internal_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn,
      D => nxt_fetch_internal,
      Q => fetch_internal
    );
\held_instr0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(0),
      I1 => int_rack,
      I2 => rdata_fe(0),
      O => \held_instr0_reg[15]\(0)
    );
\held_instr0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(10),
      I1 => int_rack,
      I2 => rdata_fe(10),
      O => \held_instr0_reg[15]\(10)
    );
\held_instr0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(11),
      I1 => int_rack,
      I2 => rdata_fe(11),
      O => \held_instr0_reg[15]\(11)
    );
\held_instr0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(12),
      I1 => int_rack,
      I2 => rdata_fe(12),
      O => \held_instr0_reg[15]\(12)
    );
\held_instr0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(13),
      I1 => int_rack,
      I2 => rdata_fe(13),
      O => \held_instr0_reg[15]\(13)
    );
\held_instr0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(14),
      I1 => int_rack,
      I2 => rdata_fe(14),
      O => \held_instr0_reg[15]\(14)
    );
\held_instr0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(15),
      I1 => int_rack,
      I2 => rdata_fe(15),
      O => \held_instr0_reg[15]\(15)
    );
\held_instr0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(1),
      I1 => int_rack,
      I2 => rdata_fe(1),
      O => \held_instr0_reg[15]\(1)
    );
\held_instr0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(2),
      I1 => int_rack,
      I2 => rdata_fe(2),
      O => \held_instr0_reg[15]\(2)
    );
\held_instr0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(3),
      I1 => int_rack,
      I2 => rdata_fe(3),
      O => \held_instr0_reg[15]\(3)
    );
\held_instr0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(4),
      I1 => int_rack,
      I2 => rdata_fe(4),
      O => \held_instr0_reg[15]\(4)
    );
\held_instr0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(5),
      I1 => int_rack,
      I2 => rdata_fe(5),
      O => \held_instr0_reg[15]\(5)
    );
\held_instr0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(6),
      I1 => int_rack,
      I2 => rdata_fe(6),
      O => \held_instr0_reg[15]\(6)
    );
\held_instr0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(7),
      I1 => int_rack,
      I2 => rdata_fe(7),
      O => \held_instr0_reg[15]\(7)
    );
\held_instr0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(8),
      I1 => int_rack,
      I2 => rdata_fe(8),
      O => \held_instr0_reg[15]\(8)
    );
\held_instr0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uhalf_instr(9),
      I1 => int_rack,
      I2 => rdata_fe(9),
      O => \held_instr0_reg[15]\(9)
    );
hi_pre_fetch_addr_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => first_ex_phase_reg(0),
      Q => hi_pre_fetch_addr
    );
int_rack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_int_rack,
      Q => int_rack
    );
\uhalf_instr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(0),
      Q => uhalf_instr(0)
    );
\uhalf_instr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(10),
      Q => uhalf_instr(10)
    );
\uhalf_instr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(11),
      Q => uhalf_instr(11)
    );
\uhalf_instr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(12),
      Q => uhalf_instr(12)
    );
\uhalf_instr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(13),
      Q => uhalf_instr(13)
    );
\uhalf_instr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(14),
      Q => uhalf_instr(14)
    );
\uhalf_instr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(15),
      Q => uhalf_instr(15)
    );
\uhalf_instr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(1),
      Q => uhalf_instr(1)
    );
\uhalf_instr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(2),
      Q => uhalf_instr(2)
    );
\uhalf_instr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(3),
      Q => uhalf_instr(3)
    );
\uhalf_instr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(4),
      Q => uhalf_instr(4)
    );
\uhalf_instr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(5),
      Q => uhalf_instr(5)
    );
\uhalf_instr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(6),
      Q => uhalf_instr(6)
    );
\uhalf_instr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(7),
      Q => uhalf_instr(7)
    );
\uhalf_instr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(8),
      Q => uhalf_instr(8)
    );
\uhalf_instr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \biu_rdata_reg[31]\(9),
      Q => uhalf_instr(9)
    );
\write_addr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => int_rack,
      I1 => biu_commit_reg,
      I2 => irack,
      I3 => biu_irack,
      O => write_buffer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_mem_ctl is
  port (
    drack_reg_0 : out STD_LOGIC;
    irack : out STD_LOGIC;
    dtcm_sel_reg_0 : out STD_LOGIC;
    \z_27_20__6\ : out STD_LOGIC;
    \hold_reg1_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \hold_reg1_reg[16]\ : out STD_LOGIC;
    load_xpsr_we : out STD_LOGIC;
    biu_commit_non_au : out STD_LOGIC;
    ITCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DTCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    not_itcm_au0 : out STD_LOGIC;
    \p_2_in__0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \hold_reg1_reg[0]\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    load_fptr : out STD_LOGIC;
    \hold_reg1_reg[1]\ : out STD_LOGIC;
    \hold_reg1_reg[2]\ : out STD_LOGIC;
    \hold_reg1_reg[3]\ : out STD_LOGIC;
    \hold_reg1_reg[4]\ : out STD_LOGIC;
    \hold_reg1_reg[5]\ : out STD_LOGIC;
    \hold_reg1_reg[6]\ : out STD_LOGIC;
    p_2_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hold_reg1_reg[7]\ : out STD_LOGIC;
    \hold_reg1_reg[7]_0\ : out STD_LOGIC;
    \hold_reg1_reg[7]_1\ : out STD_LOGIC;
    fptr_align_reg : out STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    nxt_itcm_sel : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    nxt_dtcm_sel : in STD_LOGIC;
    nxt_irack : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    dreq_wr_ex_reg : in STD_LOGIC;
    nxt_w_u_fault : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    nxt_dwack : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    se_half_wb : in STD_LOGIC;
    mem_r_data_u : in STD_LOGIC_VECTOR ( 15 downto 0 );
    biu_drack : in STD_LOGIC;
    biu_rfault : in STD_LOGIC;
    load_xpsr_ex : in STD_LOGIC;
    \biu_commit_non_au2__0\ : in STD_LOGIC;
    \non_tcm__8\ : in STD_LOGIC;
    non_tcm_xn : in STD_LOGIC;
    biu_write_reg : in STD_LOGIC;
    dreq_rd_ex : in STD_LOGIC;
    \mem_held_addr_reg[0]\ : in STD_LOGIC;
    \mem_held_addr_reg[1]\ : in STD_LOGIC;
    ls_byte_ex : in STD_LOGIC;
    ls_half_ex : in STD_LOGIC;
    swz_ctl0_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rptr_a_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \biu_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[1].ram_block_reg_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_held_addr_reg[1]_0\ : in STD_LOGIC;
    dp_sbit_ctl_ex : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_mux_a_ex : in STD_LOGIC;
    update_fptr_align0 : in STD_LOGIC;
    fptr_align : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_mem_ctl : entity is "cm1_mem_ctl";
end design_1_CORTEXM1_AXI_0_0_cm1_mem_ctl;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_mem_ctl is
  signal drack : STD_LOGIC;
  signal \^drack_reg_0\ : STD_LOGIC;
  signal dtcm_sel : STD_LOGIC;
  signal dwack : STD_LOGIC;
  signal \^hold_reg1_reg[0]\ : STD_LOGIC;
  signal \^hold_reg1_reg[16]\ : STD_LOGIC;
  signal \^hold_reg1_reg[1]\ : STD_LOGIC;
  signal \^hold_reg1_reg[2]\ : STD_LOGIC;
  signal \^hold_reg1_reg[3]\ : STD_LOGIC;
  signal \^hold_reg1_reg[4]\ : STD_LOGIC;
  signal \^hold_reg1_reg[5]\ : STD_LOGIC;
  signal \^hold_reg1_reg[6]\ : STD_LOGIC;
  signal \^hold_reg1_reg[7]\ : STD_LOGIC;
  signal \^hold_reg1_reg[7]_0\ : STD_LOGIC;
  signal \^hold_reg1_reg[7]_1\ : STD_LOGIC;
  signal itcm_sel : STD_LOGIC;
  signal itcm_sel_i_5_n_0 : STD_LOGIC;
  signal \^load_fptr\ : STD_LOGIC;
  signal \^load_xpsr_we\ : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_2_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_2_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rdata_mux_ctl_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tcm_drack0 : STD_LOGIC;
  signal w_u_fault : STD_LOGIC;
  signal \^z_27_20__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hold_reg1[16]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \hold_reg1[17]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \hold_reg1[18]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \hold_reg1[19]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \hold_reg1[20]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \hold_reg1[21]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \hold_reg1[22]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \hold_reg1[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \hold_reg1[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \hold_reg1[25]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \hold_reg1[26]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \hold_reg1[27]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \hold_reg1[28]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \hold_reg1[29]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \hold_reg1[30]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \hold_reg1[31]_i_2\ : label is "soft_lutpair205";
begin
  drack_reg_0 <= \^drack_reg_0\;
  \hold_reg1_reg[0]\ <= \^hold_reg1_reg[0]\;
  \hold_reg1_reg[16]\ <= \^hold_reg1_reg[16]\;
  \hold_reg1_reg[1]\ <= \^hold_reg1_reg[1]\;
  \hold_reg1_reg[2]\ <= \^hold_reg1_reg[2]\;
  \hold_reg1_reg[3]\ <= \^hold_reg1_reg[3]\;
  \hold_reg1_reg[4]\ <= \^hold_reg1_reg[4]\;
  \hold_reg1_reg[5]\ <= \^hold_reg1_reg[5]\;
  \hold_reg1_reg[6]\ <= \^hold_reg1_reg[6]\;
  \hold_reg1_reg[7]\ <= \^hold_reg1_reg[7]\;
  \hold_reg1_reg[7]_0\ <= \^hold_reg1_reg[7]_0\;
  \hold_reg1_reg[7]_1\ <= \^hold_reg1_reg[7]_1\;
  load_fptr <= \^load_fptr\;
  load_xpsr_we <= \^load_xpsr_we\;
  p_0_in1_in(6 downto 0) <= \^p_0_in1_in\(6 downto 0);
  \p_1_in__0\(6 downto 0) <= \^p_1_in__0\(6 downto 0);
  p_2_in(0) <= \^p_2_in\(0);
  \p_2_in__0\(5 downto 0) <= \^p_2_in__0\(5 downto 0);
  \z_27_20__6\ <= \^z_27_20__6\;
biu_commit_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE0E"
    )
        port map (
      I0 => \biu_commit_non_au2__0\,
      I1 => \non_tcm__8\,
      I2 => non_tcm_xn,
      I3 => biu_write_reg,
      I4 => dreq_rd_ex,
      I5 => w_u_fault,
      O => biu_commit_non_au
    );
\dp_ipsr_1to0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F22200000000"
    )
        port map (
      I0 => biu_drack,
      I1 => biu_rfault,
      I2 => drack,
      I3 => dtcm_sel,
      I4 => itcm_sel,
      I5 => load_xpsr_ex,
      O => \^load_xpsr_we\
    );
drack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^drack_reg_0\,
      D => dreq_wr_ex_reg,
      Q => drack
    );
dtcm_sel_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_27_20__6\,
      I1 => D(13),
      O => dtcm_sel_reg_0
    );
dtcm_sel_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg_0\,
      D => nxt_dtcm_sel,
      Q => dtcm_sel
    );
dwack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^drack_reg_0\,
      D => nxt_dwack,
      Q => dwack
    );
excpt_zero_a_de_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^drack_reg_0\
    );
fptr_align_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => \^load_fptr\,
      I1 => \rptr_a_ex_reg[3]\(2),
      I2 => \^load_xpsr_we\,
      I3 => update_fptr_align0,
      I4 => fptr_align,
      O => fptr_align_reg
    );
fptr_align_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(9),
      I1 => \biu_rdata_reg[31]\(9),
      I2 => doutA(9),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(9),
      O => \^load_fptr\
    );
fptr_align_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => itcm_sel,
      I1 => dtcm_sel,
      O => tcm_drack0
    );
fptr_align_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => itcm_sel,
      I1 => rd_mux_a_ex,
      O => rdata_mux_ctl_ex(0)
    );
\genblk3[1].ram_block_reg_0_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800088888"
    )
        port map (
      I0 => dtcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => DTCMBYTEWR(0)
    );
\genblk3[1].ram_block_reg_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800088888"
    )
        port map (
      I0 => itcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => ITCMBYTEWR(0)
    );
\genblk3[1].ram_block_reg_1_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808008888"
    )
        port map (
      I0 => itcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[1]\,
      I3 => \mem_held_addr_reg[0]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => ITCMBYTEWR(1)
    );
\genblk3[1].ram_block_reg_1_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808008888"
    )
        port map (
      I0 => dtcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[1]\,
      I3 => \mem_held_addr_reg[0]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => DTCMBYTEWR(1)
    );
\genblk3[1].ram_block_reg_2_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880008008888"
    )
        port map (
      I0 => itcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => ITCMBYTEWR(2)
    );
\genblk3[1].ram_block_reg_2_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880008008888"
    )
        port map (
      I0 => dtcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => DTCMBYTEWR(2)
    );
\genblk3[1].ram_block_reg_3_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880080008888"
    )
        port map (
      I0 => itcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => ITCMBYTEWR(3)
    );
\genblk3[1].ram_block_reg_3_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880080008888"
    )
        port map (
      I0 => dtcm_sel,
      I1 => dwack,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \mem_held_addr_reg[1]\,
      I4 => ls_byte_ex,
      I5 => ls_half_ex,
      O => DTCMBYTEWR(3)
    );
\hold_reg1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(0),
      I1 => \^hold_reg1_reg[0]\,
      I2 => \^p_0_in1_in\(0),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(0),
      O => \hold_reg1_reg[31]\(0)
    );
\hold_reg1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(8),
      I1 => \biu_rdata_reg[31]\(8),
      I2 => doutA(8),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(8),
      O => \^p_2_in__0\(0)
    );
\hold_reg1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(0),
      I1 => \biu_rdata_reg[31]\(0),
      I2 => doutA(0),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(0),
      O => \^hold_reg1_reg[0]\
    );
\hold_reg1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(24),
      I1 => \biu_rdata_reg[31]\(24),
      I2 => doutA(24),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(24),
      O => \^p_0_in1_in\(0)
    );
\hold_reg1[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(16),
      I1 => \biu_rdata_reg[31]\(16),
      I2 => doutA(16),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(16),
      O => \^p_1_in__0\(0)
    );
\hold_reg1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(0),
      O => \hold_reg1_reg[31]\(8)
    );
\hold_reg1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(1),
      O => \hold_reg1_reg[31]\(9)
    );
\hold_reg1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(2),
      O => \hold_reg1_reg[31]\(10)
    );
\hold_reg1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(3),
      O => \hold_reg1_reg[31]\(11)
    );
\hold_reg1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^load_fptr\,
      I1 => \^hold_reg1_reg[1]\,
      I2 => \^p_0_in1_in\(1),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(1),
      O => \hold_reg1_reg[31]\(1)
    );
\hold_reg1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(1),
      I1 => \biu_rdata_reg[31]\(1),
      I2 => doutA(1),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(1),
      O => \^hold_reg1_reg[1]\
    );
\hold_reg1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(25),
      I1 => \biu_rdata_reg[31]\(25),
      I2 => doutA(25),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(25),
      O => \^p_0_in1_in\(1)
    );
\hold_reg1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(17),
      I1 => \biu_rdata_reg[31]\(17),
      I2 => doutA(17),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(17),
      O => \^p_1_in__0\(1)
    );
\hold_reg1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(4),
      O => \hold_reg1_reg[31]\(12)
    );
\hold_reg1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(5),
      O => \hold_reg1_reg[31]\(13)
    );
\hold_reg1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(6),
      O => \hold_reg1_reg[31]\(14)
    );
\hold_reg1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(7),
      O => \hold_reg1_reg[31]\(15)
    );
\hold_reg1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(8),
      O => \hold_reg1_reg[31]\(16)
    );
\hold_reg1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(9),
      O => \hold_reg1_reg[31]\(17)
    );
\hold_reg1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(10),
      O => \hold_reg1_reg[31]\(18)
    );
\hold_reg1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(11),
      O => \hold_reg1_reg[31]\(19)
    );
\hold_reg1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(12),
      O => \hold_reg1_reg[31]\(20)
    );
\hold_reg1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(13),
      O => \hold_reg1_reg[31]\(21)
    );
\hold_reg1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(1),
      I1 => \^hold_reg1_reg[2]\,
      I2 => \^p_0_in1_in\(2),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(2),
      O => \hold_reg1_reg[31]\(2)
    );
\hold_reg1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(10),
      I1 => \biu_rdata_reg[31]\(10),
      I2 => doutA(10),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(10),
      O => \^p_2_in__0\(1)
    );
\hold_reg1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(2),
      I1 => \biu_rdata_reg[31]\(2),
      I2 => doutA(2),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(2),
      O => \^hold_reg1_reg[2]\
    );
\hold_reg1[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(26),
      I1 => \biu_rdata_reg[31]\(26),
      I2 => doutA(26),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(26),
      O => \^p_0_in1_in\(2)
    );
\hold_reg1[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(18),
      I1 => \biu_rdata_reg[31]\(18),
      I2 => doutA(18),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(18),
      O => \^p_1_in__0\(2)
    );
\hold_reg1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(14),
      O => \hold_reg1_reg[31]\(22)
    );
\hold_reg1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_half_wb,
      I1 => \^hold_reg1_reg[16]\,
      I2 => mem_r_data_u(15),
      O => \hold_reg1_reg[31]\(23)
    );
\hold_reg1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in\(0),
      I1 => \^hold_reg1_reg[7]\,
      I2 => \^hold_reg1_reg[7]_0\,
      I3 => \mem_held_addr_reg[1]_0\,
      I4 => dp_sbit_ctl_ex(0),
      I5 => \^hold_reg1_reg[7]_1\,
      O => \^hold_reg1_reg[16]\
    );
\hold_reg1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(2),
      I1 => \^hold_reg1_reg[3]\,
      I2 => \^p_0_in1_in\(3),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(3),
      O => \hold_reg1_reg[31]\(3)
    );
\hold_reg1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(11),
      I1 => \biu_rdata_reg[31]\(11),
      I2 => doutA(11),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(11),
      O => \^p_2_in__0\(2)
    );
\hold_reg1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(3),
      I1 => \biu_rdata_reg[31]\(3),
      I2 => doutA(3),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(3),
      O => \^hold_reg1_reg[3]\
    );
\hold_reg1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(27),
      I1 => \biu_rdata_reg[31]\(27),
      I2 => doutA(27),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(27),
      O => \^p_0_in1_in\(3)
    );
\hold_reg1[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(19),
      I1 => \biu_rdata_reg[31]\(19),
      I2 => doutA(19),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(19),
      O => \^p_1_in__0\(3)
    );
\hold_reg1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(3),
      I1 => \^hold_reg1_reg[4]\,
      I2 => \^p_0_in1_in\(4),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(4),
      O => \hold_reg1_reg[31]\(4)
    );
\hold_reg1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(12),
      I1 => \biu_rdata_reg[31]\(12),
      I2 => doutA(12),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(12),
      O => \^p_2_in__0\(3)
    );
\hold_reg1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(4),
      I1 => \biu_rdata_reg[31]\(4),
      I2 => doutA(4),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(4),
      O => \^hold_reg1_reg[4]\
    );
\hold_reg1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(28),
      I1 => \biu_rdata_reg[31]\(28),
      I2 => doutA(28),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(28),
      O => \^p_0_in1_in\(4)
    );
\hold_reg1[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(20),
      I1 => \biu_rdata_reg[31]\(20),
      I2 => doutA(20),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(20),
      O => \^p_1_in__0\(4)
    );
\hold_reg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(4),
      I1 => \^hold_reg1_reg[5]\,
      I2 => \^p_0_in1_in\(5),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(5),
      O => \hold_reg1_reg[31]\(5)
    );
\hold_reg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(13),
      I1 => \biu_rdata_reg[31]\(13),
      I2 => doutA(13),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(13),
      O => \^p_2_in__0\(4)
    );
\hold_reg1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(5),
      I1 => \biu_rdata_reg[31]\(5),
      I2 => doutA(5),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(5),
      O => \^hold_reg1_reg[5]\
    );
\hold_reg1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(29),
      I1 => \biu_rdata_reg[31]\(29),
      I2 => doutA(29),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(29),
      O => \^p_0_in1_in\(5)
    );
\hold_reg1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(21),
      I1 => \biu_rdata_reg[31]\(21),
      I2 => doutA(21),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(21),
      O => \^p_1_in__0\(5)
    );
\hold_reg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in__0\(5),
      I1 => \^hold_reg1_reg[6]\,
      I2 => \^p_0_in1_in\(6),
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^p_1_in__0\(6),
      O => \hold_reg1_reg[31]\(6)
    );
\hold_reg1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(14),
      I1 => \biu_rdata_reg[31]\(14),
      I2 => doutA(14),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(14),
      O => \^p_2_in__0\(5)
    );
\hold_reg1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(6),
      I1 => \biu_rdata_reg[31]\(6),
      I2 => doutA(6),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(6),
      O => \^hold_reg1_reg[6]\
    );
\hold_reg1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(30),
      I1 => \biu_rdata_reg[31]\(30),
      I2 => doutA(30),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(30),
      O => \^p_0_in1_in\(6)
    );
\hold_reg1[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(22),
      I1 => \biu_rdata_reg[31]\(22),
      I2 => doutA(22),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(22),
      O => \^p_1_in__0\(6)
    );
\hold_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^p_2_in\(0),
      I1 => \^hold_reg1_reg[7]\,
      I2 => \^hold_reg1_reg[7]_0\,
      I3 => swz_ctl0_ex(1),
      I4 => swz_ctl0_ex(0),
      I5 => \^hold_reg1_reg[7]_1\,
      O => \hold_reg1_reg[31]\(7)
    );
\hold_reg1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(15),
      I1 => \biu_rdata_reg[31]\(15),
      I2 => doutA(15),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(15),
      O => \^p_2_in\(0)
    );
\hold_reg1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(7),
      I1 => \biu_rdata_reg[31]\(7),
      I2 => doutA(7),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(7),
      O => \^hold_reg1_reg[7]\
    );
\hold_reg1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(31),
      I1 => \biu_rdata_reg[31]\(31),
      I2 => doutA(31),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(31),
      O => \^hold_reg1_reg[7]_0\
    );
\hold_reg1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \rptr_a_ex_reg[3]\(23),
      I1 => \biu_rdata_reg[31]\(23),
      I2 => doutA(23),
      I3 => tcm_drack0,
      I4 => rdata_mux_ctl_ex(0),
      I5 => \genblk3[1].ram_block_reg_3_1\(23),
      O => \^hold_reg1_reg[7]_1\
    );
irack_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_irack,
      Q => irack
    );
itcm_sel_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => D(7),
      I1 => D(8),
      I2 => D(5),
      I3 => D(6),
      I4 => itcm_sel_i_5_n_0,
      O => \^z_27_20__6\
    );
itcm_sel_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => D(0),
      I1 => D(3),
      I2 => D(4),
      I3 => D(1),
      I4 => D(2),
      O => not_itcm_au0
    );
itcm_sel_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(10),
      I1 => D(9),
      I2 => D(12),
      I3 => D(11),
      O => itcm_sel_i_5_n_0
    );
itcm_sel_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg_0\,
      D => nxt_itcm_sel,
      Q => itcm_sel
    );
w_u_fault_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_1,
      D => nxt_w_u_fault,
      Q => w_u_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_multiplier is
  port (
    mult_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mult_zero0 : out STD_LOGIC;
    \reg_file_a_reg[15][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HCLK : in STD_LOGIC;
    nxt_mult_out0_carry_i_7 : in STD_LOGIC;
    nxt_mult_out0_carry_i_8 : in STD_LOGIC;
    \rptr_a_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SYSRESETn : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    b_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SYSRESETn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_multiplier : entity is "cm1_multiplier";
end design_1_CORTEXM1_AXI_0_0_cm1_multiplier;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_multiplier is
  signal a_term : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b_term : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_mult_out_reg[16]__1_n_0\ : STD_LOGIC;
  signal \^mult_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \nxt_mult_out0__0_n_100\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_101\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_102\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_103\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_104\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_105\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_106\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_107\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_108\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_109\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_110\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_111\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_112\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_113\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_114\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_115\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_116\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_117\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_118\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_119\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_120\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_121\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_122\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_123\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_124\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_125\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_126\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_127\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_128\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_129\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_130\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_131\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_132\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_133\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_134\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_135\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_136\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_137\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_138\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_139\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_140\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_141\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_142\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_143\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_144\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_145\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_146\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_147\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_148\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_149\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_150\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_151\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_152\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_153\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_24\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_25\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_26\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_27\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_28\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_29\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_30\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_31\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_32\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_33\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_34\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_35\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_36\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_37\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_38\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_39\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_40\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_41\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_42\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_43\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_44\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_45\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_46\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_47\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_48\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_49\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_50\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_51\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_52\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_53\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_58\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_59\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_60\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_61\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_62\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_63\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_64\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_65\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_66\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_67\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_68\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_69\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_70\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_71\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_72\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_73\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_74\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_75\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_76\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_77\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_78\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_79\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_80\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_81\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_82\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_83\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_84\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_85\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_86\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_87\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_88\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_89\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_90\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_91\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_92\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_93\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_94\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_95\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_96\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_97\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_98\ : STD_LOGIC;
  signal \nxt_mult_out0__0_n_99\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_100\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_101\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_102\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_103\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_104\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_105\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_58\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_59\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_60\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_61\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_62\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_63\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_64\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_65\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_66\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_67\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_68\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_69\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_70\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_71\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_72\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_73\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_74\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_75\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_76\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_77\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_78\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_79\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_80\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_81\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_82\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_83\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_84\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_85\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_86\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_87\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_88\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_89\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_90\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_91\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_92\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_93\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_94\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_95\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_96\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_97\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_98\ : STD_LOGIC;
  signal \nxt_mult_out0__1_n_99\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_n_1\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_n_2\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__0_n_3\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_n_1\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_n_2\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__1_n_3\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_n_1\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_n_2\ : STD_LOGIC;
  signal \nxt_mult_out0_carry__2_n_3\ : STD_LOGIC;
  signal nxt_mult_out0_carry_i_1_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_2_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_3_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_4_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_5_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_6_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_n_1 : STD_LOGIC;
  signal nxt_mult_out0_carry_n_2 : STD_LOGIC;
  signal nxt_mult_out0_carry_n_3 : STD_LOGIC;
  signal nxt_mult_out0_n_100 : STD_LOGIC;
  signal nxt_mult_out0_n_101 : STD_LOGIC;
  signal nxt_mult_out0_n_102 : STD_LOGIC;
  signal nxt_mult_out0_n_103 : STD_LOGIC;
  signal nxt_mult_out0_n_104 : STD_LOGIC;
  signal nxt_mult_out0_n_105 : STD_LOGIC;
  signal nxt_mult_out0_n_106 : STD_LOGIC;
  signal nxt_mult_out0_n_107 : STD_LOGIC;
  signal nxt_mult_out0_n_108 : STD_LOGIC;
  signal nxt_mult_out0_n_109 : STD_LOGIC;
  signal nxt_mult_out0_n_110 : STD_LOGIC;
  signal nxt_mult_out0_n_111 : STD_LOGIC;
  signal nxt_mult_out0_n_112 : STD_LOGIC;
  signal nxt_mult_out0_n_113 : STD_LOGIC;
  signal nxt_mult_out0_n_114 : STD_LOGIC;
  signal nxt_mult_out0_n_115 : STD_LOGIC;
  signal nxt_mult_out0_n_116 : STD_LOGIC;
  signal nxt_mult_out0_n_117 : STD_LOGIC;
  signal nxt_mult_out0_n_118 : STD_LOGIC;
  signal nxt_mult_out0_n_119 : STD_LOGIC;
  signal nxt_mult_out0_n_120 : STD_LOGIC;
  signal nxt_mult_out0_n_121 : STD_LOGIC;
  signal nxt_mult_out0_n_122 : STD_LOGIC;
  signal nxt_mult_out0_n_123 : STD_LOGIC;
  signal nxt_mult_out0_n_124 : STD_LOGIC;
  signal nxt_mult_out0_n_125 : STD_LOGIC;
  signal nxt_mult_out0_n_126 : STD_LOGIC;
  signal nxt_mult_out0_n_127 : STD_LOGIC;
  signal nxt_mult_out0_n_128 : STD_LOGIC;
  signal nxt_mult_out0_n_129 : STD_LOGIC;
  signal nxt_mult_out0_n_130 : STD_LOGIC;
  signal nxt_mult_out0_n_131 : STD_LOGIC;
  signal nxt_mult_out0_n_132 : STD_LOGIC;
  signal nxt_mult_out0_n_133 : STD_LOGIC;
  signal nxt_mult_out0_n_134 : STD_LOGIC;
  signal nxt_mult_out0_n_135 : STD_LOGIC;
  signal nxt_mult_out0_n_136 : STD_LOGIC;
  signal nxt_mult_out0_n_137 : STD_LOGIC;
  signal nxt_mult_out0_n_138 : STD_LOGIC;
  signal nxt_mult_out0_n_139 : STD_LOGIC;
  signal nxt_mult_out0_n_140 : STD_LOGIC;
  signal nxt_mult_out0_n_141 : STD_LOGIC;
  signal nxt_mult_out0_n_142 : STD_LOGIC;
  signal nxt_mult_out0_n_143 : STD_LOGIC;
  signal nxt_mult_out0_n_144 : STD_LOGIC;
  signal nxt_mult_out0_n_145 : STD_LOGIC;
  signal nxt_mult_out0_n_146 : STD_LOGIC;
  signal nxt_mult_out0_n_147 : STD_LOGIC;
  signal nxt_mult_out0_n_148 : STD_LOGIC;
  signal nxt_mult_out0_n_149 : STD_LOGIC;
  signal nxt_mult_out0_n_150 : STD_LOGIC;
  signal nxt_mult_out0_n_151 : STD_LOGIC;
  signal nxt_mult_out0_n_152 : STD_LOGIC;
  signal nxt_mult_out0_n_153 : STD_LOGIC;
  signal nxt_mult_out0_n_58 : STD_LOGIC;
  signal nxt_mult_out0_n_59 : STD_LOGIC;
  signal nxt_mult_out0_n_60 : STD_LOGIC;
  signal nxt_mult_out0_n_61 : STD_LOGIC;
  signal nxt_mult_out0_n_62 : STD_LOGIC;
  signal nxt_mult_out0_n_63 : STD_LOGIC;
  signal nxt_mult_out0_n_64 : STD_LOGIC;
  signal nxt_mult_out0_n_65 : STD_LOGIC;
  signal nxt_mult_out0_n_66 : STD_LOGIC;
  signal nxt_mult_out0_n_67 : STD_LOGIC;
  signal nxt_mult_out0_n_68 : STD_LOGIC;
  signal nxt_mult_out0_n_69 : STD_LOGIC;
  signal nxt_mult_out0_n_70 : STD_LOGIC;
  signal nxt_mult_out0_n_71 : STD_LOGIC;
  signal nxt_mult_out0_n_72 : STD_LOGIC;
  signal nxt_mult_out0_n_73 : STD_LOGIC;
  signal nxt_mult_out0_n_74 : STD_LOGIC;
  signal nxt_mult_out0_n_75 : STD_LOGIC;
  signal nxt_mult_out0_n_76 : STD_LOGIC;
  signal nxt_mult_out0_n_77 : STD_LOGIC;
  signal nxt_mult_out0_n_78 : STD_LOGIC;
  signal nxt_mult_out0_n_79 : STD_LOGIC;
  signal nxt_mult_out0_n_80 : STD_LOGIC;
  signal nxt_mult_out0_n_81 : STD_LOGIC;
  signal nxt_mult_out0_n_82 : STD_LOGIC;
  signal nxt_mult_out0_n_83 : STD_LOGIC;
  signal nxt_mult_out0_n_84 : STD_LOGIC;
  signal nxt_mult_out0_n_85 : STD_LOGIC;
  signal nxt_mult_out0_n_86 : STD_LOGIC;
  signal nxt_mult_out0_n_87 : STD_LOGIC;
  signal nxt_mult_out0_n_88 : STD_LOGIC;
  signal nxt_mult_out0_n_89 : STD_LOGIC;
  signal nxt_mult_out0_n_90 : STD_LOGIC;
  signal nxt_mult_out0_n_91 : STD_LOGIC;
  signal nxt_mult_out0_n_92 : STD_LOGIC;
  signal nxt_mult_out0_n_93 : STD_LOGIC;
  signal nxt_mult_out0_n_94 : STD_LOGIC;
  signal nxt_mult_out0_n_95 : STD_LOGIC;
  signal nxt_mult_out0_n_96 : STD_LOGIC;
  signal nxt_mult_out0_n_97 : STD_LOGIC;
  signal nxt_mult_out0_n_98 : STD_LOGIC;
  signal nxt_mult_out0_n_99 : STD_LOGIC;
  signal \^reg_file_a_reg[15][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal z_flag_mux_i_32_n_0 : STD_LOGIC;
  signal z_flag_mux_i_33_n_0 : STD_LOGIC;
  signal z_flag_mux_i_34_n_0 : STD_LOGIC;
  signal z_flag_mux_i_35_n_0 : STD_LOGIC;
  signal z_flag_mux_i_36_n_0 : STD_LOGIC;
  signal z_flag_mux_i_37_n_0 : STD_LOGIC;
  signal z_flag_mux_i_38_n_0 : STD_LOGIC;
  signal z_flag_mux_i_39_n_0 : STD_LOGIC;
  signal NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nxt_mult_out0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nxt_mult_out0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of nxt_mult_out0 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \nxt_mult_out0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \nxt_mult_out0__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
begin
  mult_out(15 downto 0) <= \^mult_out\(15 downto 0);
  \reg_file_a_reg[15][15]\(15 downto 0) <= \^reg_file_a_reg[15][15]\(15 downto 0);
\a_term_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(0),
      Q => a_term(0)
    );
\a_term_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(10),
      Q => a_term(10)
    );
\a_term_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(11),
      Q => a_term(11)
    );
\a_term_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(12),
      Q => a_term(12)
    );
\a_term_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(13),
      Q => a_term(13)
    );
\a_term_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(14),
      Q => a_term(14)
    );
\a_term_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(15),
      Q => a_term(15)
    );
\a_term_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(16),
      Q => a_term(16)
    );
\a_term_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(17),
      Q => a_term(17)
    );
\a_term_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(18),
      Q => a_term(18)
    );
\a_term_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(19),
      Q => a_term(19)
    );
\a_term_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(1),
      Q => a_term(1)
    );
\a_term_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(20),
      Q => a_term(20)
    );
\a_term_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(21),
      Q => a_term(21)
    );
\a_term_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(22),
      Q => a_term(22)
    );
\a_term_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(23),
      Q => a_term(23)
    );
\a_term_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(24),
      Q => a_term(24)
    );
\a_term_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(25),
      Q => a_term(25)
    );
\a_term_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(26),
      Q => a_term(26)
    );
\a_term_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(27),
      Q => a_term(27)
    );
\a_term_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(28),
      Q => a_term(28)
    );
\a_term_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(29),
      Q => a_term(29)
    );
\a_term_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(2),
      Q => a_term(2)
    );
\a_term_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(30),
      Q => a_term(30)
    );
\a_term_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(31),
      Q => a_term(31)
    );
\a_term_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(3),
      Q => a_term(3)
    );
\a_term_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(4),
      Q => a_term(4)
    );
\a_term_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(5),
      Q => a_term(5)
    );
\a_term_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(6),
      Q => a_term(6)
    );
\a_term_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(7),
      Q => a_term(7)
    );
\a_term_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \rptr_a_ex_reg[3]\(8),
      Q => a_term(8)
    );
\a_term_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \rptr_a_ex_reg[3]\(9),
      Q => a_term(9)
    );
\b_term_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(0),
      Q => b_term(0)
    );
\b_term_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(10),
      Q => b_term(10)
    );
\b_term_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(11),
      Q => b_term(11)
    );
\b_term_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(12),
      Q => b_term(12)
    );
\b_term_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(13),
      Q => b_term(13)
    );
\b_term_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(14),
      Q => b_term(14)
    );
\b_term_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(15),
      Q => b_term(15)
    );
\b_term_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(16),
      Q => b_term(16)
    );
\b_term_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(17),
      Q => b_term(17)
    );
\b_term_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(18),
      Q => b_term(18)
    );
\b_term_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(19),
      Q => b_term(19)
    );
\b_term_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(1),
      Q => b_term(1)
    );
\b_term_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(20),
      Q => b_term(20)
    );
\b_term_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(21),
      Q => b_term(21)
    );
\b_term_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(22),
      Q => b_term(22)
    );
\b_term_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(23),
      Q => b_term(23)
    );
\b_term_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(24),
      Q => b_term(24)
    );
\b_term_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(25),
      Q => b_term(25)
    );
\b_term_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(26),
      Q => b_term(26)
    );
\b_term_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(27),
      Q => b_term(27)
    );
\b_term_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(28),
      Q => b_term(28)
    );
\b_term_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(29),
      Q => b_term(29)
    );
\b_term_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(2),
      Q => b_term(2)
    );
\b_term_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(30),
      Q => b_term(30)
    );
\b_term_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => b_reg_0(31),
      Q => b_term(31)
    );
\b_term_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(3),
      Q => b_term(3)
    );
\b_term_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(4),
      Q => b_term(4)
    );
\b_term_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(5),
      Q => b_term(5)
    );
\b_term_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(6),
      Q => b_term(6)
    );
\b_term_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(7),
      Q => b_term(7)
    );
\b_term_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(8),
      Q => b_term(8)
    );
\b_term_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => b_reg_0(9),
      Q => b_term(9)
    );
\i_mult_out_reg[0]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_105\,
      Q => \^reg_file_a_reg[15][15]\(0)
    );
\i_mult_out_reg[10]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_95\,
      Q => \^reg_file_a_reg[15][15]\(10)
    );
\i_mult_out_reg[11]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_94\,
      Q => \^reg_file_a_reg[15][15]\(11)
    );
\i_mult_out_reg[12]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_93\,
      Q => \^reg_file_a_reg[15][15]\(12)
    );
\i_mult_out_reg[13]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_92\,
      Q => \^reg_file_a_reg[15][15]\(13)
    );
\i_mult_out_reg[14]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_91\,
      Q => \^reg_file_a_reg[15][15]\(14)
    );
\i_mult_out_reg[15]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_90\,
      Q => \^reg_file_a_reg[15][15]\(15)
    );
\i_mult_out_reg[16]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \nxt_mult_out0__0_n_89\,
      Q => \i_mult_out_reg[16]__1_n_0\
    );
\i_mult_out_reg[1]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_104\,
      Q => \^reg_file_a_reg[15][15]\(1)
    );
\i_mult_out_reg[2]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_103\,
      Q => \^reg_file_a_reg[15][15]\(2)
    );
\i_mult_out_reg[3]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_102\,
      Q => \^reg_file_a_reg[15][15]\(3)
    );
\i_mult_out_reg[4]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_101\,
      Q => \^reg_file_a_reg[15][15]\(4)
    );
\i_mult_out_reg[5]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_100\,
      Q => \^reg_file_a_reg[15][15]\(5)
    );
\i_mult_out_reg[6]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_99\,
      Q => \^reg_file_a_reg[15][15]\(6)
    );
\i_mult_out_reg[7]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_98\,
      Q => \^reg_file_a_reg[15][15]\(7)
    );
\i_mult_out_reg[8]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_97\,
      Q => \^reg_file_a_reg[15][15]\(8)
    );
\i_mult_out_reg[9]__1\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \nxt_mult_out0__0_n_96\,
      Q => \^reg_file_a_reg[15][15]\(9)
    );
nxt_mult_out0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_term(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nxt_mult_out0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => a_term(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nxt_mult_out0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nxt_mult_out0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nxt_mult_out0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => HCLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nxt_mult_out0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_nxt_mult_out0_OVERFLOW_UNCONNECTED,
      P(47) => nxt_mult_out0_n_58,
      P(46) => nxt_mult_out0_n_59,
      P(45) => nxt_mult_out0_n_60,
      P(44) => nxt_mult_out0_n_61,
      P(43) => nxt_mult_out0_n_62,
      P(42) => nxt_mult_out0_n_63,
      P(41) => nxt_mult_out0_n_64,
      P(40) => nxt_mult_out0_n_65,
      P(39) => nxt_mult_out0_n_66,
      P(38) => nxt_mult_out0_n_67,
      P(37) => nxt_mult_out0_n_68,
      P(36) => nxt_mult_out0_n_69,
      P(35) => nxt_mult_out0_n_70,
      P(34) => nxt_mult_out0_n_71,
      P(33) => nxt_mult_out0_n_72,
      P(32) => nxt_mult_out0_n_73,
      P(31) => nxt_mult_out0_n_74,
      P(30) => nxt_mult_out0_n_75,
      P(29) => nxt_mult_out0_n_76,
      P(28) => nxt_mult_out0_n_77,
      P(27) => nxt_mult_out0_n_78,
      P(26) => nxt_mult_out0_n_79,
      P(25) => nxt_mult_out0_n_80,
      P(24) => nxt_mult_out0_n_81,
      P(23) => nxt_mult_out0_n_82,
      P(22) => nxt_mult_out0_n_83,
      P(21) => nxt_mult_out0_n_84,
      P(20) => nxt_mult_out0_n_85,
      P(19) => nxt_mult_out0_n_86,
      P(18) => nxt_mult_out0_n_87,
      P(17) => nxt_mult_out0_n_88,
      P(16) => nxt_mult_out0_n_89,
      P(15) => nxt_mult_out0_n_90,
      P(14) => nxt_mult_out0_n_91,
      P(13) => nxt_mult_out0_n_92,
      P(12) => nxt_mult_out0_n_93,
      P(11) => nxt_mult_out0_n_94,
      P(10) => nxt_mult_out0_n_95,
      P(9) => nxt_mult_out0_n_96,
      P(8) => nxt_mult_out0_n_97,
      P(7) => nxt_mult_out0_n_98,
      P(6) => nxt_mult_out0_n_99,
      P(5) => nxt_mult_out0_n_100,
      P(4) => nxt_mult_out0_n_101,
      P(3) => nxt_mult_out0_n_102,
      P(2) => nxt_mult_out0_n_103,
      P(1) => nxt_mult_out0_n_104,
      P(0) => nxt_mult_out0_n_105,
      PATTERNBDETECT => NLW_nxt_mult_out0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nxt_mult_out0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => nxt_mult_out0_n_106,
      PCOUT(46) => nxt_mult_out0_n_107,
      PCOUT(45) => nxt_mult_out0_n_108,
      PCOUT(44) => nxt_mult_out0_n_109,
      PCOUT(43) => nxt_mult_out0_n_110,
      PCOUT(42) => nxt_mult_out0_n_111,
      PCOUT(41) => nxt_mult_out0_n_112,
      PCOUT(40) => nxt_mult_out0_n_113,
      PCOUT(39) => nxt_mult_out0_n_114,
      PCOUT(38) => nxt_mult_out0_n_115,
      PCOUT(37) => nxt_mult_out0_n_116,
      PCOUT(36) => nxt_mult_out0_n_117,
      PCOUT(35) => nxt_mult_out0_n_118,
      PCOUT(34) => nxt_mult_out0_n_119,
      PCOUT(33) => nxt_mult_out0_n_120,
      PCOUT(32) => nxt_mult_out0_n_121,
      PCOUT(31) => nxt_mult_out0_n_122,
      PCOUT(30) => nxt_mult_out0_n_123,
      PCOUT(29) => nxt_mult_out0_n_124,
      PCOUT(28) => nxt_mult_out0_n_125,
      PCOUT(27) => nxt_mult_out0_n_126,
      PCOUT(26) => nxt_mult_out0_n_127,
      PCOUT(25) => nxt_mult_out0_n_128,
      PCOUT(24) => nxt_mult_out0_n_129,
      PCOUT(23) => nxt_mult_out0_n_130,
      PCOUT(22) => nxt_mult_out0_n_131,
      PCOUT(21) => nxt_mult_out0_n_132,
      PCOUT(20) => nxt_mult_out0_n_133,
      PCOUT(19) => nxt_mult_out0_n_134,
      PCOUT(18) => nxt_mult_out0_n_135,
      PCOUT(17) => nxt_mult_out0_n_136,
      PCOUT(16) => nxt_mult_out0_n_137,
      PCOUT(15) => nxt_mult_out0_n_138,
      PCOUT(14) => nxt_mult_out0_n_139,
      PCOUT(13) => nxt_mult_out0_n_140,
      PCOUT(12) => nxt_mult_out0_n_141,
      PCOUT(11) => nxt_mult_out0_n_142,
      PCOUT(10) => nxt_mult_out0_n_143,
      PCOUT(9) => nxt_mult_out0_n_144,
      PCOUT(8) => nxt_mult_out0_n_145,
      PCOUT(7) => nxt_mult_out0_n_146,
      PCOUT(6) => nxt_mult_out0_n_147,
      PCOUT(5) => nxt_mult_out0_n_148,
      PCOUT(4) => nxt_mult_out0_n_149,
      PCOUT(3) => nxt_mult_out0_n_150,
      PCOUT(2) => nxt_mult_out0_n_151,
      PCOUT(1) => nxt_mult_out0_n_152,
      PCOUT(0) => nxt_mult_out0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nxt_mult_out0_UNDERFLOW_UNCONNECTED
    );
\nxt_mult_out0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_term(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \nxt_mult_out0__0_n_24\,
      ACOUT(28) => \nxt_mult_out0__0_n_25\,
      ACOUT(27) => \nxt_mult_out0__0_n_26\,
      ACOUT(26) => \nxt_mult_out0__0_n_27\,
      ACOUT(25) => \nxt_mult_out0__0_n_28\,
      ACOUT(24) => \nxt_mult_out0__0_n_29\,
      ACOUT(23) => \nxt_mult_out0__0_n_30\,
      ACOUT(22) => \nxt_mult_out0__0_n_31\,
      ACOUT(21) => \nxt_mult_out0__0_n_32\,
      ACOUT(20) => \nxt_mult_out0__0_n_33\,
      ACOUT(19) => \nxt_mult_out0__0_n_34\,
      ACOUT(18) => \nxt_mult_out0__0_n_35\,
      ACOUT(17) => \nxt_mult_out0__0_n_36\,
      ACOUT(16) => \nxt_mult_out0__0_n_37\,
      ACOUT(15) => \nxt_mult_out0__0_n_38\,
      ACOUT(14) => \nxt_mult_out0__0_n_39\,
      ACOUT(13) => \nxt_mult_out0__0_n_40\,
      ACOUT(12) => \nxt_mult_out0__0_n_41\,
      ACOUT(11) => \nxt_mult_out0__0_n_42\,
      ACOUT(10) => \nxt_mult_out0__0_n_43\,
      ACOUT(9) => \nxt_mult_out0__0_n_44\,
      ACOUT(8) => \nxt_mult_out0__0_n_45\,
      ACOUT(7) => \nxt_mult_out0__0_n_46\,
      ACOUT(6) => \nxt_mult_out0__0_n_47\,
      ACOUT(5) => \nxt_mult_out0__0_n_48\,
      ACOUT(4) => \nxt_mult_out0__0_n_49\,
      ACOUT(3) => \nxt_mult_out0__0_n_50\,
      ACOUT(2) => \nxt_mult_out0__0_n_51\,
      ACOUT(1) => \nxt_mult_out0__0_n_52\,
      ACOUT(0) => \nxt_mult_out0__0_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_term(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_nxt_mult_out0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_nxt_mult_out0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_nxt_mult_out0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_nxt_mult_out0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_nxt_mult_out0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \nxt_mult_out0__0_n_58\,
      P(46) => \nxt_mult_out0__0_n_59\,
      P(45) => \nxt_mult_out0__0_n_60\,
      P(44) => \nxt_mult_out0__0_n_61\,
      P(43) => \nxt_mult_out0__0_n_62\,
      P(42) => \nxt_mult_out0__0_n_63\,
      P(41) => \nxt_mult_out0__0_n_64\,
      P(40) => \nxt_mult_out0__0_n_65\,
      P(39) => \nxt_mult_out0__0_n_66\,
      P(38) => \nxt_mult_out0__0_n_67\,
      P(37) => \nxt_mult_out0__0_n_68\,
      P(36) => \nxt_mult_out0__0_n_69\,
      P(35) => \nxt_mult_out0__0_n_70\,
      P(34) => \nxt_mult_out0__0_n_71\,
      P(33) => \nxt_mult_out0__0_n_72\,
      P(32) => \nxt_mult_out0__0_n_73\,
      P(31) => \nxt_mult_out0__0_n_74\,
      P(30) => \nxt_mult_out0__0_n_75\,
      P(29) => \nxt_mult_out0__0_n_76\,
      P(28) => \nxt_mult_out0__0_n_77\,
      P(27) => \nxt_mult_out0__0_n_78\,
      P(26) => \nxt_mult_out0__0_n_79\,
      P(25) => \nxt_mult_out0__0_n_80\,
      P(24) => \nxt_mult_out0__0_n_81\,
      P(23) => \nxt_mult_out0__0_n_82\,
      P(22) => \nxt_mult_out0__0_n_83\,
      P(21) => \nxt_mult_out0__0_n_84\,
      P(20) => \nxt_mult_out0__0_n_85\,
      P(19) => \nxt_mult_out0__0_n_86\,
      P(18) => \nxt_mult_out0__0_n_87\,
      P(17) => \nxt_mult_out0__0_n_88\,
      P(16) => \nxt_mult_out0__0_n_89\,
      P(15) => \nxt_mult_out0__0_n_90\,
      P(14) => \nxt_mult_out0__0_n_91\,
      P(13) => \nxt_mult_out0__0_n_92\,
      P(12) => \nxt_mult_out0__0_n_93\,
      P(11) => \nxt_mult_out0__0_n_94\,
      P(10) => \nxt_mult_out0__0_n_95\,
      P(9) => \nxt_mult_out0__0_n_96\,
      P(8) => \nxt_mult_out0__0_n_97\,
      P(7) => \nxt_mult_out0__0_n_98\,
      P(6) => \nxt_mult_out0__0_n_99\,
      P(5) => \nxt_mult_out0__0_n_100\,
      P(4) => \nxt_mult_out0__0_n_101\,
      P(3) => \nxt_mult_out0__0_n_102\,
      P(2) => \nxt_mult_out0__0_n_103\,
      P(1) => \nxt_mult_out0__0_n_104\,
      P(0) => \nxt_mult_out0__0_n_105\,
      PATTERNBDETECT => \NLW_nxt_mult_out0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_nxt_mult_out0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \nxt_mult_out0__0_n_106\,
      PCOUT(46) => \nxt_mult_out0__0_n_107\,
      PCOUT(45) => \nxt_mult_out0__0_n_108\,
      PCOUT(44) => \nxt_mult_out0__0_n_109\,
      PCOUT(43) => \nxt_mult_out0__0_n_110\,
      PCOUT(42) => \nxt_mult_out0__0_n_111\,
      PCOUT(41) => \nxt_mult_out0__0_n_112\,
      PCOUT(40) => \nxt_mult_out0__0_n_113\,
      PCOUT(39) => \nxt_mult_out0__0_n_114\,
      PCOUT(38) => \nxt_mult_out0__0_n_115\,
      PCOUT(37) => \nxt_mult_out0__0_n_116\,
      PCOUT(36) => \nxt_mult_out0__0_n_117\,
      PCOUT(35) => \nxt_mult_out0__0_n_118\,
      PCOUT(34) => \nxt_mult_out0__0_n_119\,
      PCOUT(33) => \nxt_mult_out0__0_n_120\,
      PCOUT(32) => \nxt_mult_out0__0_n_121\,
      PCOUT(31) => \nxt_mult_out0__0_n_122\,
      PCOUT(30) => \nxt_mult_out0__0_n_123\,
      PCOUT(29) => \nxt_mult_out0__0_n_124\,
      PCOUT(28) => \nxt_mult_out0__0_n_125\,
      PCOUT(27) => \nxt_mult_out0__0_n_126\,
      PCOUT(26) => \nxt_mult_out0__0_n_127\,
      PCOUT(25) => \nxt_mult_out0__0_n_128\,
      PCOUT(24) => \nxt_mult_out0__0_n_129\,
      PCOUT(23) => \nxt_mult_out0__0_n_130\,
      PCOUT(22) => \nxt_mult_out0__0_n_131\,
      PCOUT(21) => \nxt_mult_out0__0_n_132\,
      PCOUT(20) => \nxt_mult_out0__0_n_133\,
      PCOUT(19) => \nxt_mult_out0__0_n_134\,
      PCOUT(18) => \nxt_mult_out0__0_n_135\,
      PCOUT(17) => \nxt_mult_out0__0_n_136\,
      PCOUT(16) => \nxt_mult_out0__0_n_137\,
      PCOUT(15) => \nxt_mult_out0__0_n_138\,
      PCOUT(14) => \nxt_mult_out0__0_n_139\,
      PCOUT(13) => \nxt_mult_out0__0_n_140\,
      PCOUT(12) => \nxt_mult_out0__0_n_141\,
      PCOUT(11) => \nxt_mult_out0__0_n_142\,
      PCOUT(10) => \nxt_mult_out0__0_n_143\,
      PCOUT(9) => \nxt_mult_out0__0_n_144\,
      PCOUT(8) => \nxt_mult_out0__0_n_145\,
      PCOUT(7) => \nxt_mult_out0__0_n_146\,
      PCOUT(6) => \nxt_mult_out0__0_n_147\,
      PCOUT(5) => \nxt_mult_out0__0_n_148\,
      PCOUT(4) => \nxt_mult_out0__0_n_149\,
      PCOUT(3) => \nxt_mult_out0__0_n_150\,
      PCOUT(2) => \nxt_mult_out0__0_n_151\,
      PCOUT(1) => \nxt_mult_out0__0_n_152\,
      PCOUT(0) => \nxt_mult_out0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_nxt_mult_out0__0_UNDERFLOW_UNCONNECTED\
    );
\nxt_mult_out0__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \nxt_mult_out0__0_n_24\,
      ACIN(28) => \nxt_mult_out0__0_n_25\,
      ACIN(27) => \nxt_mult_out0__0_n_26\,
      ACIN(26) => \nxt_mult_out0__0_n_27\,
      ACIN(25) => \nxt_mult_out0__0_n_28\,
      ACIN(24) => \nxt_mult_out0__0_n_29\,
      ACIN(23) => \nxt_mult_out0__0_n_30\,
      ACIN(22) => \nxt_mult_out0__0_n_31\,
      ACIN(21) => \nxt_mult_out0__0_n_32\,
      ACIN(20) => \nxt_mult_out0__0_n_33\,
      ACIN(19) => \nxt_mult_out0__0_n_34\,
      ACIN(18) => \nxt_mult_out0__0_n_35\,
      ACIN(17) => \nxt_mult_out0__0_n_36\,
      ACIN(16) => \nxt_mult_out0__0_n_37\,
      ACIN(15) => \nxt_mult_out0__0_n_38\,
      ACIN(14) => \nxt_mult_out0__0_n_39\,
      ACIN(13) => \nxt_mult_out0__0_n_40\,
      ACIN(12) => \nxt_mult_out0__0_n_41\,
      ACIN(11) => \nxt_mult_out0__0_n_42\,
      ACIN(10) => \nxt_mult_out0__0_n_43\,
      ACIN(9) => \nxt_mult_out0__0_n_44\,
      ACIN(8) => \nxt_mult_out0__0_n_45\,
      ACIN(7) => \nxt_mult_out0__0_n_46\,
      ACIN(6) => \nxt_mult_out0__0_n_47\,
      ACIN(5) => \nxt_mult_out0__0_n_48\,
      ACIN(4) => \nxt_mult_out0__0_n_49\,
      ACIN(3) => \nxt_mult_out0__0_n_50\,
      ACIN(2) => \nxt_mult_out0__0_n_51\,
      ACIN(1) => \nxt_mult_out0__0_n_52\,
      ACIN(0) => \nxt_mult_out0__0_n_53\,
      ACOUT(29 downto 0) => \NLW_nxt_mult_out0__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => b_term(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_nxt_mult_out0__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_nxt_mult_out0__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_nxt_mult_out0__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => HCLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_nxt_mult_out0__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_nxt_mult_out0__1_OVERFLOW_UNCONNECTED\,
      P(47) => \nxt_mult_out0__1_n_58\,
      P(46) => \nxt_mult_out0__1_n_59\,
      P(45) => \nxt_mult_out0__1_n_60\,
      P(44) => \nxt_mult_out0__1_n_61\,
      P(43) => \nxt_mult_out0__1_n_62\,
      P(42) => \nxt_mult_out0__1_n_63\,
      P(41) => \nxt_mult_out0__1_n_64\,
      P(40) => \nxt_mult_out0__1_n_65\,
      P(39) => \nxt_mult_out0__1_n_66\,
      P(38) => \nxt_mult_out0__1_n_67\,
      P(37) => \nxt_mult_out0__1_n_68\,
      P(36) => \nxt_mult_out0__1_n_69\,
      P(35) => \nxt_mult_out0__1_n_70\,
      P(34) => \nxt_mult_out0__1_n_71\,
      P(33) => \nxt_mult_out0__1_n_72\,
      P(32) => \nxt_mult_out0__1_n_73\,
      P(31) => \nxt_mult_out0__1_n_74\,
      P(30) => \nxt_mult_out0__1_n_75\,
      P(29) => \nxt_mult_out0__1_n_76\,
      P(28) => \nxt_mult_out0__1_n_77\,
      P(27) => \nxt_mult_out0__1_n_78\,
      P(26) => \nxt_mult_out0__1_n_79\,
      P(25) => \nxt_mult_out0__1_n_80\,
      P(24) => \nxt_mult_out0__1_n_81\,
      P(23) => \nxt_mult_out0__1_n_82\,
      P(22) => \nxt_mult_out0__1_n_83\,
      P(21) => \nxt_mult_out0__1_n_84\,
      P(20) => \nxt_mult_out0__1_n_85\,
      P(19) => \nxt_mult_out0__1_n_86\,
      P(18) => \nxt_mult_out0__1_n_87\,
      P(17) => \nxt_mult_out0__1_n_88\,
      P(16) => \nxt_mult_out0__1_n_89\,
      P(15) => \nxt_mult_out0__1_n_90\,
      P(14) => \nxt_mult_out0__1_n_91\,
      P(13) => \nxt_mult_out0__1_n_92\,
      P(12) => \nxt_mult_out0__1_n_93\,
      P(11) => \nxt_mult_out0__1_n_94\,
      P(10) => \nxt_mult_out0__1_n_95\,
      P(9) => \nxt_mult_out0__1_n_96\,
      P(8) => \nxt_mult_out0__1_n_97\,
      P(7) => \nxt_mult_out0__1_n_98\,
      P(6) => \nxt_mult_out0__1_n_99\,
      P(5) => \nxt_mult_out0__1_n_100\,
      P(4) => \nxt_mult_out0__1_n_101\,
      P(3) => \nxt_mult_out0__1_n_102\,
      P(2) => \nxt_mult_out0__1_n_103\,
      P(1) => \nxt_mult_out0__1_n_104\,
      P(0) => \nxt_mult_out0__1_n_105\,
      PATTERNBDETECT => \NLW_nxt_mult_out0__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_nxt_mult_out0__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \nxt_mult_out0__0_n_106\,
      PCIN(46) => \nxt_mult_out0__0_n_107\,
      PCIN(45) => \nxt_mult_out0__0_n_108\,
      PCIN(44) => \nxt_mult_out0__0_n_109\,
      PCIN(43) => \nxt_mult_out0__0_n_110\,
      PCIN(42) => \nxt_mult_out0__0_n_111\,
      PCIN(41) => \nxt_mult_out0__0_n_112\,
      PCIN(40) => \nxt_mult_out0__0_n_113\,
      PCIN(39) => \nxt_mult_out0__0_n_114\,
      PCIN(38) => \nxt_mult_out0__0_n_115\,
      PCIN(37) => \nxt_mult_out0__0_n_116\,
      PCIN(36) => \nxt_mult_out0__0_n_117\,
      PCIN(35) => \nxt_mult_out0__0_n_118\,
      PCIN(34) => \nxt_mult_out0__0_n_119\,
      PCIN(33) => \nxt_mult_out0__0_n_120\,
      PCIN(32) => \nxt_mult_out0__0_n_121\,
      PCIN(31) => \nxt_mult_out0__0_n_122\,
      PCIN(30) => \nxt_mult_out0__0_n_123\,
      PCIN(29) => \nxt_mult_out0__0_n_124\,
      PCIN(28) => \nxt_mult_out0__0_n_125\,
      PCIN(27) => \nxt_mult_out0__0_n_126\,
      PCIN(26) => \nxt_mult_out0__0_n_127\,
      PCIN(25) => \nxt_mult_out0__0_n_128\,
      PCIN(24) => \nxt_mult_out0__0_n_129\,
      PCIN(23) => \nxt_mult_out0__0_n_130\,
      PCIN(22) => \nxt_mult_out0__0_n_131\,
      PCIN(21) => \nxt_mult_out0__0_n_132\,
      PCIN(20) => \nxt_mult_out0__0_n_133\,
      PCIN(19) => \nxt_mult_out0__0_n_134\,
      PCIN(18) => \nxt_mult_out0__0_n_135\,
      PCIN(17) => \nxt_mult_out0__0_n_136\,
      PCIN(16) => \nxt_mult_out0__0_n_137\,
      PCIN(15) => \nxt_mult_out0__0_n_138\,
      PCIN(14) => \nxt_mult_out0__0_n_139\,
      PCIN(13) => \nxt_mult_out0__0_n_140\,
      PCIN(12) => \nxt_mult_out0__0_n_141\,
      PCIN(11) => \nxt_mult_out0__0_n_142\,
      PCIN(10) => \nxt_mult_out0__0_n_143\,
      PCIN(9) => \nxt_mult_out0__0_n_144\,
      PCIN(8) => \nxt_mult_out0__0_n_145\,
      PCIN(7) => \nxt_mult_out0__0_n_146\,
      PCIN(6) => \nxt_mult_out0__0_n_147\,
      PCIN(5) => \nxt_mult_out0__0_n_148\,
      PCIN(4) => \nxt_mult_out0__0_n_149\,
      PCIN(3) => \nxt_mult_out0__0_n_150\,
      PCIN(2) => \nxt_mult_out0__0_n_151\,
      PCIN(1) => \nxt_mult_out0__0_n_152\,
      PCIN(0) => \nxt_mult_out0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_nxt_mult_out0__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_nxt_mult_out0__1_UNDERFLOW_UNCONNECTED\
    );
nxt_mult_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nxt_mult_out0_carry_n_0,
      CO(2) => nxt_mult_out0_carry_n_1,
      CO(1) => nxt_mult_out0_carry_n_2,
      CO(0) => nxt_mult_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => nxt_mult_out0_carry_i_1_n_0,
      DI(2) => nxt_mult_out0_carry_i_2_n_0,
      DI(1) => nxt_mult_out0_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => \^mult_out\(3 downto 0),
      S(3) => nxt_mult_out0_carry_i_4_n_0,
      S(2) => nxt_mult_out0_carry_i_5_n_0,
      S(1) => nxt_mult_out0_carry_i_6_n_0,
      S(0) => \i_mult_out_reg[16]__1_n_0\
    );
\nxt_mult_out0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nxt_mult_out0_carry_n_0,
      CO(3) => \nxt_mult_out0_carry__0_n_0\,
      CO(2) => \nxt_mult_out0_carry__0_n_1\,
      CO(1) => \nxt_mult_out0_carry__0_n_2\,
      CO(0) => \nxt_mult_out0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_mult_out0_carry__0_i_1_n_0\,
      DI(2) => \nxt_mult_out0_carry__0_i_2_n_0\,
      DI(1) => \nxt_mult_out0_carry__0_i_3_n_0\,
      DI(0) => \nxt_mult_out0_carry__0_i_4_n_0\,
      O(3 downto 0) => \^mult_out\(7 downto 4),
      S(3) => \nxt_mult_out0_carry__0_i_5_n_0\,
      S(2) => \nxt_mult_out0_carry__0_i_6_n_0\,
      S(1) => \nxt_mult_out0_carry__0_i_7_n_0\,
      S(0) => \nxt_mult_out0_carry__0_i_8_n_0\
    );
\nxt_mult_out0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_99\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__0_i_1_n_0\
    );
\nxt_mult_out0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_100\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__0_i_2_n_0\
    );
\nxt_mult_out0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_101\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__0_i_3_n_0\
    );
\nxt_mult_out0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_102\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__0_i_4_n_0\
    );
\nxt_mult_out0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_99\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_99,
      O => \nxt_mult_out0_carry__0_i_5_n_0\
    );
\nxt_mult_out0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_100\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_100,
      O => \nxt_mult_out0_carry__0_i_6_n_0\
    );
\nxt_mult_out0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_101\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_101,
      O => \nxt_mult_out0_carry__0_i_7_n_0\
    );
\nxt_mult_out0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_102\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_102,
      O => \nxt_mult_out0_carry__0_i_8_n_0\
    );
\nxt_mult_out0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_mult_out0_carry__0_n_0\,
      CO(3) => \nxt_mult_out0_carry__1_n_0\,
      CO(2) => \nxt_mult_out0_carry__1_n_1\,
      CO(1) => \nxt_mult_out0_carry__1_n_2\,
      CO(0) => \nxt_mult_out0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \nxt_mult_out0_carry__1_i_1_n_0\,
      DI(2) => \nxt_mult_out0_carry__1_i_2_n_0\,
      DI(1) => \nxt_mult_out0_carry__1_i_3_n_0\,
      DI(0) => \nxt_mult_out0_carry__1_i_4_n_0\,
      O(3 downto 0) => \^mult_out\(11 downto 8),
      S(3) => \nxt_mult_out0_carry__1_i_5_n_0\,
      S(2) => \nxt_mult_out0_carry__1_i_6_n_0\,
      S(1) => \nxt_mult_out0_carry__1_i_7_n_0\,
      S(0) => \nxt_mult_out0_carry__1_i_8_n_0\
    );
\nxt_mult_out0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_95\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__1_i_1_n_0\
    );
\nxt_mult_out0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_96\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__1_i_2_n_0\
    );
\nxt_mult_out0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_97\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__1_i_3_n_0\
    );
\nxt_mult_out0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_98\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__1_i_4_n_0\
    );
\nxt_mult_out0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_95\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_95,
      O => \nxt_mult_out0_carry__1_i_5_n_0\
    );
\nxt_mult_out0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_96\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_96,
      O => \nxt_mult_out0_carry__1_i_6_n_0\
    );
\nxt_mult_out0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_97\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_97,
      O => \nxt_mult_out0_carry__1_i_7_n_0\
    );
\nxt_mult_out0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_98\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_98,
      O => \nxt_mult_out0_carry__1_i_8_n_0\
    );
\nxt_mult_out0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_mult_out0_carry__1_n_0\,
      CO(3) => \NLW_nxt_mult_out0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \nxt_mult_out0_carry__2_n_1\,
      CO(1) => \nxt_mult_out0_carry__2_n_2\,
      CO(0) => \nxt_mult_out0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \nxt_mult_out0_carry__2_i_1_n_0\,
      DI(1) => \nxt_mult_out0_carry__2_i_2_n_0\,
      DI(0) => \nxt_mult_out0_carry__2_i_3_n_0\,
      O(3 downto 0) => \^mult_out\(15 downto 12),
      S(3) => \nxt_mult_out0_carry__2_i_4_n_0\,
      S(2) => \nxt_mult_out0_carry__2_i_5_n_0\,
      S(1) => \nxt_mult_out0_carry__2_i_6_n_0\,
      S(0) => \nxt_mult_out0_carry__2_i_7_n_0\
    );
\nxt_mult_out0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_92\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__2_i_1_n_0\
    );
\nxt_mult_out0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_93\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__2_i_2_n_0\
    );
\nxt_mult_out0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_94\,
      I1 => nxt_mult_out0_carry_i_7,
      O => \nxt_mult_out0_carry__2_i_3_n_0\
    );
\nxt_mult_out0_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_91\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_91,
      O => \nxt_mult_out0_carry__2_i_4_n_0\
    );
\nxt_mult_out0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_92\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_92,
      O => \nxt_mult_out0_carry__2_i_5_n_0\
    );
\nxt_mult_out0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_93\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_93,
      O => \nxt_mult_out0_carry__2_i_6_n_0\
    );
\nxt_mult_out0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_94\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_94,
      O => \nxt_mult_out0_carry__2_i_7_n_0\
    );
nxt_mult_out0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_103\,
      I1 => nxt_mult_out0_carry_i_7,
      O => nxt_mult_out0_carry_i_1_n_0
    );
nxt_mult_out0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_104\,
      I1 => nxt_mult_out0_carry_i_7,
      O => nxt_mult_out0_carry_i_2_n_0
    );
nxt_mult_out0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \nxt_mult_out0__1_n_105\,
      I1 => nxt_mult_out0_carry_i_7,
      O => nxt_mult_out0_carry_i_3_n_0
    );
nxt_mult_out0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_103\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_103,
      O => nxt_mult_out0_carry_i_4_n_0
    );
nxt_mult_out0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_104\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_104,
      O => nxt_mult_out0_carry_i_5_n_0
    );
nxt_mult_out0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nxt_mult_out0_carry_i_7,
      I1 => \nxt_mult_out0__1_n_105\,
      I2 => nxt_mult_out0_carry_i_8,
      I3 => nxt_mult_out0_n_105,
      O => nxt_mult_out0_carry_i_6_n_0
    );
z_flag_mux_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => z_flag_mux_i_32_n_0,
      I1 => z_flag_mux_i_33_n_0,
      I2 => z_flag_mux_i_34_n_0,
      I3 => z_flag_mux_i_35_n_0,
      I4 => z_flag_mux_i_36_n_0,
      O => mult_zero0
    );
z_flag_mux_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => z_flag_mux_i_37_n_0,
      I1 => \^reg_file_a_reg[15][15]\(1),
      I2 => \^reg_file_a_reg[15][15]\(0),
      I3 => \^reg_file_a_reg[15][15]\(3),
      I4 => \^reg_file_a_reg[15][15]\(2),
      I5 => z_flag_mux_i_38_n_0,
      O => z_flag_mux_i_32_n_0
    );
z_flag_mux_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mult_out\(9),
      I1 => \^mult_out\(8),
      I2 => \^mult_out\(11),
      I3 => \^mult_out\(10),
      O => z_flag_mux_i_33_n_0
    );
z_flag_mux_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mult_out\(13),
      I1 => \^mult_out\(12),
      I2 => \^mult_out\(15),
      I3 => \^mult_out\(14),
      O => z_flag_mux_i_34_n_0
    );
z_flag_mux_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mult_out\(1),
      I1 => \^mult_out\(0),
      I2 => \^mult_out\(3),
      I3 => \^mult_out\(2),
      O => z_flag_mux_i_35_n_0
    );
z_flag_mux_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mult_out\(5),
      I1 => \^mult_out\(4),
      I2 => \^mult_out\(7),
      I3 => \^mult_out\(6),
      O => z_flag_mux_i_36_n_0
    );
z_flag_mux_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^reg_file_a_reg[15][15]\(5),
      I1 => \^reg_file_a_reg[15][15]\(4),
      I2 => \^reg_file_a_reg[15][15]\(7),
      I3 => \^reg_file_a_reg[15][15]\(6),
      O => z_flag_mux_i_37_n_0
    );
z_flag_mux_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^reg_file_a_reg[15][15]\(10),
      I1 => \^reg_file_a_reg[15][15]\(11),
      I2 => \^reg_file_a_reg[15][15]\(8),
      I3 => \^reg_file_a_reg[15][15]\(9),
      I4 => z_flag_mux_i_39_n_0,
      O => z_flag_mux_i_38_n_0
    );
z_flag_mux_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^reg_file_a_reg[15][15]\(13),
      I1 => \^reg_file_a_reg[15][15]\(12),
      I2 => \^reg_file_a_reg[15][15]\(15),
      I3 => \^reg_file_a_reg[15][15]\(14),
      O => z_flag_mux_i_39_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb is
  port (
    reset_sync : out STD_LOGIC;
    \i_pend_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HRDATA_reg[29]_0\ : out STD_LOGIC;
    en_itcm : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_en_itcm_dbg : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_lvl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    en_itcm_core : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETREQ : out STD_LOGIC;
    tck_int_en_reg : out STD_LOGIC;
    tck_en_reg : out STD_LOGIC;
    \HRDATA_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \HRDATA_reg[24]_0\ : out STD_LOGIC;
    \HRDATA_reg[13]_0\ : out STD_LOGIC;
    \i_pend_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \latched_excpt_num_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pend_lvl_num_reg[0]\ : out STD_LOGIC;
    \pend_lvl_tree_reg[0]\ : out STD_LOGIC;
    nxt_pend_tree : out STD_LOGIC;
    \biu_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \HRDATA_reg[5]_0\ : out STD_LOGIC;
    en_itcm_wr : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_psv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_pri_lvl_wr_en : out STD_LOGIC;
    \i_pend_state_reg[4]_1\ : out STD_LOGIC;
    \i_pend_state_reg[4]_2\ : out STD_LOGIC;
    \tck_count_reg[23]\ : out STD_LOGIC;
    \i_svc_lvl_reg[0]\ : out STD_LOGIC;
    \HRDATA_reg[2]_0\ : out STD_LOGIC;
    \tck_count_reg[0]\ : out STD_LOGIC;
    tck_cnt_flag_reg : out STD_LOGIC;
    tck_cnt_flag_reg_0 : out STD_LOGIC;
    \pend_lvl_num_reg[0]_0\ : out STD_LOGIC;
    nxt_pend_lvl_tree : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETREQ_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    high_irq0 : out STD_LOGIC;
    \biu_commit_au2__0\ : out STD_LOGIC;
    itcm_sel_reg : out STD_LOGIC;
    \en_itcm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_ahb_wr_en : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    NMI : in STD_LOGIC;
    IRQ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETn_1 : in STD_LOGIC;
    nxt_ahb_rd_en : in STD_LOGIC;
    \cfgitcmen_sync2_reg[1]_0\ : in STD_LOGIC;
    \cfgitcmen_sync2_reg[0]_0\ : in STD_LOGIC;
    \HWDATA_reg[7]\ : in STD_LOGIC;
    \HWDATA_reg[6]\ : in STD_LOGIC;
    \en_itcm_reg[1]_1\ : in STD_LOGIC;
    \en_itcm_reg[0]_0\ : in STD_LOGIC;
    SYSRESETREQ_reg_1 : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    \HWDATA_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    biu_wfault : in STD_LOGIC;
    instr_faulted : in STD_LOGIC;
    int_fault_ex : in STD_LOGIC;
    r_hdf_actv_reg : in STD_LOGIC;
    \pend_lvl_num_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_pend_state_reg[1]_0\ : in STD_LOGIC;
    \i_svc_lvl_reg[1]\ : in STD_LOGIC;
    nvic_excpt_svc_valid : in STD_LOGIC;
    \i_svc_lvl_reg[1]_0\ : in STD_LOGIC;
    svc_lvl_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en_pend2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dsel_ppb : in STD_LOGIC;
    HRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tck_reload_reg[23]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \tck_count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \tck_count_reg[14]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[4]\ : in STD_LOGIC;
    nvic_excpt_taken : in STD_LOGIC;
    tck_to_zero : in STD_LOGIC;
    nvic_excpt_ret_taken : in STD_LOGIC;
    \dp_ipsr_7to2_reg[7]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_psv_lvl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tck_reload_reg[16]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[5]\ : in STD_LOGIC;
    \i_tck_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \high_lvl2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    not_itcm_au0 : in STD_LOGIC;
    \haddrcore_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CFGITCMEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HWDATA_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dp_ipsr_7to2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETn_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb : entity is "cm1_nvic_ahb";
end design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb is
  signal \HRDATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[0]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[0]_i_4_n_0\ : STD_LOGIC;
  signal \HRDATA[0]_i_5_n_0\ : STD_LOGIC;
  signal \HRDATA[12]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[15]_i_4_n_0\ : STD_LOGIC;
  signal \HRDATA[15]_i_5_n_0\ : STD_LOGIC;
  signal \HRDATA[15]_i_6_n_0\ : STD_LOGIC;
  signal \HRDATA[1]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[22]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[24]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[29]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[29]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[30]_i_4_n_0\ : STD_LOGIC;
  signal \HRDATA[31]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[31]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[31]_i_4_n_0\ : STD_LOGIC;
  signal \HRDATA[31]_i_5_n_0\ : STD_LOGIC;
  signal \HRDATA[3]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[3]_i_5_n_0\ : STD_LOGIC;
  signal \HRDATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[4]_i_3_n_0\ : STD_LOGIC;
  signal \HRDATA[4]_i_4_n_0\ : STD_LOGIC;
  signal \HRDATA[4]_i_5_n_0\ : STD_LOGIC;
  signal \HRDATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \HRDATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \^hrdata_reg[13]_0\ : STD_LOGIC;
  signal \^hrdata_reg[1]_0\ : STD_LOGIC;
  signal \^hrdata_reg[24]_0\ : STD_LOGIC;
  signal \^hrdata_reg[29]_0\ : STD_LOGIC;
  signal HRDATAsysppb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ahb_wr_en : STD_LOGIC;
  signal cfgitcmen_sync1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^en_itcm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_itcm[1]_i_3_n_0\ : STD_LOGIC;
  signal \en_itcm[1]_i_4_n_0\ : STD_LOGIC;
  signal \^en_itcm_core\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_haddr_q : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \i_irq_lvl[1]_i_3_n_0\ : STD_LOGIC;
  signal i_pend_irq : STD_LOGIC;
  signal \i_pend_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \i_pend_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \i_pend_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_pend_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \i_pend_state[5]_i_5_n_0\ : STD_LOGIC;
  signal \^i_pend_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^i_pend_state_reg[4]_1\ : STD_LOGIC;
  signal \^i_pend_state_reg[4]_2\ : STD_LOGIC;
  signal \i_psv_lvl[1]_i_2_n_0\ : STD_LOGIC;
  signal \^i_svc_lvl_reg[0]\ : STD_LOGIC;
  signal int_prev : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \irq_i_en[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_i_en[0]_i_3_n_0\ : STD_LOGIC;
  signal \irq_i_en[0]_i_4_n_0\ : STD_LOGIC;
  signal \irq_i_en[0]_i_5_n_0\ : STD_LOGIC;
  signal \irq_i_en[0]_i_6_n_0\ : STD_LOGIC;
  signal \irq_i_en[0]_i_7_n_0\ : STD_LOGIC;
  signal \^irq_lvl\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^nxt_en_itcm_dbg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal nxt_irq_i_en : STD_LOGIC;
  signal nxt_o_hrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^nxt_pend_lvl_tree\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal nxt_pend_state : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal p_9_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pend_lvl_tree[1]_i_2_n_0\ : STD_LOGIC;
  signal \^reset_sync\ : STD_LOGIC;
  signal \tck_reload[23]_i_2_n_0\ : STD_LOGIC;
  signal \u_ahb_os/tck_ctrl_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HRDATA[0]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \HRDATA[0]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \HRDATA[10]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \HRDATA[12]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \HRDATA[13]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \HRDATA[15]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \HRDATA[21]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \HRDATA[22]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \HRDATA[24]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \HRDATA[24]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \HRDATA[26]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \HRDATA[26]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \HRDATA[28]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \HRDATA[29]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \HRDATA[29]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \HRDATA[30]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \HRDATA[30]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \HRDATA[31]_i_4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \HRDATA[31]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \HRDATA[4]_i_4\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \HRDATA[4]_i_5\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of SYSRESETREQ_i_7 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \biu_rdata[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \biu_rdata[10]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \biu_rdata[11]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \biu_rdata[12]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \biu_rdata[13]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \biu_rdata[14]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \biu_rdata[15]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \biu_rdata[16]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \biu_rdata[17]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \biu_rdata[18]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \biu_rdata[19]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \biu_rdata[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \biu_rdata[20]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \biu_rdata[21]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \biu_rdata[22]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \biu_rdata[23]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \biu_rdata[24]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \biu_rdata[25]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \biu_rdata[26]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \biu_rdata[27]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \biu_rdata[28]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \biu_rdata[29]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \biu_rdata[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \biu_rdata[30]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \biu_rdata[31]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \biu_rdata[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \biu_rdata[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \biu_rdata[5]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \biu_rdata[6]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \biu_rdata[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \biu_rdata[8]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \biu_rdata[9]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \en_itcm[1]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \en_itcm[1]_i_4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \high_irq1[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \high_lvl1[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i_pend_state[4]_i_7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_pend_state[5]_i_5\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_psv_lvl[1]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \i_svc_lvl[1]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \irq_i_en[0]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \irq_i_en[0]_i_5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \irq_i_en[0]_i_6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \latched_excpt_num[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \pend_lvl_num[0]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \pend_lvl_tree[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tck_count[23]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tck_count[23]_i_5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of tck_en_i_1 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of tck_int_en_i_1 : label is "soft_lutpair297";
begin
  \HRDATA_reg[13]_0\ <= \^hrdata_reg[13]_0\;
  \HRDATA_reg[1]_0\ <= \^hrdata_reg[1]_0\;
  \HRDATA_reg[24]_0\ <= \^hrdata_reg[24]_0\;
  \HRDATA_reg[29]_0\ <= \^hrdata_reg[29]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  en_itcm(0) <= \^en_itcm\(0);
  en_itcm_core(1 downto 0) <= \^en_itcm_core\(1 downto 0);
  \i_pend_state_reg[4]_0\(4 downto 0) <= \^i_pend_state_reg[4]_0\(4 downto 0);
  \i_pend_state_reg[4]_1\ <= \^i_pend_state_reg[4]_1\;
  \i_pend_state_reg[4]_2\ <= \^i_pend_state_reg[4]_2\;
  \i_svc_lvl_reg[0]\ <= \^i_svc_lvl_reg[0]\;
  irq_lvl(1 downto 0) <= \^irq_lvl\(1 downto 0);
  nxt_en_itcm_dbg(0) <= \^nxt_en_itcm_dbg\(0);
  nxt_pend_lvl_tree(0) <= \^nxt_pend_lvl_tree\(0);
  reset_sync <= \^reset_sync\;
\HRDATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \HRDATA[0]_i_2_n_0\,
      I1 => \HRDATA[0]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => i_haddr_q(6),
      I4 => \HRDATA[0]_i_4_n_0\,
      I5 => \HRDATA[0]_i_5_n_0\,
      O => nxt_o_hrdata(0)
    );
\HRDATA[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => i_pend_irq,
      I1 => i_haddr_q(9),
      I2 => \dp_ipsr_7to2_reg[6]\(0),
      I3 => i_haddr_q(11),
      I4 => p_9_in(0),
      O => \HRDATA[0]_i_2_n_0\
    );
\HRDATA[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^hrdata_reg[29]_0\,
      I2 => i_haddr_q(5),
      O => \HRDATA[0]_i_3_n_0\
    );
\HRDATA[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000000000330"
    )
        port map (
      I0 => i_haddr_q(7),
      I1 => \^q\(0),
      I2 => i_haddr_q(8),
      I3 => i_haddr_q(9),
      I4 => i_haddr_q(11),
      I5 => i_haddr_q(10),
      O => \HRDATA[0]_i_4_n_0\
    );
\HRDATA[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222A2800000A280"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \tck_count_reg[23]_0\(0),
      I3 => p_6_in(0),
      I4 => \^q\(0),
      I5 => \tck_reload_reg[23]\(0),
      O => \HRDATA[0]_i_5_n_0\
    );
\HRDATA[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(10),
      O => nxt_o_hrdata(10)
    );
\HRDATA[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(11),
      O => nxt_o_hrdata(11)
    );
\HRDATA[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1011"
    )
        port map (
      I0 => \^hrdata_reg[1]_0\,
      I1 => \^i_pend_state_reg[4]_0\(0),
      I2 => \pend_lvl_num_reg[4]\(0),
      I3 => \i_pend_state_reg[1]_0\,
      I4 => \HRDATA[12]_i_3_n_0\,
      O => nxt_o_hrdata(12)
    );
\HRDATA[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(12),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(12),
      O => \HRDATA[12]_i_3_n_0\
    );
\HRDATA[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \^hrdata_reg[1]_0\,
      I1 => \pend_lvl_num_reg[4]\(1),
      I2 => \^hrdata_reg[13]_0\,
      I3 => \HRDATA[13]_i_2_n_0\,
      O => nxt_o_hrdata(13)
    );
\HRDATA[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(13),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(13),
      O => \HRDATA[13]_i_2_n_0\
    );
\HRDATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C444C44FFFF4C44"
    )
        port map (
      I0 => \^q\(0),
      I1 => \HRDATA[14]_i_2_n_0\,
      I2 => \^hrdata_reg[13]_0\,
      I3 => \pend_lvl_num_reg[4]\(2),
      I4 => \HRDATA[21]_i_2_n_0\,
      I5 => \tck_count_reg[14]\,
      O => nxt_o_hrdata(14)
    );
\HRDATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^hrdata_reg[24]_0\,
      I1 => \^q\(1),
      I2 => i_haddr_q(6),
      I3 => i_haddr_q(5),
      I4 => \^hrdata_reg[29]_0\,
      I5 => \^q\(2),
      O => \HRDATA[14]_i_2_n_0\
    );
\HRDATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A8A"
    )
        port map (
      I0 => \^hrdata_reg[29]_0\,
      I1 => \HRDATA[15]_i_2_n_0\,
      I2 => \HRDATA[15]_i_3_n_0\,
      I3 => \pend_lvl_num_reg[4]\(1),
      I4 => \^hrdata_reg[13]_0\,
      I5 => \^q\(0),
      O => nxt_o_hrdata(15)
    );
\HRDATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000062224202"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \tck_count_reg[23]_0\(14),
      I4 => \tck_reload_reg[23]\(14),
      I5 => \HRDATA[15]_i_4_n_0\,
      O => \HRDATA[15]_i_2_n_0\
    );
\HRDATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => i_haddr_q(6),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => i_haddr_q(5),
      I4 => \irq_i_en[0]_i_7_n_0\,
      I5 => \HRDATA[15]_i_5_n_0\,
      O => \HRDATA[15]_i_3_n_0\
    );
\HRDATA[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q\(2),
      I1 => i_haddr_q(5),
      I2 => i_haddr_q(8),
      I3 => i_haddr_q(11),
      I4 => i_haddr_q(10),
      I5 => \HRDATA[15]_i_6_n_0\,
      O => \HRDATA[15]_i_4_n_0\
    );
\HRDATA[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_haddr_q(11),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(10),
      O => \HRDATA[15]_i_5_n_0\
    );
\HRDATA[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => i_haddr_q(6),
      I1 => i_haddr_q(7),
      I2 => i_haddr_q(9),
      O => \HRDATA[15]_i_6_n_0\
    );
\HRDATA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^hrdata_reg[13]_0\,
      I2 => \pend_lvl_num_reg[4]\(3),
      I3 => \HRDATA[31]_i_2_n_0\,
      I4 => \tck_reload_reg[16]\,
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(16)
    );
\HRDATA[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFFFE"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(0),
      I1 => biu_wfault,
      I2 => instr_faulted,
      I3 => int_fault_ex,
      I4 => r_hdf_actv_reg,
      I5 => \^i_pend_state_reg[4]_0\(1),
      O => \^hrdata_reg[13]_0\
    );
\HRDATA[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(15),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(15),
      O => nxt_o_hrdata(17)
    );
\HRDATA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAEAAAAAAAAAA"
    )
        port map (
      I0 => \HRDATA[30]_i_2_n_0\,
      I1 => \tck_count_reg[23]_0\(16),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \tck_reload_reg[23]\(16),
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(18)
    );
\HRDATA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAEAAAAAAAAAA"
    )
        port map (
      I0 => nxt_o_hrdata(24),
      I1 => \tck_count_reg[23]_0\(17),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \tck_reload_reg[23]\(17),
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(19)
    );
\HRDATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^hrdata_reg[1]_0\,
      I1 => \dp_ipsr_7to2_reg[6]\(1),
      I2 => \HRDATA[1]_i_3_n_0\,
      O => nxt_o_hrdata(1)
    );
\HRDATA[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222A2800000A280"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \tck_count_reg[23]_0\(1),
      I3 => p_6_in(1),
      I4 => \^q\(0),
      I5 => \tck_reload_reg[23]\(1),
      O => \HRDATA[1]_i_3_n_0\
    );
\HRDATA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAEAAAAAAAAAA"
    )
        port map (
      I0 => nxt_o_hrdata(24),
      I1 => \tck_count_reg[23]_0\(18),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \tck_reload_reg[23]\(18),
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(20)
    );
\HRDATA[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C200000"
    )
        port map (
      I0 => \tck_reload_reg[23]\(19),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \tck_count_reg[23]_0\(19),
      I4 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(21)
    );
\HRDATA[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \tck_reload[23]_i_2_n_0\,
      I1 => i_haddr_q(6),
      I2 => \^hrdata_reg[29]_0\,
      I3 => i_haddr_q(11),
      O => \HRDATA[21]_i_2_n_0\
    );
\HRDATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \HRDATA[22]_i_2_n_0\,
      I1 => \^hrdata_reg[1]_0\,
      I2 => i_pend_irq,
      O => nxt_o_hrdata(22)
    );
\HRDATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082020000"
    )
        port map (
      I0 => \HRDATA[22]_i_3_n_0\,
      I1 => i_haddr_q(11),
      I2 => i_haddr_q(10),
      I3 => \i_psv_lvl_reg[1]_0\(0),
      I4 => \^hrdata_reg[29]_0\,
      I5 => \HRDATA[23]_i_3_n_0\,
      O => \HRDATA[22]_i_2_n_0\
    );
\HRDATA[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030038000000380"
    )
        port map (
      I0 => \tck_reload_reg[23]\(20),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => i_haddr_q(5),
      I4 => \^q\(1),
      I5 => \tck_count_reg[23]_0\(20),
      O => \HRDATA[22]_i_3_n_0\
    );
\HRDATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000800A0000"
    )
        port map (
      I0 => \HRDATA[23]_i_2_n_0\,
      I1 => \i_psv_lvl_reg[1]_0\(1),
      I2 => i_haddr_q(11),
      I3 => i_haddr_q(10),
      I4 => \^hrdata_reg[29]_0\,
      I5 => \HRDATA[23]_i_3_n_0\,
      O => nxt_o_hrdata(23)
    );
\HRDATA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030038000000380"
    )
        port map (
      I0 => \tck_reload_reg[23]\(21),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => i_haddr_q(5),
      I4 => \^q\(1),
      I5 => \tck_count_reg[23]_0\(21),
      O => \HRDATA[23]_i_2_n_0\
    );
\HRDATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_haddr_q(9),
      I1 => i_haddr_q(7),
      I2 => i_haddr_q(6),
      I3 => i_haddr_q(8),
      I4 => i_haddr_q(10),
      I5 => i_haddr_q(5),
      O => \HRDATA[23]_i_3_n_0\
    );
\HRDATA[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \HRDATA[24]_i_2_n_0\,
      I2 => i_haddr_q(6),
      I3 => \^q\(1),
      I4 => \^hrdata_reg[24]_0\,
      I5 => \^q\(0),
      O => nxt_o_hrdata(24)
    );
\HRDATA[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_haddr_q(5),
      I1 => \^hrdata_reg[29]_0\,
      O => \HRDATA[24]_i_2_n_0\
    );
\HRDATA[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => i_haddr_q(10),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(11),
      I3 => i_haddr_q(7),
      I4 => i_haddr_q(9),
      O => \^hrdata_reg[24]_0\
    );
\HRDATA[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(4),
      I1 => \^hrdata_reg[1]_0\,
      O => nxt_o_hrdata(26)
    );
\HRDATA[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => i_haddr_q(6),
      I2 => \^q\(1),
      I3 => \i_pend_state[4]_i_5_n_0\,
      I4 => \^hrdata_reg[29]_0\,
      O => \^hrdata_reg[1]_0\
    );
\HRDATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \HRDATA[31]_i_2_n_0\,
      I1 => \^i_pend_state_reg[4]_0\(3),
      I2 => \^q\(1),
      O => nxt_o_hrdata(28)
    );
\HRDATA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \HRDATA[30]_i_3_n_0\,
      I1 => \HRDATA[29]_i_2_n_0\,
      I2 => \HRDATA[29]_i_3_n_0\,
      I3 => \^hrdata_reg[29]_0\,
      I4 => i_haddr_q(5),
      I5 => \^q\(0),
      O => nxt_o_hrdata(29)
    );
\HRDATA[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_haddr_q(6),
      I1 => i_haddr_q(7),
      O => \HRDATA[29]_i_2_n_0\
    );
\HRDATA[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \HRDATA[29]_i_3_n_0\
    );
\HRDATA[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A220A02"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \tck_reload_reg[23]\(2),
      I4 => \tck_count_reg[23]_0\(2),
      O => \HRDATA_reg[2]_0\
    );
\HRDATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \HRDATA[30]_i_2_n_0\,
      I1 => \HRDATA[30]_i_3_n_0\,
      I2 => \^hrdata_reg[29]_0\,
      I3 => i_haddr_q(6),
      I4 => i_haddr_q(7),
      I5 => \HRDATA[30]_i_4_n_0\,
      O => nxt_o_hrdata(30)
    );
\HRDATA[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000020"
    )
        port map (
      I0 => \i_pend_state[4]_i_5_n_0\,
      I1 => i_haddr_q(6),
      I2 => \^hrdata_reg[29]_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \HRDATA[30]_i_2_n_0\
    );
\HRDATA[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_haddr_q(8),
      I1 => i_haddr_q(10),
      I2 => i_haddr_q(11),
      I3 => i_haddr_q(9),
      O => \HRDATA[30]_i_3_n_0\
    );
\HRDATA[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011800000008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => svc_lvl_0(0),
      I3 => \^q\(2),
      I4 => i_haddr_q(5),
      I5 => \i_tck_lvl_reg[1]\(0),
      O => \HRDATA[30]_i_4_n_0\
    );
\HRDATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0E0E0E0E0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^i_pend_state_reg[4]_0\(0),
      I2 => \HRDATA[31]_i_2_n_0\,
      I3 => \HRDATA[31]_i_3_n_0\,
      I4 => \HRDATA[31]_i_4_n_0\,
      I5 => \HRDATA[31]_i_5_n_0\,
      O => nxt_o_hrdata(31)
    );
\HRDATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^hrdata_reg[24]_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => i_haddr_q(5),
      I4 => i_haddr_q(6),
      I5 => \^hrdata_reg[29]_0\,
      O => \HRDATA[31]_i_2_n_0\
    );
\HRDATA[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EFFFFFFFFFF"
    )
        port map (
      I0 => i_haddr_q(11),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(10),
      I3 => \^hrdata_reg[29]_0\,
      I4 => i_haddr_q(6),
      I5 => \irq_i_en[0]_i_7_n_0\,
      O => \HRDATA[31]_i_3_n_0\
    );
\HRDATA[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \HRDATA[31]_i_4_n_0\
    );
\HRDATA[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38083030"
    )
        port map (
      I0 => \i_tck_lvl_reg[1]\(1),
      I1 => i_haddr_q(5),
      I2 => \^q\(2),
      I3 => \i_svc_lvl_reg[1]_0\,
      I4 => i_haddr_q(8),
      O => \HRDATA[31]_i_5_n_0\
    );
\HRDATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2C200000"
    )
        port map (
      I0 => \tck_count_reg[23]_0\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \tck_reload_reg[23]\(3),
      I4 => \HRDATA[21]_i_2_n_0\,
      I5 => \HRDATA[3]_i_3_n_0\,
      O => nxt_o_hrdata(3)
    );
\HRDATA[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => i_haddr_q(11),
      I1 => i_haddr_q(10),
      I2 => \dp_ipsr_7to2_reg[5]\,
      I3 => i_haddr_q(8),
      I4 => \HRDATA[3]_i_5_n_0\,
      I5 => \HRDATA[4]_i_4_n_0\,
      O => \HRDATA[3]_i_3_n_0\
    );
\HRDATA[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => i_haddr_q(10),
      I2 => i_haddr_q(11),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^nxt_en_itcm_dbg\(0),
      O => \HRDATA[3]_i_5_n_0\
    );
\HRDATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2C200000"
    )
        port map (
      I0 => \tck_count_reg[23]_0\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \tck_reload_reg[23]\(4),
      I4 => \HRDATA[21]_i_2_n_0\,
      I5 => \HRDATA[4]_i_2_n_0\,
      O => nxt_o_hrdata(4)
    );
\HRDATA[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A20"
    )
        port map (
      I0 => \HRDATA[4]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => i_haddr_q(8),
      I4 => \HRDATA[4]_i_4_n_0\,
      O => \HRDATA[4]_i_2_n_0\
    );
\HRDATA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054540054"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^en_itcm\(0),
      I2 => i_haddr_q(11),
      I3 => \^q\(0),
      I4 => \dp_ipsr_7to2_reg[6]\(2),
      I5 => \HRDATA[4]_i_5_n_0\,
      O => \HRDATA[4]_i_3_n_0\
    );
\HRDATA[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^hrdata_reg[29]_0\,
      I1 => i_haddr_q(6),
      I2 => i_haddr_q(5),
      I3 => i_haddr_q(7),
      I4 => i_haddr_q(9),
      O => \HRDATA[4]_i_4_n_0\
    );
\HRDATA[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => i_haddr_q(10),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(11),
      O => \HRDATA[4]_i_5_n_0\
    );
\HRDATA[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(5),
      O => \HRDATA_reg[5]_0\
    );
\HRDATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAEAAAAAAAAAA"
    )
        port map (
      I0 => \HRDATA[6]_i_2_n_0\,
      I1 => \tck_count_reg[23]_0\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \tck_reload_reg[23]\(6),
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(6)
    );
\HRDATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^irq_lvl\(0),
      I1 => \^hrdata_reg[29]_0\,
      I2 => i_haddr_q(6),
      I3 => i_haddr_q(8),
      I4 => \^q\(0),
      I5 => \i_irq_lvl[1]_i_3_n_0\,
      O => \HRDATA[6]_i_2_n_0\
    );
\HRDATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2C200000"
    )
        port map (
      I0 => \tck_count_reg[23]_0\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \tck_reload_reg[23]\(7),
      I4 => \HRDATA[21]_i_2_n_0\,
      I5 => \HRDATA[7]_i_2_n_0\,
      O => nxt_o_hrdata(7)
    );
\HRDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^irq_lvl\(1),
      I1 => \^hrdata_reg[29]_0\,
      I2 => i_haddr_q(6),
      I3 => i_haddr_q(8),
      I4 => \^q\(0),
      I5 => \i_irq_lvl[1]_i_3_n_0\,
      O => \HRDATA[7]_i_2_n_0\
    );
\HRDATA[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A00800"
    )
        port map (
      I0 => \HRDATA[21]_i_2_n_0\,
      I1 => \tck_reload_reg[23]\(8),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tck_count_reg[23]_0\(8),
      O => nxt_o_hrdata(8)
    );
\HRDATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAEAAAAAAAAAA"
    )
        port map (
      I0 => \HRDATA[9]_i_2_n_0\,
      I1 => \tck_count_reg[23]_0\(9),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \tck_reload_reg[23]\(9),
      I5 => \HRDATA[21]_i_2_n_0\,
      O => nxt_o_hrdata(9)
    );
\HRDATA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000002"
    )
        port map (
      I0 => \^hrdata_reg[24]_0\,
      I1 => \^q\(1),
      I2 => i_haddr_q(6),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \HRDATA[24]_i_2_n_0\,
      O => \HRDATA[9]_i_2_n_0\
    );
\HRDATA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => nxt_o_hrdata(0),
      Q => HRDATAsysppb(0)
    );
\HRDATA_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(10),
      Q => HRDATAsysppb(10)
    );
\HRDATA_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(11),
      Q => HRDATAsysppb(11)
    );
\HRDATA_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(12),
      Q => HRDATAsysppb(12)
    );
\HRDATA_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(13),
      Q => HRDATAsysppb(13)
    );
\HRDATA_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(14),
      Q => HRDATAsysppb(14)
    );
\HRDATA_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(15),
      Q => HRDATAsysppb(15)
    );
\HRDATA_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(16),
      Q => HRDATAsysppb(16)
    );
\HRDATA_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(17),
      Q => HRDATAsysppb(17)
    );
\HRDATA_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(18),
      Q => HRDATAsysppb(18)
    );
\HRDATA_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(19),
      Q => HRDATAsysppb(19)
    );
\HRDATA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => nxt_o_hrdata(1),
      Q => HRDATAsysppb(1)
    );
\HRDATA_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(20),
      Q => HRDATAsysppb(20)
    );
\HRDATA_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(21),
      Q => HRDATAsysppb(21)
    );
\HRDATA_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(22),
      Q => HRDATAsysppb(22)
    );
\HRDATA_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(23),
      Q => HRDATAsysppb(23)
    );
\HRDATA_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(24),
      Q => HRDATAsysppb(24)
    );
\HRDATA_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(26),
      Q => HRDATAsysppb(26)
    );
\HRDATA_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(28),
      Q => HRDATAsysppb(28)
    );
\HRDATA_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(29),
      Q => HRDATAsysppb(29)
    );
\HRDATA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => \dp_ipsr_7to2_reg[7]_0\(0),
      Q => HRDATAsysppb(2)
    );
\HRDATA_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(30),
      Q => HRDATAsysppb(30)
    );
\HRDATA_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(31),
      Q => HRDATAsysppb(31)
    );
\HRDATA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => nxt_o_hrdata(3),
      Q => HRDATAsysppb(3)
    );
\HRDATA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(4),
      Q => HRDATAsysppb(4)
    );
\HRDATA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \dp_ipsr_7to2_reg[7]_0\(1),
      Q => HRDATAsysppb(5)
    );
\HRDATA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(6),
      Q => HRDATAsysppb(6)
    );
\HRDATA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(7),
      Q => HRDATAsysppb(7)
    );
\HRDATA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(8),
      Q => HRDATAsysppb(8)
    );
\HRDATA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_o_hrdata(9),
      Q => HRDATAsysppb(9)
    );
SYSRESETREQ_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => SYSRESETREQ_reg_0
    );
SYSRESETREQ_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => SYSRESETREQ_reg_1,
      Q => SYSRESETREQ
    );
biu_commit_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECDFFCD"
    )
        port map (
      I0 => O(1),
      I1 => not_itcm_au0,
      I2 => \^en_itcm_core\(0),
      I3 => O(0),
      I4 => \^en_itcm_core\(1),
      O => \biu_commit_au2__0\
    );
\biu_rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(0),
      I1 => dsel_ppb,
      I2 => HRDATA(0),
      O => \biu_rdata_reg[31]\(0)
    );
\biu_rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(10),
      I1 => dsel_ppb,
      I2 => HRDATA(10),
      O => \biu_rdata_reg[31]\(10)
    );
\biu_rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(11),
      I1 => dsel_ppb,
      I2 => HRDATA(11),
      O => \biu_rdata_reg[31]\(11)
    );
\biu_rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(12),
      I1 => dsel_ppb,
      I2 => HRDATA(12),
      O => \biu_rdata_reg[31]\(12)
    );
\biu_rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(13),
      I1 => dsel_ppb,
      I2 => HRDATA(13),
      O => \biu_rdata_reg[31]\(13)
    );
\biu_rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(14),
      I1 => dsel_ppb,
      I2 => HRDATA(14),
      O => \biu_rdata_reg[31]\(14)
    );
\biu_rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(15),
      I1 => dsel_ppb,
      I2 => HRDATA(15),
      O => \biu_rdata_reg[31]\(15)
    );
\biu_rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(16),
      I1 => dsel_ppb,
      I2 => HRDATA(16),
      O => \biu_rdata_reg[31]\(16)
    );
\biu_rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(17),
      I1 => dsel_ppb,
      I2 => HRDATA(17),
      O => \biu_rdata_reg[31]\(17)
    );
\biu_rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(18),
      I1 => dsel_ppb,
      I2 => HRDATA(18),
      O => \biu_rdata_reg[31]\(18)
    );
\biu_rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(19),
      I1 => dsel_ppb,
      I2 => HRDATA(19),
      O => \biu_rdata_reg[31]\(19)
    );
\biu_rdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(1),
      I1 => dsel_ppb,
      I2 => HRDATA(1),
      O => \biu_rdata_reg[31]\(1)
    );
\biu_rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(20),
      I1 => dsel_ppb,
      I2 => HRDATA(20),
      O => \biu_rdata_reg[31]\(20)
    );
\biu_rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(21),
      I1 => dsel_ppb,
      I2 => HRDATA(21),
      O => \biu_rdata_reg[31]\(21)
    );
\biu_rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(22),
      I1 => dsel_ppb,
      I2 => HRDATA(22),
      O => \biu_rdata_reg[31]\(22)
    );
\biu_rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(23),
      I1 => dsel_ppb,
      I2 => HRDATA(23),
      O => \biu_rdata_reg[31]\(23)
    );
\biu_rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(24),
      I1 => dsel_ppb,
      I2 => HRDATA(24),
      O => \biu_rdata_reg[31]\(24)
    );
\biu_rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(29),
      I1 => dsel_ppb,
      I2 => HRDATA(25),
      O => \biu_rdata_reg[31]\(25)
    );
\biu_rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(26),
      I1 => dsel_ppb,
      I2 => HRDATA(26),
      O => \biu_rdata_reg[31]\(26)
    );
\biu_rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(29),
      I1 => dsel_ppb,
      I2 => HRDATA(27),
      O => \biu_rdata_reg[31]\(27)
    );
\biu_rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(28),
      I1 => dsel_ppb,
      I2 => HRDATA(28),
      O => \biu_rdata_reg[31]\(28)
    );
\biu_rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(29),
      I1 => dsel_ppb,
      I2 => HRDATA(29),
      O => \biu_rdata_reg[31]\(29)
    );
\biu_rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(2),
      I1 => dsel_ppb,
      I2 => HRDATA(2),
      O => \biu_rdata_reg[31]\(2)
    );
\biu_rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(30),
      I1 => dsel_ppb,
      I2 => HRDATA(30),
      O => \biu_rdata_reg[31]\(30)
    );
\biu_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(31),
      I1 => dsel_ppb,
      I2 => HRDATA(31),
      O => \biu_rdata_reg[31]\(31)
    );
\biu_rdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(3),
      I1 => dsel_ppb,
      I2 => HRDATA(3),
      O => \biu_rdata_reg[31]\(3)
    );
\biu_rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(4),
      I1 => dsel_ppb,
      I2 => HRDATA(4),
      O => \biu_rdata_reg[31]\(4)
    );
\biu_rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(5),
      I1 => dsel_ppb,
      I2 => HRDATA(5),
      O => \biu_rdata_reg[31]\(5)
    );
\biu_rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(6),
      I1 => dsel_ppb,
      I2 => HRDATA(6),
      O => \biu_rdata_reg[31]\(6)
    );
\biu_rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(7),
      I1 => dsel_ppb,
      I2 => HRDATA(7),
      O => \biu_rdata_reg[31]\(7)
    );
\biu_rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(8),
      I1 => dsel_ppb,
      I2 => HRDATA(8),
      O => \biu_rdata_reg[31]\(8)
    );
\biu_rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HRDATAsysppb(9),
      I1 => dsel_ppb,
      I2 => HRDATA(9),
      O => \biu_rdata_reg[31]\(9)
    );
\cfgitcmen_sync1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => CFGITCMEN(0),
      Q => cfgitcmen_sync1(0),
      R => '0'
    );
\cfgitcmen_sync1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => CFGITCMEN(1),
      Q => cfgitcmen_sync1(1),
      R => '0'
    );
\cfgitcmen_sync2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => cfgitcmen_sync1(0),
      Q => \en_itcm_reg[1]_0\(0),
      R => '0'
    );
\cfgitcmen_sync2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => cfgitcmen_sync1(1),
      Q => \en_itcm_reg[1]_0\(1),
      R => '0'
    );
\en_itcm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \^reset_sync\,
      I1 => \en_itcm[1]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \en_itcm[1]_i_4_n_0\,
      I5 => i_haddr_q(11),
      O => en_itcm_wr
    );
\en_itcm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(2),
      I1 => i_haddr_q(5),
      I2 => ahb_wr_en,
      I3 => i_haddr_q(6),
      O => \en_itcm[1]_i_3_n_0\
    );
\en_itcm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_haddr_q(7),
      I1 => i_haddr_q(9),
      I2 => i_haddr_q(8),
      I3 => i_haddr_q(10),
      O => \en_itcm[1]_i_4_n_0\
    );
\en_itcm_core_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \en_itcm_reg[0]_0\,
      Q => \^en_itcm_core\(0)
    );
\en_itcm_core_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \en_itcm_reg[1]_1\,
      Q => \^en_itcm_core\(1)
    );
\en_itcm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => \cfgitcmen_sync2_reg[0]_0\,
      Q => \^nxt_en_itcm_dbg\(0),
      R => '0'
    );
\en_itcm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => \cfgitcmen_sync2_reg[1]_0\,
      Q => \^en_itcm\(0),
      R => '0'
    );
\high_irq1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_9_in(0),
      I1 => i_pend_irq,
      O => high_irq0
    );
\high_lvl1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^irq_lvl\(0),
      I1 => i_pend_irq,
      I2 => p_9_in(0),
      O => D(0)
    );
\high_lvl1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^irq_lvl\(1),
      I1 => i_pend_irq,
      I2 => p_9_in(0),
      O => D(1)
    );
i_ahb_rd_en_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_ahb_rd_en,
      Q => \^hrdata_reg[29]_0\
    );
i_ahb_wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_ahb_wr_en,
      Q => ahb_wr_en
    );
\i_haddr_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(8),
      Q => i_haddr_q(10)
    );
\i_haddr_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(9),
      Q => i_haddr_q(11)
    );
\i_haddr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(0),
      Q => \^q\(0)
    );
\i_haddr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(1),
      Q => \^q\(1)
    );
\i_haddr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(2),
      Q => \^q\(2)
    );
\i_haddr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(3),
      Q => i_haddr_q(5)
    );
\i_haddr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(4),
      Q => i_haddr_q(6)
    );
\i_haddr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(5),
      Q => i_haddr_q(7)
    );
\i_haddr_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(6),
      Q => i_haddr_q(8)
    );
\i_haddr_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \haddrcore_reg_reg[11]\(7),
      Q => i_haddr_q(9)
    );
\i_irq_lvl[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \i_irq_lvl[1]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => i_haddr_q(8),
      I3 => i_haddr_q(6),
      I4 => ahb_wr_en,
      O => irq_pri_lvl_wr_en
    );
\i_irq_lvl[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \irq_i_en[0]_i_7_n_0\,
      I1 => i_haddr_q(5),
      I2 => \^q\(2),
      I3 => i_haddr_q(10),
      I4 => \^q\(1),
      I5 => i_haddr_q(11),
      O => \i_irq_lvl[1]_i_3_n_0\
    );
\i_irq_lvl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[6]\,
      Q => \^irq_lvl\(0)
    );
\i_irq_lvl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[7]\,
      Q => \^irq_lvl\(1)
    );
\i_pend_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD000D0D0"
    )
        port map (
      I0 => \HWDATA_reg[26]\(2),
      I1 => \^i_pend_state_reg[4]_1\,
      I2 => \^i_pend_state_reg[4]_0\(4),
      I3 => \dp_ipsr_7to2_reg[4]\,
      I4 => nvic_excpt_taken,
      I5 => \i_pend_state[4]_i_4_n_0\,
      O => nxt_pend_state(4)
    );
\i_pend_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => i_haddr_q(6),
      I2 => \^q\(1),
      I3 => \i_pend_state[4]_i_5_n_0\,
      I4 => ahb_wr_en,
      O => \^i_pend_state_reg[4]_1\
    );
\i_pend_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => tck_to_zero,
      I1 => p_6_in(1),
      I2 => \en_itcm[1]_i_3_n_0\,
      I3 => \^i_pend_state_reg[4]_2\,
      I4 => \HWDATA_reg[26]\(3),
      I5 => \^hrdata_reg[24]_0\,
      O => \i_pend_state[4]_i_4_n_0\
    );
\i_pend_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => i_haddr_q(10),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(11),
      I3 => \irq_i_en[0]_i_7_n_0\,
      I4 => i_haddr_q(5),
      I5 => \^q\(2),
      O => \i_pend_state[4]_i_5_n_0\
    );
\i_pend_state[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^i_pend_state_reg[4]_2\
    );
\i_pend_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEFEFEFEFE"
    )
        port map (
      I0 => \i_pend_state[5]_i_2_n_0\,
      I1 => \i_pend_state[5]_i_3_n_0\,
      I2 => IRQ(0),
      I3 => nvic_excpt_ret_taken,
      I4 => \dp_ipsr_7to2_reg[7]\,
      I5 => int_prev(5),
      O => nxt_pend_state(5)
    );
\i_pend_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EFEF00000000"
    )
        port map (
      I0 => IRQ(0),
      I1 => \i_pend_state[5]_i_5_n_0\,
      I2 => \irq_i_en[0]_i_2_n_0\,
      I3 => \dp_ipsr_7to2_reg[7]\,
      I4 => nvic_excpt_taken,
      I5 => i_pend_irq,
      O => \i_pend_state[5]_i_2_n_0\
    );
\i_pend_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \irq_i_en[0]_i_5_n_0\,
      I1 => i_haddr_q(11),
      I2 => i_haddr_q(10),
      I3 => i_haddr_q(7),
      I4 => \^q\(0),
      I5 => \i_pend_state[5]_i_5_n_0\,
      O => \i_pend_state[5]_i_3_n_0\
    );
\i_pend_state[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(1),
      I1 => i_haddr_q(9),
      I2 => i_haddr_q(8),
      O => \i_pend_state[5]_i_5_n_0\
    );
\i_pend_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[27]\(0),
      Q => \^i_pend_state_reg[4]_0\(0)
    );
\i_pend_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[27]\(1),
      Q => \^i_pend_state_reg[4]_0\(1)
    );
\i_pend_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[27]\(2),
      Q => \^i_pend_state_reg[4]_0\(2)
    );
\i_pend_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[27]\(3),
      Q => \^i_pend_state_reg[4]_0\(3)
    );
\i_pend_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_pend_state(4),
      Q => \^i_pend_state_reg[4]_0\(4)
    );
\i_pend_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_pend_state(5),
      Q => i_pend_irq
    );
\i_psv_lvl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^hrdata_reg[24]_0\,
      I1 => \^q\(1),
      I2 => \i_psv_lvl[1]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => ahb_wr_en,
      I5 => i_haddr_q(6),
      O => \i_psv_lvl_reg[1]\(0)
    );
\i_psv_lvl[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => i_haddr_q(5),
      O => \i_psv_lvl[1]_i_2_n_0\
    );
\i_svc_lvl[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => i_haddr_q(5),
      I1 => i_haddr_q(6),
      I2 => \^q\(1),
      I3 => ahb_wr_en,
      O => \^i_svc_lvl_reg[0]\
    );
\irq_i_en[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDF0000"
    )
        port map (
      I0 => \irq_i_en[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => i_haddr_q(8),
      I3 => i_haddr_q(9),
      I4 => p_9_in(0),
      I5 => \irq_i_en[0]_i_3_n_0\,
      O => nxt_irq_i_en
    );
\irq_i_en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(2),
      I1 => ahb_wr_en,
      I2 => i_haddr_q(11),
      I3 => \irq_i_en[0]_i_4_n_0\,
      O => \irq_i_en[0]_i_2_n_0\
    );
\irq_i_en[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \irq_i_en[0]_i_5_n_0\,
      I1 => i_haddr_q(10),
      I2 => \^q\(0),
      I3 => \irq_i_en[0]_i_6_n_0\,
      I4 => i_haddr_q(8),
      I5 => \irq_i_en[0]_i_7_n_0\,
      O => \irq_i_en[0]_i_3_n_0\
    );
\irq_i_en[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => i_haddr_q(10),
      I1 => \^q\(0),
      I2 => \HWDATA_reg[26]\(0),
      I3 => i_haddr_q(7),
      I4 => i_haddr_q(6),
      I5 => i_haddr_q(5),
      O => \irq_i_en[0]_i_4_n_0\
    );
\irq_i_en[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \HWDATA_reg[26]\(0),
      I1 => i_haddr_q(6),
      I2 => ahb_wr_en,
      I3 => i_haddr_q(5),
      I4 => \^q\(2),
      O => \irq_i_en[0]_i_5_n_0\
    );
\irq_i_en[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => i_haddr_q(11),
      O => \irq_i_en[0]_i_6_n_0\
    );
\irq_i_en[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_haddr_q(9),
      I1 => i_haddr_q(7),
      O => \irq_i_en[0]_i_7_n_0\
    );
\irq_i_en_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => nxt_irq_i_en,
      Q => p_9_in(0)
    );
\irq_prev_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => IRQ(0),
      Q => int_prev(5)
    );
itcm_sel_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(1),
      I3 => \^en_itcm_core\(0),
      I4 => O(0),
      I5 => \^en_itcm_core\(1),
      O => itcm_sel_reg
    );
\latched_excpt_num[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(0),
      I1 => \pend_lvl_num_reg[4]\(0),
      I2 => \i_pend_state_reg[1]_0\,
      O => \latched_excpt_num_reg[0]\(0)
    );
nmi_prev_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => NMI,
      Q => \i_pend_state_reg[0]_0\(0)
    );
\pend_lvl_num[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF454545"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(2),
      I1 => \i_svc_lvl_reg[1]\,
      I2 => nvic_excpt_svc_valid,
      I3 => \i_svc_lvl_reg[1]_0\,
      I4 => \pend_lvl_tree[1]_i_2_n_0\,
      O => \pend_lvl_num_reg[0]\
    );
\pend_lvl_num[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^nxt_pend_lvl_tree\(0),
      I1 => \i_tck_lvl_reg[1]\(1),
      I2 => \^i_pend_state_reg[4]_0\(4),
      O => \pend_lvl_num_reg[0]_0\
    );
\pend_lvl_tree[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BA00BA00BA"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(2),
      I1 => \i_svc_lvl_reg[1]\,
      I2 => nvic_excpt_svc_valid,
      I3 => svc_lvl_0(0),
      I4 => \pend_lvl_tree[1]_i_2_n_0\,
      I5 => \i_svc_lvl_reg[1]_0\,
      O => \pend_lvl_tree_reg[0]\
    );
\pend_lvl_tree[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(2),
      I1 => \i_svc_lvl_reg[1]\,
      I2 => nvic_excpt_svc_valid,
      I3 => \i_svc_lvl_reg[1]_0\,
      I4 => \pend_lvl_tree[1]_i_2_n_0\,
      O => \^nxt_pend_lvl_tree\(0)
    );
\pend_lvl_tree[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(4),
      I1 => \i_tck_lvl_reg[1]\(1),
      I2 => en_pend2(0),
      I3 => \high_lvl2_reg[1]\(0),
      I4 => \i_psv_lvl_reg[1]_0\(1),
      I5 => \^i_pend_state_reg[4]_0\(3),
      O => \pend_lvl_tree[1]_i_2_n_0\
    );
pend_tree_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \^i_pend_state_reg[4]_0\(2),
      I1 => \i_svc_lvl_reg[1]\,
      I2 => nvic_excpt_svc_valid,
      I3 => \^i_pend_state_reg[4]_0\(4),
      I4 => en_pend2(0),
      I5 => \^i_pend_state_reg[4]_0\(3),
      O => nxt_pend_tree
    );
reset_sync_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => '0',
      PRE => SYSRESETn_0,
      Q => \^reset_sync\
    );
tck_cnt_flag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1D"
    )
        port map (
      I0 => \^hrdata_reg[29]_0\,
      I1 => \^q\(1),
      I2 => ahb_wr_en,
      I3 => i_haddr_q(10),
      I4 => i_haddr_q(11),
      I5 => i_haddr_q(8),
      O => tck_cnt_flag_reg_0
    );
tck_cnt_flag_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_haddr_q(7),
      I1 => i_haddr_q(6),
      I2 => i_haddr_q(9),
      I3 => i_haddr_q(5),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => tck_cnt_flag_reg
    );
\tck_count[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_haddr_q(11),
      I1 => \en_itcm[1]_i_4_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^i_svc_lvl_reg[0]\,
      O => \tck_count_reg[0]\
    );
\tck_count[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \en_itcm[1]_i_4_n_0\,
      I1 => \^i_svc_lvl_reg[0]\,
      I2 => \^q\(0),
      I3 => i_haddr_q(11),
      I4 => \^q\(2),
      O => \tck_count_reg[23]\
    );
tck_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HWDATA_reg[26]\(0),
      I1 => \u_ahb_os/tck_ctrl_en\,
      I2 => p_6_in(0),
      O => tck_en_reg
    );
tck_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \tck_reload[23]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => ahb_wr_en,
      I3 => i_haddr_q(6),
      I4 => \^q\(1),
      I5 => i_haddr_q(11),
      O => \u_ahb_os/tck_ctrl_en\
    );
tck_int_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HWDATA_reg[26]\(1),
      I1 => \u_ahb_os/tck_ctrl_en\,
      I2 => p_6_in(1),
      O => tck_int_en_reg
    );
\tck_reload[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \tck_reload[23]_i_2_n_0\,
      I1 => i_haddr_q(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => i_haddr_q(6),
      I5 => ahb_wr_en,
      O => E(0)
    );
\tck_reload[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_haddr_q(10),
      I1 => i_haddr_q(8),
      I2 => i_haddr_q(9),
      I3 => i_haddr_q(7),
      I4 => \^q\(2),
      I5 => i_haddr_q(5),
      O => \tck_reload[23]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb_os is
  port (
    p_6_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \tck_count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \HRDATA_reg[14]\ : out STD_LOGIC;
    tck_to_zero : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    svc_lvl_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_int_actv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \HRDATA_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pend_lvl_num_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pend_lvl_tree_reg[0]\ : out STD_LOGIC;
    \pend_lvl_tree_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_svc_lvl_reg[1]_0\ : out STD_LOGIC;
    \HRDATA_reg[16]\ : out STD_LOGIC;
    \HWDATA_reg[0]\ : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    \HWDATA_reg[1]\ : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    \i_haddr_q_reg[2]\ : in STD_LOGIC;
    \i_haddr_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_haddr_q_reg[11]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[4]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[4]_0\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[7]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[7]_0\ : in STD_LOGIC;
    irq_lvl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_pend_state_reg[2]\ : in STD_LOGIC;
    \i_tck_lvl_reg[1]_0\ : in STD_LOGIC;
    \high_lvl2_reg[0]\ : in STD_LOGIC;
    en_pend2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \high_lvl2_reg[1]\ : in STD_LOGIC;
    \i_pend_state_reg[2]_0\ : in STD_LOGIC;
    \i_pend_state_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \high_lvl2_reg[1]_0\ : in STD_LOGIC;
    nxt_pend_lvl_tree : in STD_LOGIC_VECTOR ( 0 to 0 );
    nvic_excpt_svc_valid : in STD_LOGIC;
    \i_svc_lvl_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HWDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    SYSRESETn_1 : in STD_LOGIC;
    \i_haddr_q_reg[10]\ : in STD_LOGIC;
    \i_haddr_q_reg[5]\ : in STD_LOGIC;
    \i_haddr_q_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETn_2 : in STD_LOGIC;
    i_ahb_rd_en_reg : in STD_LOGIC;
    \i_haddr_q_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb_os : entity is "cm1_nvic_ahb_os";
end design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb_os;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb_os is
  signal \^hrdata_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \i_svc_lvl[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_svc_lvl[1]_i_1_n_0\ : STD_LOGIC;
  signal \^i_svc_lvl_reg[1]_0\ : STD_LOGIC;
  signal nxt_tck_count : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal nxt_tck_count1 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \nxt_tck_count1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_n_1\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_n_2\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__0_n_3\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_n_1\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_n_2\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__1_n_3\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_n_1\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_n_2\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__2_n_3\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_n_1\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_n_2\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__3_n_3\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__4_n_2\ : STD_LOGIC;
  signal \nxt_tck_count1_carry__4_n_3\ : STD_LOGIC;
  signal nxt_tck_count1_carry_i_1_n_0 : STD_LOGIC;
  signal nxt_tck_count1_carry_i_2_n_0 : STD_LOGIC;
  signal nxt_tck_count1_carry_i_3_n_0 : STD_LOGIC;
  signal nxt_tck_count1_carry_i_4_n_0 : STD_LOGIC;
  signal nxt_tck_count1_carry_n_0 : STD_LOGIC;
  signal nxt_tck_count1_carry_n_1 : STD_LOGIC;
  signal nxt_tck_count1_carry_n_2 : STD_LOGIC;
  signal nxt_tck_count1_carry_n_3 : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pend_lvl_num[0]_i_5_n_0\ : STD_LOGIC;
  signal \pend_lvl_num[4]_i_2_n_0\ : STD_LOGIC;
  signal \pend_lvl_num[4]_i_3_n_0\ : STD_LOGIC;
  signal \pend_lvl_num[4]_i_4_n_0\ : STD_LOGIC;
  signal \pend_lvl_tree[0]_i_2_n_0\ : STD_LOGIC;
  signal \pend_lvl_tree[0]_i_6_n_0\ : STD_LOGIC;
  signal \^pend_lvl_tree_reg[0]\ : STD_LOGIC;
  signal \r_int_actv_lvl[0]_i_2_n_0\ : STD_LOGIC;
  signal \^r_int_actv_lvl_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^svc_lvl_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tck_cnt_flag : STD_LOGIC;
  signal tck_cnt_flag_i_1_n_0 : STD_LOGIC;
  signal \tck_count[23]_i_10_n_0\ : STD_LOGIC;
  signal \tck_count[23]_i_4_n_0\ : STD_LOGIC;
  signal \tck_count[23]_i_6_n_0\ : STD_LOGIC;
  signal \tck_count[23]_i_7_n_0\ : STD_LOGIC;
  signal \tck_count[23]_i_8_n_0\ : STD_LOGIC;
  signal \tck_count[23]_i_9_n_0\ : STD_LOGIC;
  signal tck_count_en : STD_LOGIC;
  signal \^tck_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tck_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \tck_count_reg_n_0_[16]\ : STD_LOGIC;
  signal tck_reload : STD_LOGIC_VECTOR ( 16 downto 14 );
  signal \^tck_to_zero\ : STD_LOGIC;
  signal \NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nxt_tck_count1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pend_lvl_num[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \pend_lvl_num[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \pend_lvl_num[4]_i_4\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pend_lvl_tree[0]_i_4\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of tck_cnt_flag_i_2 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tck_count[0]_i_1\ : label is "soft_lutpair302";
begin
  \HRDATA_reg[23]\(1 downto 0) <= \^hrdata_reg[23]\(1 downto 0);
  Q(21 downto 0) <= \^q\(21 downto 0);
  \i_svc_lvl_reg[1]_0\ <= \^i_svc_lvl_reg[1]_0\;
  p_6_in(1 downto 0) <= \^p_6_in\(1 downto 0);
  \pend_lvl_tree_reg[0]\ <= \^pend_lvl_tree_reg[0]\;
  \r_int_actv_lvl_reg[1]\(1 downto 0) <= \^r_int_actv_lvl_reg[1]\(1 downto 0);
  svc_lvl_0(0) <= \^svc_lvl_0\(0);
  \tck_count_reg[23]_0\(21 downto 0) <= \^tck_count_reg[23]_0\(21 downto 0);
  tck_to_zero <= \^tck_to_zero\;
\HRDATA[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \tck_count_reg_n_0_[14]\,
      I1 => \i_haddr_q_reg[4]\(0),
      I2 => \i_haddr_q_reg[4]\(1),
      I3 => tck_reload(14),
      O => \HRDATA_reg[14]\
    );
\HRDATA[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFF4747"
    )
        port map (
      I0 => tck_reload(16),
      I1 => \i_haddr_q_reg[4]\(0),
      I2 => tck_cnt_flag,
      I3 => \tck_count_reg_n_0_[16]\,
      I4 => \i_haddr_q_reg[4]\(1),
      O => \HRDATA_reg[16]\
    );
\i_psv_lvl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \i_haddr_q_reg[3]\(0),
      CLR => SYSRESETn_0,
      D => \HWDATA_reg[31]\(22),
      Q => \^hrdata_reg[23]\(0)
    );
\i_psv_lvl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \i_haddr_q_reg[3]\(0),
      CLR => SYSRESETn_0,
      D => \HWDATA_reg[31]\(23),
      Q => \^hrdata_reg[23]\(1)
    );
\i_svc_lvl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \HWDATA_reg[31]\(24),
      I1 => \i_haddr_q_reg[10]\,
      I2 => \i_haddr_q_reg[4]\(0),
      I3 => \i_haddr_q_reg[4]\(2),
      I4 => \i_haddr_q_reg[5]\,
      I5 => \^svc_lvl_0\(0),
      O => \i_svc_lvl[0]_i_1_n_0\
    );
\i_svc_lvl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \HWDATA_reg[31]\(25),
      I1 => \i_haddr_q_reg[10]\,
      I2 => \i_haddr_q_reg[4]\(0),
      I3 => \i_haddr_q_reg[4]\(2),
      I4 => \i_haddr_q_reg[5]\,
      I5 => \^i_svc_lvl_reg[1]_0\,
      O => \i_svc_lvl[1]_i_1_n_0\
    );
\i_svc_lvl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \i_svc_lvl[0]_i_1_n_0\,
      Q => \^svc_lvl_0\(0)
    );
\i_svc_lvl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => \i_svc_lvl[1]_i_1_n_0\,
      Q => \^i_svc_lvl_reg[1]_0\
    );
\i_tck_lvl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \i_haddr_q_reg[3]\(0),
      CLR => SYSRESETn_2,
      D => \HWDATA_reg[31]\(24),
      Q => \^r_int_actv_lvl_reg[1]\(0)
    );
\i_tck_lvl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \i_haddr_q_reg[3]\(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(25),
      Q => \^r_int_actv_lvl_reg[1]\(1)
    );
nxt_tck_count1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nxt_tck_count1_carry_n_0,
      CO(2) => nxt_tck_count1_carry_n_1,
      CO(1) => nxt_tck_count1_carry_n_2,
      CO(0) => nxt_tck_count1_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => nxt_tck_count1(4 downto 1),
      S(3) => nxt_tck_count1_carry_i_1_n_0,
      S(2) => nxt_tck_count1_carry_i_2_n_0,
      S(1) => nxt_tck_count1_carry_i_3_n_0,
      S(0) => nxt_tck_count1_carry_i_4_n_0
    );
\nxt_tck_count1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nxt_tck_count1_carry_n_0,
      CO(3) => \nxt_tck_count1_carry__0_n_0\,
      CO(2) => \nxt_tck_count1_carry__0_n_1\,
      CO(1) => \nxt_tck_count1_carry__0_n_2\,
      CO(0) => \nxt_tck_count1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3 downto 0) => nxt_tck_count1(8 downto 5),
      S(3) => \nxt_tck_count1_carry__0_i_1_n_0\,
      S(2) => \nxt_tck_count1_carry__0_i_2_n_0\,
      S(1) => \nxt_tck_count1_carry__0_i_3_n_0\,
      S(0) => \nxt_tck_count1_carry__0_i_4_n_0\
    );
\nxt_tck_count1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \nxt_tck_count1_carry__0_i_1_n_0\
    );
\nxt_tck_count1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \nxt_tck_count1_carry__0_i_2_n_0\
    );
\nxt_tck_count1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \nxt_tck_count1_carry__0_i_3_n_0\
    );
\nxt_tck_count1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \nxt_tck_count1_carry__0_i_4_n_0\
    );
\nxt_tck_count1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_tck_count1_carry__0_n_0\,
      CO(3) => \nxt_tck_count1_carry__1_n_0\,
      CO(2) => \nxt_tck_count1_carry__1_n_1\,
      CO(1) => \nxt_tck_count1_carry__1_n_2\,
      CO(0) => \nxt_tck_count1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(12 downto 9),
      O(3 downto 0) => nxt_tck_count1(12 downto 9),
      S(3) => \nxt_tck_count1_carry__1_i_1_n_0\,
      S(2) => \nxt_tck_count1_carry__1_i_2_n_0\,
      S(1) => \nxt_tck_count1_carry__1_i_3_n_0\,
      S(0) => \nxt_tck_count1_carry__1_i_4_n_0\
    );
\nxt_tck_count1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \nxt_tck_count1_carry__1_i_1_n_0\
    );
\nxt_tck_count1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \nxt_tck_count1_carry__1_i_2_n_0\
    );
\nxt_tck_count1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \nxt_tck_count1_carry__1_i_3_n_0\
    );
\nxt_tck_count1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \nxt_tck_count1_carry__1_i_4_n_0\
    );
\nxt_tck_count1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_tck_count1_carry__1_n_0\,
      CO(3) => \nxt_tck_count1_carry__2_n_0\,
      CO(2) => \nxt_tck_count1_carry__2_n_1\,
      CO(1) => \nxt_tck_count1_carry__2_n_2\,
      CO(0) => \nxt_tck_count1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tck_count_reg_n_0_[16]\,
      DI(2) => \^q\(14),
      DI(1) => \tck_count_reg_n_0_[14]\,
      DI(0) => \^q\(13),
      O(3 downto 0) => nxt_tck_count1(16 downto 13),
      S(3) => \nxt_tck_count1_carry__2_i_1_n_0\,
      S(2) => \nxt_tck_count1_carry__2_i_2_n_0\,
      S(1) => \nxt_tck_count1_carry__2_i_3_n_0\,
      S(0) => \nxt_tck_count1_carry__2_i_4_n_0\
    );
\nxt_tck_count1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tck_count_reg_n_0_[16]\,
      O => \nxt_tck_count1_carry__2_i_1_n_0\
    );
\nxt_tck_count1_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \nxt_tck_count1_carry__2_i_2_n_0\
    );
\nxt_tck_count1_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tck_count_reg_n_0_[14]\,
      O => \nxt_tck_count1_carry__2_i_3_n_0\
    );
\nxt_tck_count1_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \nxt_tck_count1_carry__2_i_4_n_0\
    );
\nxt_tck_count1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_tck_count1_carry__2_n_0\,
      CO(3) => \nxt_tck_count1_carry__3_n_0\,
      CO(2) => \nxt_tck_count1_carry__3_n_1\,
      CO(1) => \nxt_tck_count1_carry__3_n_2\,
      CO(0) => \nxt_tck_count1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(18 downto 15),
      O(3 downto 0) => nxt_tck_count1(20 downto 17),
      S(3) => \nxt_tck_count1_carry__3_i_1_n_0\,
      S(2) => \nxt_tck_count1_carry__3_i_2_n_0\,
      S(1) => \nxt_tck_count1_carry__3_i_3_n_0\,
      S(0) => \nxt_tck_count1_carry__3_i_4_n_0\
    );
\nxt_tck_count1_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(18),
      O => \nxt_tck_count1_carry__3_i_1_n_0\
    );
\nxt_tck_count1_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => \nxt_tck_count1_carry__3_i_2_n_0\
    );
\nxt_tck_count1_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(16),
      O => \nxt_tck_count1_carry__3_i_3_n_0\
    );
\nxt_tck_count1_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \nxt_tck_count1_carry__3_i_4_n_0\
    );
\nxt_tck_count1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nxt_tck_count1_carry__3_n_0\,
      CO(3 downto 2) => \NLW_nxt_tck_count1_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nxt_tck_count1_carry__4_n_2\,
      CO(0) => \nxt_tck_count1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(20 downto 19),
      O(3) => \NLW_nxt_tck_count1_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => nxt_tck_count1(23 downto 21),
      S(3) => '0',
      S(2) => \nxt_tck_count1_carry__4_i_1_n_0\,
      S(1) => \nxt_tck_count1_carry__4_i_2_n_0\,
      S(0) => \nxt_tck_count1_carry__4_i_3_n_0\
    );
\nxt_tck_count1_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(21),
      O => \nxt_tck_count1_carry__4_i_1_n_0\
    );
\nxt_tck_count1_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(20),
      O => \nxt_tck_count1_carry__4_i_2_n_0\
    );
\nxt_tck_count1_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(19),
      O => \nxt_tck_count1_carry__4_i_3_n_0\
    );
nxt_tck_count1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => nxt_tck_count1_carry_i_1_n_0
    );
nxt_tck_count1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => nxt_tck_count1_carry_i_2_n_0
    );
nxt_tck_count1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => nxt_tck_count1_carry_i_3_n_0
    );
nxt_tck_count1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => nxt_tck_count1_carry_i_4_n_0
    );
\pend_lvl_num[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F114F1F44114111"
    )
        port map (
      I0 => \i_pend_state_reg[2]\,
      I1 => \^svc_lvl_0\(0),
      I2 => \i_tck_lvl_reg[1]_0\,
      I3 => \high_lvl2_reg[0]\,
      I4 => \^r_int_actv_lvl_reg[1]\(0),
      I5 => \pend_lvl_num[0]_i_5_n_0\,
      O => \pend_lvl_num_reg[4]\(0)
    );
\pend_lvl_num[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAF8FAF"
    )
        port map (
      I0 => \^hrdata_reg[23]\(0),
      I1 => \i_pend_state_reg[2]_0\,
      I2 => \pend_lvl_num[4]_i_4_n_0\,
      I3 => \pend_lvl_tree[0]_i_2_n_0\,
      I4 => \high_lvl2_reg[1]\,
      O => \pend_lvl_num[0]_i_5_n_0\
    );
\pend_lvl_num[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pend_lvl_num[4]_i_3_n_0\,
      I1 => \pend_lvl_num[4]_i_2_n_0\,
      O => \pend_lvl_num_reg[4]\(1)
    );
\pend_lvl_num[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pend_lvl_num[4]_i_3_n_0\,
      I1 => \pend_lvl_num[4]_i_2_n_0\,
      O => \pend_lvl_num_reg[4]\(2)
    );
\pend_lvl_num[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => en_pend2(0),
      I1 => \pend_lvl_num[4]_i_2_n_0\,
      I2 => \pend_lvl_num[4]_i_3_n_0\,
      O => \pend_lvl_num_reg[4]\(3)
    );
\pend_lvl_num[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFC0FFA0AA8088"
    )
        port map (
      I0 => \^r_int_actv_lvl_reg[1]\(0),
      I1 => \high_lvl2_reg[1]\,
      I2 => \^hrdata_reg[23]\(0),
      I3 => \pend_lvl_num[4]_i_4_n_0\,
      I4 => \i_pend_state_reg[2]_0\,
      I5 => \i_tck_lvl_reg[1]_0\,
      O => \pend_lvl_num[4]_i_2_n_0\
    );
\pend_lvl_num[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002FF"
    )
        port map (
      I0 => \pend_lvl_tree[0]_i_2_n_0\,
      I1 => \high_lvl2_reg[1]\,
      I2 => \^pend_lvl_tree_reg[0]\,
      I3 => \^svc_lvl_0\(0),
      I4 => \i_pend_state_reg[2]\,
      O => \pend_lvl_num[4]_i_3_n_0\
    );
\pend_lvl_num[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7050"
    )
        port map (
      I0 => \^hrdata_reg[23]\(1),
      I1 => \high_lvl2_reg[1]_0\,
      I2 => \i_pend_state_reg[4]\(1),
      I3 => \pend_lvl_tree[0]_i_6_n_0\,
      O => \pend_lvl_num[4]_i_4_n_0\
    );
\pend_lvl_tree[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \pend_lvl_tree[0]_i_2_n_0\,
      I1 => \high_lvl2_reg[1]\,
      I2 => \^pend_lvl_tree_reg[0]\,
      I3 => \i_pend_state_reg[2]_0\,
      O => \pend_lvl_tree_reg[0]_0\(0)
    );
\pend_lvl_tree[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFB"
    )
        port map (
      I0 => \^r_int_actv_lvl_reg[1]\(0),
      I1 => \i_pend_state_reg[4]\(2),
      I2 => \^r_int_actv_lvl_reg[1]\(1),
      I3 => nxt_pend_lvl_tree(0),
      O => \pend_lvl_tree[0]_i_2_n_0\
    );
\pend_lvl_tree[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008CC"
    )
        port map (
      I0 => \pend_lvl_tree[0]_i_6_n_0\,
      I1 => \i_pend_state_reg[4]\(1),
      I2 => \high_lvl2_reg[1]_0\,
      I3 => \^hrdata_reg[23]\(1),
      I4 => \^hrdata_reg[23]\(0),
      O => \^pend_lvl_tree_reg[0]\
    );
\pend_lvl_tree[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \^i_svc_lvl_reg[1]_0\,
      I1 => nvic_excpt_svc_valid,
      I2 => \i_svc_lvl_reg[1]_1\,
      I3 => \i_pend_state_reg[4]\(0),
      O => \pend_lvl_tree[0]_i_6_n_0\
    );
\r_int_actv_lvl[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \dp_ipsr_7to2_reg[4]\,
      I1 => \^svc_lvl_0\(0),
      I2 => \^r_int_actv_lvl_reg[1]\(0),
      I3 => \dp_ipsr_7to2_reg[4]_0\,
      I4 => \r_int_actv_lvl[0]_i_2_n_0\,
      O => D(0)
    );
\r_int_actv_lvl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^hrdata_reg[23]\(0),
      I1 => \dp_ipsr_7to2_reg[7]\,
      I2 => \dp_ipsr_7to2_reg[7]_0\,
      I3 => irq_lvl(0),
      O => \r_int_actv_lvl[0]_i_2_n_0\
    );
tck_cnt_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \^tck_to_zero\,
      I1 => i_ahb_rd_en_reg,
      I2 => \i_haddr_q_reg[7]\,
      I3 => tck_cnt_flag,
      O => tck_cnt_flag_i_1_n_0
    );
tck_cnt_flag_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \tck_count[23]_i_4_n_0\,
      I1 => \^p_6_in\(0),
      I2 => \^q\(0),
      I3 => \i_haddr_q_reg[11]\,
      O => \^tck_to_zero\
    );
tck_cnt_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => tck_cnt_flag_i_1_n_0,
      Q => tck_cnt_flag
    );
\tck_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \tck_count[23]_i_4_n_0\,
      I1 => \^tck_count_reg[23]_0\(0),
      I2 => \i_haddr_q_reg[11]\,
      I3 => \^q\(0),
      O => nxt_tck_count(0)
    );
\tck_count[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(10),
      I4 => nxt_tck_count1(10),
      O => nxt_tck_count(10)
    );
\tck_count[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(11),
      I4 => nxt_tck_count1(11),
      O => nxt_tck_count(11)
    );
\tck_count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(12),
      I4 => nxt_tck_count1(12),
      O => nxt_tck_count(12)
    );
\tck_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(13),
      I4 => nxt_tck_count1(13),
      O => nxt_tck_count(13)
    );
\tck_count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => tck_reload(14),
      I4 => nxt_tck_count1(14),
      O => nxt_tck_count(14)
    );
\tck_count[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(14),
      I4 => nxt_tck_count1(15),
      O => nxt_tck_count(15)
    );
\tck_count[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => tck_reload(16),
      I4 => nxt_tck_count1(16),
      O => nxt_tck_count(16)
    );
\tck_count[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(15),
      I4 => nxt_tck_count1(17),
      O => nxt_tck_count(17)
    );
\tck_count[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(16),
      I4 => nxt_tck_count1(18),
      O => nxt_tck_count(18)
    );
\tck_count[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(17),
      I4 => nxt_tck_count1(19),
      O => nxt_tck_count(19)
    );
\tck_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(1),
      I4 => nxt_tck_count1(1),
      O => nxt_tck_count(1)
    );
\tck_count[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(18),
      I4 => nxt_tck_count1(20),
      O => nxt_tck_count(20)
    );
\tck_count[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(19),
      I4 => nxt_tck_count1(21),
      O => nxt_tck_count(21)
    );
\tck_count[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(20),
      I4 => nxt_tck_count1(22),
      O => nxt_tck_count(22)
    );
\tck_count[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_6_in\(0),
      I1 => \i_haddr_q_reg[11]\,
      O => tck_count_en
    );
\tck_count[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(17),
      I2 => \^q\(18),
      I3 => \^q\(21),
      O => \tck_count[23]_i_10_n_0\
    );
\tck_count[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(21),
      I4 => nxt_tck_count1(23),
      O => nxt_tck_count(23)
    );
\tck_count[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tck_count[23]_i_6_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => \^q\(15),
      I5 => \tck_count[23]_i_7_n_0\,
      O => \tck_count[23]_i_4_n_0\
    );
\tck_count[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(7),
      I2 => \^q\(1),
      I3 => \tck_count_reg_n_0_[14]\,
      O => \tck_count[23]_i_6_n_0\
    );
\tck_count[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tck_count[23]_i_8_n_0\,
      I1 => \tck_count[23]_i_9_n_0\,
      I2 => \tck_count[23]_i_10_n_0\,
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \^q\(19),
      O => \tck_count[23]_i_7_n_0\
    );
\tck_count[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \tck_count_reg_n_0_[16]\,
      I2 => \^q\(6),
      I3 => \^q\(20),
      O => \tck_count[23]_i_8_n_0\
    );
\tck_count[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(12),
      I2 => \^q\(3),
      I3 => \^q\(13),
      O => \tck_count[23]_i_9_n_0\
    );
\tck_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(2),
      I4 => nxt_tck_count1(2),
      O => nxt_tck_count(2)
    );
\tck_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(3),
      I4 => nxt_tck_count1(3),
      O => nxt_tck_count(3)
    );
\tck_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(4),
      I4 => nxt_tck_count1(4),
      O => nxt_tck_count(4)
    );
\tck_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(5),
      I4 => nxt_tck_count1(5),
      O => nxt_tck_count(5)
    );
\tck_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(6),
      I4 => nxt_tck_count1(6),
      O => nxt_tck_count(6)
    );
\tck_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(7),
      I4 => nxt_tck_count1(7),
      O => nxt_tck_count(7)
    );
\tck_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(8),
      I4 => nxt_tck_count1(8),
      O => nxt_tck_count(8)
    );
\tck_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E01000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tck_count[23]_i_4_n_0\,
      I2 => \i_haddr_q_reg[2]\,
      I3 => \^tck_count_reg[23]_0\(9),
      I4 => nxt_tck_count1(9),
      O => nxt_tck_count(9)
    );
\tck_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(0),
      Q => \^q\(0)
    );
\tck_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(10),
      Q => \^q\(10)
    );
\tck_count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(11),
      Q => \^q\(11)
    );
\tck_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(12),
      Q => \^q\(12)
    );
\tck_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(13),
      Q => \^q\(13)
    );
\tck_count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(14),
      Q => \tck_count_reg_n_0_[14]\
    );
\tck_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(15),
      Q => \^q\(14)
    );
\tck_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(16),
      Q => \tck_count_reg_n_0_[16]\
    );
\tck_count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(17),
      Q => \^q\(15)
    );
\tck_count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(18),
      Q => \^q\(16)
    );
\tck_count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(19),
      Q => \^q\(17)
    );
\tck_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(1),
      Q => \^q\(1)
    );
\tck_count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(20),
      Q => \^q\(18)
    );
\tck_count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(21),
      Q => \^q\(19)
    );
\tck_count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(22),
      Q => \^q\(20)
    );
\tck_count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(23),
      Q => \^q\(21)
    );
\tck_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(2),
      Q => \^q\(2)
    );
\tck_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(3),
      Q => \^q\(3)
    );
\tck_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(4),
      Q => \^q\(4)
    );
\tck_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(5),
      Q => \^q\(5)
    );
\tck_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(6),
      Q => \^q\(6)
    );
\tck_count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(7),
      Q => \^q\(7)
    );
\tck_count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(8),
      Q => \^q\(8)
    );
\tck_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => tck_count_en,
      CLR => SYSRESETn_0,
      D => nxt_tck_count(9),
      Q => \^q\(9)
    );
tck_en_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => \HWDATA_reg[0]\,
      Q => \^p_6_in\(0)
    );
tck_int_en_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => \HWDATA_reg[1]\,
      Q => \^p_6_in\(1)
    );
\tck_reload_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(0),
      Q => \^tck_count_reg[23]_0\(0)
    );
\tck_reload_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(10),
      Q => \^tck_count_reg[23]_0\(10)
    );
\tck_reload_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(11),
      Q => \^tck_count_reg[23]_0\(11)
    );
\tck_reload_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(12),
      Q => \^tck_count_reg[23]_0\(12)
    );
\tck_reload_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(13),
      Q => \^tck_count_reg[23]_0\(13)
    );
\tck_reload_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(14),
      Q => tck_reload(14)
    );
\tck_reload_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(15),
      Q => \^tck_count_reg[23]_0\(14)
    );
\tck_reload_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn_1,
      D => \HWDATA_reg[31]\(16),
      Q => tck_reload(16)
    );
\tck_reload_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(17),
      Q => \^tck_count_reg[23]_0\(15)
    );
\tck_reload_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(18),
      Q => \^tck_count_reg[23]_0\(16)
    );
\tck_reload_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(19),
      Q => \^tck_count_reg[23]_0\(17)
    );
\tck_reload_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(1),
      Q => \^tck_count_reg[23]_0\(1)
    );
\tck_reload_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(20),
      Q => \^tck_count_reg[23]_0\(18)
    );
\tck_reload_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(21),
      Q => \^tck_count_reg[23]_0\(19)
    );
\tck_reload_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(22),
      Q => \^tck_count_reg[23]_0\(20)
    );
\tck_reload_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(23),
      Q => \^tck_count_reg[23]_0\(21)
    );
\tck_reload_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(2),
      Q => \^tck_count_reg[23]_0\(2)
    );
\tck_reload_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(3),
      Q => \^tck_count_reg[23]_0\(3)
    );
\tck_reload_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(4),
      Q => \^tck_count_reg[23]_0\(4)
    );
\tck_reload_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(5),
      Q => \^tck_count_reg[23]_0\(5)
    );
\tck_reload_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(6),
      Q => \^tck_count_reg[23]_0\(6)
    );
\tck_reload_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(7),
      Q => \^tck_count_reg[23]_0\(7)
    );
\tck_reload_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(8),
      Q => \^tck_count_reg[23]_0\(8)
    );
\tck_reload_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => E(0),
      CLR => SYSRESETn,
      D => \HWDATA_reg[31]\(9),
      Q => \^tck_count_reg[23]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_nvic_main is
  port (
    lockup_pend_reg_0 : out STD_LOGIC;
    lockup_pend_reg_1 : out STD_LOGIC;
    nvic_excpt_pend : out STD_LOGIC;
    \latched_excpt_num_reg[4]\ : out STD_LOGIC;
    \HRDATA_reg[12]\ : out STD_LOGIC;
    pend_tree_reg : out STD_LOGIC;
    \HRDATA_reg[13]\ : out STD_LOGIC;
    \mcode_req__3\ : out STD_LOGIC;
    int_actv : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    hdf_actv : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    nmi_actv : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    biu_wfault : in STD_LOGIC;
    instr_faulted : in STD_LOGIC;
    int_fault_ex : in STD_LOGIC;
    \i_pend_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_nvic_excpt_svc_valid_reg : in STD_LOGIC;
    locked_up_reg : in STD_LOGIC;
    nvic_primask : in STD_LOGIC;
    pend_tree : in STD_LOGIC;
    \i_svc_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    svc_lvl_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    micro_code_de : in STD_LOGIC;
    excpt_ret_de : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_nvic_main : entity is "cm1_nvic_main";
end design_1_CORTEXM1_AXI_0_0_cm1_nvic_main;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_nvic_main is
  signal \i_pend_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \latched_excpt_num[4]_i_3_n_0\ : STD_LOGIC;
  signal \latched_excpt_num[4]_i_4_n_0\ : STD_LOGIC;
  signal \latched_excpt_num[4]_i_5_n_0\ : STD_LOGIC;
  signal \^latched_excpt_num_reg[4]\ : STD_LOGIC;
  signal lockup_pend : STD_LOGIC;
  signal \^lockup_pend_reg_0\ : STD_LOGIC;
  signal \^lockup_pend_reg_1\ : STD_LOGIC;
  signal \^nvic_excpt_pend\ : STD_LOGIC;
  signal nxt_lockup_pend : STD_LOGIC;
  signal r_int_actv : STD_LOGIC;
  signal r_int_actv_lvl : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HRDATA[16]_i_4\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_pend_state[2]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \latched_excpt_num[4]_i_5\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of lockup_pend_i_1 : label is "soft_lutpair304";
begin
  \latched_excpt_num_reg[4]\ <= \^latched_excpt_num_reg[4]\;
  lockup_pend_reg_0 <= \^lockup_pend_reg_0\;
  lockup_pend_reg_1 <= \^lockup_pend_reg_1\;
  nvic_excpt_pend <= \^nvic_excpt_pend\;
\HRDATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454545455"
    )
        port map (
      I0 => \i_pend_state_reg[1]\(1),
      I1 => \^lockup_pend_reg_0\,
      I2 => \^lockup_pend_reg_1\,
      I3 => int_fault_ex,
      I4 => instr_faulted,
      I5 => biu_wfault,
      O => \HRDATA_reg[12]\
    );
\HRDATA[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lockup_pend_reg_0\,
      I1 => \^lockup_pend_reg_1\,
      O => \HRDATA_reg[13]\
    );
\excpt_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0B"
    )
        port map (
      I0 => \^nvic_excpt_pend\,
      I1 => \^latched_excpt_num_reg[4]\,
      I2 => micro_code_de,
      I3 => excpt_ret_de,
      O => \mcode_req__3\
    );
\excpt_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010155"
    )
        port map (
      I0 => lockup_pend,
      I1 => \^lockup_pend_reg_0\,
      I2 => \^lockup_pend_reg_1\,
      I3 => int_fault_ex,
      I4 => instr_faulted,
      I5 => biu_wfault,
      O => \^latched_excpt_num_reg[4]\
    );
\i_pend_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B020B0"
    )
        port map (
      I0 => \i_svc_lvl_reg[1]\(0),
      I1 => r_int_actv_lvl(1),
      I2 => r_int_actv,
      I3 => r_int_actv_lvl(0),
      I4 => svc_lvl_0(0),
      I5 => \i_pend_state[2]_i_4_n_0\,
      O => pend_tree_reg
    );
\i_pend_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nvic_primask,
      I1 => \^lockup_pend_reg_1\,
      I2 => \^lockup_pend_reg_0\,
      O => \i_pend_state[2]_i_4_n_0\
    );
\latched_excpt_num[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^latched_excpt_num_reg[4]\,
      I1 => \^lockup_pend_reg_1\,
      I2 => \i_pend_state_reg[1]\(0),
      I3 => \latched_excpt_num[4]_i_3_n_0\,
      I4 => \latched_excpt_num[4]_i_4_n_0\,
      I5 => \latched_excpt_num[4]_i_5_n_0\,
      O => \^nvic_excpt_pend\
    );
\latched_excpt_num[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000FE"
    )
        port map (
      I0 => biu_wfault,
      I1 => instr_faulted,
      I2 => int_fault_ex,
      I3 => \^lockup_pend_reg_1\,
      I4 => \^lockup_pend_reg_0\,
      I5 => \i_pend_state_reg[1]\(1),
      O => \latched_excpt_num[4]_i_3_n_0\
    );
\latched_excpt_num[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F000B0"
    )
        port map (
      I0 => Q(0),
      I1 => r_int_actv_lvl(0),
      I2 => r_int_actv,
      I3 => r_int_actv_lvl(1),
      I4 => Q(1),
      O => \latched_excpt_num[4]_i_4_n_0\
    );
\latched_excpt_num[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^lockup_pend_reg_0\,
      I1 => \^lockup_pend_reg_1\,
      I2 => nvic_primask,
      I3 => pend_tree,
      O => \latched_excpt_num[4]_i_5_n_0\
    );
lockup_pend_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => \^lockup_pend_reg_1\,
      I1 => \^lockup_pend_reg_0\,
      I2 => i_nvic_excpt_svc_valid_reg,
      I3 => lockup_pend,
      I4 => locked_up_reg,
      O => nxt_lockup_pend
    );
lockup_pend_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_lockup_pend,
      Q => lockup_pend
    );
r_hdf_actv_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => hdf_actv,
      Q => \^lockup_pend_reg_0\
    );
\r_int_actv_lvl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => D(0),
      Q => r_int_actv_lvl(0)
    );
\r_int_actv_lvl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => D(1),
      Q => r_int_actv_lvl(1)
    );
r_int_actv_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => int_actv,
      Q => r_int_actv
    );
r_nmi_actv_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => nmi_actv,
      Q => \^lockup_pend_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_nvic_tree is
  port (
    en_pend2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pend_tree : out STD_LOGIC;
    \latched_excpt_num_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pend_lvl_num_reg[0]_0\ : out STD_LOGIC;
    \pend_lvl_num_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pend_lvl_tree_reg[0]_0\ : out STD_LOGIC;
    \pend_lvl_tree_reg[0]_1\ : out STD_LOGIC;
    \latched_excpt_num_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    high_irq0 : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    nxt_pend_tree : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    \i_pend_state_reg[0]\ : in STD_LOGIC;
    \i_pend_state_reg[2]\ : in STD_LOGIC;
    \i_pend_state_reg[3]\ : in STD_LOGIC;
    nxt_pend_lvl_tree : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_tck_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_pend_state_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETn_1 : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    high_pend2_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_nvic_tree : entity is "cm1_nvic_tree";
end design_1_CORTEXM1_AXI_0_0_cm1_nvic_tree;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_nvic_tree is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^en_pend2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal high_irq1 : STD_LOGIC;
  signal high_lvl1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lvl2 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^pend_lvl_num_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \latched_excpt_num[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \latched_excpt_num[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \latched_excpt_num[3]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \latched_excpt_num[4]_i_2\ : label is "soft_lutpair306";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  en_pend2(0) <= \^en_pend2\(0);
  \pend_lvl_num_reg[0]_1\(0) <= \^pend_lvl_num_reg[0]_1\(0);
\high_irq1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => high_irq0,
      Q => high_irq1
    );
\high_lvl1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => D(0),
      PRE => SYSRESETn_1,
      Q => high_lvl1(0)
    );
\high_lvl1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => D(1),
      PRE => SYSRESETn_1,
      Q => high_lvl1(1)
    );
\high_lvl2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => high_lvl1(0),
      PRE => SYSRESETn_2,
      Q => lvl2(6)
    );
\high_lvl2_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => high_lvl1(1),
      PRE => SYSRESETn_2,
      Q => \^pend_lvl_num_reg[0]_1\(0)
    );
high_pend2_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn,
      D => high_irq1,
      Q => \^en_pend2\(0)
    );
\latched_excpt_num[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i_pend_state_reg[0]\,
      O => \latched_excpt_num_reg[4]\(0)
    );
\latched_excpt_num[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \i_pend_state_reg[0]\,
      O => \latched_excpt_num_reg[4]\(1)
    );
\latched_excpt_num[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i_pend_state_reg[0]\,
      O => \latched_excpt_num_reg[4]\(2)
    );
\latched_excpt_num[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \i_pend_state_reg[0]\,
      O => \latched_excpt_num_reg[4]\(3)
    );
\pend_lvl_num[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111111111011"
    )
        port map (
      I0 => \i_pend_state_reg[2]\,
      I1 => \i_pend_state_reg[3]\,
      I2 => lvl2(6),
      I3 => \^en_pend2\(0),
      I4 => nxt_pend_lvl_tree(1),
      I5 => \^pend_lvl_num_reg[0]_1\(0),
      O => \pend_lvl_num_reg[0]_0\
    );
\pend_lvl_num_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => high_pend2_reg_0(0),
      Q => \^q\(0)
    );
\pend_lvl_num_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => high_pend2_reg_0(1),
      Q => \^q\(1)
    );
\pend_lvl_num_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => high_pend2_reg_0(2),
      Q => \^q\(2)
    );
\pend_lvl_num_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_1,
      D => high_pend2_reg_0(3),
      Q => \^q\(3)
    );
\pend_lvl_tree[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^pend_lvl_num_reg[0]_1\(0),
      I1 => nxt_pend_lvl_tree(1),
      I2 => \^en_pend2\(0),
      I3 => lvl2(6),
      O => \pend_lvl_tree_reg[0]_0\
    );
\pend_lvl_tree[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^pend_lvl_num_reg[0]_1\(0),
      I1 => \^en_pend2\(0),
      I2 => \i_tck_lvl_reg[1]\(0),
      I3 => \i_pend_state_reg[4]\(0),
      O => \pend_lvl_tree_reg[0]_1\
    );
\pend_lvl_tree_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_pend_lvl_tree(0),
      PRE => SYSRESETn_1,
      Q => \latched_excpt_num_reg[4]_0\(0)
    );
\pend_lvl_tree_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_pend_lvl_tree(1),
      PRE => SYSRESETn_1,
      Q => \latched_excpt_num_reg[4]_0\(1)
    );
pend_tree_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_pend_tree,
      Q => pend_tree
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_reg_bank is
  port (
    m_invert_ex2_reg : out STD_LOGIC;
    b_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_flag_au_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    pc_read_ex : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_r_data_u : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \a_term_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_w_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v_flag_au_reg_0 : out STD_LOGIC;
    use_imm_ex : in STD_LOGIC;
    \imm_ex_reg[1]\ : in STD_LOGIC;
    \shift_op_reg[1]\ : in STD_LOGIC;
    c_flag_wf : in STD_LOGIC;
    sel_wf_c : in STD_LOGIC;
    c_flag_mux : in STD_LOGIC;
    use_c_flag_ex : in STD_LOGIC;
    force_c_in_ex : in STD_LOGIC;
    \shift_op_reg[1]_0\ : in STD_LOGIC;
    au_a_use_pc_ex : in STD_LOGIC;
    zero_a_ex : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pc_mask1_ex : in STD_LOGIC;
    \swz_ctl_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ze_half_wb : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \imm_ex_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_reg_mask0 : in STD_LOGIC;
    ls_byte_ex : in STD_LOGIC;
    ls_half_ex : in STD_LOGIC;
    \pc_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    invert_b_ex_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_v_ex : in STD_LOGIC;
    v_flag_au : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rf_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HCLK : in STD_LOGIC;
    \wptr_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_uncond_phase_ex_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    w_enable_ex : in STD_LOGIC;
    wptr_ex : in STD_LOGIC_VECTOR ( 3 downto 0 );
    nxt_rptr_b_ex : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_reg_bank : entity is "cm1_reg_bank";
end design_1_CORTEXM1_AXI_0_0_cm1_reg_bank;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_reg_bank is
  signal \a_term[0]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[0]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[0]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[0]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[10]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[10]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[10]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[10]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[11]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[11]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[11]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[11]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[12]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[12]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[12]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[12]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[13]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[13]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[13]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[13]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[14]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[14]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[14]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[14]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[15]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[15]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[15]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[15]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[16]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[16]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[16]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[16]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[17]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[17]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[17]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[17]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[18]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[18]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[18]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[18]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[19]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[19]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[19]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[19]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[1]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[1]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[1]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[1]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[20]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[20]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[20]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[20]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[21]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[21]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[21]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[21]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[22]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[22]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[22]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[22]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[23]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[23]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[23]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[23]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[24]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[24]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[24]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[24]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[25]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[25]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[25]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[25]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[26]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[26]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[26]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[26]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[27]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[27]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[27]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[27]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[28]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[28]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[28]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[28]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[29]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[29]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[29]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[29]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[2]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[2]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[2]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[2]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[30]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[30]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[30]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[30]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[31]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[31]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[31]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[31]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[3]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[3]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[3]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[3]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[4]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[4]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[4]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[4]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[5]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[5]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[5]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[5]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[6]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[6]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[6]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[6]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[7]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[7]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[7]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[7]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[8]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[8]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[8]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[8]_i_7_n_0\ : STD_LOGIC;
  signal \a_term[9]_i_4_n_0\ : STD_LOGIC;
  signal \a_term[9]_i_5_n_0\ : STD_LOGIC;
  signal \a_term[9]_i_6_n_0\ : STD_LOGIC;
  signal \a_term[9]_i_7_n_0\ : STD_LOGIC;
  signal \a_term_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \^a_term_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_term_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \a_term_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \a_term_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \^b_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pc_read_ex\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \reg_file_a_reg[0]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[10]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[11]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[12]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[13]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[14]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[15]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[1]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[2]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[3]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[4]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[5]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[6]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[7]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[8]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_file_a_reg[9]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rot0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rot1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rptr_a_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rptr_b_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^v_flag_au_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_file_b_reg_0_15_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rot3[12]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rot3[13]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rot3[14]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rot3[15]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rot3[16]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rot3[17]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rot3[18]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rot3[19]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rot3[20]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rot3[21]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rot3[22]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rot3[23]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rot3[24]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rot3[25]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rot3[26]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rot3[27]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rot3[28]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rot3[28]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rot3[28]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rot3[28]_i_5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rot3[29]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rot3[29]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rot3[29]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rot3[29]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rot3[30]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rot3[30]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rot3[30]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rot3[30]_i_5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rot3[31]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rot3[31]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rot3[31]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rot3[31]_i_5\ : label is "soft_lutpair234";
begin
  \a_term_reg[31]\(31 downto 0) <= \^a_term_reg[31]\(31 downto 0);
  b_reg_0(31 downto 0) <= \^b_reg_0\(31 downto 0);
  pc_read_ex(0) <= \^pc_read_ex\(0);
  v_flag_au_reg(30 downto 0) <= \^v_flag_au_reg\(30 downto 0);
\a_term[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(0),
      I1 => \reg_file_a_reg[2]_13\(0),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(0),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(0),
      O => \a_term[0]_i_4_n_0\
    );
\a_term[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(0),
      I1 => \reg_file_a_reg[6]_9\(0),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(0),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(0),
      O => \a_term[0]_i_5_n_0\
    );
\a_term[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(0),
      I1 => \reg_file_a_reg[10]_5\(0),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(0),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(0),
      O => \a_term[0]_i_6_n_0\
    );
\a_term[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(0),
      I1 => \reg_file_a_reg[14]_1\(0),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(0),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(0),
      O => \a_term[0]_i_7_n_0\
    );
\a_term[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(10),
      I1 => \reg_file_a_reg[2]_13\(10),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(10),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(10),
      O => \a_term[10]_i_4_n_0\
    );
\a_term[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(10),
      I1 => \reg_file_a_reg[6]_9\(10),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(10),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(10),
      O => \a_term[10]_i_5_n_0\
    );
\a_term[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(10),
      I1 => \reg_file_a_reg[10]_5\(10),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(10),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(10),
      O => \a_term[10]_i_6_n_0\
    );
\a_term[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(10),
      I1 => \reg_file_a_reg[14]_1\(10),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(10),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(10),
      O => \a_term[10]_i_7_n_0\
    );
\a_term[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(11),
      I1 => \reg_file_a_reg[2]_13\(11),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(11),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(11),
      O => \a_term[11]_i_4_n_0\
    );
\a_term[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(11),
      I1 => \reg_file_a_reg[6]_9\(11),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(11),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(11),
      O => \a_term[11]_i_5_n_0\
    );
\a_term[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(11),
      I1 => \reg_file_a_reg[10]_5\(11),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(11),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(11),
      O => \a_term[11]_i_6_n_0\
    );
\a_term[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(11),
      I1 => \reg_file_a_reg[14]_1\(11),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(11),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(11),
      O => \a_term[11]_i_7_n_0\
    );
\a_term[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(12),
      I1 => \reg_file_a_reg[2]_13\(12),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(12),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(12),
      O => \a_term[12]_i_4_n_0\
    );
\a_term[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(12),
      I1 => \reg_file_a_reg[6]_9\(12),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(12),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(12),
      O => \a_term[12]_i_5_n_0\
    );
\a_term[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(12),
      I1 => \reg_file_a_reg[10]_5\(12),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(12),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(12),
      O => \a_term[12]_i_6_n_0\
    );
\a_term[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(12),
      I1 => \reg_file_a_reg[14]_1\(12),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(12),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(12),
      O => \a_term[12]_i_7_n_0\
    );
\a_term[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(13),
      I1 => \reg_file_a_reg[2]_13\(13),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(13),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(13),
      O => \a_term[13]_i_4_n_0\
    );
\a_term[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(13),
      I1 => \reg_file_a_reg[6]_9\(13),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(13),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(13),
      O => \a_term[13]_i_5_n_0\
    );
\a_term[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(13),
      I1 => \reg_file_a_reg[10]_5\(13),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(13),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(13),
      O => \a_term[13]_i_6_n_0\
    );
\a_term[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(13),
      I1 => \reg_file_a_reg[14]_1\(13),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(13),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(13),
      O => \a_term[13]_i_7_n_0\
    );
\a_term[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(14),
      I1 => \reg_file_a_reg[2]_13\(14),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(14),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(14),
      O => \a_term[14]_i_4_n_0\
    );
\a_term[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(14),
      I1 => \reg_file_a_reg[6]_9\(14),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(14),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(14),
      O => \a_term[14]_i_5_n_0\
    );
\a_term[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(14),
      I1 => \reg_file_a_reg[10]_5\(14),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(14),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(14),
      O => \a_term[14]_i_6_n_0\
    );
\a_term[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(14),
      I1 => \reg_file_a_reg[14]_1\(14),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(14),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(14),
      O => \a_term[14]_i_7_n_0\
    );
\a_term[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(15),
      I1 => \reg_file_a_reg[2]_13\(15),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(15),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(15),
      O => \a_term[15]_i_4_n_0\
    );
\a_term[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(15),
      I1 => \reg_file_a_reg[6]_9\(15),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(15),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(15),
      O => \a_term[15]_i_5_n_0\
    );
\a_term[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(15),
      I1 => \reg_file_a_reg[10]_5\(15),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(15),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(15),
      O => \a_term[15]_i_6_n_0\
    );
\a_term[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(15),
      I1 => \reg_file_a_reg[14]_1\(15),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(15),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(15),
      O => \a_term[15]_i_7_n_0\
    );
\a_term[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(16),
      I1 => \reg_file_a_reg[2]_13\(16),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(16),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(16),
      O => \a_term[16]_i_4_n_0\
    );
\a_term[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(16),
      I1 => \reg_file_a_reg[6]_9\(16),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(16),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(16),
      O => \a_term[16]_i_5_n_0\
    );
\a_term[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(16),
      I1 => \reg_file_a_reg[10]_5\(16),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(16),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(16),
      O => \a_term[16]_i_6_n_0\
    );
\a_term[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(16),
      I1 => \reg_file_a_reg[14]_1\(16),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(16),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(16),
      O => \a_term[16]_i_7_n_0\
    );
\a_term[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(17),
      I1 => \reg_file_a_reg[2]_13\(17),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(17),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(17),
      O => \a_term[17]_i_4_n_0\
    );
\a_term[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(17),
      I1 => \reg_file_a_reg[6]_9\(17),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(17),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(17),
      O => \a_term[17]_i_5_n_0\
    );
\a_term[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(17),
      I1 => \reg_file_a_reg[10]_5\(17),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(17),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(17),
      O => \a_term[17]_i_6_n_0\
    );
\a_term[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(17),
      I1 => \reg_file_a_reg[14]_1\(17),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(17),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(17),
      O => \a_term[17]_i_7_n_0\
    );
\a_term[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(18),
      I1 => \reg_file_a_reg[2]_13\(18),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(18),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(18),
      O => \a_term[18]_i_4_n_0\
    );
\a_term[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(18),
      I1 => \reg_file_a_reg[6]_9\(18),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(18),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(18),
      O => \a_term[18]_i_5_n_0\
    );
\a_term[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(18),
      I1 => \reg_file_a_reg[10]_5\(18),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(18),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(18),
      O => \a_term[18]_i_6_n_0\
    );
\a_term[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(18),
      I1 => \reg_file_a_reg[14]_1\(18),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(18),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(18),
      O => \a_term[18]_i_7_n_0\
    );
\a_term[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(19),
      I1 => \reg_file_a_reg[2]_13\(19),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(19),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(19),
      O => \a_term[19]_i_4_n_0\
    );
\a_term[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(19),
      I1 => \reg_file_a_reg[6]_9\(19),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(19),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(19),
      O => \a_term[19]_i_5_n_0\
    );
\a_term[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(19),
      I1 => \reg_file_a_reg[10]_5\(19),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(19),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(19),
      O => \a_term[19]_i_6_n_0\
    );
\a_term[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(19),
      I1 => \reg_file_a_reg[14]_1\(19),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(19),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(19),
      O => \a_term[19]_i_7_n_0\
    );
\a_term[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(1),
      I1 => \reg_file_a_reg[2]_13\(1),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(1),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(1),
      O => \a_term[1]_i_4_n_0\
    );
\a_term[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(1),
      I1 => \reg_file_a_reg[6]_9\(1),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(1),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(1),
      O => \a_term[1]_i_5_n_0\
    );
\a_term[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(1),
      I1 => \reg_file_a_reg[10]_5\(1),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(1),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(1),
      O => \a_term[1]_i_6_n_0\
    );
\a_term[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(1),
      I1 => \reg_file_a_reg[14]_1\(1),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(1),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(1),
      O => \a_term[1]_i_7_n_0\
    );
\a_term[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(20),
      I1 => \reg_file_a_reg[2]_13\(20),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(20),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(20),
      O => \a_term[20]_i_4_n_0\
    );
\a_term[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(20),
      I1 => \reg_file_a_reg[6]_9\(20),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(20),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(20),
      O => \a_term[20]_i_5_n_0\
    );
\a_term[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(20),
      I1 => \reg_file_a_reg[10]_5\(20),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(20),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(20),
      O => \a_term[20]_i_6_n_0\
    );
\a_term[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(20),
      I1 => \reg_file_a_reg[14]_1\(20),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(20),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(20),
      O => \a_term[20]_i_7_n_0\
    );
\a_term[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(21),
      I1 => \reg_file_a_reg[2]_13\(21),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(21),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(21),
      O => \a_term[21]_i_4_n_0\
    );
\a_term[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(21),
      I1 => \reg_file_a_reg[6]_9\(21),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(21),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(21),
      O => \a_term[21]_i_5_n_0\
    );
\a_term[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(21),
      I1 => \reg_file_a_reg[10]_5\(21),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(21),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(21),
      O => \a_term[21]_i_6_n_0\
    );
\a_term[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(21),
      I1 => \reg_file_a_reg[14]_1\(21),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(21),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(21),
      O => \a_term[21]_i_7_n_0\
    );
\a_term[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(22),
      I1 => \reg_file_a_reg[2]_13\(22),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(22),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(22),
      O => \a_term[22]_i_4_n_0\
    );
\a_term[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(22),
      I1 => \reg_file_a_reg[6]_9\(22),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(22),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(22),
      O => \a_term[22]_i_5_n_0\
    );
\a_term[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(22),
      I1 => \reg_file_a_reg[10]_5\(22),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(22),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(22),
      O => \a_term[22]_i_6_n_0\
    );
\a_term[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(22),
      I1 => \reg_file_a_reg[14]_1\(22),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(22),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(22),
      O => \a_term[22]_i_7_n_0\
    );
\a_term[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(23),
      I1 => \reg_file_a_reg[2]_13\(23),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(23),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(23),
      O => \a_term[23]_i_4_n_0\
    );
\a_term[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(23),
      I1 => \reg_file_a_reg[6]_9\(23),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(23),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(23),
      O => \a_term[23]_i_5_n_0\
    );
\a_term[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(23),
      I1 => \reg_file_a_reg[10]_5\(23),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(23),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(23),
      O => \a_term[23]_i_6_n_0\
    );
\a_term[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(23),
      I1 => \reg_file_a_reg[14]_1\(23),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(23),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(23),
      O => \a_term[23]_i_7_n_0\
    );
\a_term[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(24),
      I1 => \reg_file_a_reg[2]_13\(24),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(24),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(24),
      O => \a_term[24]_i_4_n_0\
    );
\a_term[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(24),
      I1 => \reg_file_a_reg[6]_9\(24),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(24),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(24),
      O => \a_term[24]_i_5_n_0\
    );
\a_term[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(24),
      I1 => \reg_file_a_reg[10]_5\(24),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(24),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(24),
      O => \a_term[24]_i_6_n_0\
    );
\a_term[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(24),
      I1 => \reg_file_a_reg[14]_1\(24),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(24),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(24),
      O => \a_term[24]_i_7_n_0\
    );
\a_term[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(25),
      I1 => \reg_file_a_reg[2]_13\(25),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(25),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(25),
      O => \a_term[25]_i_4_n_0\
    );
\a_term[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(25),
      I1 => \reg_file_a_reg[6]_9\(25),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(25),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(25),
      O => \a_term[25]_i_5_n_0\
    );
\a_term[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(25),
      I1 => \reg_file_a_reg[10]_5\(25),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(25),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(25),
      O => \a_term[25]_i_6_n_0\
    );
\a_term[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(25),
      I1 => \reg_file_a_reg[14]_1\(25),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(25),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(25),
      O => \a_term[25]_i_7_n_0\
    );
\a_term[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(26),
      I1 => \reg_file_a_reg[2]_13\(26),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(26),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(26),
      O => \a_term[26]_i_4_n_0\
    );
\a_term[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(26),
      I1 => \reg_file_a_reg[6]_9\(26),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(26),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(26),
      O => \a_term[26]_i_5_n_0\
    );
\a_term[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(26),
      I1 => \reg_file_a_reg[10]_5\(26),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(26),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(26),
      O => \a_term[26]_i_6_n_0\
    );
\a_term[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(26),
      I1 => \reg_file_a_reg[14]_1\(26),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(26),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(26),
      O => \a_term[26]_i_7_n_0\
    );
\a_term[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(27),
      I1 => \reg_file_a_reg[2]_13\(27),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(27),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(27),
      O => \a_term[27]_i_4_n_0\
    );
\a_term[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(27),
      I1 => \reg_file_a_reg[6]_9\(27),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(27),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(27),
      O => \a_term[27]_i_5_n_0\
    );
\a_term[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(27),
      I1 => \reg_file_a_reg[10]_5\(27),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(27),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(27),
      O => \a_term[27]_i_6_n_0\
    );
\a_term[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(27),
      I1 => \reg_file_a_reg[14]_1\(27),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(27),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(27),
      O => \a_term[27]_i_7_n_0\
    );
\a_term[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(28),
      I1 => \reg_file_a_reg[2]_13\(28),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(28),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(28),
      O => \a_term[28]_i_4_n_0\
    );
\a_term[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(28),
      I1 => \reg_file_a_reg[6]_9\(28),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(28),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(28),
      O => \a_term[28]_i_5_n_0\
    );
\a_term[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(28),
      I1 => \reg_file_a_reg[10]_5\(28),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(28),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(28),
      O => \a_term[28]_i_6_n_0\
    );
\a_term[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(28),
      I1 => \reg_file_a_reg[14]_1\(28),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(28),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(28),
      O => \a_term[28]_i_7_n_0\
    );
\a_term[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(29),
      I1 => \reg_file_a_reg[2]_13\(29),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(29),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(29),
      O => \a_term[29]_i_4_n_0\
    );
\a_term[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(29),
      I1 => \reg_file_a_reg[6]_9\(29),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(29),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(29),
      O => \a_term[29]_i_5_n_0\
    );
\a_term[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(29),
      I1 => \reg_file_a_reg[10]_5\(29),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(29),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(29),
      O => \a_term[29]_i_6_n_0\
    );
\a_term[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(29),
      I1 => \reg_file_a_reg[14]_1\(29),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(29),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(29),
      O => \a_term[29]_i_7_n_0\
    );
\a_term[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(2),
      I1 => \reg_file_a_reg[2]_13\(2),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(2),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(2),
      O => \a_term[2]_i_4_n_0\
    );
\a_term[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(2),
      I1 => \reg_file_a_reg[6]_9\(2),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(2),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(2),
      O => \a_term[2]_i_5_n_0\
    );
\a_term[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(2),
      I1 => \reg_file_a_reg[10]_5\(2),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(2),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(2),
      O => \a_term[2]_i_6_n_0\
    );
\a_term[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(2),
      I1 => \reg_file_a_reg[14]_1\(2),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(2),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(2),
      O => \a_term[2]_i_7_n_0\
    );
\a_term[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(30),
      I1 => \reg_file_a_reg[2]_13\(30),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(30),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(30),
      O => \a_term[30]_i_4_n_0\
    );
\a_term[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(30),
      I1 => \reg_file_a_reg[6]_9\(30),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(30),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(30),
      O => \a_term[30]_i_5_n_0\
    );
\a_term[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(30),
      I1 => \reg_file_a_reg[10]_5\(30),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(30),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(30),
      O => \a_term[30]_i_6_n_0\
    );
\a_term[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(30),
      I1 => \reg_file_a_reg[14]_1\(30),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(30),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(30),
      O => \a_term[30]_i_7_n_0\
    );
\a_term[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(31),
      I1 => \reg_file_a_reg[2]_13\(31),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(31),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(31),
      O => \a_term[31]_i_4_n_0\
    );
\a_term[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(31),
      I1 => \reg_file_a_reg[6]_9\(31),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(31),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(31),
      O => \a_term[31]_i_5_n_0\
    );
\a_term[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(31),
      I1 => \reg_file_a_reg[10]_5\(31),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(31),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(31),
      O => \a_term[31]_i_6_n_0\
    );
\a_term[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(31),
      I1 => \reg_file_a_reg[14]_1\(31),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(31),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(31),
      O => \a_term[31]_i_7_n_0\
    );
\a_term[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(3),
      I1 => \reg_file_a_reg[2]_13\(3),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(3),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(3),
      O => \a_term[3]_i_4_n_0\
    );
\a_term[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(3),
      I1 => \reg_file_a_reg[6]_9\(3),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(3),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(3),
      O => \a_term[3]_i_5_n_0\
    );
\a_term[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(3),
      I1 => \reg_file_a_reg[10]_5\(3),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(3),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(3),
      O => \a_term[3]_i_6_n_0\
    );
\a_term[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(3),
      I1 => \reg_file_a_reg[14]_1\(3),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(3),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(3),
      O => \a_term[3]_i_7_n_0\
    );
\a_term[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(4),
      I1 => \reg_file_a_reg[2]_13\(4),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(4),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(4),
      O => \a_term[4]_i_4_n_0\
    );
\a_term[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(4),
      I1 => \reg_file_a_reg[6]_9\(4),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(4),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(4),
      O => \a_term[4]_i_5_n_0\
    );
\a_term[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(4),
      I1 => \reg_file_a_reg[10]_5\(4),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(4),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(4),
      O => \a_term[4]_i_6_n_0\
    );
\a_term[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(4),
      I1 => \reg_file_a_reg[14]_1\(4),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(4),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(4),
      O => \a_term[4]_i_7_n_0\
    );
\a_term[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(5),
      I1 => \reg_file_a_reg[2]_13\(5),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(5),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(5),
      O => \a_term[5]_i_4_n_0\
    );
\a_term[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(5),
      I1 => \reg_file_a_reg[6]_9\(5),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(5),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(5),
      O => \a_term[5]_i_5_n_0\
    );
\a_term[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(5),
      I1 => \reg_file_a_reg[10]_5\(5),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(5),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(5),
      O => \a_term[5]_i_6_n_0\
    );
\a_term[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(5),
      I1 => \reg_file_a_reg[14]_1\(5),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(5),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(5),
      O => \a_term[5]_i_7_n_0\
    );
\a_term[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(6),
      I1 => \reg_file_a_reg[2]_13\(6),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(6),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(6),
      O => \a_term[6]_i_4_n_0\
    );
\a_term[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(6),
      I1 => \reg_file_a_reg[6]_9\(6),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(6),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(6),
      O => \a_term[6]_i_5_n_0\
    );
\a_term[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(6),
      I1 => \reg_file_a_reg[10]_5\(6),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(6),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(6),
      O => \a_term[6]_i_6_n_0\
    );
\a_term[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(6),
      I1 => \reg_file_a_reg[14]_1\(6),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(6),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(6),
      O => \a_term[6]_i_7_n_0\
    );
\a_term[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(7),
      I1 => \reg_file_a_reg[2]_13\(7),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(7),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(7),
      O => \a_term[7]_i_4_n_0\
    );
\a_term[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(7),
      I1 => \reg_file_a_reg[6]_9\(7),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(7),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(7),
      O => \a_term[7]_i_5_n_0\
    );
\a_term[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(7),
      I1 => \reg_file_a_reg[10]_5\(7),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(7),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(7),
      O => \a_term[7]_i_6_n_0\
    );
\a_term[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(7),
      I1 => \reg_file_a_reg[14]_1\(7),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(7),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(7),
      O => \a_term[7]_i_7_n_0\
    );
\a_term[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(8),
      I1 => \reg_file_a_reg[2]_13\(8),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(8),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(8),
      O => \a_term[8]_i_4_n_0\
    );
\a_term[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(8),
      I1 => \reg_file_a_reg[6]_9\(8),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(8),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(8),
      O => \a_term[8]_i_5_n_0\
    );
\a_term[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(8),
      I1 => \reg_file_a_reg[10]_5\(8),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(8),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(8),
      O => \a_term[8]_i_6_n_0\
    );
\a_term[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(8),
      I1 => \reg_file_a_reg[14]_1\(8),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(8),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(8),
      O => \a_term[8]_i_7_n_0\
    );
\a_term[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[3]_12\(9),
      I1 => \reg_file_a_reg[2]_13\(9),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[1]_14\(9),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[0]_15\(9),
      O => \a_term[9]_i_4_n_0\
    );
\a_term[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[7]_8\(9),
      I1 => \reg_file_a_reg[6]_9\(9),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[5]_10\(9),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[4]_11\(9),
      O => \a_term[9]_i_5_n_0\
    );
\a_term[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[11]_4\(9),
      I1 => \reg_file_a_reg[10]_5\(9),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[9]_6\(9),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[8]_7\(9),
      O => \a_term[9]_i_6_n_0\
    );
\a_term[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_file_a_reg[15]_0\(9),
      I1 => \reg_file_a_reg[14]_1\(9),
      I2 => rptr_a_ex(1),
      I3 => \reg_file_a_reg[13]_2\(9),
      I4 => rptr_a_ex(0),
      I5 => \reg_file_a_reg[12]_3\(9),
      O => \a_term[9]_i_7_n_0\
    );
\a_term_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[0]_i_2_n_0\,
      I1 => \a_term_reg[0]_i_3_n_0\,
      O => \^a_term_reg[31]\(0),
      S => rptr_a_ex(3)
    );
\a_term_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[0]_i_4_n_0\,
      I1 => \a_term[0]_i_5_n_0\,
      O => \a_term_reg[0]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[0]_i_6_n_0\,
      I1 => \a_term[0]_i_7_n_0\,
      O => \a_term_reg[0]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[10]_i_2_n_0\,
      I1 => \a_term_reg[10]_i_3_n_0\,
      O => \^a_term_reg[31]\(10),
      S => rptr_a_ex(3)
    );
\a_term_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[10]_i_4_n_0\,
      I1 => \a_term[10]_i_5_n_0\,
      O => \a_term_reg[10]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[10]_i_6_n_0\,
      I1 => \a_term[10]_i_7_n_0\,
      O => \a_term_reg[10]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[11]_i_2_n_0\,
      I1 => \a_term_reg[11]_i_3_n_0\,
      O => \^a_term_reg[31]\(11),
      S => rptr_a_ex(3)
    );
\a_term_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[11]_i_4_n_0\,
      I1 => \a_term[11]_i_5_n_0\,
      O => \a_term_reg[11]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[11]_i_6_n_0\,
      I1 => \a_term[11]_i_7_n_0\,
      O => \a_term_reg[11]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[12]_i_2_n_0\,
      I1 => \a_term_reg[12]_i_3_n_0\,
      O => \^a_term_reg[31]\(12),
      S => rptr_a_ex(3)
    );
\a_term_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[12]_i_4_n_0\,
      I1 => \a_term[12]_i_5_n_0\,
      O => \a_term_reg[12]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[12]_i_6_n_0\,
      I1 => \a_term[12]_i_7_n_0\,
      O => \a_term_reg[12]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[13]_i_2_n_0\,
      I1 => \a_term_reg[13]_i_3_n_0\,
      O => \^a_term_reg[31]\(13),
      S => rptr_a_ex(3)
    );
\a_term_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[13]_i_4_n_0\,
      I1 => \a_term[13]_i_5_n_0\,
      O => \a_term_reg[13]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[13]_i_6_n_0\,
      I1 => \a_term[13]_i_7_n_0\,
      O => \a_term_reg[13]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[14]_i_2_n_0\,
      I1 => \a_term_reg[14]_i_3_n_0\,
      O => \^a_term_reg[31]\(14),
      S => rptr_a_ex(3)
    );
\a_term_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[14]_i_4_n_0\,
      I1 => \a_term[14]_i_5_n_0\,
      O => \a_term_reg[14]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[14]_i_6_n_0\,
      I1 => \a_term[14]_i_7_n_0\,
      O => \a_term_reg[14]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[15]_i_2_n_0\,
      I1 => \a_term_reg[15]_i_3_n_0\,
      O => \^a_term_reg[31]\(15),
      S => rptr_a_ex(3)
    );
\a_term_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[15]_i_4_n_0\,
      I1 => \a_term[15]_i_5_n_0\,
      O => \a_term_reg[15]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[15]_i_6_n_0\,
      I1 => \a_term[15]_i_7_n_0\,
      O => \a_term_reg[15]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[16]_i_2_n_0\,
      I1 => \a_term_reg[16]_i_3_n_0\,
      O => \^a_term_reg[31]\(16),
      S => rptr_a_ex(3)
    );
\a_term_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[16]_i_4_n_0\,
      I1 => \a_term[16]_i_5_n_0\,
      O => \a_term_reg[16]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[16]_i_6_n_0\,
      I1 => \a_term[16]_i_7_n_0\,
      O => \a_term_reg[16]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[17]_i_2_n_0\,
      I1 => \a_term_reg[17]_i_3_n_0\,
      O => \^a_term_reg[31]\(17),
      S => rptr_a_ex(3)
    );
\a_term_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[17]_i_4_n_0\,
      I1 => \a_term[17]_i_5_n_0\,
      O => \a_term_reg[17]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[17]_i_6_n_0\,
      I1 => \a_term[17]_i_7_n_0\,
      O => \a_term_reg[17]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[18]_i_2_n_0\,
      I1 => \a_term_reg[18]_i_3_n_0\,
      O => \^a_term_reg[31]\(18),
      S => rptr_a_ex(3)
    );
\a_term_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[18]_i_4_n_0\,
      I1 => \a_term[18]_i_5_n_0\,
      O => \a_term_reg[18]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[18]_i_6_n_0\,
      I1 => \a_term[18]_i_7_n_0\,
      O => \a_term_reg[18]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[19]_i_2_n_0\,
      I1 => \a_term_reg[19]_i_3_n_0\,
      O => \^a_term_reg[31]\(19),
      S => rptr_a_ex(3)
    );
\a_term_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[19]_i_4_n_0\,
      I1 => \a_term[19]_i_5_n_0\,
      O => \a_term_reg[19]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[19]_i_6_n_0\,
      I1 => \a_term[19]_i_7_n_0\,
      O => \a_term_reg[19]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[1]_i_2_n_0\,
      I1 => \a_term_reg[1]_i_3_n_0\,
      O => \^a_term_reg[31]\(1),
      S => rptr_a_ex(3)
    );
\a_term_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[1]_i_4_n_0\,
      I1 => \a_term[1]_i_5_n_0\,
      O => \a_term_reg[1]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[1]_i_6_n_0\,
      I1 => \a_term[1]_i_7_n_0\,
      O => \a_term_reg[1]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[20]_i_2_n_0\,
      I1 => \a_term_reg[20]_i_3_n_0\,
      O => \^a_term_reg[31]\(20),
      S => rptr_a_ex(3)
    );
\a_term_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[20]_i_4_n_0\,
      I1 => \a_term[20]_i_5_n_0\,
      O => \a_term_reg[20]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[20]_i_6_n_0\,
      I1 => \a_term[20]_i_7_n_0\,
      O => \a_term_reg[20]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[21]_i_2_n_0\,
      I1 => \a_term_reg[21]_i_3_n_0\,
      O => \^a_term_reg[31]\(21),
      S => rptr_a_ex(3)
    );
\a_term_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[21]_i_4_n_0\,
      I1 => \a_term[21]_i_5_n_0\,
      O => \a_term_reg[21]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[21]_i_6_n_0\,
      I1 => \a_term[21]_i_7_n_0\,
      O => \a_term_reg[21]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[22]_i_2_n_0\,
      I1 => \a_term_reg[22]_i_3_n_0\,
      O => \^a_term_reg[31]\(22),
      S => rptr_a_ex(3)
    );
\a_term_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[22]_i_4_n_0\,
      I1 => \a_term[22]_i_5_n_0\,
      O => \a_term_reg[22]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[22]_i_6_n_0\,
      I1 => \a_term[22]_i_7_n_0\,
      O => \a_term_reg[22]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[23]_i_2_n_0\,
      I1 => \a_term_reg[23]_i_3_n_0\,
      O => \^a_term_reg[31]\(23),
      S => rptr_a_ex(3)
    );
\a_term_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[23]_i_4_n_0\,
      I1 => \a_term[23]_i_5_n_0\,
      O => \a_term_reg[23]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[23]_i_6_n_0\,
      I1 => \a_term[23]_i_7_n_0\,
      O => \a_term_reg[23]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[24]_i_2_n_0\,
      I1 => \a_term_reg[24]_i_3_n_0\,
      O => \^a_term_reg[31]\(24),
      S => rptr_a_ex(3)
    );
\a_term_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[24]_i_4_n_0\,
      I1 => \a_term[24]_i_5_n_0\,
      O => \a_term_reg[24]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[24]_i_6_n_0\,
      I1 => \a_term[24]_i_7_n_0\,
      O => \a_term_reg[24]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[25]_i_2_n_0\,
      I1 => \a_term_reg[25]_i_3_n_0\,
      O => \^a_term_reg[31]\(25),
      S => rptr_a_ex(3)
    );
\a_term_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[25]_i_4_n_0\,
      I1 => \a_term[25]_i_5_n_0\,
      O => \a_term_reg[25]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[25]_i_6_n_0\,
      I1 => \a_term[25]_i_7_n_0\,
      O => \a_term_reg[25]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[26]_i_2_n_0\,
      I1 => \a_term_reg[26]_i_3_n_0\,
      O => \^a_term_reg[31]\(26),
      S => rptr_a_ex(3)
    );
\a_term_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[26]_i_4_n_0\,
      I1 => \a_term[26]_i_5_n_0\,
      O => \a_term_reg[26]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[26]_i_6_n_0\,
      I1 => \a_term[26]_i_7_n_0\,
      O => \a_term_reg[26]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[27]_i_2_n_0\,
      I1 => \a_term_reg[27]_i_3_n_0\,
      O => \^a_term_reg[31]\(27),
      S => rptr_a_ex(3)
    );
\a_term_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[27]_i_4_n_0\,
      I1 => \a_term[27]_i_5_n_0\,
      O => \a_term_reg[27]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[27]_i_6_n_0\,
      I1 => \a_term[27]_i_7_n_0\,
      O => \a_term_reg[27]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[28]_i_2_n_0\,
      I1 => \a_term_reg[28]_i_3_n_0\,
      O => \^a_term_reg[31]\(28),
      S => rptr_a_ex(3)
    );
\a_term_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[28]_i_4_n_0\,
      I1 => \a_term[28]_i_5_n_0\,
      O => \a_term_reg[28]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[28]_i_6_n_0\,
      I1 => \a_term[28]_i_7_n_0\,
      O => \a_term_reg[28]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[29]_i_2_n_0\,
      I1 => \a_term_reg[29]_i_3_n_0\,
      O => \^a_term_reg[31]\(29),
      S => rptr_a_ex(3)
    );
\a_term_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[29]_i_4_n_0\,
      I1 => \a_term[29]_i_5_n_0\,
      O => \a_term_reg[29]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[29]_i_6_n_0\,
      I1 => \a_term[29]_i_7_n_0\,
      O => \a_term_reg[29]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[2]_i_2_n_0\,
      I1 => \a_term_reg[2]_i_3_n_0\,
      O => \^a_term_reg[31]\(2),
      S => rptr_a_ex(3)
    );
\a_term_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[2]_i_4_n_0\,
      I1 => \a_term[2]_i_5_n_0\,
      O => \a_term_reg[2]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[2]_i_6_n_0\,
      I1 => \a_term[2]_i_7_n_0\,
      O => \a_term_reg[2]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[30]_i_2_n_0\,
      I1 => \a_term_reg[30]_i_3_n_0\,
      O => \^a_term_reg[31]\(30),
      S => rptr_a_ex(3)
    );
\a_term_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[30]_i_4_n_0\,
      I1 => \a_term[30]_i_5_n_0\,
      O => \a_term_reg[30]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[30]_i_6_n_0\,
      I1 => \a_term[30]_i_7_n_0\,
      O => \a_term_reg[30]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[31]_i_2_n_0\,
      I1 => \a_term_reg[31]_i_3_n_0\,
      O => \^a_term_reg[31]\(31),
      S => rptr_a_ex(3)
    );
\a_term_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[31]_i_4_n_0\,
      I1 => \a_term[31]_i_5_n_0\,
      O => \a_term_reg[31]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[31]_i_6_n_0\,
      I1 => \a_term[31]_i_7_n_0\,
      O => \a_term_reg[31]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[3]_i_2_n_0\,
      I1 => \a_term_reg[3]_i_3_n_0\,
      O => \^a_term_reg[31]\(3),
      S => rptr_a_ex(3)
    );
\a_term_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[3]_i_4_n_0\,
      I1 => \a_term[3]_i_5_n_0\,
      O => \a_term_reg[3]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[3]_i_6_n_0\,
      I1 => \a_term[3]_i_7_n_0\,
      O => \a_term_reg[3]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[4]_i_2_n_0\,
      I1 => \a_term_reg[4]_i_3_n_0\,
      O => \^a_term_reg[31]\(4),
      S => rptr_a_ex(3)
    );
\a_term_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[4]_i_4_n_0\,
      I1 => \a_term[4]_i_5_n_0\,
      O => \a_term_reg[4]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[4]_i_6_n_0\,
      I1 => \a_term[4]_i_7_n_0\,
      O => \a_term_reg[4]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[5]_i_2_n_0\,
      I1 => \a_term_reg[5]_i_3_n_0\,
      O => \^a_term_reg[31]\(5),
      S => rptr_a_ex(3)
    );
\a_term_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[5]_i_4_n_0\,
      I1 => \a_term[5]_i_5_n_0\,
      O => \a_term_reg[5]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[5]_i_6_n_0\,
      I1 => \a_term[5]_i_7_n_0\,
      O => \a_term_reg[5]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[6]_i_2_n_0\,
      I1 => \a_term_reg[6]_i_3_n_0\,
      O => \^a_term_reg[31]\(6),
      S => rptr_a_ex(3)
    );
\a_term_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[6]_i_4_n_0\,
      I1 => \a_term[6]_i_5_n_0\,
      O => \a_term_reg[6]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[6]_i_6_n_0\,
      I1 => \a_term[6]_i_7_n_0\,
      O => \a_term_reg[6]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[7]_i_2_n_0\,
      I1 => \a_term_reg[7]_i_3_n_0\,
      O => \^a_term_reg[31]\(7),
      S => rptr_a_ex(3)
    );
\a_term_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[7]_i_4_n_0\,
      I1 => \a_term[7]_i_5_n_0\,
      O => \a_term_reg[7]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[7]_i_6_n_0\,
      I1 => \a_term[7]_i_7_n_0\,
      O => \a_term_reg[7]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[8]_i_2_n_0\,
      I1 => \a_term_reg[8]_i_3_n_0\,
      O => \^a_term_reg[31]\(8),
      S => rptr_a_ex(3)
    );
\a_term_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[8]_i_4_n_0\,
      I1 => \a_term[8]_i_5_n_0\,
      O => \a_term_reg[8]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[8]_i_6_n_0\,
      I1 => \a_term[8]_i_7_n_0\,
      O => \a_term_reg[8]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_term_reg[9]_i_2_n_0\,
      I1 => \a_term_reg[9]_i_3_n_0\,
      O => \^a_term_reg[31]\(9),
      S => rptr_a_ex(3)
    );
\a_term_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[9]_i_4_n_0\,
      I1 => \a_term[9]_i_5_n_0\,
      O => \a_term_reg[9]_i_2_n_0\,
      S => rptr_a_ex(2)
    );
\a_term_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_term[9]_i_6_n_0\,
      I1 => \a_term[9]_i_7_n_0\,
      O => \a_term_reg[9]_i_3_n_0\,
      S => rptr_a_ex(2)
    );
\genblk3[1].ram_block_reg_3_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(8),
      I1 => \^b_reg_0\(24),
      I2 => \^b_reg_0\(0),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(0)
    );
\genblk3[1].ram_block_reg_3_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(11),
      I1 => \^b_reg_0\(27),
      I2 => \^b_reg_0\(3),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(3)
    );
\genblk3[1].ram_block_reg_3_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(10),
      I1 => \^b_reg_0\(26),
      I2 => \^b_reg_0\(2),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(2)
    );
\genblk3[1].ram_block_reg_3_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(9),
      I1 => \^b_reg_0\(25),
      I2 => \^b_reg_0\(1),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(1)
    );
\genblk3[1].ram_block_reg_3_1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(12),
      I1 => \^b_reg_0\(28),
      I2 => \^b_reg_0\(4),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(4)
    );
\genblk3[1].ram_block_reg_3_1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(15),
      I1 => \^b_reg_0\(31),
      I2 => \^b_reg_0\(7),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(7)
    );
\genblk3[1].ram_block_reg_3_1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(14),
      I1 => \^b_reg_0\(30),
      I2 => \^b_reg_0\(6),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(6)
    );
\genblk3[1].ram_block_reg_3_1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
        port map (
      I0 => \^b_reg_0\(13),
      I1 => \^b_reg_0\(29),
      I2 => \^b_reg_0\(5),
      I3 => ls_byte_ex,
      I4 => ls_half_ex,
      O => mem_w_data(5)
    );
m_invert_ex2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^b_reg_0\(6),
      I1 => \^b_reg_0\(7),
      I2 => \^b_reg_0\(5),
      I3 => use_imm_ex,
      O => m_invert_ex2_reg
    );
\mem_held_addr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(10),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[11]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[11]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(10)
    );
\mem_held_addr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(9),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[10]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[10]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(9)
    );
\mem_held_addr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(8),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[9]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[9]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(8)
    );
\mem_held_addr[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(7),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[8]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[8]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(7)
    );
\mem_held_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(14),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[15]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[15]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(14)
    );
\mem_held_addr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(13),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[14]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[14]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(13)
    );
\mem_held_addr[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(12),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[13]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[13]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(12)
    );
\mem_held_addr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(11),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[12]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[12]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(11)
    );
\mem_held_addr[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(18),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[19]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[19]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(18)
    );
\mem_held_addr[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(17),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[18]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[18]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(17)
    );
\mem_held_addr[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(16),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[17]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[17]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(16)
    );
\mem_held_addr[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(15),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[16]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[16]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(15)
    );
\mem_held_addr[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(22),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[23]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[23]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(22)
    );
\mem_held_addr[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(21),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[22]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[22]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(21)
    );
\mem_held_addr[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(20),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[21]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[21]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(20)
    );
\mem_held_addr[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(19),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[20]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[20]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(19)
    );
\mem_held_addr[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(26),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[27]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[27]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(26)
    );
\mem_held_addr[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(25),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[26]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[26]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(25)
    );
\mem_held_addr[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(24),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[25]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[25]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(24)
    );
\mem_held_addr[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(23),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[24]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[24]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(23)
    );
\mem_held_addr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(30),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[31]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[31]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(30)
    );
\mem_held_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(29),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[30]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[30]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(29)
    );
\mem_held_addr[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(28),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[29]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[29]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(28)
    );
\mem_held_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(27),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[28]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[28]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(27)
    );
\mem_held_addr[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => pc_mask1_ex,
      O => \^pc_read_ex\(0)
    );
\mem_held_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(2),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[3]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[3]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(2)
    );
\mem_held_addr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(1),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[2]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[2]_i_3_n_0\,
      I5 => a_reg_mask0,
      O => \^v_flag_au_reg\(1)
    );
\mem_held_addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^pc_read_ex\(0),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[1]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[1]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(0)
    );
\mem_held_addr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => c_flag_wf,
      I1 => sel_wf_c,
      I2 => c_flag_mux,
      I3 => use_c_flag_ex,
      I4 => force_c_in_ex,
      O => DI(0)
    );
\mem_held_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(6),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[7]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[7]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(6)
    );
\mem_held_addr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(5),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[6]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[6]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(5)
    );
\mem_held_addr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(4),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[5]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[5]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(4)
    );
\mem_held_addr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => Q(3),
      I1 => au_a_use_pc_ex,
      I2 => \a_term_reg[4]_i_2_n_0\,
      I3 => rptr_a_ex(3),
      I4 => \a_term_reg[4]_i_3_n_0\,
      I5 => zero_a_ex,
      O => \^v_flag_au_reg\(3)
    );
\reg_file_a[15][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(8),
      I1 => \^a_term_reg[31]\(24),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(0),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(0)
    );
\reg_file_a[15][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(9),
      I1 => \^a_term_reg[31]\(25),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(1),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(1)
    );
\reg_file_a[15][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(10),
      I1 => \^a_term_reg[31]\(26),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(2),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(2)
    );
\reg_file_a[15][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(11),
      I1 => \^a_term_reg[31]\(27),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(3),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(3)
    );
\reg_file_a[15][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(12),
      I1 => \^a_term_reg[31]\(28),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(4),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(4)
    );
\reg_file_a[15][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(13),
      I1 => \^a_term_reg[31]\(29),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(5),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(5)
    );
\reg_file_a[15][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(14),
      I1 => \^a_term_reg[31]\(30),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_1_in__0\(6),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(6)
    );
\reg_file_a[15][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(15),
      I1 => \^a_term_reg[31]\(31),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_1_in(0),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(7)
    );
\reg_file_a[15][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(0),
      I1 => \^a_term_reg[31]\(16),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(0),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(8)
    );
\reg_file_a[15][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(1),
      I1 => \^a_term_reg[31]\(17),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(1),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(9)
    );
\reg_file_a[15][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(2),
      I1 => \^a_term_reg[31]\(18),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(2),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(10)
    );
\reg_file_a[15][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(3),
      I1 => \^a_term_reg[31]\(19),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(3),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(11)
    );
\reg_file_a[15][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(4),
      I1 => \^a_term_reg[31]\(20),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(4),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(12)
    );
\reg_file_a[15][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(5),
      I1 => \^a_term_reg[31]\(21),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(5),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(13)
    );
\reg_file_a[15][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(6),
      I1 => \^a_term_reg[31]\(22),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => p_0_in1_in(6),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(14)
    );
\reg_file_a[15][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \^a_term_reg[31]\(7),
      I1 => \^a_term_reg[31]\(23),
      I2 => \swz_ctl_ex_reg[1]\(0),
      I3 => ze_half_wb,
      I4 => \p_0_in__0\(0),
      I5 => \swz_ctl_ex_reg[1]\(1),
      O => mem_r_data_u(15)
    );
\reg_file_a_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[0]_15\(0),
      R => '0'
    );
\reg_file_a_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[0]_15\(10),
      R => '0'
    );
\reg_file_a_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[0]_15\(11),
      R => '0'
    );
\reg_file_a_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[0]_15\(12),
      R => '0'
    );
\reg_file_a_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[0]_15\(13),
      R => '0'
    );
\reg_file_a_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[0]_15\(14),
      R => '0'
    );
\reg_file_a_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[0]_15\(15),
      R => '0'
    );
\reg_file_a_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[0]_15\(16),
      R => '0'
    );
\reg_file_a_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[0]_15\(17),
      R => '0'
    );
\reg_file_a_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[0]_15\(18),
      R => '0'
    );
\reg_file_a_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[0]_15\(19),
      R => '0'
    );
\reg_file_a_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[0]_15\(1),
      R => '0'
    );
\reg_file_a_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[0]_15\(20),
      R => '0'
    );
\reg_file_a_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[0]_15\(21),
      R => '0'
    );
\reg_file_a_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[0]_15\(22),
      R => '0'
    );
\reg_file_a_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[0]_15\(23),
      R => '0'
    );
\reg_file_a_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[0]_15\(24),
      R => '0'
    );
\reg_file_a_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[0]_15\(25),
      R => '0'
    );
\reg_file_a_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[0]_15\(26),
      R => '0'
    );
\reg_file_a_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[0]_15\(27),
      R => '0'
    );
\reg_file_a_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[0]_15\(28),
      R => '0'
    );
\reg_file_a_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[0]_15\(29),
      R => '0'
    );
\reg_file_a_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[0]_15\(2),
      R => '0'
    );
\reg_file_a_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[0]_15\(30),
      R => '0'
    );
\reg_file_a_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[0]_15\(31),
      R => '0'
    );
\reg_file_a_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[0]_15\(3),
      R => '0'
    );
\reg_file_a_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[0]_15\(4),
      R => '0'
    );
\reg_file_a_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[0]_15\(5),
      R => '0'
    );
\reg_file_a_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[0]_15\(6),
      R => '0'
    );
\reg_file_a_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[0]_15\(7),
      R => '0'
    );
\reg_file_a_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[0]_15\(8),
      R => '0'
    );
\reg_file_a_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_6\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[0]_15\(9),
      R => '0'
    );
\reg_file_a_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[10]_5\(0),
      R => '0'
    );
\reg_file_a_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[10]_5\(10),
      R => '0'
    );
\reg_file_a_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[10]_5\(11),
      R => '0'
    );
\reg_file_a_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[10]_5\(12),
      R => '0'
    );
\reg_file_a_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[10]_5\(13),
      R => '0'
    );
\reg_file_a_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[10]_5\(14),
      R => '0'
    );
\reg_file_a_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[10]_5\(15),
      R => '0'
    );
\reg_file_a_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[10]_5\(16),
      R => '0'
    );
\reg_file_a_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[10]_5\(17),
      R => '0'
    );
\reg_file_a_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[10]_5\(18),
      R => '0'
    );
\reg_file_a_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[10]_5\(19),
      R => '0'
    );
\reg_file_a_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[10]_5\(1),
      R => '0'
    );
\reg_file_a_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[10]_5\(20),
      R => '0'
    );
\reg_file_a_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[10]_5\(21),
      R => '0'
    );
\reg_file_a_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[10]_5\(22),
      R => '0'
    );
\reg_file_a_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[10]_5\(23),
      R => '0'
    );
\reg_file_a_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[10]_5\(24),
      R => '0'
    );
\reg_file_a_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[10]_5\(25),
      R => '0'
    );
\reg_file_a_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[10]_5\(26),
      R => '0'
    );
\reg_file_a_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[10]_5\(27),
      R => '0'
    );
\reg_file_a_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[10]_5\(28),
      R => '0'
    );
\reg_file_a_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[10]_5\(29),
      R => '0'
    );
\reg_file_a_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[10]_5\(2),
      R => '0'
    );
\reg_file_a_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[10]_5\(30),
      R => '0'
    );
\reg_file_a_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[10]_5\(31),
      R => '0'
    );
\reg_file_a_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[10]_5\(3),
      R => '0'
    );
\reg_file_a_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[10]_5\(4),
      R => '0'
    );
\reg_file_a_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[10]_5\(5),
      R => '0'
    );
\reg_file_a_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[10]_5\(6),
      R => '0'
    );
\reg_file_a_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[10]_5\(7),
      R => '0'
    );
\reg_file_a_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[10]_5\(8),
      R => '0'
    );
\reg_file_a_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_0\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[10]_5\(9),
      R => '0'
    );
\reg_file_a_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[11]_4\(0),
      R => '0'
    );
\reg_file_a_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[11]_4\(10),
      R => '0'
    );
\reg_file_a_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[11]_4\(11),
      R => '0'
    );
\reg_file_a_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[11]_4\(12),
      R => '0'
    );
\reg_file_a_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[11]_4\(13),
      R => '0'
    );
\reg_file_a_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[11]_4\(14),
      R => '0'
    );
\reg_file_a_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[11]_4\(15),
      R => '0'
    );
\reg_file_a_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[11]_4\(16),
      R => '0'
    );
\reg_file_a_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[11]_4\(17),
      R => '0'
    );
\reg_file_a_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[11]_4\(18),
      R => '0'
    );
\reg_file_a_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[11]_4\(19),
      R => '0'
    );
\reg_file_a_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[11]_4\(1),
      R => '0'
    );
\reg_file_a_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[11]_4\(20),
      R => '0'
    );
\reg_file_a_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[11]_4\(21),
      R => '0'
    );
\reg_file_a_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[11]_4\(22),
      R => '0'
    );
\reg_file_a_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[11]_4\(23),
      R => '0'
    );
\reg_file_a_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[11]_4\(24),
      R => '0'
    );
\reg_file_a_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[11]_4\(25),
      R => '0'
    );
\reg_file_a_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[11]_4\(26),
      R => '0'
    );
\reg_file_a_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[11]_4\(27),
      R => '0'
    );
\reg_file_a_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[11]_4\(28),
      R => '0'
    );
\reg_file_a_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[11]_4\(29),
      R => '0'
    );
\reg_file_a_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[11]_4\(2),
      R => '0'
    );
\reg_file_a_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[11]_4\(30),
      R => '0'
    );
\reg_file_a_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[11]_4\(31),
      R => '0'
    );
\reg_file_a_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[11]_4\(3),
      R => '0'
    );
\reg_file_a_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[11]_4\(4),
      R => '0'
    );
\reg_file_a_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[11]_4\(5),
      R => '0'
    );
\reg_file_a_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[11]_4\(6),
      R => '0'
    );
\reg_file_a_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[11]_4\(7),
      R => '0'
    );
\reg_file_a_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[11]_4\(8),
      R => '0'
    );
\reg_file_a_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_0\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[11]_4\(9),
      R => '0'
    );
\reg_file_a_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[12]_3\(0),
      R => '0'
    );
\reg_file_a_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[12]_3\(10),
      R => '0'
    );
\reg_file_a_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[12]_3\(11),
      R => '0'
    );
\reg_file_a_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[12]_3\(12),
      R => '0'
    );
\reg_file_a_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[12]_3\(13),
      R => '0'
    );
\reg_file_a_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[12]_3\(14),
      R => '0'
    );
\reg_file_a_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[12]_3\(15),
      R => '0'
    );
\reg_file_a_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[12]_3\(16),
      R => '0'
    );
\reg_file_a_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[12]_3\(17),
      R => '0'
    );
\reg_file_a_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[12]_3\(18),
      R => '0'
    );
\reg_file_a_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[12]_3\(19),
      R => '0'
    );
\reg_file_a_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[12]_3\(1),
      R => '0'
    );
\reg_file_a_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[12]_3\(20),
      R => '0'
    );
\reg_file_a_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[12]_3\(21),
      R => '0'
    );
\reg_file_a_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[12]_3\(22),
      R => '0'
    );
\reg_file_a_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[12]_3\(23),
      R => '0'
    );
\reg_file_a_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[12]_3\(24),
      R => '0'
    );
\reg_file_a_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[12]_3\(25),
      R => '0'
    );
\reg_file_a_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[12]_3\(26),
      R => '0'
    );
\reg_file_a_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[12]_3\(27),
      R => '0'
    );
\reg_file_a_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[12]_3\(28),
      R => '0'
    );
\reg_file_a_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[12]_3\(29),
      R => '0'
    );
\reg_file_a_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[12]_3\(2),
      R => '0'
    );
\reg_file_a_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[12]_3\(30),
      R => '0'
    );
\reg_file_a_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[12]_3\(31),
      R => '0'
    );
\reg_file_a_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[12]_3\(3),
      R => '0'
    );
\reg_file_a_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[12]_3\(4),
      R => '0'
    );
\reg_file_a_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[12]_3\(5),
      R => '0'
    );
\reg_file_a_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[12]_3\(6),
      R => '0'
    );
\reg_file_a_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[12]_3\(7),
      R => '0'
    );
\reg_file_a_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[12]_3\(8),
      R => '0'
    );
\reg_file_a_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[12]_3\(9),
      R => '0'
    );
\reg_file_a_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[13]_2\(0),
      R => '0'
    );
\reg_file_a_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[13]_2\(10),
      R => '0'
    );
\reg_file_a_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[13]_2\(11),
      R => '0'
    );
\reg_file_a_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[13]_2\(12),
      R => '0'
    );
\reg_file_a_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[13]_2\(13),
      R => '0'
    );
\reg_file_a_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[13]_2\(14),
      R => '0'
    );
\reg_file_a_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[13]_2\(15),
      R => '0'
    );
\reg_file_a_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[13]_2\(16),
      R => '0'
    );
\reg_file_a_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[13]_2\(17),
      R => '0'
    );
\reg_file_a_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[13]_2\(18),
      R => '0'
    );
\reg_file_a_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[13]_2\(19),
      R => '0'
    );
\reg_file_a_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[13]_2\(1),
      R => '0'
    );
\reg_file_a_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[13]_2\(20),
      R => '0'
    );
\reg_file_a_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[13]_2\(21),
      R => '0'
    );
\reg_file_a_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[13]_2\(22),
      R => '0'
    );
\reg_file_a_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[13]_2\(23),
      R => '0'
    );
\reg_file_a_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[13]_2\(24),
      R => '0'
    );
\reg_file_a_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[13]_2\(25),
      R => '0'
    );
\reg_file_a_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[13]_2\(26),
      R => '0'
    );
\reg_file_a_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[13]_2\(27),
      R => '0'
    );
\reg_file_a_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[13]_2\(28),
      R => '0'
    );
\reg_file_a_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[13]_2\(29),
      R => '0'
    );
\reg_file_a_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[13]_2\(2),
      R => '0'
    );
\reg_file_a_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[13]_2\(30),
      R => '0'
    );
\reg_file_a_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[13]_2\(31),
      R => '0'
    );
\reg_file_a_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[13]_2\(3),
      R => '0'
    );
\reg_file_a_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[13]_2\(4),
      R => '0'
    );
\reg_file_a_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[13]_2\(5),
      R => '0'
    );
\reg_file_a_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[13]_2\(6),
      R => '0'
    );
\reg_file_a_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[13]_2\(7),
      R => '0'
    );
\reg_file_a_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[13]_2\(8),
      R => '0'
    );
\reg_file_a_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[13]_2\(9),
      R => '0'
    );
\reg_file_a_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[14]_1\(0),
      R => '0'
    );
\reg_file_a_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[14]_1\(10),
      R => '0'
    );
\reg_file_a_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[14]_1\(11),
      R => '0'
    );
\reg_file_a_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[14]_1\(12),
      R => '0'
    );
\reg_file_a_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[14]_1\(13),
      R => '0'
    );
\reg_file_a_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[14]_1\(14),
      R => '0'
    );
\reg_file_a_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[14]_1\(15),
      R => '0'
    );
\reg_file_a_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[14]_1\(16),
      R => '0'
    );
\reg_file_a_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[14]_1\(17),
      R => '0'
    );
\reg_file_a_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[14]_1\(18),
      R => '0'
    );
\reg_file_a_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[14]_1\(19),
      R => '0'
    );
\reg_file_a_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[14]_1\(1),
      R => '0'
    );
\reg_file_a_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[14]_1\(20),
      R => '0'
    );
\reg_file_a_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[14]_1\(21),
      R => '0'
    );
\reg_file_a_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[14]_1\(22),
      R => '0'
    );
\reg_file_a_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[14]_1\(23),
      R => '0'
    );
\reg_file_a_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[14]_1\(24),
      R => '0'
    );
\reg_file_a_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[14]_1\(25),
      R => '0'
    );
\reg_file_a_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[14]_1\(26),
      R => '0'
    );
\reg_file_a_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[14]_1\(27),
      R => '0'
    );
\reg_file_a_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[14]_1\(28),
      R => '0'
    );
\reg_file_a_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[14]_1\(29),
      R => '0'
    );
\reg_file_a_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[14]_1\(2),
      R => '0'
    );
\reg_file_a_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[14]_1\(30),
      R => '0'
    );
\reg_file_a_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[14]_1\(31),
      R => '0'
    );
\reg_file_a_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[14]_1\(3),
      R => '0'
    );
\reg_file_a_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[14]_1\(4),
      R => '0'
    );
\reg_file_a_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[14]_1\(5),
      R => '0'
    );
\reg_file_a_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[14]_1\(6),
      R => '0'
    );
\reg_file_a_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[14]_1\(7),
      R => '0'
    );
\reg_file_a_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[14]_1\(8),
      R => '0'
    );
\reg_file_a_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[14]_1\(9),
      R => '0'
    );
\reg_file_a_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[15]_0\(0),
      R => '0'
    );
\reg_file_a_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[15]_0\(10),
      R => '0'
    );
\reg_file_a_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[15]_0\(11),
      R => '0'
    );
\reg_file_a_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[15]_0\(12),
      R => '0'
    );
\reg_file_a_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[15]_0\(13),
      R => '0'
    );
\reg_file_a_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[15]_0\(14),
      R => '0'
    );
\reg_file_a_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[15]_0\(15),
      R => '0'
    );
\reg_file_a_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[15]_0\(16),
      R => '0'
    );
\reg_file_a_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[15]_0\(17),
      R => '0'
    );
\reg_file_a_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[15]_0\(18),
      R => '0'
    );
\reg_file_a_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[15]_0\(19),
      R => '0'
    );
\reg_file_a_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[15]_0\(1),
      R => '0'
    );
\reg_file_a_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[15]_0\(20),
      R => '0'
    );
\reg_file_a_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[15]_0\(21),
      R => '0'
    );
\reg_file_a_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[15]_0\(22),
      R => '0'
    );
\reg_file_a_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[15]_0\(23),
      R => '0'
    );
\reg_file_a_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[15]_0\(24),
      R => '0'
    );
\reg_file_a_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[15]_0\(25),
      R => '0'
    );
\reg_file_a_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[15]_0\(26),
      R => '0'
    );
\reg_file_a_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[15]_0\(27),
      R => '0'
    );
\reg_file_a_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[15]_0\(28),
      R => '0'
    );
\reg_file_a_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[15]_0\(29),
      R => '0'
    );
\reg_file_a_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[15]_0\(2),
      R => '0'
    );
\reg_file_a_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[15]_0\(30),
      R => '0'
    );
\reg_file_a_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[15]_0\(31),
      R => '0'
    );
\reg_file_a_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[15]_0\(3),
      R => '0'
    );
\reg_file_a_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[15]_0\(4),
      R => '0'
    );
\reg_file_a_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[15]_0\(5),
      R => '0'
    );
\reg_file_a_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[15]_0\(6),
      R => '0'
    );
\reg_file_a_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[15]_0\(7),
      R => '0'
    );
\reg_file_a_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[15]_0\(8),
      R => '0'
    );
\reg_file_a_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => E(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[15]_0\(9),
      R => '0'
    );
\reg_file_a_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[1]_14\(0),
      R => '0'
    );
\reg_file_a_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[1]_14\(10),
      R => '0'
    );
\reg_file_a_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[1]_14\(11),
      R => '0'
    );
\reg_file_a_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[1]_14\(12),
      R => '0'
    );
\reg_file_a_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[1]_14\(13),
      R => '0'
    );
\reg_file_a_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[1]_14\(14),
      R => '0'
    );
\reg_file_a_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[1]_14\(15),
      R => '0'
    );
\reg_file_a_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[1]_14\(16),
      R => '0'
    );
\reg_file_a_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[1]_14\(17),
      R => '0'
    );
\reg_file_a_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[1]_14\(18),
      R => '0'
    );
\reg_file_a_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[1]_14\(19),
      R => '0'
    );
\reg_file_a_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[1]_14\(1),
      R => '0'
    );
\reg_file_a_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[1]_14\(20),
      R => '0'
    );
\reg_file_a_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[1]_14\(21),
      R => '0'
    );
\reg_file_a_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[1]_14\(22),
      R => '0'
    );
\reg_file_a_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[1]_14\(23),
      R => '0'
    );
\reg_file_a_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[1]_14\(24),
      R => '0'
    );
\reg_file_a_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[1]_14\(25),
      R => '0'
    );
\reg_file_a_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[1]_14\(26),
      R => '0'
    );
\reg_file_a_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[1]_14\(27),
      R => '0'
    );
\reg_file_a_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[1]_14\(28),
      R => '0'
    );
\reg_file_a_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[1]_14\(29),
      R => '0'
    );
\reg_file_a_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[1]_14\(2),
      R => '0'
    );
\reg_file_a_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[1]_14\(30),
      R => '0'
    );
\reg_file_a_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[1]_14\(31),
      R => '0'
    );
\reg_file_a_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[1]_14\(3),
      R => '0'
    );
\reg_file_a_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[1]_14\(4),
      R => '0'
    );
\reg_file_a_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[1]_14\(5),
      R => '0'
    );
\reg_file_a_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[1]_14\(6),
      R => '0'
    );
\reg_file_a_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[1]_14\(7),
      R => '0'
    );
\reg_file_a_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[1]_14\(8),
      R => '0'
    );
\reg_file_a_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_5\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[1]_14\(9),
      R => '0'
    );
\reg_file_a_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[2]_13\(0),
      R => '0'
    );
\reg_file_a_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[2]_13\(10),
      R => '0'
    );
\reg_file_a_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[2]_13\(11),
      R => '0'
    );
\reg_file_a_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[2]_13\(12),
      R => '0'
    );
\reg_file_a_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[2]_13\(13),
      R => '0'
    );
\reg_file_a_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[2]_13\(14),
      R => '0'
    );
\reg_file_a_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[2]_13\(15),
      R => '0'
    );
\reg_file_a_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[2]_13\(16),
      R => '0'
    );
\reg_file_a_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[2]_13\(17),
      R => '0'
    );
\reg_file_a_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[2]_13\(18),
      R => '0'
    );
\reg_file_a_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[2]_13\(19),
      R => '0'
    );
\reg_file_a_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[2]_13\(1),
      R => '0'
    );
\reg_file_a_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[2]_13\(20),
      R => '0'
    );
\reg_file_a_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[2]_13\(21),
      R => '0'
    );
\reg_file_a_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[2]_13\(22),
      R => '0'
    );
\reg_file_a_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[2]_13\(23),
      R => '0'
    );
\reg_file_a_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[2]_13\(24),
      R => '0'
    );
\reg_file_a_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[2]_13\(25),
      R => '0'
    );
\reg_file_a_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[2]_13\(26),
      R => '0'
    );
\reg_file_a_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[2]_13\(27),
      R => '0'
    );
\reg_file_a_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[2]_13\(28),
      R => '0'
    );
\reg_file_a_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[2]_13\(29),
      R => '0'
    );
\reg_file_a_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[2]_13\(2),
      R => '0'
    );
\reg_file_a_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[2]_13\(30),
      R => '0'
    );
\reg_file_a_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[2]_13\(31),
      R => '0'
    );
\reg_file_a_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[2]_13\(3),
      R => '0'
    );
\reg_file_a_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[2]_13\(4),
      R => '0'
    );
\reg_file_a_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[2]_13\(5),
      R => '0'
    );
\reg_file_a_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[2]_13\(6),
      R => '0'
    );
\reg_file_a_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[2]_13\(7),
      R => '0'
    );
\reg_file_a_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[2]_13\(8),
      R => '0'
    );
\reg_file_a_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[0]\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[2]_13\(9),
      R => '0'
    );
\reg_file_a_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[3]_12\(0),
      R => '0'
    );
\reg_file_a_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[3]_12\(10),
      R => '0'
    );
\reg_file_a_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[3]_12\(11),
      R => '0'
    );
\reg_file_a_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[3]_12\(12),
      R => '0'
    );
\reg_file_a_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[3]_12\(13),
      R => '0'
    );
\reg_file_a_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[3]_12\(14),
      R => '0'
    );
\reg_file_a_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[3]_12\(15),
      R => '0'
    );
\reg_file_a_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[3]_12\(16),
      R => '0'
    );
\reg_file_a_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[3]_12\(17),
      R => '0'
    );
\reg_file_a_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[3]_12\(18),
      R => '0'
    );
\reg_file_a_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[3]_12\(19),
      R => '0'
    );
\reg_file_a_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[3]_12\(1),
      R => '0'
    );
\reg_file_a_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[3]_12\(20),
      R => '0'
    );
\reg_file_a_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[3]_12\(21),
      R => '0'
    );
\reg_file_a_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[3]_12\(22),
      R => '0'
    );
\reg_file_a_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[3]_12\(23),
      R => '0'
    );
\reg_file_a_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[3]_12\(24),
      R => '0'
    );
\reg_file_a_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[3]_12\(25),
      R => '0'
    );
\reg_file_a_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[3]_12\(26),
      R => '0'
    );
\reg_file_a_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[3]_12\(27),
      R => '0'
    );
\reg_file_a_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[3]_12\(28),
      R => '0'
    );
\reg_file_a_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[3]_12\(29),
      R => '0'
    );
\reg_file_a_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[3]_12\(2),
      R => '0'
    );
\reg_file_a_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[3]_12\(30),
      R => '0'
    );
\reg_file_a_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[3]_12\(31),
      R => '0'
    );
\reg_file_a_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[3]_12\(3),
      R => '0'
    );
\reg_file_a_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[3]_12\(4),
      R => '0'
    );
\reg_file_a_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[3]_12\(5),
      R => '0'
    );
\reg_file_a_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[3]_12\(6),
      R => '0'
    );
\reg_file_a_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[3]_12\(7),
      R => '0'
    );
\reg_file_a_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[3]_12\(8),
      R => '0'
    );
\reg_file_a_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_4\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[3]_12\(9),
      R => '0'
    );
\reg_file_a_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[4]_11\(0),
      R => '0'
    );
\reg_file_a_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[4]_11\(10),
      R => '0'
    );
\reg_file_a_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[4]_11\(11),
      R => '0'
    );
\reg_file_a_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[4]_11\(12),
      R => '0'
    );
\reg_file_a_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[4]_11\(13),
      R => '0'
    );
\reg_file_a_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[4]_11\(14),
      R => '0'
    );
\reg_file_a_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[4]_11\(15),
      R => '0'
    );
\reg_file_a_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[4]_11\(16),
      R => '0'
    );
\reg_file_a_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[4]_11\(17),
      R => '0'
    );
\reg_file_a_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[4]_11\(18),
      R => '0'
    );
\reg_file_a_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[4]_11\(19),
      R => '0'
    );
\reg_file_a_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[4]_11\(1),
      R => '0'
    );
\reg_file_a_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[4]_11\(20),
      R => '0'
    );
\reg_file_a_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[4]_11\(21),
      R => '0'
    );
\reg_file_a_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[4]_11\(22),
      R => '0'
    );
\reg_file_a_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[4]_11\(23),
      R => '0'
    );
\reg_file_a_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[4]_11\(24),
      R => '0'
    );
\reg_file_a_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[4]_11\(25),
      R => '0'
    );
\reg_file_a_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[4]_11\(26),
      R => '0'
    );
\reg_file_a_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[4]_11\(27),
      R => '0'
    );
\reg_file_a_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[4]_11\(28),
      R => '0'
    );
\reg_file_a_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[4]_11\(29),
      R => '0'
    );
\reg_file_a_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[4]_11\(2),
      R => '0'
    );
\reg_file_a_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[4]_11\(30),
      R => '0'
    );
\reg_file_a_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[4]_11\(31),
      R => '0'
    );
\reg_file_a_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[4]_11\(3),
      R => '0'
    );
\reg_file_a_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[4]_11\(4),
      R => '0'
    );
\reg_file_a_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[4]_11\(5),
      R => '0'
    );
\reg_file_a_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[4]_11\(6),
      R => '0'
    );
\reg_file_a_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[4]_11\(7),
      R => '0'
    );
\reg_file_a_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[4]_11\(8),
      R => '0'
    );
\reg_file_a_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_3\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[4]_11\(9),
      R => '0'
    );
\reg_file_a_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[5]_10\(0),
      R => '0'
    );
\reg_file_a_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[5]_10\(10),
      R => '0'
    );
\reg_file_a_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[5]_10\(11),
      R => '0'
    );
\reg_file_a_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[5]_10\(12),
      R => '0'
    );
\reg_file_a_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[5]_10\(13),
      R => '0'
    );
\reg_file_a_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[5]_10\(14),
      R => '0'
    );
\reg_file_a_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[5]_10\(15),
      R => '0'
    );
\reg_file_a_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[5]_10\(16),
      R => '0'
    );
\reg_file_a_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[5]_10\(17),
      R => '0'
    );
\reg_file_a_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[5]_10\(18),
      R => '0'
    );
\reg_file_a_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[5]_10\(19),
      R => '0'
    );
\reg_file_a_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[5]_10\(1),
      R => '0'
    );
\reg_file_a_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[5]_10\(20),
      R => '0'
    );
\reg_file_a_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[5]_10\(21),
      R => '0'
    );
\reg_file_a_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[5]_10\(22),
      R => '0'
    );
\reg_file_a_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[5]_10\(23),
      R => '0'
    );
\reg_file_a_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[5]_10\(24),
      R => '0'
    );
\reg_file_a_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[5]_10\(25),
      R => '0'
    );
\reg_file_a_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[5]_10\(26),
      R => '0'
    );
\reg_file_a_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[5]_10\(27),
      R => '0'
    );
\reg_file_a_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[5]_10\(28),
      R => '0'
    );
\reg_file_a_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[5]_10\(29),
      R => '0'
    );
\reg_file_a_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[5]_10\(2),
      R => '0'
    );
\reg_file_a_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[5]_10\(30),
      R => '0'
    );
\reg_file_a_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[5]_10\(31),
      R => '0'
    );
\reg_file_a_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[5]_10\(3),
      R => '0'
    );
\reg_file_a_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[5]_10\(4),
      R => '0'
    );
\reg_file_a_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[5]_10\(5),
      R => '0'
    );
\reg_file_a_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[5]_10\(6),
      R => '0'
    );
\reg_file_a_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[5]_10\(7),
      R => '0'
    );
\reg_file_a_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[5]_10\(8),
      R => '0'
    );
\reg_file_a_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_1\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[5]_10\(9),
      R => '0'
    );
\reg_file_a_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[6]_9\(0),
      R => '0'
    );
\reg_file_a_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[6]_9\(10),
      R => '0'
    );
\reg_file_a_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[6]_9\(11),
      R => '0'
    );
\reg_file_a_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[6]_9\(12),
      R => '0'
    );
\reg_file_a_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[6]_9\(13),
      R => '0'
    );
\reg_file_a_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[6]_9\(14),
      R => '0'
    );
\reg_file_a_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[6]_9\(15),
      R => '0'
    );
\reg_file_a_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[6]_9\(16),
      R => '0'
    );
\reg_file_a_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[6]_9\(17),
      R => '0'
    );
\reg_file_a_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[6]_9\(18),
      R => '0'
    );
\reg_file_a_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[6]_9\(19),
      R => '0'
    );
\reg_file_a_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[6]_9\(1),
      R => '0'
    );
\reg_file_a_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[6]_9\(20),
      R => '0'
    );
\reg_file_a_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[6]_9\(21),
      R => '0'
    );
\reg_file_a_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[6]_9\(22),
      R => '0'
    );
\reg_file_a_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[6]_9\(23),
      R => '0'
    );
\reg_file_a_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[6]_9\(24),
      R => '0'
    );
\reg_file_a_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[6]_9\(25),
      R => '0'
    );
\reg_file_a_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[6]_9\(26),
      R => '0'
    );
\reg_file_a_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[6]_9\(27),
      R => '0'
    );
\reg_file_a_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[6]_9\(28),
      R => '0'
    );
\reg_file_a_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[6]_9\(29),
      R => '0'
    );
\reg_file_a_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[6]_9\(2),
      R => '0'
    );
\reg_file_a_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[6]_9\(30),
      R => '0'
    );
\reg_file_a_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[6]_9\(31),
      R => '0'
    );
\reg_file_a_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[6]_9\(3),
      R => '0'
    );
\reg_file_a_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[6]_9\(4),
      R => '0'
    );
\reg_file_a_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[6]_9\(5),
      R => '0'
    );
\reg_file_a_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[6]_9\(6),
      R => '0'
    );
\reg_file_a_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[6]_9\(7),
      R => '0'
    );
\reg_file_a_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[6]_9\(8),
      R => '0'
    );
\reg_file_a_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[2]_0\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[6]_9\(9),
      R => '0'
    );
\reg_file_a_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[7]_8\(0),
      R => '0'
    );
\reg_file_a_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[7]_8\(10),
      R => '0'
    );
\reg_file_a_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[7]_8\(11),
      R => '0'
    );
\reg_file_a_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[7]_8\(12),
      R => '0'
    );
\reg_file_a_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[7]_8\(13),
      R => '0'
    );
\reg_file_a_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[7]_8\(14),
      R => '0'
    );
\reg_file_a_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[7]_8\(15),
      R => '0'
    );
\reg_file_a_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[7]_8\(16),
      R => '0'
    );
\reg_file_a_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[7]_8\(17),
      R => '0'
    );
\reg_file_a_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[7]_8\(18),
      R => '0'
    );
\reg_file_a_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[7]_8\(19),
      R => '0'
    );
\reg_file_a_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[7]_8\(1),
      R => '0'
    );
\reg_file_a_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[7]_8\(20),
      R => '0'
    );
\reg_file_a_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[7]_8\(21),
      R => '0'
    );
\reg_file_a_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[7]_8\(22),
      R => '0'
    );
\reg_file_a_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[7]_8\(23),
      R => '0'
    );
\reg_file_a_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[7]_8\(24),
      R => '0'
    );
\reg_file_a_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[7]_8\(25),
      R => '0'
    );
\reg_file_a_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[7]_8\(26),
      R => '0'
    );
\reg_file_a_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[7]_8\(27),
      R => '0'
    );
\reg_file_a_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[7]_8\(28),
      R => '0'
    );
\reg_file_a_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[7]_8\(29),
      R => '0'
    );
\reg_file_a_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[7]_8\(2),
      R => '0'
    );
\reg_file_a_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[7]_8\(30),
      R => '0'
    );
\reg_file_a_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[7]_8\(31),
      R => '0'
    );
\reg_file_a_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[7]_8\(3),
      R => '0'
    );
\reg_file_a_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[7]_8\(4),
      R => '0'
    );
\reg_file_a_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[7]_8\(5),
      R => '0'
    );
\reg_file_a_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[7]_8\(6),
      R => '0'
    );
\reg_file_a_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[7]_8\(7),
      R => '0'
    );
\reg_file_a_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[7]_8\(8),
      R => '0'
    );
\reg_file_a_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_2\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[7]_8\(9),
      R => '0'
    );
\reg_file_a_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[8]_7\(0),
      R => '0'
    );
\reg_file_a_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[8]_7\(10),
      R => '0'
    );
\reg_file_a_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[8]_7\(11),
      R => '0'
    );
\reg_file_a_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[8]_7\(12),
      R => '0'
    );
\reg_file_a_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[8]_7\(13),
      R => '0'
    );
\reg_file_a_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[8]_7\(14),
      R => '0'
    );
\reg_file_a_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[8]_7\(15),
      R => '0'
    );
\reg_file_a_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[8]_7\(16),
      R => '0'
    );
\reg_file_a_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[8]_7\(17),
      R => '0'
    );
\reg_file_a_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[8]_7\(18),
      R => '0'
    );
\reg_file_a_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[8]_7\(19),
      R => '0'
    );
\reg_file_a_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[8]_7\(1),
      R => '0'
    );
\reg_file_a_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[8]_7\(20),
      R => '0'
    );
\reg_file_a_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[8]_7\(21),
      R => '0'
    );
\reg_file_a_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[8]_7\(22),
      R => '0'
    );
\reg_file_a_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[8]_7\(23),
      R => '0'
    );
\reg_file_a_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[8]_7\(24),
      R => '0'
    );
\reg_file_a_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[8]_7\(25),
      R => '0'
    );
\reg_file_a_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[8]_7\(26),
      R => '0'
    );
\reg_file_a_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[8]_7\(27),
      R => '0'
    );
\reg_file_a_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[8]_7\(28),
      R => '0'
    );
\reg_file_a_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[8]_7\(29),
      R => '0'
    );
\reg_file_a_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[8]_7\(2),
      R => '0'
    );
\reg_file_a_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[8]_7\(30),
      R => '0'
    );
\reg_file_a_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[8]_7\(31),
      R => '0'
    );
\reg_file_a_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[8]_7\(3),
      R => '0'
    );
\reg_file_a_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[8]_7\(4),
      R => '0'
    );
\reg_file_a_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[8]_7\(5),
      R => '0'
    );
\reg_file_a_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[8]_7\(6),
      R => '0'
    );
\reg_file_a_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[8]_7\(7),
      R => '0'
    );
\reg_file_a_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[8]_7\(8),
      R => '0'
    );
\reg_file_a_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[1]_1\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[8]_7\(9),
      R => '0'
    );
\reg_file_a_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(0),
      Q => \reg_file_a_reg[9]_6\(0),
      R => '0'
    );
\reg_file_a_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(10),
      Q => \reg_file_a_reg[9]_6\(10),
      R => '0'
    );
\reg_file_a_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(11),
      Q => \reg_file_a_reg[9]_6\(11),
      R => '0'
    );
\reg_file_a_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(12),
      Q => \reg_file_a_reg[9]_6\(12),
      R => '0'
    );
\reg_file_a_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(13),
      Q => \reg_file_a_reg[9]_6\(13),
      R => '0'
    );
\reg_file_a_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(14),
      Q => \reg_file_a_reg[9]_6\(14),
      R => '0'
    );
\reg_file_a_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(15),
      Q => \reg_file_a_reg[9]_6\(15),
      R => '0'
    );
\reg_file_a_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(16),
      Q => \reg_file_a_reg[9]_6\(16),
      R => '0'
    );
\reg_file_a_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(17),
      Q => \reg_file_a_reg[9]_6\(17),
      R => '0'
    );
\reg_file_a_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(18),
      Q => \reg_file_a_reg[9]_6\(18),
      R => '0'
    );
\reg_file_a_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(19),
      Q => \reg_file_a_reg[9]_6\(19),
      R => '0'
    );
\reg_file_a_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(1),
      Q => \reg_file_a_reg[9]_6\(1),
      R => '0'
    );
\reg_file_a_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(20),
      Q => \reg_file_a_reg[9]_6\(20),
      R => '0'
    );
\reg_file_a_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(21),
      Q => \reg_file_a_reg[9]_6\(21),
      R => '0'
    );
\reg_file_a_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(22),
      Q => \reg_file_a_reg[9]_6\(22),
      R => '0'
    );
\reg_file_a_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(23),
      Q => \reg_file_a_reg[9]_6\(23),
      R => '0'
    );
\reg_file_a_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(24),
      Q => \reg_file_a_reg[9]_6\(24),
      R => '0'
    );
\reg_file_a_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(25),
      Q => \reg_file_a_reg[9]_6\(25),
      R => '0'
    );
\reg_file_a_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(26),
      Q => \reg_file_a_reg[9]_6\(26),
      R => '0'
    );
\reg_file_a_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(27),
      Q => \reg_file_a_reg[9]_6\(27),
      R => '0'
    );
\reg_file_a_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(28),
      Q => \reg_file_a_reg[9]_6\(28),
      R => '0'
    );
\reg_file_a_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(29),
      Q => \reg_file_a_reg[9]_6\(29),
      R => '0'
    );
\reg_file_a_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(2),
      Q => \reg_file_a_reg[9]_6\(2),
      R => '0'
    );
\reg_file_a_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(30),
      Q => \reg_file_a_reg[9]_6\(30),
      R => '0'
    );
\reg_file_a_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(31),
      Q => \reg_file_a_reg[9]_6\(31),
      R => '0'
    );
\reg_file_a_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(3),
      Q => \reg_file_a_reg[9]_6\(3),
      R => '0'
    );
\reg_file_a_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(4),
      Q => \reg_file_a_reg[9]_6\(4),
      R => '0'
    );
\reg_file_a_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(5),
      Q => \reg_file_a_reg[9]_6\(5),
      R => '0'
    );
\reg_file_a_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(6),
      Q => \reg_file_a_reg[9]_6\(6),
      R => '0'
    );
\reg_file_a_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(7),
      Q => \reg_file_a_reg[9]_6\(7),
      R => '0'
    );
\reg_file_a_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(8),
      Q => \reg_file_a_reg[9]_6\(8),
      R => '0'
    );
\reg_file_a_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => \wptr_ex_reg[3]_1\(0),
      D => rf_wdata(9),
      Q => \reg_file_a_reg[9]_6\(9),
      R => '0'
    );
reg_file_b_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(1 downto 0),
      DIB(1 downto 0) => rf_wdata(3 downto 2),
      DIC(1 downto 0) => rf_wdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(1 downto 0),
      DOB(1 downto 0) => \^b_reg_0\(3 downto 2),
      DOC(1 downto 0) => \^b_reg_0\(5 downto 4),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
reg_file_b_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(13 downto 12),
      DIB(1 downto 0) => rf_wdata(15 downto 14),
      DIC(1 downto 0) => rf_wdata(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(13 downto 12),
      DOB(1 downto 0) => \^b_reg_0\(15 downto 14),
      DOC(1 downto 0) => \^b_reg_0\(17 downto 16),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
reg_file_b_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(19 downto 18),
      DIB(1 downto 0) => rf_wdata(21 downto 20),
      DIC(1 downto 0) => rf_wdata(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(19 downto 18),
      DOB(1 downto 0) => \^b_reg_0\(21 downto 20),
      DOC(1 downto 0) => \^b_reg_0\(23 downto 22),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
reg_file_b_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(25 downto 24),
      DIB(1 downto 0) => rf_wdata(27 downto 26),
      DIC(1 downto 0) => rf_wdata(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(25 downto 24),
      DOB(1 downto 0) => \^b_reg_0\(27 downto 26),
      DOC(1 downto 0) => \^b_reg_0\(29 downto 28),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
reg_file_b_reg_0_15_30_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(31 downto 30),
      DOB(1 downto 0) => NLW_reg_file_b_reg_0_15_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_reg_file_b_reg_0_15_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
reg_file_b_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_b_ex(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_ex(3 downto 0),
      DIA(1 downto 0) => rf_wdata(7 downto 6),
      DIB(1 downto 0) => rf_wdata(9 downto 8),
      DIC(1 downto 0) => rf_wdata(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^b_reg_0\(7 downto 6),
      DOB(1 downto 0) => \^b_reg_0\(9 downto 8),
      DOC(1 downto 0) => \^b_reg_0\(11 downto 10),
      DOD(1 downto 0) => NLW_reg_file_b_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => HCLK,
      WE => w_enable_ex
    );
\rot3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(4),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(0),
      I3 => rot1(12),
      I4 => rot1(8),
      I5 => \shift_op_reg[1]\,
      O => D(0)
    );
\rot3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(14),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(10),
      I3 => rot1(22),
      I4 => rot1(18),
      I5 => \shift_op_reg[1]\,
      O => D(10)
    );
\rot3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(15),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(11),
      I3 => rot1(23),
      I4 => rot1(19),
      I5 => \shift_op_reg[1]\,
      O => D(11)
    );
\rot3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(16),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(12),
      I3 => rot1(24),
      I4 => rot1(20),
      I5 => \shift_op_reg[1]\,
      O => D(12)
    );
\rot3[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(14),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(12),
      O => rot1(12)
    );
\rot3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(17),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(13),
      I3 => rot1(25),
      I4 => rot1(21),
      I5 => \shift_op_reg[1]\,
      O => D(13)
    );
\rot3[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(15),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(13),
      O => rot1(13)
    );
\rot3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(18),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(14),
      I3 => rot1(26),
      I4 => rot1(22),
      I5 => \shift_op_reg[1]\,
      O => D(14)
    );
\rot3[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(16),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(14),
      O => rot1(14)
    );
\rot3[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(15),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(14),
      O => rot0(14)
    );
\rot3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(19),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(15),
      I3 => rot1(27),
      I4 => rot1(23),
      I5 => \shift_op_reg[1]\,
      O => D(15)
    );
\rot3[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(17),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(15),
      O => rot1(15)
    );
\rot3[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(16),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(15),
      O => rot0(15)
    );
\rot3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(20),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(16),
      I3 => rot1(28),
      I4 => rot1(24),
      I5 => \shift_op_reg[1]\,
      O => D(16)
    );
\rot3[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(18),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(16),
      O => rot1(16)
    );
\rot3[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(17),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(16),
      O => rot0(16)
    );
\rot3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(21),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(17),
      I3 => rot1(29),
      I4 => rot1(25),
      I5 => \shift_op_reg[1]\,
      O => D(17)
    );
\rot3[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(19),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(17),
      O => rot1(17)
    );
\rot3[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(18),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(17),
      O => rot0(17)
    );
\rot3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(22),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(18),
      I3 => rot1(30),
      I4 => rot1(26),
      I5 => \shift_op_reg[1]\,
      O => D(18)
    );
\rot3[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(20),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(18),
      O => rot1(18)
    );
\rot3[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(19),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(18),
      O => rot0(18)
    );
\rot3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(23),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(19),
      I3 => rot1(31),
      I4 => rot1(27),
      I5 => \shift_op_reg[1]\,
      O => D(19)
    );
\rot3[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(21),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(19),
      O => rot1(19)
    );
\rot3[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(20),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(19),
      O => rot0(19)
    );
\rot3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(5),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(1),
      I3 => rot1(13),
      I4 => rot1(9),
      I5 => \shift_op_reg[1]\,
      O => D(1)
    );
\rot3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(24),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(20),
      I3 => rot1(0),
      I4 => rot1(28),
      I5 => \shift_op_reg[1]\,
      O => D(20)
    );
\rot3[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(22),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(20),
      O => rot1(20)
    );
\rot3[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(21),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(20),
      O => rot0(20)
    );
\rot3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(25),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(21),
      I3 => rot1(1),
      I4 => rot1(29),
      I5 => \shift_op_reg[1]\,
      O => D(21)
    );
\rot3[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(23),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(21),
      O => rot1(21)
    );
\rot3[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(22),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(21),
      O => rot0(21)
    );
\rot3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(26),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(22),
      I3 => rot1(2),
      I4 => rot1(30),
      I5 => \shift_op_reg[1]\,
      O => D(22)
    );
\rot3[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(24),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(22),
      O => rot1(22)
    );
\rot3[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(23),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(22),
      O => rot0(22)
    );
\rot3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(27),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(23),
      I3 => rot1(3),
      I4 => rot1(31),
      I5 => \shift_op_reg[1]\,
      O => D(23)
    );
\rot3[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(25),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(23),
      O => rot1(23)
    );
\rot3[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(24),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(23),
      O => rot0(23)
    );
\rot3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(4),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(0),
      I3 => rot1(28),
      I4 => rot1(24),
      I5 => \shift_op_reg[1]\,
      O => D(24)
    );
\rot3[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(26),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(24),
      O => rot1(24)
    );
\rot3[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(25),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(24),
      O => rot0(24)
    );
\rot3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(5),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(1),
      I3 => rot1(29),
      I4 => rot1(25),
      I5 => \shift_op_reg[1]\,
      O => D(25)
    );
\rot3[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(27),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(25),
      O => rot1(25)
    );
\rot3[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(26),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(25),
      O => rot0(25)
    );
\rot3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(6),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(2),
      I3 => rot1(30),
      I4 => rot1(26),
      I5 => \shift_op_reg[1]\,
      O => D(26)
    );
\rot3[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(28),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(26),
      O => rot1(26)
    );
\rot3[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(27),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(26),
      O => rot0(26)
    );
\rot3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(7),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(3),
      I3 => rot1(31),
      I4 => rot1(27),
      I5 => \shift_op_reg[1]\,
      O => D(27)
    );
\rot3[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(29),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(27),
      O => rot1(27)
    );
\rot3[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(28),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(27),
      O => rot0(27)
    );
\rot3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(8),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(4),
      I3 => rot1(0),
      I4 => rot1(28),
      I5 => \shift_op_reg[1]\,
      O => D(28)
    );
\rot3[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(10),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(8),
      O => rot1(8)
    );
\rot3[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(6),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(4),
      O => rot1(4)
    );
\rot3[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(2),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(0),
      O => rot1(0)
    );
\rot3[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(30),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(28),
      O => rot1(28)
    );
\rot3[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(29),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(28),
      O => rot0(28)
    );
\rot3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(9),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(5),
      I3 => rot1(1),
      I4 => rot1(29),
      I5 => \shift_op_reg[1]\,
      O => D(29)
    );
\rot3[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(11),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(9),
      O => rot1(9)
    );
\rot3[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(7),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(5),
      O => rot1(5)
    );
\rot3[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(3),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(1),
      O => rot1(1)
    );
\rot3[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(31),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(29),
      O => rot1(29)
    );
\rot3[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(30),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(29),
      O => rot0(29)
    );
\rot3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(6),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(2),
      I3 => rot1(14),
      I4 => rot1(10),
      I5 => \shift_op_reg[1]\,
      O => D(2)
    );
\rot3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(10),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(6),
      I3 => rot1(2),
      I4 => rot1(30),
      I5 => \shift_op_reg[1]\,
      O => D(30)
    );
\rot3[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(5),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(4),
      O => rot0(4)
    );
\rot3[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(3),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(2),
      O => rot0(2)
    );
\rot3[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(1),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(0),
      O => rot0(0)
    );
\rot3[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(31),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(30),
      O => rot0(30)
    );
\rot3[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(12),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(10),
      O => rot1(10)
    );
\rot3[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(8),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(6),
      O => rot1(6)
    );
\rot3[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(4),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(2),
      O => rot1(2)
    );
\rot3[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(0),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(30),
      O => rot1(30)
    );
\rot3[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(13),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(12),
      O => rot0(12)
    );
\rot3[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(11),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(10),
      O => rot0(10)
    );
\rot3[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(9),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(8),
      O => rot0(8)
    );
\rot3[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(7),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(6),
      O => rot0(6)
    );
\rot3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => rot1(11),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(7),
      I3 => rot1(3),
      I4 => rot1(31),
      I5 => \shift_op_reg[1]\,
      O => D(31)
    );
\rot3[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(6),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(5),
      O => rot0(5)
    );
\rot3[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(4),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(3),
      O => rot0(3)
    );
\rot3[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(2),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(1),
      O => rot0(1)
    );
\rot3[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(0),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(31),
      O => rot0(31)
    );
\rot3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(13),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(11),
      O => rot1(11)
    );
\rot3[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(9),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(7),
      O => rot1(7)
    );
\rot3[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(5),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(3),
      O => rot1(3)
    );
\rot3[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rot0(1),
      I1 => \shift_op_reg[1]_0\,
      I2 => rot0(31),
      O => rot1(31)
    );
\rot3[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(14),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(13),
      O => rot0(13)
    );
\rot3[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(12),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(11),
      O => rot0(11)
    );
\rot3[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(10),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(9),
      O => rot0(9)
    );
\rot3[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^a_term_reg[31]\(8),
      I1 => \imm_ex_reg[0]\(0),
      I2 => use_imm_ex,
      I3 => \^b_reg_0\(0),
      I4 => \^a_term_reg[31]\(7),
      O => rot0(7)
    );
\rot3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(7),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(3),
      I3 => rot1(15),
      I4 => rot1(11),
      I5 => \shift_op_reg[1]\,
      O => D(3)
    );
\rot3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(8),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(4),
      I3 => rot1(16),
      I4 => rot1(12),
      I5 => \shift_op_reg[1]\,
      O => D(4)
    );
\rot3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(9),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(5),
      I3 => rot1(17),
      I4 => rot1(13),
      I5 => \shift_op_reg[1]\,
      O => D(5)
    );
\rot3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(10),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(6),
      I3 => rot1(18),
      I4 => rot1(14),
      I5 => \shift_op_reg[1]\,
      O => D(6)
    );
\rot3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(11),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(7),
      I3 => rot1(19),
      I4 => rot1(15),
      I5 => \shift_op_reg[1]\,
      O => D(7)
    );
\rot3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(12),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(8),
      I3 => rot1(20),
      I4 => rot1(16),
      I5 => \shift_op_reg[1]\,
      O => D(8)
    );
\rot3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => rot1(13),
      I1 => \imm_ex_reg[1]\,
      I2 => rot1(9),
      I3 => rot1(21),
      I4 => rot1(17),
      I5 => \shift_op_reg[1]\,
      O => D(9)
    );
\rptr_a_ex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => last_uncond_phase_ex_reg(0),
      Q => rptr_a_ex(0),
      R => '0'
    );
\rptr_a_ex_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => last_uncond_phase_ex_reg(1),
      Q => rptr_a_ex(1),
      R => '0'
    );
\rptr_a_ex_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => last_uncond_phase_ex_reg(2),
      Q => rptr_a_ex(2),
      R => '0'
    );
\rptr_a_ex_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => last_uncond_phase_ex_reg(3),
      Q => rptr_a_ex(3),
      R => '0'
    );
\rptr_b_ex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_rptr_b_ex(0),
      Q => rptr_b_ex(0),
      R => '0'
    );
\rptr_b_ex_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_rptr_b_ex(1),
      Q => rptr_b_ex(1),
      R => '0'
    );
\rptr_b_ex_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_rptr_b_ex(2),
      Q => rptr_b_ex(2),
      R => '0'
    );
\rptr_b_ex_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => HCLK,
      CE => '1',
      D => nxt_rptr_b_ex(3),
      Q => rptr_b_ex(3),
      R => '0'
    );
v_flag_au_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42FF4200"
    )
        port map (
      I0 => \pc_reg[31]\(0),
      I1 => \^v_flag_au_reg\(30),
      I2 => invert_b_ex_reg(0),
      I3 => update_v_ex,
      I4 => v_flag_au,
      O => v_flag_au_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_shifter is
  port (
    r_amt4_ex2_reg_0 : out STD_LOGIC;
    sh_c_flag : out STD_LOGIC;
    z_flag_mux_reg : out STD_LOGIC;
    shift_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_active_sp_reg : out STD_LOGIC;
    m_invert : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    m_ext : in STD_LOGIC;
    \imm_ex_reg[4]\ : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    use_imm_ex_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \propagate_c__1\ : in STD_LOGIC;
    \do_lsl__0\ : in STD_LOGIC;
    mult_zero0 : in STD_LOGIC;
    z_flag_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rf0_mux_ctl_ex_reg[0]\ : in STD_LOGIC;
    \shift_op_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_shifter : entity is "cm1_shifter";
end design_1_CORTEXM1_AXI_0_0_cm1_shifter;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_shifter is
  signal c_flag_mux_i_8_n_0 : STD_LOGIC;
  signal \dp_ipsr_7to2[2]_i_6_n_0\ : STD_LOGIC;
  signal \dp_ipsr_7to2[4]_i_5_n_0\ : STD_LOGIC;
  signal m_amt_ex2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal m_ext_ex2 : STD_LOGIC;
  signal m_invert_ex2 : STD_LOGIC;
  signal mask32 : STD_LOGIC_VECTOR ( 26 downto 6 );
  signal \mask__31\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal r_amt4_ex2 : STD_LOGIC;
  signal \^r_amt4_ex2_reg_0\ : STD_LOGIC;
  signal \reg_file_a[15][28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][30]_i_6_n_0\ : STD_LOGIC;
  signal rot3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^shift_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal z_flag_mux_i_20_n_0 : STD_LOGIC;
  signal z_flag_mux_i_21_n_0 : STD_LOGIC;
  signal z_flag_mux_i_22_n_0 : STD_LOGIC;
  signal z_flag_mux_i_26_n_0 : STD_LOGIC;
  signal z_flag_mux_i_27_n_0 : STD_LOGIC;
  signal z_flag_mux_i_28_n_0 : STD_LOGIC;
  signal z_flag_mux_i_29_n_0 : STD_LOGIC;
  signal z_flag_mux_i_30_n_0 : STD_LOGIC;
  signal z_flag_mux_i_31_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[2]_i_6\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[4]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dp_ipsr_7to2[6]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \reg_file_a[15][10]_i_7\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \reg_file_a[15][12]_i_7\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \reg_file_a[15][14]_i_7\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \reg_file_a[15][18]_i_6\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \reg_file_a[15][20]_i_6\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \reg_file_a[15][22]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \reg_file_a[15][24]_i_6\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \reg_file_a[15][26]_i_7\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \reg_file_a[15][28]_i_6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \reg_file_a[15][30]_i_6\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \reg_file_a[15][8]_i_7\ : label is "soft_lutpair219";
begin
  r_amt4_ex2_reg_0 <= \^r_amt4_ex2_reg_0\;
  shift_out(31 downto 0) <= \^shift_out\(31 downto 0);
\HRDATA[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^r_amt4_ex2_reg_0\
    );
c_flag_mux_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_ext_ex2,
      I1 => use_imm_ex_reg,
      I2 => DI(0),
      I3 => \propagate_c__1\,
      I4 => c_flag_mux_i_8_n_0,
      O => sh_c_flag
    );
c_flag_mux_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rot3(16),
      I1 => rot3(0),
      I2 => \do_lsl__0\,
      I3 => rot3(15),
      I4 => r_amt4_ex2,
      I5 => rot3(31),
      O => c_flag_mux_i_8_n_0
    );
\dp_ipsr_1to0[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => rot3(16),
      I1 => r_amt4_ex2,
      I2 => rot3(0),
      I3 => m_ext_ex2,
      I4 => m_invert_ex2,
      O => \^shift_out\(0)
    );
\dp_ipsr_1to0[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(17),
      I1 => r_amt4_ex2,
      I2 => rot3(1),
      I3 => \mask__31\(1),
      I4 => m_ext_ex2,
      O => \^shift_out\(1)
    );
\dp_ipsr_1to0[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(0),
      I2 => m_amt_ex2(2),
      I3 => m_amt_ex2(4),
      I4 => m_amt_ex2(3),
      I5 => m_amt_ex2(1),
      O => \mask__31\(1)
    );
\dp_ipsr_7to2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(18),
      I1 => r_amt4_ex2,
      I2 => rot3(2),
      I3 => m_invert_ex2,
      I4 => \dp_ipsr_7to2[2]_i_6_n_0\,
      I5 => m_ext_ex2,
      O => \^shift_out\(2)
    );
\dp_ipsr_7to2[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => m_amt_ex2(2),
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(3),
      I3 => m_amt_ex2(1),
      O => \dp_ipsr_7to2[2]_i_6_n_0\
    );
\dp_ipsr_7to2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(19),
      I1 => r_amt4_ex2,
      I2 => rot3(3),
      I3 => \mask__31\(3),
      I4 => m_ext_ex2,
      O => \^shift_out\(3)
    );
\dp_ipsr_7to2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555555595555555"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(1),
      I2 => m_amt_ex2(3),
      I3 => m_amt_ex2(4),
      I4 => m_amt_ex2(2),
      I5 => m_amt_ex2(0),
      O => \mask__31\(3)
    );
\dp_ipsr_7to2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(20),
      I1 => r_amt4_ex2,
      I2 => rot3(4),
      I3 => m_invert_ex2,
      I4 => \dp_ipsr_7to2[4]_i_5_n_0\,
      I5 => m_ext_ex2,
      O => \^shift_out\(4)
    );
\dp_ipsr_7to2[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_amt_ex2(3),
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(2),
      O => \dp_ipsr_7to2[4]_i_5_n_0\
    );
\dp_ipsr_7to2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(21),
      I1 => r_amt4_ex2,
      I2 => rot3(5),
      I3 => \mask__31\(5),
      I4 => m_ext_ex2,
      O => \^shift_out\(5)
    );
\dp_ipsr_7to2[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555955595559555"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      I4 => m_amt_ex2(0),
      I5 => m_amt_ex2(1),
      O => \mask__31\(5)
    );
\dp_ipsr_7to2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(22),
      I1 => r_amt4_ex2,
      I2 => rot3(6),
      I3 => m_invert_ex2,
      I4 => mask32(6),
      I5 => m_ext_ex2,
      O => \^shift_out\(6)
    );
\dp_ipsr_7to2[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => m_amt_ex2(1),
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(2),
      O => mask32(6)
    );
\dp_ipsr_7to2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(23),
      I1 => r_amt4_ex2,
      I2 => rot3(7),
      I3 => \mask__31\(7),
      I4 => m_ext_ex2,
      O => \^shift_out\(7)
    );
\dp_ipsr_7to2[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555A555A5559555"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      I4 => m_amt_ex2(1),
      I5 => m_amt_ex2(0),
      O => \mask__31\(7)
    );
i_active_sp_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => m_ext_ex2,
      I1 => \mask__31\(25),
      I2 => rot3(25),
      I3 => r_amt4_ex2,
      I4 => rot3(9),
      I5 => \rf0_mux_ctl_ex_reg[0]\,
      O => i_active_sp_reg
    );
\m_amt_ex2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \shift_op_reg[0]\(0),
      Q => m_amt_ex2(0)
    );
\m_amt_ex2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \shift_op_reg[0]\(1),
      Q => m_amt_ex2(1)
    );
\m_amt_ex2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \shift_op_reg[0]\(2),
      Q => m_amt_ex2(2)
    );
\m_amt_ex2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \shift_op_reg[0]\(3),
      Q => m_amt_ex2(3)
    );
\m_amt_ex2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \shift_op_reg[0]\(4),
      Q => m_amt_ex2(4)
    );
m_ext_ex2_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => m_ext,
      Q => m_ext_ex2
    );
m_invert_ex2_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => m_invert,
      Q => m_invert_ex2
    );
r_amt4_ex2_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => \imm_ex_reg[4]\,
      Q => r_amt4_ex2
    );
\reg_file_a[15][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(26),
      I1 => r_amt4_ex2,
      I2 => rot3(10),
      I3 => m_invert_ex2,
      I4 => mask32(10),
      I5 => m_ext_ex2,
      O => \^shift_out\(10)
    );
\reg_file_a[15][10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7F"
    )
        port map (
      I0 => m_amt_ex2(2),
      I1 => m_amt_ex2(1),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      O => mask32(10)
    );
\reg_file_a[15][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(27),
      I1 => r_amt4_ex2,
      I2 => rot3(11),
      I3 => \mask__31\(11),
      I4 => m_ext_ex2,
      O => \^shift_out\(11)
    );
\reg_file_a[15][11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A59595A5959595"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(1),
      I4 => m_amt_ex2(2),
      I5 => m_amt_ex2(0),
      O => \mask__31\(11)
    );
\reg_file_a[15][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(28),
      I1 => r_amt4_ex2,
      I2 => rot3(12),
      I3 => m_invert_ex2,
      I4 => mask32(12),
      I5 => m_ext_ex2,
      O => \^shift_out\(12)
    );
\reg_file_a[15][12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => m_amt_ex2(2),
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(3),
      O => mask32(12)
    );
\reg_file_a[15][13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(29),
      I1 => r_amt4_ex2,
      I2 => rot3(13),
      I3 => \mask__31\(13),
      I4 => m_ext_ex2,
      O => \^shift_out\(13)
    );
\reg_file_a[15][13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A595A595A595"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(2),
      I4 => m_amt_ex2(0),
      I5 => m_amt_ex2(1),
      O => \mask__31\(13)
    );
\reg_file_a[15][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(30),
      I1 => r_amt4_ex2,
      I2 => rot3(14),
      I3 => m_invert_ex2,
      I4 => mask32(14),
      I5 => m_ext_ex2,
      O => \^shift_out\(14)
    );
\reg_file_a[15][14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => m_amt_ex2(1),
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      O => mask32(14)
    );
\reg_file_a[15][15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A595"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(2),
      I4 => m_amt_ex2(1),
      I5 => m_amt_ex2(0),
      O => \mask__31\(15)
    );
\reg_file_a[15][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(31),
      I1 => r_amt4_ex2,
      I2 => rot3(15),
      I3 => \mask__31\(15),
      I4 => m_ext_ex2,
      O => \^shift_out\(15)
    );
\reg_file_a[15][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFB8B80000B8"
    )
        port map (
      I0 => rot3(0),
      I1 => r_amt4_ex2,
      I2 => rot3(16),
      I3 => m_invert_ex2,
      I4 => m_amt_ex2(4),
      I5 => m_ext_ex2,
      O => \^shift_out\(16)
    );
\reg_file_a[15][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(1),
      I1 => r_amt4_ex2,
      I2 => rot3(17),
      I3 => \mask__31\(17),
      I4 => m_ext_ex2,
      O => \^shift_out\(17)
    );
\reg_file_a[15][17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999999999999"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(0),
      I3 => m_amt_ex2(1),
      I4 => m_amt_ex2(2),
      I5 => m_amt_ex2(3),
      O => \mask__31\(17)
    );
\reg_file_a[15][18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(2),
      I1 => r_amt4_ex2,
      I2 => rot3(18),
      I3 => m_invert_ex2,
      I4 => mask32(18),
      I5 => m_ext_ex2,
      O => \^shift_out\(18)
    );
\reg_file_a[15][18]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => m_amt_ex2(3),
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(1),
      I3 => m_amt_ex2(4),
      O => mask32(18)
    );
\reg_file_a[15][19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(3),
      I1 => r_amt4_ex2,
      I2 => rot3(19),
      I3 => \mask__31\(19),
      I4 => m_ext_ex2,
      O => \^shift_out\(19)
    );
\reg_file_a[15][19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA999999A9999999"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(1),
      I3 => m_amt_ex2(2),
      I4 => m_amt_ex2(3),
      I5 => m_amt_ex2(0),
      O => \mask__31\(19)
    );
\reg_file_a[15][20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(4),
      I1 => r_amt4_ex2,
      I2 => rot3(20),
      I3 => m_invert_ex2,
      I4 => mask32(20),
      I5 => m_ext_ex2,
      O => \^shift_out\(20)
    );
\reg_file_a[15][20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => m_amt_ex2(3),
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(4),
      O => mask32(20)
    );
\reg_file_a[15][21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(5),
      I1 => r_amt4_ex2,
      I2 => rot3(21),
      I3 => \mask__31\(21),
      I4 => m_ext_ex2,
      O => \^shift_out\(21)
    );
\reg_file_a[15][21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA99A999A999A999"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(2),
      I3 => m_amt_ex2(3),
      I4 => m_amt_ex2(0),
      I5 => m_amt_ex2(1),
      O => \mask__31\(21)
    );
\reg_file_a[15][22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(6),
      I1 => r_amt4_ex2,
      I2 => rot3(22),
      I3 => m_invert_ex2,
      I4 => mask32(22),
      I5 => m_ext_ex2,
      O => \^shift_out\(22)
    );
\reg_file_a[15][22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => m_amt_ex2(1),
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(2),
      I3 => m_amt_ex2(4),
      O => mask32(22)
    );
\reg_file_a[15][23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(7),
      I1 => r_amt4_ex2,
      I2 => rot3(23),
      I3 => \mask__31\(23),
      I4 => m_ext_ex2,
      O => \^shift_out\(23)
    );
\reg_file_a[15][23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA99AA99AA99A999"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(2),
      I3 => m_amt_ex2(3),
      I4 => m_amt_ex2(1),
      I5 => m_amt_ex2(0),
      O => \mask__31\(23)
    );
\reg_file_a[15][24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(8),
      I1 => r_amt4_ex2,
      I2 => rot3(24),
      I3 => m_invert_ex2,
      I4 => mask32(24),
      I5 => m_ext_ex2,
      O => \^shift_out\(24)
    );
\reg_file_a[15][24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_amt_ex2(4),
      I1 => m_amt_ex2(3),
      O => mask32(24)
    );
\reg_file_a[15][25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(9),
      I1 => r_amt4_ex2,
      I2 => rot3(25),
      I3 => \mask__31\(25),
      I4 => m_ext_ex2,
      O => \^shift_out\(25)
    );
\reg_file_a[15][25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A9A9A9A9A9"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(0),
      I4 => m_amt_ex2(1),
      I5 => m_amt_ex2(2),
      O => \mask__31\(25)
    );
\reg_file_a[15][26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(10),
      I1 => r_amt4_ex2,
      I2 => rot3(26),
      I3 => m_invert_ex2,
      I4 => mask32(26),
      I5 => m_ext_ex2,
      O => \^shift_out\(26)
    );
\reg_file_a[15][26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => m_amt_ex2(2),
      I1 => m_amt_ex2(1),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      O => mask32(26)
    );
\reg_file_a[15][27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(11),
      I1 => r_amt4_ex2,
      I2 => rot3(27),
      I3 => \mask__31\(27),
      I4 => m_ext_ex2,
      O => \^shift_out\(27)
    );
\reg_file_a[15][27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9A9AAA9A9A9"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(1),
      I4 => m_amt_ex2(2),
      I5 => m_amt_ex2(0),
      O => \mask__31\(27)
    );
\reg_file_a[15][28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(12),
      I1 => r_amt4_ex2,
      I2 => rot3(28),
      I3 => m_invert_ex2,
      I4 => \reg_file_a[15][28]_i_6_n_0\,
      I5 => m_ext_ex2,
      O => \^shift_out\(28)
    );
\reg_file_a[15][28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => m_amt_ex2(3),
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(2),
      O => \reg_file_a[15][28]_i_6_n_0\
    );
\reg_file_a[15][29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(13),
      I1 => r_amt4_ex2,
      I2 => rot3(29),
      I3 => \mask__31\(29),
      I4 => m_ext_ex2,
      O => \^shift_out\(29)
    );
\reg_file_a[15][29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAA9AAA9"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(2),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(3),
      I4 => m_amt_ex2(0),
      I5 => m_amt_ex2(1),
      O => \mask__31\(29)
    );
\reg_file_a[15][30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(14),
      I1 => r_amt4_ex2,
      I2 => rot3(30),
      I3 => m_invert_ex2,
      I4 => \reg_file_a[15][30]_i_6_n_0\,
      I5 => m_ext_ex2,
      O => \^shift_out\(30)
    );
\reg_file_a[15][30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => m_amt_ex2(2),
      I1 => m_amt_ex2(4),
      I2 => m_amt_ex2(3),
      I3 => m_amt_ex2(1),
      O => \reg_file_a[15][30]_i_6_n_0\
    );
\reg_file_a[15][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(15),
      I1 => r_amt4_ex2,
      I2 => rot3(31),
      I3 => \mask__31\(31),
      I4 => m_ext_ex2,
      O => \^shift_out\(31)
    );
\reg_file_a[15][31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(0),
      I2 => m_amt_ex2(2),
      I3 => m_amt_ex2(4),
      I4 => m_amt_ex2(3),
      I5 => m_amt_ex2(1),
      O => \mask__31\(31)
    );
\reg_file_a[15][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => rot3(24),
      I1 => r_amt4_ex2,
      I2 => rot3(8),
      I3 => m_invert_ex2,
      I4 => mask32(8),
      I5 => m_ext_ex2,
      O => \^shift_out\(8)
    );
\reg_file_a[15][8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_amt_ex2(4),
      I1 => m_amt_ex2(3),
      O => mask32(8)
    );
\reg_file_a[15][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rot3(25),
      I1 => r_amt4_ex2,
      I2 => rot3(9),
      I3 => \mask__31\(9),
      I4 => m_ext_ex2,
      O => \^shift_out\(9)
    );
\reg_file_a[15][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595959595959595"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_amt_ex2(3),
      I2 => m_amt_ex2(4),
      I3 => m_amt_ex2(0),
      I4 => m_amt_ex2(1),
      I5 => m_amt_ex2(2),
      O => \mask__31\(9)
    );
\rot3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(0),
      Q => rot3(0)
    );
\rot3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(10),
      Q => rot3(10)
    );
\rot3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(11),
      Q => rot3(11)
    );
\rot3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(12),
      Q => rot3(12)
    );
\rot3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(13),
      Q => rot3(13)
    );
\rot3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(14),
      Q => rot3(14)
    );
\rot3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(15),
      Q => rot3(15)
    );
\rot3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(16),
      Q => rot3(16)
    );
\rot3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(17),
      Q => rot3(17)
    );
\rot3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(18),
      Q => rot3(18)
    );
\rot3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(19),
      Q => rot3(19)
    );
\rot3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(1),
      Q => rot3(1)
    );
\rot3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(20),
      Q => rot3(20)
    );
\rot3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(21),
      Q => rot3(21)
    );
\rot3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(22),
      Q => rot3(22)
    );
\rot3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(23),
      Q => rot3(23)
    );
\rot3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(24),
      Q => rot3(24)
    );
\rot3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(25),
      Q => rot3(25)
    );
\rot3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(26),
      Q => rot3(26)
    );
\rot3_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(27),
      Q => rot3(27)
    );
\rot3_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(28),
      Q => rot3(28)
    );
\rot3_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(29),
      Q => rot3(29)
    );
\rot3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(2),
      Q => rot3(2)
    );
\rot3_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(30),
      Q => rot3(30)
    );
\rot3_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(31),
      Q => rot3(31)
    );
\rot3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(3),
      Q => rot3(3)
    );
\rot3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(4),
      Q => rot3(4)
    );
\rot3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(5),
      Q => rot3(5)
    );
\rot3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(6),
      Q => rot3(6)
    );
\rot3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(7),
      Q => rot3(7)
    );
\rot3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(8),
      Q => rot3(8)
    );
\rot3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^r_amt4_ex2_reg_0\,
      D => D(9),
      Q => rot3(9)
    );
z_flag_mux_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => z_flag_mux_i_26_n_0,
      I1 => z_flag_mux_i_27_n_0,
      I2 => \^shift_out\(3),
      I3 => \^shift_out\(2),
      I4 => z_flag_mux_i_28_n_0,
      I5 => z_flag_mux_i_29_n_0,
      O => z_flag_mux_i_20_n_0
    );
z_flag_mux_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^shift_out\(26),
      I1 => \^shift_out\(27),
      I2 => \^shift_out\(24),
      I3 => \^shift_out\(25),
      I4 => z_flag_mux_i_30_n_0,
      O => z_flag_mux_i_21_n_0
    );
z_flag_mux_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^shift_out\(18),
      I1 => \^shift_out\(19),
      I2 => \^shift_out\(16),
      I3 => \^shift_out\(17),
      I4 => z_flag_mux_i_31_n_0,
      O => z_flag_mux_i_22_n_0
    );
z_flag_mux_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_out\(5),
      I1 => \^shift_out\(4),
      I2 => \^shift_out\(7),
      I3 => \^shift_out\(6),
      O => z_flag_mux_i_26_n_0
    );
z_flag_mux_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD888D8"
    )
        port map (
      I0 => m_invert_ex2,
      I1 => m_ext_ex2,
      I2 => rot3(0),
      I3 => r_amt4_ex2,
      I4 => rot3(16),
      I5 => \^shift_out\(1),
      O => z_flag_mux_i_27_n_0
    );
z_flag_mux_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_out\(13),
      I1 => \^shift_out\(12),
      I2 => \^shift_out\(15),
      I3 => \^shift_out\(14),
      O => z_flag_mux_i_28_n_0
    );
z_flag_mux_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_out\(9),
      I1 => \^shift_out\(8),
      I2 => \^shift_out\(11),
      I3 => \^shift_out\(10),
      O => z_flag_mux_i_29_n_0
    );
z_flag_mux_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_out\(29),
      I1 => \^shift_out\(28),
      I2 => \^shift_out\(31),
      I3 => \^shift_out\(30),
      O => z_flag_mux_i_30_n_0
    );
z_flag_mux_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^shift_out\(21),
      I1 => \^shift_out\(20),
      I2 => \^shift_out\(23),
      I3 => \^shift_out\(22),
      O => z_flag_mux_i_31_n_0
    );
z_flag_mux_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF010100000000"
    )
        port map (
      I0 => z_flag_mux_i_20_n_0,
      I1 => z_flag_mux_i_21_n_0,
      I2 => z_flag_mux_i_22_n_0,
      I3 => mult_zero0,
      I4 => z_flag_mux_ctl_ex(0),
      I5 => z_flag_mux_ctl_ex(1),
      O => z_flag_mux_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_AhbSToAxi is
  port (
    HREADY : out STD_LOGIC;
    RREADY : out STD_LOGIC;
    ARBURST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ADDR_reg[31]\ : out STD_LOGIC;
    WLAST : out STD_LOGIC;
    iRREADY_reg : out STD_LOGIC;
    AWVALID : out STD_LOGIC;
    ARVALID : out STD_LOGIC;
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARPROT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    HCLK : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    NewAddr : in STD_LOGIC;
    AWriteNxt : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    WREADY : in STD_LOGIC;
    RVALID : in STD_LOGIC;
    RLAST : in STD_LOGIC;
    BVALID : in STD_LOGIC;
    AWREADY : in STD_LOGIC;
    ARREADY : in STD_LOGIC;
    RRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    BRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    HTRANS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ReadXfer0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HSIZE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    asel_dside_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dap_ext_asel_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SYSRESETn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_AhbSToAxi : entity is "AhbSToAxi";
end design_1_CORTEXM1_AXI_0_0_AhbSToAxi;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_AhbSToAxi is
begin
uA11AhbLiteMToAxi: entity work.design_1_CORTEXM1_AXI_0_0_A11AhbLiteMToAxi
     port map (
      \ADDR_reg[31]_0\ => \ADDR_reg[31]\,
      ARADDR(31 downto 0) => ARADDR(31 downto 0),
      ARBURST(0) => ARBURST(0),
      ARPROT(1 downto 0) => ARPROT(1 downto 0),
      ARREADY => ARREADY,
      ARSIZE(1 downto 0) => ARSIZE(1 downto 0),
      ARVALID => ARVALID,
      AWREADY => AWREADY,
      AWVALID => AWVALID,
      AWriteNxt => AWriteNxt,
      BRESP(0) => BRESP(0),
      BVALID => BVALID,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      HCLK => HCLK,
      HReadyReg_reg_0 => HREADY,
      HSIZE(1 downto 0) => HSIZE(1 downto 0),
      HTRANS(0) => HTRANS(0),
      NewAddr => NewAddr,
      RLAST => RLAST,
      RREADY => RREADY,
      RRESP(0) => RRESP(0),
      RVALID => RVALID,
      ReadXfer0 => ReadXfer0,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => SYSRESETn_0,
      SYSRESETn_1 => SYSRESETn_1,
      WLAST => WLAST,
      WREADY => WREADY,
      WSTRB(3 downto 0) => WSTRB(3 downto 0),
      asel_dside_reg(1 downto 0) => asel_dside_reg(1 downto 0),
      dap_ext_asel_reg(3 downto 0) => dap_ext_asel_reg(3 downto 0),
      iRREADY_reg_0 => iRREADY_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_DAPAHBAP is
  port (
    dap_start : out STD_LOGIC;
    htrans_dap : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_dap_reg_reg[1]\ : out STD_LOGIC;
    \hprot_dap_reg_reg[1]\ : out STD_LOGIC;
    hready_dap : in STD_LOGIC;
    \hsize_dap_reg_reg[1]_0\ : in STD_LOGIC;
    \hprot_dap_reg_reg[1]_0\ : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_DAPAHBAP : entity is "DAPAHBAP";
end design_1_CORTEXM1_AXI_0_0_DAPAHBAP;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_DAPAHBAP is
begin
uDAPAhbApMst: entity work.design_1_CORTEXM1_AXI_0_0_DAPAhbApMst
     port map (
      HCLK => HCLK,
      SYSRESETn => SYSRESETn,
      dap_start => dap_start,
      \hprot_dap_reg_reg[1]\ => htrans_dap(0),
      \hprot_dap_reg_reg[1]_0\ => \hprot_dap_reg_reg[1]\,
      \hprot_dap_reg_reg[1]_1\ => \hprot_dap_reg_reg[1]_0\,
      hready_dap => hready_dap,
      \hsize_dap_reg_reg[1]\ => \hsize_dap_reg_reg[1]\,
      \hsize_dap_reg_reg[1]_0\ => \hsize_dap_reg_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_ctl is
  port (
    i_dbg_wdata_sel_ex_reg : out STD_LOGIC;
    load_xpsr_ex : out STD_LOGIC;
    \imm_held_reg[0]\ : out STD_LOGIC;
    LOCKUP : out STD_LOGIC;
    int_fault_ex_reg : out STD_LOGIC;
    \i_pend_state_reg[2]\ : out STD_LOGIC;
    use_dp_ipsr_reg : out STD_LOGIC;
    nvic_excpt_ret_taken : out STD_LOGIC;
    last_instr_faulted_reg : out STD_LOGIC;
    int_fault_ex : out STD_LOGIC;
    nvic_excpt_svc_valid : out STD_LOGIC;
    excpt_isb_de : out STD_LOGIC;
    rst_fptr_align_ex : out STD_LOGIC;
    dbg_wdata_sel_ex : out STD_LOGIC;
    \wdata_mux_ctl_ex_reg[0]_0\ : out STD_LOGIC;
    first_ex_phase_reg_0 : out STD_LOGIC;
    first32_ex_reg_0 : out STD_LOGIC;
    ireq_ldpc : out STD_LOGIC;
    use_imm_ex : out STD_LOGIC;
    \pc_ex_reg[6]_0\ : out STD_LOGIC;
    use_c_flag_ex : out STD_LOGIC;
    force_c_in_ex : out STD_LOGIC;
    au_a_use_pc_ex : out STD_LOGIC;
    zero_a_ex : out STD_LOGIC;
    pc_mask1_ex : out STD_LOGIC;
    dreq_rd_ex : out STD_LOGIC;
    biu_write_reg_0 : out STD_LOGIC;
    se_half_wb : out STD_LOGIC;
    ze_half_wb : out STD_LOGIC;
    ls_byte_ex : out STD_LOGIC;
    ls_half_ex : out STD_LOGIC;
    asel_write_reg : out STD_LOGIC;
    rd_mux_a_ex : out STD_LOGIC;
    biu_dsb : out STD_LOGIC;
    \i_mcode_dec_reg[0]\ : out STD_LOGIC;
    fptr_align : out STD_LOGIC;
    \en_itcm_core_reg[1]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hsize_1_0_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c_flag_mux_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hold_reg1_reg[16]\ : out STD_LOGIC;
    \hold_reg1_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rptr_a_ex_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wptr_ex : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pc_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \mem_held_addr_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_held_addr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_amt_ex2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \m_amt_ex2_reg[1]\ : out STD_LOGIC;
    \m_amt_ex2_reg[2]\ : out STD_LOGIC;
    \m_amt_ex2_reg[3]\ : out STD_LOGIC;
    r_amt4_ex2_reg : out STD_LOGIC;
    \hold_reg1_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_req_state_1x_reg[0]\ : out STD_LOGIC;
    \HRDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_pend_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_int_actv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_int_actv_lvl_reg[1]_0\ : out STD_LOGIC;
    \r_int_actv_lvl_reg[1]_1\ : out STD_LOGIC;
    int_actv : out STD_LOGIC;
    r_int_actv_reg : out STD_LOGIC;
    r_int_actv_reg_0 : out STD_LOGIC;
    r_int_actv_reg_1 : out STD_LOGIC;
    nmi_actv : out STD_LOGIC;
    \i_pend_state_reg[1]\ : out STD_LOGIC;
    hdf_actv : out STD_LOGIC;
    \i_pend_state_reg[3]\ : out STD_LOGIC;
    \i_pend_state_reg[5]\ : out STD_LOGIC;
    \HRDATA_reg[3]\ : out STD_LOGIC;
    nxt_fetch_internal : out STD_LOGIC;
    nxt_int_rack : out STD_LOGIC;
    write_flags_ex : out STD_LOGIC;
    update_n_ex : out STD_LOGIC;
    update_v_ex : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_fptr_align0 : out STD_LOGIC;
    \rptr_b_ex_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    w_enable_ex : out STD_LOGIC;
    biu_dreq : out STD_LOGIC;
    excpt_ret_fe1 : out STD_LOGIC;
    p_1_in2_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_held_addr_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hold_reg2_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \hold_reg2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_dtcm_sel : out STD_LOGIC;
    u_fault : out STD_LOGIC;
    \mem_held_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    biu_commit : out STD_LOGIC;
    nxt_itcm_sel : out STD_LOGIC;
    nvic_primask : out STD_LOGIC;
    nxt_irack : out STD_LOGIC;
    \biu_addr_31_29_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    nxt_z_flag_mux : out STD_LOGIC;
    z_flag_mux_ctl_ex : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v_flag_au_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_ext : out STD_LOGIC;
    \do_lsl__0\ : out STD_LOGIC;
    m_invert : out STD_LOGIC;
    i_active_sp_reg : out STD_LOGIC;
    swz_ctl0_ex : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dp_sbit_ctl_ex : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_reg_mask0 : out STD_LOGIC;
    nxt_w_u_fault : out STD_LOGIC;
    \propagate_c__1\ : out STD_LOGIC;
    c_flag_wf_reg : out STD_LOGIC;
    c_flag_mux_reg_0 : out STD_LOGIC;
    sel_wf_c_reg : out STD_LOGIC;
    v_flag_wf_reg : out STD_LOGIC;
    sel_wf_v_reg : out STD_LOGIC;
    \reg_file_a_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[5][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[7][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[9][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[11][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[13][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[15][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[14][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[12][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[10][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[8][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[4][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_file_a_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_uncond_phase_ex_reg_0 : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    adv_de_to_ex : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    nxt_instr_faulted : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    pf_fault_fe : in STD_LOGIC;
    fptr_align_reg : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    lockup_pend_reg : in STD_LOGIC;
    fetch_internal_reg : in STD_LOGIC;
    b_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_2_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    a_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    load_fptr : in STD_LOGIC;
    fptr_wdata : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_held_addr_reg[1]\ : in STD_LOGIC;
    biu_addr_non_au : in STD_LOGIC_VECTOR ( 30 downto 0 );
    seq_fetch_addr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mem_r_data_sign : in STD_LOGIC;
    \i_haddr_q_reg[2]\ : in STD_LOGIC;
    \tck_reload_reg[5]\ : in STD_LOGIC;
    \i_haddr_q_reg[2]_0\ : in STD_LOGIC;
    \HWDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_1\ : in STD_LOGIC;
    svc_lvl_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_tck_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_svc_lvl_reg[1]\ : in STD_LOGIC;
    \i_pend_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_prev : in STD_LOGIC_VECTOR ( 0 to 0 );
    NMI : in STD_LOGIC;
    r_hdf_actv : in STD_LOGIC;
    r_nmi_actv : in STD_LOGIC;
    \i_psv_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_lvl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_2\ : in STD_LOGIC;
    \i_haddr_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    biu_wfault : in STD_LOGIC;
    \mcode_req__3\ : in STD_LOGIC;
    nvic_excpt_pend : in STD_LOGIC;
    load_xpsr_we : in STD_LOGIC;
    \uhalf_instr_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    write_buffer0 : in STD_LOGIC;
    \pc_reg[29]\ : in STD_LOGIC;
    v_flag : in STD_LOGIC;
    n_flag : in STD_LOGIC;
    z_flag : in STD_LOGIC;
    c_flag : in STD_LOGIC;
    mem_w_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_r_data_u : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mult_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    shift_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \hold_reg1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \hold_reg2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_1_in__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \biu_rdata_reg[7]\ : in STD_LOGIC;
    \biu_rdata_reg[6]\ : in STD_LOGIC;
    \biu_rdata_reg[5]\ : in STD_LOGIC;
    \biu_rdata_reg[4]\ : in STD_LOGIC;
    \biu_rdata_reg[3]\ : in STD_LOGIC;
    \biu_rdata_reg[2]\ : in STD_LOGIC;
    \biu_rdata_reg[1]\ : in STD_LOGIC;
    \biu_rdata_reg[0]\ : in STD_LOGIC;
    biu_commit_au35_in : in STD_LOGIC;
    not_itcm_au0 : in STD_LOGIC;
    \pc_reg[31]_1\ : in STD_LOGIC;
    biu_commit_non_au : in STD_LOGIC;
    \biu_commit_au2__0\ : in STD_LOGIC;
    \z_27_20__6\ : in STD_LOGIC;
    non_tcm_xn_au : in STD_LOGIC;
    \en_itcm_core_reg[0]\ : in STD_LOGIC;
    \biu_rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_mult_out_reg[15]__1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ext_ex2_reg : in STD_LOGIC;
    \mem_held_addr_reg[0]\ : in STD_LOGIC;
    au_zero : in STD_LOGIC;
    \rf_mux_ctl_ex_reg[2]_0\ : in STD_LOGIC;
    \pc_reg[31]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    use_imm_ex_reg_0 : in STD_LOGIC;
    pc_read_ex : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    c_flag_wf : in STD_LOGIC;
    sh_c_flag : in STD_LOGIC;
    c_flag_mux : in STD_LOGIC;
    sel_wf_c : in STD_LOGIC;
    v_flag_wf : in STD_LOGIC;
    sel_wf_v : in STD_LOGIC;
    \pend_lvl_num_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    first32_ex_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_ctl : entity is "cm1_ctl";
end design_1_CORTEXM1_AXI_0_0_cm1_ctl;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_ctl is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_use_pc : STD_LOGIC;
  signal active_sp : STD_LOGIC;
  signal adv_fe_to_de : STD_LOGIC;
  signal any_dsb_ex0 : STD_LOGIC;
  signal \^asel_write_reg\ : STD_LOGIC;
  signal \^au_a_use_pc_ex\ : STD_LOGIC;
  signal au_a_use_pc_ex_i_2_n_0 : STD_LOGIC;
  signal au_a_use_pc_ex_i_3_n_0 : STD_LOGIC;
  signal au_a_use_pc_ex_i_4_n_0 : STD_LOGIC;
  signal au_b_use_pc_ex : STD_LOGIC;
  signal au_b_use_pc_ex_i_3_n_0 : STD_LOGIC;
  signal au_b_use_pc_ex_i_4_n_0 : STD_LOGIC;
  signal b_use_pc : STD_LOGIC;
  signal bcc_first_ex : STD_LOGIC;
  signal bcc_first_ex_i_2_n_0 : STD_LOGIC;
  signal biu_commit_reg_i_10_n_0 : STD_LOGIC;
  signal \^biu_write_reg_0\ : STD_LOGIC;
  signal br_first_ex : STD_LOGIC;
  signal br_lr_ex : STD_LOGIC;
  signal br_lr_ex_i_2_n_0 : STD_LOGIC;
  signal br_lr_ex_i_3_n_0 : STD_LOGIC;
  signal branch_ex : STD_LOGIC;
  signal branch_ex0 : STD_LOGIC;
  signal branch_ex_i_4_n_0 : STD_LOGIC;
  signal branching_ex : STD_LOGIC;
  signal branching_ex2 : STD_LOGIC;
  signal branching_ex_i_1_n_0 : STD_LOGIC;
  signal c_flag_mux_i_3_n_0 : STD_LOGIC;
  signal cc_inv_z : STD_LOGIC;
  signal \cond_ex_reg_n_0_[0]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cps_data : STD_LOGIC;
  signal cps_data_ex : STD_LOGIC;
  signal cps_ex : STD_LOGIC;
  signal cycle_count_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cycle_count_ex[0]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_ex[1]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_ex[2]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_ex[3]_i_1_n_0\ : STD_LOGIC;
  signal \^dbg_wdata_sel_ex\ : STD_LOGIC;
  signal \^do_lsl__0\ : STD_LOGIC;
  signal dreq_ex : STD_LOGIC;
  signal \^dreq_rd_ex\ : STD_LOGIC;
  signal excpt_ret_fe : STD_LOGIC;
  signal fetch_phase : STD_LOGIC;
  signal \^first32_ex_reg_0\ : STD_LOGIC;
  signal first_ex_phase : STD_LOGIC;
  signal \^first_ex_phase_reg_0\ : STD_LOGIC;
  signal \^force_c_in_ex\ : STD_LOGIC;
  signal force_c_in_ex_i_2_n_0 : STD_LOGIC;
  signal force_c_in_ex_i_3_n_0 : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_0_0_i_37_n_0\ : STD_LOGIC;
  signal \genblk3[1].ram_block_reg_2_0_i_6_n_0\ : STD_LOGIC;
  signal held_fault0 : STD_LOGIC;
  signal held_fault1 : STD_LOGIC;
  signal held_instr : STD_LOGIC_VECTOR ( 4 to 4 );
  signal held_instr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal held_instr00 : STD_LOGIC;
  signal held_instr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal held_instr10 : STD_LOGIC;
  signal \^hold_reg1_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^i_dbg_wdata_sel_ex_reg\ : STD_LOGIC;
  signal \^i_mcode_dec_reg[0]\ : STD_LOGIC;
  signal i_nxt_mul_last_phase_ex_i_1_n_0 : STD_LOGIC;
  signal i_nxt_mul_last_phase_ex_reg_n_0 : STD_LOGIC;
  signal imm : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal imm_ex : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \imm_ex[0]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[1]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[1]_i_3_n_0\ : STD_LOGIC;
  signal \imm_ex[29]_i_1_n_0\ : STD_LOGIC;
  signal \imm_ex[29]_i_3_n_0\ : STD_LOGIC;
  signal \imm_ex[29]_i_5_n_0\ : STD_LOGIC;
  signal \imm_ex[29]_i_6_n_0\ : STD_LOGIC;
  signal \imm_ex[29]_i_7_n_0\ : STD_LOGIC;
  signal \imm_ex[2]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[2]_i_5_n_0\ : STD_LOGIC;
  signal \imm_ex[2]_i_6_n_0\ : STD_LOGIC;
  signal \imm_ex[3]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[3]_i_4_n_0\ : STD_LOGIC;
  signal \imm_ex[3]_i_6_n_0\ : STD_LOGIC;
  signal \imm_ex[3]_i_7_n_0\ : STD_LOGIC;
  signal \imm_ex[4]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[4]_i_4_n_0\ : STD_LOGIC;
  signal \imm_ex[4]_i_6_n_0\ : STD_LOGIC;
  signal \imm_ex[4]_i_7_n_0\ : STD_LOGIC;
  signal \imm_ex[5]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[5]_i_4_n_0\ : STD_LOGIC;
  signal \imm_ex[5]_i_5_n_0\ : STD_LOGIC;
  signal \imm_ex[6]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[6]_i_3_n_0\ : STD_LOGIC;
  signal \imm_ex[6]_i_4_n_0\ : STD_LOGIC;
  signal \imm_ex[7]_i_3_n_0\ : STD_LOGIC;
  signal \imm_ex[8]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex[9]_i_2_n_0\ : STD_LOGIC;
  signal \imm_ex_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \imm_ex_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \imm_ex_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \^imm_held_reg[0]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[10]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[11]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[12]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[13]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[14]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[15]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[3]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[5]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[6]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[7]\ : STD_LOGIC;
  signal \instr_de_reg_n_0_[9]\ : STD_LOGIC;
  signal \^int_fault_ex_reg\ : STD_LOGIC;
  signal invert_b_ex : STD_LOGIC;
  signal invert_b_ex2 : STD_LOGIC;
  signal invert_b_ex2_i_2_n_0 : STD_LOGIC;
  signal invert_b_ex2_i_3_n_0 : STD_LOGIC;
  signal invert_b_ex2_i_4_n_0 : STD_LOGIC;
  signal invert_b_ex2_i_5_n_0 : STD_LOGIC;
  signal \^ireq_ldpc\ : STD_LOGIC;
  signal kill_instr_de : STD_LOGIC;
  signal last_phase_ex1 : STD_LOGIC;
  signal ld_slow_ex : STD_LOGIC;
  signal ld_slow_ex_i_1_n_0 : STD_LOGIC;
  signal ldm_base : STD_LOGIC;
  signal ldm_base_load : STD_LOGIC;
  signal ldm_base_load_i_2_n_0 : STD_LOGIC;
  signal ldm_base_loaded : STD_LOGIC;
  signal ldm_d_done_ex : STD_LOGIC;
  signal ldm_d_done_ex_i_1_n_0 : STD_LOGIC;
  signal ldm_pop_ex : STD_LOGIC;
  signal ldm_pop_ex_i_2_n_0 : STD_LOGIC;
  signal load_ex : STD_LOGIC;
  signal \^ls_byte_ex\ : STD_LOGIC;
  signal ls_byte_ex_i_1_n_0 : STD_LOGIC;
  signal ls_byte_ex_i_2_n_0 : STD_LOGIC;
  signal \^ls_half_ex\ : STD_LOGIC;
  signal ls_half_ex_i_1_n_0 : STD_LOGIC;
  signal ls_half_ex_i_2_n_0 : STD_LOGIC;
  signal lsm_last_a_phase_ex : STD_LOGIC;
  signal lsm_last_d_phase_ex : STD_LOGIC;
  signal lsm_last_d_phase_ex_i_2_n_0 : STD_LOGIC;
  signal lsm_last_d_phase_ex_i_3_n_0 : STD_LOGIC;
  signal lu_ctl : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lu_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lu_ctl_ex[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_amt_ex2_reg[1]\ : STD_LOGIC;
  signal \^m_amt_ex2_reg[2]\ : STD_LOGIC;
  signal \^m_amt_ex2_reg[3]\ : STD_LOGIC;
  signal \^mem_held_addr_reg[31]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal msr_ex : STD_LOGIC;
  signal mul_ex_i_2_n_0 : STD_LOGIC;
  signal mul_ex_i_3_n_0 : STD_LOGIC;
  signal mul_ex_reg_n_0 : STD_LOGIC;
  signal no_lo_r_list0 : STD_LOGIC;
  signal nxt_bcc_first_ex : STD_LOGIC;
  signal nxt_br_last_ex : STD_LOGIC;
  signal nxt_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_cycle_count_ex2 : STD_LOGIC;
  signal nxt_dreq_rd_ex : STD_LOGIC;
  signal nxt_dreq_wr_ex : STD_LOGIC;
  signal nxt_first_pop_pc_ex : STD_LOGIC;
  signal nxt_force_c_in_ex : STD_LOGIC;
  signal nxt_ifetch : STD_LOGIC;
  signal nxt_ifetch3 : STD_LOGIC;
  signal nxt_imm_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal nxt_instr_de : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal nxt_invert_b_ex : STD_LOGIC;
  signal nxt_invert_b_ex2 : STD_LOGIC;
  signal nxt_last_uncond_phase_ex : STD_LOGIC;
  signal nxt_last_uncond_phase_ex2 : STD_LOGIC;
  signal nxt_ldm_base : STD_LOGIC;
  signal nxt_ldm_base_load : STD_LOGIC;
  signal nxt_ldm_base_loaded : STD_LOGIC;
  signal nxt_pc_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 to 1 );
  signal nxt_pf_fault_de : STD_LOGIC;
  signal nxt_r_list_first_1 : STD_LOGIC;
  signal nxt_r_list_first_2 : STD_LOGIC;
  signal nxt_r_list_first_3 : STD_LOGIC;
  signal nxt_r_list_first_5 : STD_LOGIC;
  signal nxt_r_list_first_6 : STD_LOGIC;
  signal nxt_r_list_first_7 : STD_LOGIC;
  signal nxt_r_list_first_8 : STD_LOGIC;
  signal nxt_read_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_reg_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_rf1_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_w_phase_ex : STD_LOGIC;
  signal nxt_wdata_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_wptr_decoded : STD_LOGIC_VECTOR ( 3 to 3 );
  signal nxt_write_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_write_sp : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_8_in : STD_LOGIC;
  signal pc_de : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pc_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pc_ex_reg[6]_0\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[10]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[11]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[12]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[13]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[14]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[15]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[16]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[17]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[18]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[19]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[1]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[20]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[21]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[22]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[23]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[24]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[25]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[26]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[27]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[28]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[29]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[2]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[30]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[31]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[3]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[4]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[5]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[6]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[7]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[8]\ : STD_LOGIC;
  signal \pc_ex_reg_n_0_[9]\ : STD_LOGIC;
  signal pc_mask1_de : STD_LOGIC;
  signal \^pc_mask1_ex\ : STD_LOGIC;
  signal pc_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 to 1 );
  signal pf_fault_de : STD_LOGIC;
  signal pop_pc_ex : STD_LOGIC;
  signal pop_pc_ex_i_2_n_0 : STD_LOGIC;
  signal pre_pc_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pre_pc_mux_ctl_ex[0]_i_1_n_0\ : STD_LOGIC;
  signal pre_update_c_ex : STD_LOGIC;
  signal pre_update_n_ex_i_3_n_0 : STD_LOGIC;
  signal pre_update_n_ex_i_4_n_0 : STD_LOGIC;
  signal pre_update_n_ex_i_5_n_0 : STD_LOGIC;
  signal pre_update_n_ex_i_6_n_0 : STD_LOGIC;
  signal pre_update_n_ex_i_7_n_0 : STD_LOGIC;
  signal pre_update_v_ex : STD_LOGIC;
  signal pre_update_z_ex : STD_LOGIC;
  signal push_ex : STD_LOGIC;
  signal push_ex_i_2_n_0 : STD_LOGIC;
  signal r_amt4_ex2_i_3_n_0 : STD_LOGIC;
  signal \^r_amt4_ex2_reg\ : STD_LOGIC;
  signal \^r_int_actv_reg_0\ : STD_LOGIC;
  signal r_list_c_in : STD_LOGIC;
  signal r_list_ex : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal r_list_first : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \r_list_first[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_list_first[5]_i_3_n_0\ : STD_LOGIC;
  signal \r_list_first[8]_i_2_n_0\ : STD_LOGIC;
  signal r_list_offset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r_list_offset_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_list_offset_ex[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_list_offset_ex[1]_i_4_n_0\ : STD_LOGIC;
  signal \r_list_offset_ex[3]_i_3_n_0\ : STD_LOGIC;
  signal r_list_offset_hi : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal r_list_offset_lo : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_off_de : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal r_off_de126_out : STD_LOGIC;
  signal rd_mux_a_ex_i_1_n_0 : STD_LOGIC;
  signal rd_mux_a_ex_i_2_n_0 : STD_LOGIC;
  signal read_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \read_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal read_buffer1 : STD_LOGIC;
  signal \reg_file_a[15][10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_file_a[15][9]_i_4_n_0\ : STD_LOGIC;
  signal reg_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \reg_sel[1]_i_2_n_0\ : STD_LOGIC;
  signal rf0_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rf0_mux_ctl_ex[0]_i_4_n_0\ : STD_LOGIC;
  signal \rf0_mux_ctl_ex[0]_i_5_n_0\ : STD_LOGIC;
  signal \rf0_mux_ctl_ex[0]_i_6_n_0\ : STD_LOGIC;
  signal \rf0_mux_ctl_ex[1]_i_4_n_0\ : STD_LOGIC;
  signal rf1_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rf_mux_ctl_ex : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rf_mux_ctl_ex2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rf_mux_ctl_ex23 : STD_LOGIC;
  signal \rf_mux_ctl_ex[2]_i_6_n_0\ : STD_LOGIC;
  signal \rf_mux_ctl_ex[2]_i_7_n_0\ : STD_LOGIC;
  signal \rf_mux_ctl_ex[2]_i_8_n_0\ : STD_LOGIC;
  signal \rf_mux_ctl_ex_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal rptr_a_de : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rptr_a_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rptr_a_ex2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rptr_a_ex2[0]_i_2_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[0]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[2]_i_2_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[2]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[3]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_a_ex2[3]_i_4_n_0\ : STD_LOGIC;
  signal \rptr_a_ex[0]_i_1_n_0\ : STD_LOGIC;
  signal \rptr_a_ex[2]_i_1_n_0\ : STD_LOGIC;
  signal rptr_b2_de : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rptr_b_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rptr_b_ex2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rptr_b_ex2[0]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[0]_i_4_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[2]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[2]_i_4_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[3]_i_3_n_0\ : STD_LOGIC;
  signal \rptr_b_ex2[3]_i_4_n_0\ : STD_LOGIC;
  signal sbit_ctl_de : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sbit_ctl_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sbit_ex : STD_LOGIC;
  signal sbit_ex_i_2_n_0 : STD_LOGIC;
  signal se_byte_wb : STD_LOGIC;
  signal se_byte_wb_i_1_n_0 : STD_LOGIC;
  signal se_byte_wb_i_2_n_0 : STD_LOGIC;
  signal se_half_wb_i_1_n_0 : STD_LOGIC;
  signal se_half_wb_i_2_n_0 : STD_LOGIC;
  signal se_half_wb_i_3_n_0 : STD_LOGIC;
  signal se_half_wb_i_4_n_0 : STD_LOGIC;
  signal second32_ex : STD_LOGIC;
  signal second_ex_phase : STD_LOGIC;
  signal second_ex_phase_i_1_n_0 : STD_LOGIC;
  signal shift_ex : STD_LOGIC;
  signal shift_op : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shift_op_de : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal stm_push_ex : STD_LOGIC;
  signal stm_push_ex_i_2_n_0 : STD_LOGIC;
  signal stm_push_ex_i_3_n_0 : STD_LOGIC;
  signal store_ex : STD_LOGIC;
  signal \swz_ctl_ex[0]_i_1_n_0\ : STD_LOGIC;
  signal \swz_ctl_ex[1]_i_1_n_0\ : STD_LOGIC;
  signal tbit : STD_LOGIC;
  signal tbit_ex : STD_LOGIC;
  signal tbit_ex_i_2_n_0 : STD_LOGIC;
  signal three_phase_de : STD_LOGIC;
  signal three_phase_ex : STD_LOGIC;
  signal three_phase_ex_i_2_n_0 : STD_LOGIC;
  signal three_phase_ex_i_3_n_0 : STD_LOGIC;
  signal three_phase_ex_i_4_n_0 : STD_LOGIC;
  signal two_phase_de : STD_LOGIC;
  signal two_phase_ex : STD_LOGIC;
  signal two_phase_ex_i_10_n_0 : STD_LOGIC;
  signal two_phase_ex_i_11_n_0 : STD_LOGIC;
  signal two_phase_ex_i_12_n_0 : STD_LOGIC;
  signal two_phase_ex_i_13_n_0 : STD_LOGIC;
  signal two_phase_ex_i_14_n_0 : STD_LOGIC;
  signal two_phase_ex_i_2_n_0 : STD_LOGIC;
  signal two_phase_ex_i_3_n_0 : STD_LOGIC;
  signal two_phase_ex_i_4_n_0 : STD_LOGIC;
  signal two_phase_ex_i_5_n_0 : STD_LOGIC;
  signal two_phase_ex_i_7_n_0 : STD_LOGIC;
  signal two_phase_ex_i_8_n_0 : STD_LOGIC;
  signal two_phase_ex_i_9_n_0 : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0\ : STD_LOGIC;
  signal \u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0\ : STD_LOGIC;
  signal u_decode_n_11 : STD_LOGIC;
  signal u_decode_n_12 : STD_LOGIC;
  signal u_decode_n_13 : STD_LOGIC;
  signal u_decode_n_2 : STD_LOGIC;
  signal u_decode_n_3 : STD_LOGIC;
  signal u_decode_n_31 : STD_LOGIC;
  signal u_decode_n_37 : STD_LOGIC;
  signal u_decode_n_4 : STD_LOGIC;
  signal u_decode_n_43 : STD_LOGIC;
  signal u_decode_n_44 : STD_LOGIC;
  signal u_decode_n_45 : STD_LOGIC;
  signal u_decode_n_46 : STD_LOGIC;
  signal u_decode_n_48 : STD_LOGIC;
  signal u_decode_n_49 : STD_LOGIC;
  signal u_decode_n_5 : STD_LOGIC;
  signal u_decode_n_51 : STD_LOGIC;
  signal u_decode_n_6 : STD_LOGIC;
  signal u_decode_n_7 : STD_LOGIC;
  signal u_decode_n_8 : STD_LOGIC;
  signal u_decode_n_9 : STD_LOGIC;
  signal \u_dp/au_carry\ : STD_LOGIC;
  signal \u_dp/au_in_a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_dp/lu_out\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \u_dp/pre_fetch_addr1\ : STD_LOGIC;
  signal \u_dp/u_alu_dec/au_in_b\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \u_dp/u_mul_shft/u_shft/do_ror__0\ : STD_LOGIC;
  signal \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\ : STD_LOGIC;
  signal \u_dp/u_mul_shft/u_shft/p_2_in\ : STD_LOGIC;
  signal \u_dp/u_mul_shft/u_shft/r_amt_right__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal u_excpt_n_114 : STD_LOGIC;
  signal u_excpt_n_118 : STD_LOGIC;
  signal u_excpt_n_119 : STD_LOGIC;
  signal u_excpt_n_14 : STD_LOGIC;
  signal u_excpt_n_15 : STD_LOGIC;
  signal u_excpt_n_151 : STD_LOGIC;
  signal u_excpt_n_16 : STD_LOGIC;
  signal u_excpt_n_168 : STD_LOGIC;
  signal u_excpt_n_169 : STD_LOGIC;
  signal u_excpt_n_173 : STD_LOGIC;
  signal u_excpt_n_174 : STD_LOGIC;
  signal u_excpt_n_175 : STD_LOGIC;
  signal u_excpt_n_18 : STD_LOGIC;
  signal u_excpt_n_186 : STD_LOGIC;
  signal u_excpt_n_187 : STD_LOGIC;
  signal u_excpt_n_188 : STD_LOGIC;
  signal u_excpt_n_189 : STD_LOGIC;
  signal u_excpt_n_19 : STD_LOGIC;
  signal u_excpt_n_190 : STD_LOGIC;
  signal u_excpt_n_20 : STD_LOGIC;
  signal u_excpt_n_21 : STD_LOGIC;
  signal u_excpt_n_22 : STD_LOGIC;
  signal u_excpt_n_23 : STD_LOGIC;
  signal u_excpt_n_24 : STD_LOGIC;
  signal u_excpt_n_25 : STD_LOGIC;
  signal u_excpt_n_26 : STD_LOGIC;
  signal u_excpt_n_27 : STD_LOGIC;
  signal u_excpt_n_28 : STD_LOGIC;
  signal u_excpt_n_29 : STD_LOGIC;
  signal \^u_fault\ : STD_LOGIC;
  signal undef : STD_LOGIC;
  signal update_c_ex : STD_LOGIC;
  signal use_branch : STD_LOGIC;
  signal \^use_c_flag_ex\ : STD_LOGIC;
  signal use_c_flag_ex_i_1_n_0 : STD_LOGIC;
  signal use_c_flag_ex_i_2_n_0 : STD_LOGIC;
  signal use_c_flag_ex_i_3_n_0 : STD_LOGIC;
  signal use_control : STD_LOGIC;
  signal use_control_ex : STD_LOGIC;
  signal use_control_ex_i_2_n_0 : STD_LOGIC;
  signal \^use_dp_ipsr_reg\ : STD_LOGIC;
  signal use_flags_ex : STD_LOGIC;
  signal use_flags_ex_i_1_n_0 : STD_LOGIC;
  signal use_imm : STD_LOGIC;
  signal \^use_imm_ex\ : STD_LOGIC;
  signal use_imm_ex0 : STD_LOGIC;
  signal use_mrs : STD_LOGIC;
  signal use_primask : STD_LOGIC;
  signal use_primask_ex : STD_LOGIC;
  signal use_primask_ex_i_2_n_0 : STD_LOGIC;
  signal use_r_list_ex : STD_LOGIC;
  signal use_r_list_ex_i_1_n_0 : STD_LOGIC;
  signal use_r_list_ex_i_2_n_0 : STD_LOGIC;
  signal \^v_flag_au_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_phase_ex : STD_LOGIC;
  signal w_phase_ex_i_10_n_0 : STD_LOGIC;
  signal w_phase_ex_i_11_n_0 : STD_LOGIC;
  signal w_phase_ex_i_12_n_0 : STD_LOGIC;
  signal w_phase_ex_i_3_n_0 : STD_LOGIC;
  signal w_phase_ex_i_4_n_0 : STD_LOGIC;
  signal w_phase_ex_i_6_n_0 : STD_LOGIC;
  signal w_phase_ex_i_7_n_0 : STD_LOGIC;
  signal w_phase_ex_i_9_n_0 : STD_LOGIC;
  signal w_phase_ex_reg_i_8_n_0 : STD_LOGIC;
  signal wdata_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wdata_mux_ctl_ex_reg[0]_0\ : STD_LOGIC;
  signal wptr_de : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wptr_decoded : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wptr_decoded[0]_i_2_n_0\ : STD_LOGIC;
  signal \wptr_decoded[1]_i_4_n_0\ : STD_LOGIC;
  signal \wptr_decoded[1]_i_6_n_0\ : STD_LOGIC;
  signal \wptr_decoded[1]_i_7_n_0\ : STD_LOGIC;
  signal \wptr_decoded[2]_i_2_n_0\ : STD_LOGIC;
  signal \wptr_decoded[2]_i_3_n_0\ : STD_LOGIC;
  signal \wptr_decoded[2]_i_4_n_0\ : STD_LOGIC;
  signal \wptr_decoded[2]_i_5_n_0\ : STD_LOGIC;
  signal \^wptr_ex\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wptr_ex2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wptr_sel_ex1 : STD_LOGIC;
  signal \write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^write_flags_ex\ : STD_LOGIC;
  signal write_sp : STD_LOGIC;
  signal xpsr_m_ctl_ex : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xpsr_mask_ex : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^z_flag_mux_ctl_ex\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal z_flag_mux_i_10_n_0 : STD_LOGIC;
  signal z_flag_mux_i_11_n_0 : STD_LOGIC;
  signal z_flag_mux_i_12_n_0 : STD_LOGIC;
  signal z_flag_mux_i_13_n_0 : STD_LOGIC;
  signal z_flag_mux_i_14_n_0 : STD_LOGIC;
  signal z_flag_mux_i_15_n_0 : STD_LOGIC;
  signal z_flag_mux_i_4_n_0 : STD_LOGIC;
  signal z_flag_mux_i_5_n_0 : STD_LOGIC;
  signal z_flag_mux_i_8_n_0 : STD_LOGIC;
  signal z_flag_mux_i_9_n_0 : STD_LOGIC;
  signal ze_byte_wb : STD_LOGIC;
  signal ze_byte_wb_i_1_n_0 : STD_LOGIC;
  signal ze_byte_wb_i_2_n_0 : STD_LOGIC;
  signal ze_byte_wb_i_3_n_0 : STD_LOGIC;
  signal \^ze_half_wb\ : STD_LOGIC;
  signal ze_half_wb_i_1_n_0 : STD_LOGIC;
  signal ze_half_wb_i_2_n_0 : STD_LOGIC;
  signal ze_half_wb_i_3_n_0 : STD_LOGIC;
  signal ze_half_wb_i_4_n_0 : STD_LOGIC;
  signal \^zero_a_ex\ : STD_LOGIC;
  signal zero_a_ex0 : STD_LOGIC;
  signal zero_a_ex_i_2_n_0 : STD_LOGIC;
  signal zero_a_ex_i_3_n_0 : STD_LOGIC;
  signal zero_a_ex_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of asel_dside_i_1 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of au_a_use_pc_ex_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of au_a_use_pc_ex_i_4 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of au_b_use_pc_ex_i_4 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of br_lr_ex_i_3 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of branching_ex_i_2 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of c_flag_mux_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of c_flag_mux_i_5 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of c_flag_mux_i_7 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of c_flag_mux_i_9 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair162";
  attribute syn_keep : string;
  attribute syn_keep of \count_reg[0]\ : label is "true";
  attribute syn_keep of \count_reg[1]\ : label is "true";
  attribute SOFT_HLUTNM of \cycle_count_ex[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cycle_count_ex[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of dtcm_sel_i_2 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_0_0_i_37\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \genblk3[1].ram_block_reg_2_0_i_6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of hi_pre_fetch_addr_i_4 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \hold_reg1[10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \hold_reg1[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \hold_reg1[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \hold_reg1[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \hold_reg1[14]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \hold_reg1[15]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \hold_reg1[31]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \hold_reg1[31]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \hold_reg1[7]_i_5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \hold_reg1[7]_i_6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \hold_reg1[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \hold_reg1[9]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \hold_reg2[31]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \hsize_1_0[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \hsize_1_0[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of ifetch_i_2 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \imm_ex[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \imm_ex[10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \imm_ex[5]_i_6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \imm_ex[6]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \imm_ex[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \imm_ex[7]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of invert_b_ex2_i_2 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of invert_b_ex2_i_3 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of last_uncond_phase_ex_i_5 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ldm_base_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of ldm_d_done_ex_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of ls_byte_ex_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of ls_half_ex_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \lu_ctl_ex[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \lu_ctl_ex[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_amt_ex2[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \m_amt_ex2[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \m_amt_ex2[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \m_amt_ex2[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \m_amt_ex2[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of m_ext_ex2_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of m_invert_ex2_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of m_invert_ex2_i_4 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of m_invert_ex2_i_5 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of m_invert_ex2_i_6 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of pop_pc_ex_i_2 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pre_pc_mux_ctl_ex[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of pre_update_n_ex_i_5 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of pre_update_n_ex_i_6 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of r_amt4_ex2_i_2 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of r_amt4_ex2_i_4 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \r_list_ex[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \r_list_ex[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \r_list_ex[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_list_ex[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \r_list_ex[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \r_list_ex[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \r_list_ex[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \r_list_first[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_list_first[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_list_first[5]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_list_first[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \r_list_first[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r_list_offset_ex[0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \r_list_offset_ex[0]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r_list_offset_ex[1]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r_list_offset_ex[1]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \r_list_offset_ex[2]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r_list_offset_ex[3]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of rd_mux_a_ex_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg_sel[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rf0_mux_ctl_ex[0]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rf0_mux_ctl_ex[0]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rf0_mux_ctl_ex[0]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rf0_mux_ctl_ex[1]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rf_mux_ctl_ex[2]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rf_mux_ctl_ex[2]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rptr_a_ex2[3]_i_4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rptr_a_ex[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rptr_a_ex[0]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rptr_a_ex[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rptr_a_ex[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rptr_b_ex2[0]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rptr_b_ex2[2]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sbit_ctl_ex[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of se_half_wb_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of se_half_wb_i_3 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of se_half_wb_i_4 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of second_ex_phase_i_1 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of sel_wf_c_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of sel_wf_v_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \shift_op[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of stm_push_ex_i_3 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \swz_ctl_ex[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of tbit_ex_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of three_phase_ex_i_2 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of three_phase_ex_i_3 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of two_phase_ex_i_10 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of two_phase_ex_i_12 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of two_phase_ex_i_14 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of two_phase_ex_i_4 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of two_phase_ex_i_9 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of use_c_flag_ex_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of use_control_ex_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of use_control_ex_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of use_primask_ex_i_2 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of use_r_list_ex_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of v_flag_au_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of w_phase_ex_i_6 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \wptr_decoded[1]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \wptr_decoded[1]_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \wptr_decoded[1]_i_7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \wptr_decoded[2]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \wptr_decoded[2]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \wptr_decoded[2]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \wptr_ex[1]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of write_sp_i_3 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of z_flag_mux_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ze_byte_wb_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of ze_byte_wb_i_3 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of ze_half_wb_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of ze_half_wb_i_4 : label is "soft_lutpair174";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  Q(0) <= \^q\(0);
  asel_write_reg <= \^asel_write_reg\;
  au_a_use_pc_ex <= \^au_a_use_pc_ex\;
  biu_write_reg_0 <= \^biu_write_reg_0\;
  dbg_wdata_sel_ex <= \^dbg_wdata_sel_ex\;
  \do_lsl__0\ <= \^do_lsl__0\;
  dreq_rd_ex <= \^dreq_rd_ex\;
  first32_ex_reg_0 <= \^first32_ex_reg_0\;
  first_ex_phase_reg_0 <= \^first_ex_phase_reg_0\;
  force_c_in_ex <= \^force_c_in_ex\;
  \hold_reg1_reg[7]\(1 downto 0) <= \^hold_reg1_reg[7]\(1 downto 0);
  i_dbg_wdata_sel_ex_reg <= \^i_dbg_wdata_sel_ex_reg\;
  \i_mcode_dec_reg[0]\ <= \^i_mcode_dec_reg[0]\;
  \imm_held_reg[0]\ <= \^imm_held_reg[0]\;
  int_fault_ex_reg <= \^int_fault_ex_reg\;
  ireq_ldpc <= \^ireq_ldpc\;
  ls_byte_ex <= \^ls_byte_ex\;
  ls_half_ex <= \^ls_half_ex\;
  \m_amt_ex2_reg[1]\ <= \^m_amt_ex2_reg[1]\;
  \m_amt_ex2_reg[2]\ <= \^m_amt_ex2_reg[2]\;
  \m_amt_ex2_reg[3]\ <= \^m_amt_ex2_reg[3]\;
  \mem_held_addr_reg[31]\(11 downto 0) <= \^mem_held_addr_reg[31]\(11 downto 0);
  \pc_ex_reg[6]_0\ <= \^pc_ex_reg[6]_0\;
  pc_mask1_ex <= \^pc_mask1_ex\;
  r_amt4_ex2_reg <= \^r_amt4_ex2_reg\;
  r_int_actv_reg_0 <= \^r_int_actv_reg_0\;
  u_fault <= \^u_fault\;
  use_c_flag_ex <= \^use_c_flag_ex\;
  use_dp_ipsr_reg <= \^use_dp_ipsr_reg\;
  use_imm_ex <= \^use_imm_ex\;
  v_flag_au_reg(0) <= \^v_flag_au_reg\(0);
  \wdata_mux_ctl_ex_reg[0]_0\ <= \^wdata_mux_ctl_ex_reg[0]_0\;
  wptr_ex(3 downto 0) <= \^wptr_ex\(3 downto 0);
  write_flags_ex <= \^write_flags_ex\;
  z_flag_mux_ctl_ex(1 downto 0) <= \^z_flag_mux_ctl_ex\(1 downto 0);
  ze_half_wb <= \^ze_half_wb\;
  zero_a_ex <= \^zero_a_ex\;
any_dsb_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_2,
      D => any_dsb_ex0,
      Q => biu_dsb
    );
asel_dside_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dreq_rd_ex\,
      I1 => \^asel_write_reg\,
      O => biu_dreq
    );
au_a_use_pc_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \^first32_ex_reg_0\,
      I2 => au_a_use_pc_ex_i_2_n_0,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => au_a_use_pc_ex_i_3_n_0,
      O => a_use_pc
    );
au_a_use_pc_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFF0200"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => p_25_in,
      I3 => au_a_use_pc_ex_i_4_n_0,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[11]\,
      O => au_a_use_pc_ex_i_2_n_0
    );
au_a_use_pc_ex_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34300300"
    )
        port map (
      I0 => u_excpt_n_151,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[15]\,
      O => au_a_use_pc_ex_i_3_n_0
    );
au_a_use_pc_ex_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => rptr_b2_de(0),
      I2 => rptr_b2_de(2),
      I3 => \instr_de_reg_n_0_[7]\,
      O => au_a_use_pc_ex_i_4_n_0
    );
au_a_use_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => a_use_pc,
      Q => \^au_a_use_pc_ex\
    );
au_b_use_pc_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => au_b_use_pc_ex_i_4_n_0,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[5]\,
      I4 => \instr_de_reg_n_0_[3]\,
      I5 => cps_data,
      O => au_b_use_pc_ex_i_3_n_0
    );
au_b_use_pc_ex_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[9]\,
      O => au_b_use_pc_ex_i_4_n_0
    );
au_b_use_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => b_use_pc,
      Q => au_b_use_pc_ex
    );
bcc_first_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => u_excpt_n_151,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \^first32_ex_reg_0\,
      O => bcc_first_ex_i_2_n_0
    );
bcc_first_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => nxt_bcc_first_ex,
      Q => bcc_first_ex
    );
biu_commit_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^ls_half_ex\,
      I2 => \^o\(0),
      I3 => \^ls_byte_ex\,
      I4 => \^dreq_rd_ex\,
      I5 => \^biu_write_reg_0\,
      O => biu_commit_reg_i_10_n_0
    );
biu_write_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^imm_held_reg[0]\,
      D => \^biu_write_reg_0\,
      Q => \^asel_write_reg\
    );
br_first_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_8_in,
      Q => br_first_ex
    );
br_lr_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => p_25_in,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[11]\,
      O => br_lr_ex_i_2_n_0
    );
br_lr_ex_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[15]\,
      O => br_lr_ex_i_3_n_0
    );
br_lr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => u_excpt_n_21,
      Q => br_lr_ex
    );
branch_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA45400000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => p_25_in,
      I3 => au_a_use_pc_ex_i_4_n_0,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => branch_ex_i_4_n_0
    );
branch_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => branch_ex0,
      Q => branch_ex
    );
branching_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => branching_ex2,
      I1 => \^first_ex_phase_reg_0\,
      O => branching_ex_i_1_n_0
    );
branching_ex_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => branching_ex,
      I1 => branch_ex,
      I2 => last_phase_ex1,
      I3 => \^ireq_ldpc\,
      O => branching_ex2
    );
branching_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => branching_ex_i_1_n_0,
      Q => branching_ex
    );
c_flag_mux_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \u_dp/au_carry\,
      I1 => c_flag_mux_i_3_n_0,
      I2 => sh_c_flag,
      I3 => update_c_ex,
      I4 => c_flag_mux,
      O => c_flag_mux_reg_0
    );
c_flag_mux_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rf0_mux_ctl_ex(0),
      I1 => rf_mux_ctl_ex(2),
      I2 => rf0_mux_ctl_ex(1),
      O => c_flag_mux_i_3_n_0
    );
c_flag_mux_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^write_flags_ex\,
      I1 => pre_update_c_ex,
      I2 => last_uncond_phase_ex_reg_0,
      O => update_c_ex
    );
c_flag_mux_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055545550"
    )
        port map (
      I0 => \^use_imm_ex\,
      I1 => b_reg_0(5),
      I2 => b_reg_0(7),
      I3 => b_reg_0(6),
      I4 => \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\,
      I5 => \u_dp/u_mul_shft/u_shft/do_ror__0\,
      O => c_flag_mux_reg
    );
c_flag_mux_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => shift_op(0),
      I1 => \^use_imm_ex\,
      I2 => use_imm_ex_reg_0,
      I3 => \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\,
      O => \propagate_c__1\
    );
c_flag_mux_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shift_op(1),
      I1 => shift_op(0),
      O => \u_dp/u_mul_shft/u_shft/do_ror__0\
    );
\cond_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => p_25_in,
      Q => \cond_ex_reg_n_0_[0]\
    );
\cond_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => \instr_de_reg_n_0_[9]\,
      Q => p_0_in
    );
\cond_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => \instr_de_reg_n_0_[10]\,
      Q => p_1_in18_in
    );
\cond_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => \instr_de_reg_n_0_[11]\,
      Q => cc_inv_z
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => \^ireq_ldpc\,
      I3 => \^first_ex_phase_reg_0\,
      O => nxt_cnt(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^ireq_ldpc\,
      I1 => count(1),
      I2 => count(0),
      I3 => \^first_ex_phase_reg_0\,
      O => nxt_cnt(1)
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_cnt(0),
      Q => count(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_cnt(1),
      Q => count(1)
    );
cps_data_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => cps_data,
      Q => cps_data_ex
    );
cps_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_29,
      Q => cps_ex
    );
\cycle_count_ex[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A9"
    )
        port map (
      I0 => cycle_count_ex(0),
      I1 => ldm_d_done_ex,
      I2 => lsm_last_d_phase_ex,
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \cycle_count_ex[0]_i_1_n_0\
    );
\cycle_count_ex[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA6"
    )
        port map (
      I0 => cycle_count_ex(1),
      I1 => cycle_count_ex(0),
      I2 => lsm_last_d_phase_ex,
      I3 => ldm_d_done_ex,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \cycle_count_ex[1]_i_1_n_0\
    );
\cycle_count_ex[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA6A"
    )
        port map (
      I0 => cycle_count_ex(2),
      I1 => cycle_count_ex(1),
      I2 => cycle_count_ex(0),
      I3 => lsm_last_d_phase_ex,
      I4 => ldm_d_done_ex,
      I5 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \cycle_count_ex[2]_i_1_n_0\
    );
\cycle_count_ex[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA6AAA"
    )
        port map (
      I0 => cycle_count_ex(3),
      I1 => cycle_count_ex(2),
      I2 => cycle_count_ex(0),
      I3 => cycle_count_ex(1),
      I4 => nxt_cycle_count_ex2,
      I5 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \cycle_count_ex[3]_i_1_n_0\
    );
\cycle_count_ex[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ldm_d_done_ex,
      I1 => lsm_last_d_phase_ex,
      O => nxt_cycle_count_ex2
    );
\cycle_count_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \cycle_count_ex[0]_i_1_n_0\,
      Q => cycle_count_ex(0)
    );
\cycle_count_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \cycle_count_ex[1]_i_1_n_0\,
      Q => cycle_count_ex(1)
    );
\cycle_count_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \cycle_count_ex[2]_i_1_n_0\,
      Q => cycle_count_ex(2)
    );
\cycle_count_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \cycle_count_ex[3]_i_1_n_0\,
      Q => cycle_count_ex(3)
    );
\dp_ipsr_1to0[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(0),
      I1 => \u_dp/u_alu_dec/au_in_b\(1),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(1)
    );
\dp_ipsr_7to2[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(1),
      I1 => \u_dp/u_alu_dec/au_in_b\(2),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(2)
    );
\dp_ipsr_7to2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(2),
      I1 => \u_dp/u_alu_dec/au_in_b\(3),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(3)
    );
\dp_ipsr_7to2[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(3),
      I1 => \u_dp/u_alu_dec/au_in_b\(4),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(4)
    );
\dp_ipsr_7to2[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(4),
      I1 => \u_dp/u_alu_dec/au_in_b\(5),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(5)
    );
\dp_ipsr_7to2[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(5),
      I1 => \u_dp/u_alu_dec/au_in_b\(6),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(6)
    );
\dp_ipsr_7to2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(6),
      I1 => \u_dp/u_alu_dec/au_in_b\(7),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(7)
    );
dreq_rd_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_dreq_rd_ex,
      Q => \^dreq_rd_ex\
    );
dreq_wr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_dreq_wr_ex,
      Q => \^biu_write_reg_0\
    );
dtcm_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => dreq_ex,
      I1 => \^u_fault\,
      I2 => biu_commit_au35_in,
      I3 => \^mem_held_addr_reg[31]\(9),
      I4 => not_itcm_au0,
      I5 => \pc_reg[31]_1\,
      O => nxt_dtcm_sel
    );
dtcm_sel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^biu_write_reg_0\,
      I1 => \^dreq_rd_ex\,
      O => dreq_ex
    );
excpt_ret_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => excpt_ret_fe,
      Q => \^i_mcode_dec_reg[0]\
    );
first32_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => u_excpt_n_14,
      Q => \^first32_ex_reg_0\
    );
first_ex_phase_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \^first_ex_phase_reg_0\,
      Q => first_ex_phase
    );
first_pop_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_first_pop_pc_ex,
      Q => \^ireq_ldpc\
    );
force_c_in_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404000000000"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => invert_b_ex2_i_2_n_0,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => invert_b_ex2_i_3_n_0,
      I4 => force_c_in_ex_i_2_n_0,
      I5 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => nxt_force_c_in_ex
    );
force_c_in_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8B8B888"
    )
        port map (
      I0 => force_c_in_ex_i_3_n_0,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[7]\,
      I5 => \instr_de_reg_n_0_[9]\,
      O => force_c_in_ex_i_2_n_0
    );
force_c_in_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020242420"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => p_25_in,
      I3 => \instr_de_reg_n_0_[7]\,
      I4 => \instr_de_reg_n_0_[6]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => force_c_in_ex_i_3_n_0
    );
force_c_in_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_2,
      D => nxt_force_c_in_ex,
      Q => \^force_c_in_ex\
    );
\genblk3[1].ram_block_reg_0_0_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wdata_mux_ctl_ex(1),
      I1 => wdata_mux_ctl_ex(0),
      O => \genblk3[1].ram_block_reg_0_0_i_37_n_0\
    );
\genblk3[1].ram_block_reg_2_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wdata_mux_ctl_ex(0),
      I1 => wdata_mux_ctl_ex(1),
      O => \genblk3[1].ram_block_reg_2_0_i_6_n_0\
    );
held_fault0_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => pf_fault_fe,
      Q => held_fault0
    );
held_fault1_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^imm_held_reg[0]\,
      D => pf_fault_fe,
      Q => held_fault1
    );
\held_instr0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(0),
      Q => held_instr0(0)
    );
\held_instr0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(10),
      Q => held_instr0(10)
    );
\held_instr0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(11),
      Q => held_instr0(11)
    );
\held_instr0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(12),
      Q => held_instr0(12)
    );
\held_instr0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(13),
      Q => held_instr0(13)
    );
\held_instr0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(14),
      Q => held_instr0(14)
    );
\held_instr0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(15),
      Q => held_instr0(15)
    );
\held_instr0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(1),
      Q => held_instr0(1)
    );
\held_instr0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(2),
      Q => held_instr0(2)
    );
\held_instr0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(3),
      Q => held_instr0(3)
    );
\held_instr0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(4),
      Q => held_instr0(4)
    );
\held_instr0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(5),
      Q => held_instr0(5)
    );
\held_instr0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(6),
      Q => held_instr0(6)
    );
\held_instr0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(7),
      Q => held_instr0(7)
    );
\held_instr0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(8),
      Q => held_instr0(8)
    );
\held_instr0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr00,
      CLR => \^imm_held_reg[0]\,
      D => \uhalf_instr_reg[15]\(9),
      Q => held_instr0(9)
    );
\held_instr1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(0),
      Q => held_instr1(0)
    );
\held_instr1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(10),
      Q => held_instr1(10)
    );
\held_instr1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(11),
      Q => held_instr1(11)
    );
\held_instr1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(12),
      Q => held_instr1(12)
    );
\held_instr1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(13),
      Q => held_instr1(13)
    );
\held_instr1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(14),
      Q => held_instr1(14)
    );
\held_instr1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(15),
      Q => held_instr1(15)
    );
\held_instr1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(1),
      Q => held_instr1(1)
    );
\held_instr1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(2),
      Q => held_instr1(2)
    );
\held_instr1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(3),
      Q => held_instr1(3)
    );
\held_instr1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(4),
      Q => held_instr1(4)
    );
\held_instr1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(5),
      Q => held_instr1(5)
    );
\held_instr1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(6),
      Q => held_instr1(6)
    );
\held_instr1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(7),
      Q => held_instr1(7)
    );
\held_instr1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(8),
      Q => held_instr1(8)
    );
\held_instr1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => held_instr10,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => \uhalf_instr_reg[15]\(9),
      Q => held_instr1(9)
    );
hi_pre_fetch_addr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^ireq_ldpc\,
      I1 => last_phase_ex1,
      I2 => branch_ex,
      I3 => first_ex_phase,
      O => \u_dp/pre_fetch_addr1\
    );
\hold_reg1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][10]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(2)
    );
\hold_reg1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][11]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(3)
    );
\hold_reg1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][12]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(4)
    );
\hold_reg1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][13]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(5)
    );
\hold_reg1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][14]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(6)
    );
\hold_reg1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][15]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(7)
    );
\hold_reg1[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_held_addr_reg[1]\,
      I1 => \^ls_byte_ex\,
      I2 => \^ls_half_ex\,
      O => \hold_reg1_reg[16]\
    );
\hold_reg1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sbit_ctl_ex(0),
      I1 => \^ls_byte_ex\,
      I2 => \mem_held_addr_reg[0]\,
      I3 => \^ls_half_ex\,
      O => dp_sbit_ctl_ex(0)
    );
\hold_reg1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \^hold_reg1_reg[7]\(1),
      I1 => \^ls_half_ex\,
      I2 => \^ls_byte_ex\,
      I3 => \mem_held_addr_reg[1]\,
      O => swz_ctl0_ex(1)
    );
\hold_reg1[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^hold_reg1_reg[7]\(0),
      I1 => \mem_held_addr_reg[0]\,
      I2 => \^ls_byte_ex\,
      O => swz_ctl0_ex(0)
    );
\hold_reg1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][8]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(0)
    );
\hold_reg1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => se_byte_wb,
      I1 => mem_r_data_sign,
      I2 => \reg_file_a[15][9]_i_2_n_0\,
      O => \hold_reg1_reg[15]\(1)
    );
\hold_reg2[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^first_ex_phase_reg_0\,
      I1 => pre_pc_mux_ctl_ex(1),
      O => pc_mux_ctl_ex(1)
    );
\hsize_1_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \^ls_half_ex\,
      I1 => \^ls_byte_ex\,
      I2 => \^dreq_rd_ex\,
      I3 => \^asel_write_reg\,
      O => \hsize_1_0_reg[1]\(0)
    );
\hsize_1_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \^asel_write_reg\,
      I1 => \^dreq_rd_ex\,
      I2 => \^ls_byte_ex\,
      I3 => \^ls_half_ex\,
      O => \hsize_1_0_reg[1]\(1)
    );
\iWSTRB[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SYSRESETn,
      O => \^pc_ex_reg[6]_0\
    );
i_nxt_mul_last_phase_ex_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ex_reg_n_0,
      I1 => first_ex_phase,
      O => i_nxt_mul_last_phase_ex_i_1_n_0
    );
i_nxt_mul_last_phase_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => i_nxt_mul_last_phase_ex_i_1_n_0,
      Q => i_nxt_mul_last_phase_ex_reg_n_0
    );
ifetch_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stm_push_ex,
      I1 => store_ex,
      O => nxt_ifetch3
    );
ifetch_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_ifetch,
      Q => fetch_phase
    );
\imm_ex[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => \imm_ex[0]_i_2_n_0\,
      I2 => \^first32_ex_reg_0\,
      I3 => use_imm,
      O => nxt_imm_int(0)
    );
\imm_ex[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000DD508D00"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => rptr_b2_de(0),
      I5 => \instr_de_reg_n_0_[15]\,
      O => \imm_ex[0]_i_2_n_0\
    );
\imm_ex[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => imm(10),
      I2 => use_imm,
      O => nxt_imm_int(10)
    );
\imm_ex[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088800080"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \^first32_ex_reg_0\,
      O => imm(10)
    );
\imm_ex[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => \^first32_ex_reg_0\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \imm_ex[29]_i_3_n_0\,
      I4 => use_imm,
      O => nxt_imm_int(11)
    );
\imm_ex[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A00000"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => rptr_b2_de(0),
      I2 => \imm_ex[1]_i_2_n_0\,
      I3 => \^first32_ex_reg_0\,
      I4 => use_imm,
      O => nxt_imm_int(1)
    );
\imm_ex[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => rptr_b2_de(0),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[7]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \imm_ex[1]_i_3_n_0\,
      O => \imm_ex[1]_i_2_n_0\
    );
\imm_ex[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[7]\,
      O => \imm_ex[1]_i_3_n_0\
    );
\imm_ex[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => biu_rdy,
      I1 => shift_ex,
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \imm_ex[29]_i_1_n_0\
    );
\imm_ex[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[7]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => \imm_ex[29]_i_3_n_0\
    );
\imm_ex[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \^first32_ex_reg_0\,
      I2 => \imm_ex[29]_i_5_n_0\,
      I3 => \imm_ex[29]_i_6_n_0\,
      I4 => \imm_ex[29]_i_7_n_0\,
      O => use_imm
    );
\imm_ex[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0D5D"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => \imm_ex[29]_i_5_n_0\
    );
\imm_ex[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555703030303"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[11]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => \imm_ex[29]_i_6_n_0\
    );
\imm_ex[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700F0F0FF00F00"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[11]\,
      O => \imm_ex[29]_i_7_n_0\
    );
\imm_ex[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => \imm_ex[2]_i_2_n_0\,
      I2 => \^first32_ex_reg_0\,
      I3 => use_imm,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => r_off_de(2),
      O => nxt_imm_int(2)
    );
\imm_ex[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \imm_ex_reg[2]_i_4_n_0\,
      O => \imm_ex[2]_i_2_n_0\
    );
\imm_ex[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F88F88888888"
    )
        port map (
      I0 => r_list_offset(0),
      I1 => r_off_de126_out,
      I2 => cycle_count_ex(0),
      I3 => nxt_cycle_count_ex2,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => use_r_list_ex,
      O => r_off_de(2)
    );
\imm_ex[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FE545404AE04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => p_25_in,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => rptr_b2_de(0),
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[7]\,
      O => \imm_ex[2]_i_5_n_0\
    );
\imm_ex[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => rptr_b2_de(0),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => rptr_b2_de(2),
      O => \imm_ex[2]_i_6_n_0\
    );
\imm_ex[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF8F000000"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => rptr_b2_de(2),
      I2 => \imm_ex[3]_i_2_n_0\,
      I3 => use_imm,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => r_off_de(3),
      O => nxt_imm_int(3)
    );
\imm_ex[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBFBBB"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => \imm_ex[3]_i_4_n_0\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => \imm_ex[3]_i_2_n_0\
    );
\imm_ex[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => r_list_offset(1),
      I1 => r_off_de126_out,
      I2 => \cycle_count_ex[1]_i_1_n_0\,
      I3 => use_r_list_ex,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => r_off_de(3)
    );
\imm_ex[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => rptr_b2_de(2),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \imm_ex_reg[3]_i_5_n_0\,
      O => \imm_ex[3]_i_4_n_0\
    );
\imm_ex[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FE545404AE04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => rptr_b2_de(1),
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => p_25_in,
      O => \imm_ex[3]_i_6_n_0\
    );
\imm_ex[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[3]\,
      O => \imm_ex[3]_i_7_n_0\
    );
\imm_ex[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF8F000000"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => \instr_de_reg_n_0_[3]\,
      I2 => \imm_ex[4]_i_2_n_0\,
      I3 => use_imm,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => r_off_de(4),
      O => nxt_imm_int(4)
    );
\imm_ex[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBFBBB"
    )
        port map (
      I0 => \^first32_ex_reg_0\,
      I1 => \imm_ex[4]_i_4_n_0\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => \imm_ex[4]_i_2_n_0\
    );
\imm_ex[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => r_list_offset(2),
      I1 => r_off_de126_out,
      I2 => \cycle_count_ex[2]_i_1_n_0\,
      I3 => use_r_list_ex,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => r_off_de(4)
    );
\imm_ex[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \imm_ex_reg[4]_i_5_n_0\,
      O => \imm_ex[4]_i_4_n_0\
    );
\imm_ex[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D484D485D5D0808"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => rptr_b2_de(2),
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => \imm_ex[4]_i_6_n_0\
    );
\imm_ex[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => rptr_b2_de(2),
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => p_25_in,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => cps_data,
      O => \imm_ex[4]_i_7_n_0\
    );
\imm_ex[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
        port map (
      I0 => cps_data,
      I1 => \imm_ex[5]_i_2_n_0\,
      I2 => \^first32_ex_reg_0\,
      I3 => use_imm,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => r_off_de(5),
      O => nxt_imm_int(5)
    );
\imm_ex[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF808080FF80"
    )
        port map (
      I0 => cps_data,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \imm_ex[5]_i_4_n_0\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \imm_ex[5]_i_5_n_0\,
      O => \imm_ex[5]_i_2_n_0\
    );
\imm_ex[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => r_list_offset(3),
      I1 => r_off_de126_out,
      I2 => \cycle_count_ex[3]_i_1_n_0\,
      I3 => use_r_list_ex,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => r_off_de(5)
    );
\imm_ex[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222B800"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      O => \imm_ex[5]_i_4_n_0\
    );
\imm_ex[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[5]\,
      O => \imm_ex[5]_i_5_n_0\
    );
\imm_ex[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => use_r_list_ex_i_2_n_0,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \^first32_ex_reg_0\,
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => push_ex_i_2_n_0,
      O => r_off_de126_out
    );
\imm_ex[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A00000"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => \instr_de_reg_n_0_[5]\,
      I2 => \imm_ex[6]_i_2_n_0\,
      I3 => \^first32_ex_reg_0\,
      I4 => use_imm,
      O => nxt_imm_int(6)
    );
\imm_ex[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF808080FF80"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \imm_ex[6]_i_3_n_0\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \imm_ex[6]_i_4_n_0\,
      O => \imm_ex[6]_i_2_n_0\
    );
\imm_ex[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A80"
    )
        port map (
      I0 => cps_data,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[14]\,
      O => \imm_ex[6]_i_3_n_0\
    );
\imm_ex[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => cps_data,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[6]\,
      O => \imm_ex[6]_i_4_n_0\
    );
\imm_ex[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => imm(7),
      I2 => use_imm,
      O => nxt_imm_int(7)
    );
\imm_ex[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFF80"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \imm_ex[7]_i_3_n_0\,
      I4 => \^first32_ex_reg_0\,
      O => imm(7)
    );
\imm_ex[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003030F088C088"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[5]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => \imm_ex[7]_i_3_n_0\
    );
\imm_ex[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A00000"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \imm_ex[8]_i_2_n_0\,
      I3 => \^first32_ex_reg_0\,
      I4 => use_imm,
      O => nxt_imm_int(8)
    );
\imm_ex[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB008800BC0C8800"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[6]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => \imm_ex[8]_i_2_n_0\
    );
\imm_ex[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A00000"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => p_25_in,
      I2 => \imm_ex[9]_i_2_n_0\,
      I3 => \^first32_ex_reg_0\,
      I4 => use_imm,
      O => nxt_imm_int(9)
    );
\imm_ex[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80B0FCCC80800000"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[7]\,
      O => \imm_ex[9]_i_2_n_0\
    );
\imm_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(0),
      Q => \^q\(0)
    );
\imm_ex_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(10),
      Q => imm_ex(10)
    );
\imm_ex_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(11),
      Q => imm_ex(11)
    );
\imm_ex_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(12),
      Q => imm_ex(12)
    );
\imm_ex_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(13),
      Q => imm_ex(13)
    );
\imm_ex_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(14),
      Q => imm_ex(14)
    );
\imm_ex_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(15),
      Q => imm_ex(15)
    );
\imm_ex_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(16),
      Q => imm_ex(16)
    );
\imm_ex_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(17),
      Q => imm_ex(17)
    );
\imm_ex_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(18),
      Q => imm_ex(18)
    );
\imm_ex_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(19),
      Q => imm_ex(19)
    );
\imm_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(1),
      Q => imm_ex(1)
    );
\imm_ex_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(20),
      Q => imm_ex(20)
    );
\imm_ex_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(21),
      Q => imm_ex(21)
    );
\imm_ex_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(22),
      Q => imm_ex(22)
    );
\imm_ex_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(23),
      Q => imm_ex(23)
    );
\imm_ex_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(29),
      Q => imm_ex(29)
    );
\imm_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(2),
      Q => imm_ex(2)
    );
\imm_ex_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \imm_ex[2]_i_5_n_0\,
      I1 => \imm_ex[2]_i_6_n_0\,
      O => \imm_ex_reg[2]_i_4_n_0\,
      S => \instr_de_reg_n_0_[13]\
    );
\imm_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(3),
      Q => imm_ex(3)
    );
\imm_ex_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \imm_ex[3]_i_6_n_0\,
      I1 => \imm_ex[3]_i_7_n_0\,
      O => \imm_ex_reg[3]_i_5_n_0\,
      S => \instr_de_reg_n_0_[13]\
    );
\imm_ex_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(4),
      Q => imm_ex(4)
    );
\imm_ex_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \imm_ex[4]_i_6_n_0\,
      I1 => \imm_ex[4]_i_7_n_0\,
      O => \imm_ex_reg[4]_i_5_n_0\,
      S => \instr_de_reg_n_0_[13]\
    );
\imm_ex_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(5),
      Q => imm_ex(5)
    );
\imm_ex_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(6),
      Q => imm_ex(6)
    );
\imm_ex_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(7),
      Q => imm_ex(7)
    );
\imm_ex_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(8),
      Q => imm_ex(8)
    );
\imm_ex_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => \imm_ex[29]_i_1_n_0\,
      CLR => \^pc_ex_reg[6]_0\,
      D => nxt_imm_int(9),
      Q => imm_ex(9)
    );
\instr_de[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I1 => branching_ex,
      I2 => biu_rdy,
      O => adv_fe_to_de
    );
\instr_de[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => held_instr1(4),
      I1 => read_addr(0),
      I2 => held_instr0(4),
      O => held_instr(4)
    );
\instr_de_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(0),
      Q => rptr_b2_de(0)
    );
\instr_de_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      D => nxt_instr_de(10),
      PRE => SYSRESETn_1,
      Q => \instr_de_reg_n_0_[10]\
    );
\instr_de_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(11),
      Q => \instr_de_reg_n_0_[11]\
    );
\instr_de_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(12),
      Q => \instr_de_reg_n_0_[12]\
    );
\instr_de_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      D => nxt_instr_de(13),
      PRE => SYSRESETn_1,
      Q => \instr_de_reg_n_0_[13]\
    );
\instr_de_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(14),
      Q => \instr_de_reg_n_0_[14]\
    );
\instr_de_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(15),
      Q => \instr_de_reg_n_0_[15]\
    );
\instr_de_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(1),
      Q => rptr_b2_de(1)
    );
\instr_de_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(2),
      Q => rptr_b2_de(2)
    );
\instr_de_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(3),
      Q => \instr_de_reg_n_0_[3]\
    );
\instr_de_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(4),
      Q => cps_data
    );
\instr_de_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => nxt_instr_de(5),
      Q => \instr_de_reg_n_0_[5]\
    );
\instr_de_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(6),
      Q => \instr_de_reg_n_0_[6]\
    );
\instr_de_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => SYSRESETn_1,
      D => nxt_instr_de(7),
      Q => \instr_de_reg_n_0_[7]\
    );
\instr_de_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      D => nxt_instr_de(8),
      PRE => SYSRESETn_1,
      Q => p_25_in
    );
\instr_de_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      D => nxt_instr_de(9),
      PRE => SYSRESETn_1,
      Q => \instr_de_reg_n_0_[9]\
    );
instr_faulted_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E0E000E00"
    )
        port map (
      I0 => \^dreq_rd_ex\,
      I1 => \^biu_write_reg_0\,
      I2 => \^ls_byte_ex\,
      I3 => \^o\(0),
      I4 => \^ls_half_ex\,
      I5 => \^o\(1),
      O => \^u_fault\
    );
invert_b_ex2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      O => invert_b_ex2_i_2_n_0
    );
invert_b_ex2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[13]\,
      O => invert_b_ex2_i_3_n_0
    );
invert_b_ex2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
        port map (
      I0 => invert_b_ex2_i_5_n_0,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \instr_de_reg_n_0_[7]\,
      O => invert_b_ex2_i_4_n_0
    );
invert_b_ex2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C0C90A8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => p_25_in,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => invert_b_ex2_i_5_n_0
    );
invert_b_ex2_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => nxt_invert_b_ex2,
      Q => invert_b_ex2
    );
invert_b_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_2,
      D => nxt_invert_b_ex,
      Q => invert_b_ex
    );
itcm_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \^dreq_rd_ex\,
      I1 => \^biu_write_reg_0\,
      I2 => \^u_fault\,
      I3 => \en_itcm_core_reg[0]\,
      I4 => \z_27_20__6\,
      I5 => not_itcm_au0,
      O => nxt_itcm_sel
    );
last_uncond_phase_ex_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lsm_last_a_phase_ex,
      I1 => stm_push_ex,
      O => nxt_last_uncond_phase_ex2
    );
last_uncond_phase_ex_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => branching_ex,
      O => nxt_br_last_ex
    );
last_uncond_phase_ex_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => nxt_last_uncond_phase_ex,
      PRE => \^use_dp_ipsr_reg\,
      Q => \^wdata_mux_ctl_ex_reg[0]_0\
    );
ld_slow_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => three_phase_ex_i_3_n_0,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \^first32_ex_reg_0\,
      O => ld_slow_ex_i_1_n_0
    );
ld_slow_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => ld_slow_ex_i_1_n_0,
      Q => ld_slow_ex
    );
ldm_base_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lsm_last_d_phase_ex,
      I1 => ldm_pop_ex,
      O => nxt_ldm_base
    );
ldm_base_load_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
        port map (
      I0 => ldm_base_load_i_2_n_0,
      I1 => rptr_a_ex(3),
      I2 => reg_sel(3),
      I3 => ldm_base,
      I4 => ldm_pop_ex,
      I5 => lsm_last_d_phase_ex,
      O => nxt_ldm_base_load
    );
ldm_base_load_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => reg_sel(0),
      I1 => rptr_a_ex(0),
      I2 => rptr_a_ex(2),
      I3 => reg_sel(2),
      I4 => rptr_a_ex(1),
      I5 => reg_sel(1),
      O => ldm_base_load_i_2_n_0
    );
ldm_base_load_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_ldm_base_load,
      Q => ldm_base_load
    );
ldm_base_loaded_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => nxt_ldm_base_load,
      I1 => ldm_base_loaded,
      I2 => ldm_base,
      O => nxt_ldm_base_loaded
    );
ldm_base_loaded_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_ldm_base_loaded,
      Q => ldm_base_loaded
    );
ldm_base_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_ldm_base,
      Q => ldm_base
    );
ldm_d_done_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => lsm_last_d_phase_ex,
      I1 => ldm_d_done_ex,
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => ldm_d_done_ex_i_1_n_0
    );
ldm_d_done_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => ldm_d_done_ex_i_1_n_0,
      Q => ldm_d_done_ex
    );
ldm_pop_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D8000000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[11]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => ldm_pop_ex_i_2_n_0
    );
ldm_pop_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => u_excpt_n_118,
      Q => ldm_pop_ex
    );
load_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => u_excpt_n_24,
      Q => load_ex
    );
ls_byte_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => ls_byte_ex_i_2_n_0,
      I2 => \^first32_ex_reg_0\,
      O => ls_byte_ex_i_1_n_0
    );
ls_byte_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00002A000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => ls_byte_ex_i_2_n_0
    );
ls_byte_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => ls_byte_ex_i_1_n_0,
      Q => \^ls_byte_ex\
    );
ls_half_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ls_half_ex_i_2_n_0,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \^first32_ex_reg_0\,
      O => ls_half_ex_i_1_n_0
    );
ls_half_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF73FFFF00FFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[12]\,
      O => ls_half_ex_i_2_n_0
    );
ls_half_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => ls_half_ex_i_1_n_0,
      Q => \^ls_half_ex\
    );
lsm_last_d_phase_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82828200"
    )
        port map (
      I0 => lsm_last_d_phase_ex_i_2_n_0,
      I1 => r_list_offset_ex(3),
      I2 => lsm_last_d_phase_ex_i_3_n_0,
      I3 => ldm_pop_ex,
      I4 => stm_push_ex,
      O => lsm_last_a_phase_ex
    );
lsm_last_d_phase_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => r_list_offset_ex(0),
      I1 => r_list_offset_ex(2),
      I2 => cycle_count_ex(2),
      I3 => cycle_count_ex(1),
      I4 => cycle_count_ex(0),
      I5 => r_list_offset_ex(1),
      O => lsm_last_d_phase_ex_i_2_n_0
    );
lsm_last_d_phase_ex_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cycle_count_ex(1),
      I1 => cycle_count_ex(0),
      I2 => cycle_count_ex(2),
      I3 => cycle_count_ex(3),
      O => lsm_last_d_phase_ex_i_3_n_0
    );
lsm_last_d_phase_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => lsm_last_a_phase_ex,
      Q => lsm_last_d_phase_ex
    );
\lu_ctl_ex[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECEE"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[7]\,
      O => lu_ctl(0)
    );
\lu_ctl_ex[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => \instr_de_reg_n_0_[9]\,
      O => \lu_ctl_ex[1]_i_1_n_0\
    );
\lu_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => lu_ctl(0),
      Q => lu_ctl_ex(0)
    );
\lu_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => \lu_ctl_ex[1]_i_1_n_0\,
      Q => lu_ctl_ex(1)
    );
\m_amt_ex2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0000000B00"
    )
        port map (
      I0 => shift_op(0),
      I1 => shift_op(1),
      I2 => \u_dp/u_mul_shft/u_shft/p_2_in\,
      I3 => b_reg_0(0),
      I4 => \^use_imm_ex\,
      I5 => \^q\(0),
      O => \m_amt_ex2_reg[4]\(0)
    );
\m_amt_ex2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => shift_op(0),
      I1 => shift_op(1),
      I2 => \u_dp/u_mul_shft/u_shft/p_2_in\,
      I3 => \^m_amt_ex2_reg[1]\,
      O => \m_amt_ex2_reg[4]\(1)
    );
\m_amt_ex2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD02FDFDFD020202"
    )
        port map (
      I0 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(0),
      I1 => shift_op(1),
      I2 => shift_op(0),
      I3 => imm_ex(1),
      I4 => \^use_imm_ex\,
      I5 => b_reg_0(1),
      O => \^m_amt_ex2_reg[1]\
    );
\m_amt_ex2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => shift_op(0),
      I1 => shift_op(1),
      I2 => \u_dp/u_mul_shft/u_shft/p_2_in\,
      I3 => \^m_amt_ex2_reg[2]\,
      O => \m_amt_ex2_reg[4]\(2)
    );
\m_amt_ex2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015FFFFEFEA0000"
    )
        port map (
      I0 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(0),
      I1 => imm_ex(1),
      I2 => \^use_imm_ex\,
      I3 => b_reg_0(1),
      I4 => \^do_lsl__0\,
      I5 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(2),
      O => \^m_amt_ex2_reg[2]\
    );
\m_amt_ex2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => shift_op(0),
      I1 => shift_op(1),
      I2 => \u_dp/u_mul_shft/u_shft/p_2_in\,
      I3 => \^m_amt_ex2_reg[3]\,
      O => \m_amt_ex2_reg[4]\(3)
    );
\m_amt_ex2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FEFEFE010101"
    )
        port map (
      I0 => r_amt4_ex2_i_3_n_0,
      I1 => shift_op(1),
      I2 => shift_op(0),
      I3 => imm_ex(3),
      I4 => \^use_imm_ex\,
      I5 => b_reg_0(3),
      O => \^m_amt_ex2_reg[3]\
    );
\m_amt_ex2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => shift_op(0),
      I1 => shift_op(1),
      I2 => \u_dp/u_mul_shft/u_shft/p_2_in\,
      I3 => \^r_amt4_ex2_reg\,
      O => \m_amt_ex2_reg[4]\(4)
    );
\m_amt_ex2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE00AA"
    )
        port map (
      I0 => use_imm_ex_reg_0,
      I1 => \^use_imm_ex\,
      I2 => \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\,
      I3 => shift_op(1),
      I4 => shift_op(0),
      O => \u_dp/u_mul_shft/u_shft/p_2_in\
    );
m_ext_ex2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => shift_op(1),
      I1 => shift_op(0),
      I2 => a_reg_0(30),
      O => m_ext
    );
m_invert_ex2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECE00FC"
    )
        port map (
      I0 => \^use_imm_ex\,
      I1 => use_imm_ex_reg_0,
      I2 => \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\,
      I3 => shift_op(1),
      I4 => shift_op(0),
      O => m_invert
    );
m_invert_ex2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(0),
      I1 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(3),
      I2 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(4),
      I3 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(1),
      I4 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(2),
      O => \u_dp/u_mul_shft/u_shft/mod32_ne_0__3\
    );
m_invert_ex2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^use_imm_ex\,
      I2 => b_reg_0(0),
      O => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(0)
    );
m_invert_ex2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => imm_ex(4),
      I1 => \^use_imm_ex\,
      I2 => b_reg_0(4),
      O => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(4)
    );
m_invert_ex2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => imm_ex(1),
      I1 => \^use_imm_ex\,
      I2 => b_reg_0(1),
      O => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(1)
    );
m_invert_ex2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => imm_ex(2),
      I1 => \^use_imm_ex\,
      I2 => b_reg_0(2),
      O => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(2)
    );
\mem_held_addr[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(11),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(10),
      I5 => imm_ex(11),
      O => \u_dp/u_alu_dec/au_in_b\(11)
    );
\mem_held_addr[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(10),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(9),
      I5 => imm_ex(10),
      O => \u_dp/u_alu_dec/au_in_b\(10)
    );
\mem_held_addr[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(9),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(8),
      I5 => imm_ex(9),
      O => \u_dp/u_alu_dec/au_in_b\(9)
    );
\mem_held_addr[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(8),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(7),
      I5 => imm_ex(8),
      O => \u_dp/u_alu_dec/au_in_b\(8)
    );
\mem_held_addr[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(15),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(14),
      I5 => imm_ex(15),
      O => \u_dp/u_alu_dec/au_in_b\(15)
    );
\mem_held_addr[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(14),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(13),
      I5 => imm_ex(14),
      O => \u_dp/u_alu_dec/au_in_b\(14)
    );
\mem_held_addr[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(13),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(12),
      I5 => imm_ex(13),
      O => \u_dp/u_alu_dec/au_in_b\(13)
    );
\mem_held_addr[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(12),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(11),
      I5 => imm_ex(12),
      O => \u_dp/u_alu_dec/au_in_b\(12)
    );
\mem_held_addr[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(19),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(18),
      I5 => imm_ex(19),
      O => \u_dp/u_alu_dec/au_in_b\(19)
    );
\mem_held_addr[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(18),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(17),
      I5 => imm_ex(18),
      O => \u_dp/u_alu_dec/au_in_b\(18)
    );
\mem_held_addr[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(17),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(16),
      I5 => imm_ex(17),
      O => \u_dp/u_alu_dec/au_in_b\(17)
    );
\mem_held_addr[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(16),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(15),
      I5 => imm_ex(16),
      O => \u_dp/u_alu_dec/au_in_b\(16)
    );
\mem_held_addr[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(23),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(22),
      I5 => imm_ex(23),
      O => \u_dp/u_alu_dec/au_in_b\(23)
    );
\mem_held_addr[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(22),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(21),
      I5 => imm_ex(22),
      O => \u_dp/u_alu_dec/au_in_b\(22)
    );
\mem_held_addr[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(21),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(20),
      I5 => imm_ex(21),
      O => \u_dp/u_alu_dec/au_in_b\(21)
    );
\mem_held_addr[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(20),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(19),
      I5 => imm_ex(20),
      O => \u_dp/u_alu_dec/au_in_b\(20)
    );
\mem_held_addr[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(27),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(26),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(27)
    );
\mem_held_addr[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(26),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(25),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(26)
    );
\mem_held_addr[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(25),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(24),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(25)
    );
\mem_held_addr[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(24),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(23),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(24)
    );
\mem_held_addr[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(30),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(29),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(30)
    );
\mem_held_addr[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(29),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(28),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(29)
    );
\mem_held_addr[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(28),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(27),
      I5 => imm_ex(29),
      O => \u_dp/u_alu_dec/au_in_b\(28)
    );
\mem_held_addr[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(3),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(2),
      I5 => imm_ex(3),
      O => \u_dp/u_alu_dec/au_in_b\(3)
    );
\mem_held_addr[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(2),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(1),
      I5 => imm_ex(2),
      O => \u_dp/u_alu_dec/au_in_b\(2)
    );
\mem_held_addr[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(1),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => pc_read_ex(0),
      I5 => imm_ex(1),
      O => \u_dp/u_alu_dec/au_in_b\(1)
    );
\mem_held_addr[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(0),
      I2 => \^au_a_use_pc_ex\,
      O => \u_dp/au_in_a\(0)
    );
\mem_held_addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A56AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(0),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \^q\(0),
      O => \u_dp/u_alu_dec/au_in_b\(0)
    );
\mem_held_addr[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(7),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(6),
      I5 => imm_ex(7),
      O => \u_dp/u_alu_dec/au_in_b\(7)
    );
\mem_held_addr[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(6),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(5),
      I5 => imm_ex(6),
      O => \u_dp/u_alu_dec/au_in_b\(6)
    );
\mem_held_addr[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(5),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(4),
      I5 => imm_ex(5),
      O => \u_dp/u_alu_dec/au_in_b\(5)
    );
\mem_held_addr[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(4),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(3),
      I5 => imm_ex(4),
      O => \u_dp/u_alu_dec/au_in_b\(4)
    );
msr_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_1,
      D => u_decode_n_4,
      Q => msr_ex
    );
mul_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mul_ex_i_3_n_0,
      I1 => \instr_de_reg_n_0_[11]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \^first32_ex_reg_0\,
      O => mul_ex_i_2_n_0
    );
mul_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => p_25_in,
      I5 => \instr_de_reg_n_0_[7]\,
      O => mul_ex_i_3_n_0
    );
mul_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => u_excpt_n_20,
      Q => mul_ex_reg_n_0
    );
n_flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^write_flags_ex\,
      I1 => pre_update_z_ex,
      I2 => last_uncond_phase_ex_reg_0,
      O => update_n_ex
    );
\pc_de_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^imm_held_reg[0]\,
      D => tbit,
      Q => pc_de(0)
    );
\pc_de_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(9),
      Q => pc_de(10)
    );
\pc_de_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(10),
      Q => pc_de(11)
    );
\pc_de_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(11),
      Q => pc_de(12)
    );
\pc_de_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(12),
      Q => pc_de(13)
    );
\pc_de_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(13),
      Q => pc_de(14)
    );
\pc_de_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(14),
      Q => pc_de(15)
    );
\pc_de_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(15),
      Q => pc_de(16)
    );
\pc_de_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(16),
      Q => pc_de(17)
    );
\pc_de_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(17),
      Q => pc_de(18)
    );
\pc_de_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(18),
      Q => pc_de(19)
    );
\pc_de_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(0),
      Q => pc_de(1)
    );
\pc_de_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(19),
      Q => pc_de(20)
    );
\pc_de_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(20),
      Q => pc_de(21)
    );
\pc_de_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(21),
      Q => pc_de(22)
    );
\pc_de_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(22),
      Q => pc_de(23)
    );
\pc_de_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(23),
      Q => pc_de(24)
    );
\pc_de_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(24),
      Q => pc_de(25)
    );
\pc_de_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(25),
      Q => pc_de(26)
    );
\pc_de_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(26),
      Q => pc_de(27)
    );
\pc_de_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(27),
      Q => pc_de(28)
    );
\pc_de_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(28),
      Q => pc_de(29)
    );
\pc_de_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(1),
      Q => pc_de(2)
    );
\pc_de_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(29),
      Q => pc_de(30)
    );
\pc_de_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(30),
      Q => pc_de(31)
    );
\pc_de_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(2),
      Q => pc_de(3)
    );
\pc_de_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(3),
      Q => pc_de(4)
    );
\pc_de_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(4),
      Q => pc_de(5)
    );
\pc_de_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(5),
      Q => pc_de(6)
    );
\pc_de_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(6),
      Q => pc_de(7)
    );
\pc_de_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(7),
      Q => pc_de(8)
    );
\pc_de_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^pc_ex_reg[6]_0\,
      D => \pc_reg[31]_0\(8),
      Q => pc_de(9)
    );
\pc_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^imm_held_reg[0]\,
      D => pc_de(0),
      Q => pc_ex(0)
    );
\pc_ex_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(10),
      Q => \pc_ex_reg_n_0_[10]\
    );
\pc_ex_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(11),
      Q => \pc_ex_reg_n_0_[11]\
    );
\pc_ex_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(12),
      Q => \pc_ex_reg_n_0_[12]\
    );
\pc_ex_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(13),
      Q => \pc_ex_reg_n_0_[13]\
    );
\pc_ex_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(14),
      Q => \pc_ex_reg_n_0_[14]\
    );
\pc_ex_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(15),
      Q => \pc_ex_reg_n_0_[15]\
    );
\pc_ex_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(16),
      Q => \pc_ex_reg_n_0_[16]\
    );
\pc_ex_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(17),
      Q => \pc_ex_reg_n_0_[17]\
    );
\pc_ex_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(18),
      Q => \pc_ex_reg_n_0_[18]\
    );
\pc_ex_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(19),
      Q => \pc_ex_reg_n_0_[19]\
    );
\pc_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => SYSRESETn_2,
      D => pc_de(1),
      Q => \pc_ex_reg_n_0_[1]\
    );
\pc_ex_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(20),
      Q => \pc_ex_reg_n_0_[20]\
    );
\pc_ex_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(21),
      Q => \pc_ex_reg_n_0_[21]\
    );
\pc_ex_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(22),
      Q => \pc_ex_reg_n_0_[22]\
    );
\pc_ex_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(23),
      Q => \pc_ex_reg_n_0_[23]\
    );
\pc_ex_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(24),
      Q => \pc_ex_reg_n_0_[24]\
    );
\pc_ex_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(25),
      Q => \pc_ex_reg_n_0_[25]\
    );
\pc_ex_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(26),
      Q => \pc_ex_reg_n_0_[26]\
    );
\pc_ex_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(27),
      Q => \pc_ex_reg_n_0_[27]\
    );
\pc_ex_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(28),
      Q => \pc_ex_reg_n_0_[28]\
    );
\pc_ex_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(29),
      Q => \pc_ex_reg_n_0_[29]\
    );
\pc_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => SYSRESETn_2,
      D => pc_de(2),
      Q => \pc_ex_reg_n_0_[2]\
    );
\pc_ex_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(30),
      Q => \pc_ex_reg_n_0_[30]\
    );
\pc_ex_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(31),
      Q => \pc_ex_reg_n_0_[31]\
    );
\pc_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => SYSRESETn_2,
      D => pc_de(3),
      Q => \pc_ex_reg_n_0_[3]\
    );
\pc_ex_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => SYSRESETn_2,
      D => pc_de(4),
      Q => \pc_ex_reg_n_0_[4]\
    );
\pc_ex_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => SYSRESETn_2,
      D => pc_de(5),
      Q => \pc_ex_reg_n_0_[5]\
    );
\pc_ex_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(6),
      Q => \pc_ex_reg_n_0_[6]\
    );
\pc_ex_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(7),
      Q => \pc_ex_reg_n_0_[7]\
    );
\pc_ex_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(8),
      Q => \pc_ex_reg_n_0_[8]\
    );
\pc_ex_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => first32_ex_reg_1(0),
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_de(9),
      Q => \pc_ex_reg_n_0_[9]\
    );
pc_mask1_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0047"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[11]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \^first32_ex_reg_0\,
      O => pc_mask1_de
    );
pc_mask1_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => pc_mask1_de,
      Q => \^pc_mask1_ex\
    );
pf_fault_de_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_fe_to_de,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_pf_fault_de,
      Q => pf_fault_de
    );
pop_pc_ex_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[11]\,
      O => pop_pc_ex_i_2_n_0
    );
pop_pc_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_18,
      Q => pop_pc_ex
    );
\pre_pc_mux_ctl_ex[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => nxt_ldm_base_load,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => \pre_pc_mux_ctl_ex[0]_i_1_n_0\
    );
\pre_pc_mux_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => \pre_pc_mux_ctl_ex[0]_i_1_n_0\,
      Q => pre_pc_mux_ctl_ex(0)
    );
\pre_pc_mux_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => nxt_pc_mux_ctl_ex(1),
      Q => pre_pc_mux_ctl_ex(1)
    );
pre_update_c_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_2,
      D => u_excpt_n_114,
      Q => pre_update_c_ex
    );
pre_update_n_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004A00"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => pre_update_n_ex_i_5_n_0,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => pre_update_n_ex_i_6_n_0,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \^first32_ex_reg_0\,
      O => pre_update_n_ex_i_3_n_0
    );
pre_update_n_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001E80000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => pre_update_n_ex_i_7_n_0,
      I5 => \instr_de_reg_n_0_[15]\,
      O => pre_update_n_ex_i_4_n_0
    );
pre_update_n_ex_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40014045"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => p_25_in,
      I3 => \instr_de_reg_n_0_[7]\,
      I4 => \instr_de_reg_n_0_[6]\,
      O => pre_update_n_ex_i_5_n_0
    );
pre_update_n_ex_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[12]\,
      O => pre_update_n_ex_i_6_n_0
    );
pre_update_n_ex_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44442660FFFFFFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => p_25_in,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => pre_update_n_ex_i_7_n_0
    );
pre_update_n_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_0,
      D => u_excpt_n_19,
      Q => pre_update_z_ex
    );
pre_update_v_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => SYSRESETn_0,
      D => u_excpt_n_25,
      Q => pre_update_v_ex
    );
push_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => two_phase_ex_i_9_n_0,
      I1 => stm_push_ex_i_3_n_0,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \^first32_ex_reg_0\,
      O => push_ex_i_2_n_0
    );
push_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_23,
      Q => push_ex
    );
r_amt4_ex2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB04F4F4FB0B0B0"
    )
        port map (
      I0 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(3),
      I1 => r_amt4_ex2_i_3_n_0,
      I2 => \^do_lsl__0\,
      I3 => imm_ex(4),
      I4 => \^use_imm_ex\,
      I5 => b_reg_0(4),
      O => \^r_amt4_ex2_reg\
    );
r_amt4_ex2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => imm_ex(3),
      I1 => \^use_imm_ex\,
      I2 => b_reg_0(3),
      O => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(3)
    );
r_amt4_ex2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => \u_dp/u_mul_shft/u_shft/r_amt_right__4\(0),
      I1 => imm_ex(1),
      I2 => b_reg_0(1),
      I3 => b_reg_0(2),
      I4 => \^use_imm_ex\,
      I5 => imm_ex(2),
      O => r_amt4_ex2_i_3_n_0
    );
r_amt4_ex2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shift_op(1),
      I1 => shift_op(0),
      O => \^do_lsl__0\
    );
\r_list_ex[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(1),
      I3 => r_list_first(1),
      O => p_1_in8_in
    );
\r_list_ex[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rptr_b2_de(2),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(2),
      I3 => r_list_first(2),
      O => p_0_in9_in
    );
\r_list_ex[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(3),
      I3 => r_list_first(3),
      O => p_0_in10_in
    );
\r_list_ex[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => cps_data,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(4),
      I3 => r_list_first(4),
      O => p_0_in11_in
    );
\r_list_ex[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(5),
      I3 => r_list_first(5),
      O => p_1_in12_in
    );
\r_list_ex[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(6),
      I3 => r_list_first(6),
      O => p_0_in14_in
    );
\r_list_ex[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(7),
      I3 => r_list_first(7),
      O => p_1_in16_in
    );
\r_list_ex[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I3 => r_list_ex(8),
      I4 => r_list_first(8),
      O => p_0_in18_in
    );
\r_list_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_1_in8_in,
      Q => r_list_ex(1)
    );
\r_list_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_0_in9_in,
      Q => r_list_ex(2)
    );
\r_list_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_0_in10_in,
      Q => r_list_ex(3)
    );
\r_list_ex_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_0_in11_in,
      Q => r_list_ex(4)
    );
\r_list_ex_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_1_in12_in,
      Q => r_list_ex(5)
    );
\r_list_ex_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_0_in14_in,
      Q => r_list_ex(6)
    );
\r_list_ex_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_1_in16_in,
      Q => r_list_ex(7)
    );
\r_list_ex_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => p_0_in18_in,
      Q => r_list_ex(8)
    );
\r_list_first[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F04444"
    )
        port map (
      I0 => r_list_first(1),
      I1 => r_list_ex(1),
      I2 => rptr_b2_de(1),
      I3 => rptr_b2_de(0),
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      O => nxt_r_list_first_1
    );
\r_list_first[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400F00044"
    )
        port map (
      I0 => r_list_first(2),
      I1 => r_list_ex(2),
      I2 => rptr_b2_de(2),
      I3 => p_1_in8_in,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => rptr_b2_de(0),
      O => nxt_r_list_first_2
    );
\r_list_first[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020202"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_1_in8_in,
      I2 => p_0_in9_in,
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => rptr_b2_de(0),
      O => nxt_r_list_first_3
    );
\r_list_first[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => r_list_first(4),
      I1 => r_list_ex(4),
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I3 => cps_data,
      I4 => no_lo_r_list0,
      O => \r_list_first[4]_i_1_n_0\
    );
\r_list_first[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404540"
    )
        port map (
      I0 => no_lo_r_list0,
      I1 => \instr_de_reg_n_0_[5]\,
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I3 => r_list_ex(5),
      I4 => r_list_first(5),
      I5 => p_0_in11_in,
      O => nxt_r_list_first_5
    );
\r_list_first[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAEFEA"
    )
        port map (
      I0 => \r_list_first[5]_i_3_n_0\,
      I1 => \instr_de_reg_n_0_[3]\,
      I2 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I3 => r_list_ex(3),
      I4 => r_list_first(3),
      I5 => p_0_in9_in,
      O => no_lo_r_list0
    );
\r_list_first[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF30AA30"
    )
        port map (
      I0 => rptr_b2_de(0),
      I1 => r_list_first(1),
      I2 => r_list_ex(1),
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => rptr_b2_de(1),
      O => \r_list_first[5]_i_3_n_0\
    );
\r_list_first[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200020"
    )
        port map (
      I0 => \r_list_first[8]_i_2_n_0\,
      I1 => r_list_first(6),
      I2 => r_list_ex(6),
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => \instr_de_reg_n_0_[6]\,
      O => nxt_r_list_first_6
    );
\r_list_first[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020222000"
    )
        port map (
      I0 => \r_list_first[8]_i_2_n_0\,
      I1 => p_0_in14_in,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => r_list_ex(7),
      I5 => r_list_first(7),
      O => nxt_r_list_first_7
    );
\r_list_first[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \r_list_first[8]_i_2_n_0\,
      I1 => p_0_in14_in,
      I2 => p_1_in16_in,
      I3 => p_0_in18_in,
      O => nxt_r_list_first_8
    );
\r_list_first[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007747"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => r_list_ex(5),
      I3 => r_list_first(5),
      I4 => p_0_in11_in,
      I5 => no_lo_r_list0,
      O => \r_list_first[8]_i_2_n_0\
    );
\r_list_first_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_1,
      Q => r_list_first(1)
    );
\r_list_first_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_2,
      Q => r_list_first(2)
    );
\r_list_first_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_3,
      Q => r_list_first(3)
    );
\r_list_first_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => \r_list_first[4]_i_1_n_0\,
      Q => r_list_first(4)
    );
\r_list_first_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_5,
      Q => r_list_first(5)
    );
\r_list_first_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_6,
      Q => r_list_first(6)
    );
\r_list_first_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_r_list_first_7,
      Q => r_list_first(7)
    );
\r_list_first_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_r_list_first_8,
      Q => r_list_first(8)
    );
\r_list_offset_ex[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => cps_data,
      I3 => \instr_de_reg_n_0_[5]\,
      I4 => r_list_c_in,
      I5 => r_list_offset_lo(0),
      O => r_list_offset(0)
    );
\r_list_offset_ex[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[14]\,
      O => r_list_c_in
    );
\r_list_offset_ex[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rptr_b2_de(1),
      I1 => rptr_b2_de(0),
      I2 => \instr_de_reg_n_0_[3]\,
      I3 => rptr_b2_de(2),
      O => r_list_offset_lo(0)
    );
\r_list_offset_ex[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \r_list_offset_ex[1]_i_2_n_0\,
      I1 => r_list_offset_hi(1),
      I2 => rptr_b2_de(2),
      I3 => rptr_b2_de(1),
      I4 => rptr_b2_de(0),
      I5 => \instr_de_reg_n_0_[3]\,
      O => r_list_offset(1)
    );
\r_list_offset_ex[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F44040F440F4F440"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => p_25_in,
      I2 => r_list_offset_lo(0),
      I3 => \r_list_offset_ex[1]_i_4_n_0\,
      I4 => cps_data,
      I5 => \instr_de_reg_n_0_[5]\,
      O => \r_list_offset_ex[1]_i_2_n_0\
    );
\r_list_offset_ex[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => cps_data,
      I3 => \instr_de_reg_n_0_[7]\,
      O => r_list_offset_hi(1)
    );
\r_list_offset_ex[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \instr_de_reg_n_0_[7]\,
      O => \r_list_offset_ex[1]_i_4_n_0\
    );
\r_list_offset_ex[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \r_list_offset_ex[3]_i_3_n_0\,
      I1 => r_list_offset_hi(2),
      I2 => \instr_de_reg_n_0_[3]\,
      I3 => rptr_b2_de(2),
      I4 => rptr_b2_de(0),
      I5 => rptr_b2_de(1),
      O => r_list_offset(2)
    );
\r_list_offset_ex[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => cps_data,
      I3 => \instr_de_reg_n_0_[5]\,
      O => r_list_offset_hi(2)
    );
\r_list_offset_ex[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => cps_data,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[7]\,
      I4 => r_list_offset_lo(2),
      I5 => \r_list_offset_ex[3]_i_3_n_0\,
      O => r_list_offset(3)
    );
\r_list_offset_ex[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => rptr_b2_de(2),
      I2 => rptr_b2_de(0),
      I3 => rptr_b2_de(1),
      O => r_list_offset_lo(2)
    );
\r_list_offset_ex[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => cps_data,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[5]\,
      I4 => r_list_offset_lo(1),
      I5 => \r_list_offset_ex[1]_i_2_n_0\,
      O => \r_list_offset_ex[3]_i_3_n_0\
    );
\r_list_offset_ex[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => rptr_b2_de(2),
      I1 => rptr_b2_de(1),
      I2 => rptr_b2_de(0),
      I3 => \instr_de_reg_n_0_[3]\,
      O => r_list_offset_lo(1)
    );
\r_list_offset_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => r_list_offset(0),
      Q => r_list_offset_ex(0)
    );
\r_list_offset_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => r_list_offset(1),
      Q => r_list_offset_ex(1)
    );
\r_list_offset_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => r_list_offset(2),
      Q => r_list_offset_ex(2)
    );
\r_list_offset_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => r_list_offset(3),
      Q => r_list_offset_ex(3)
    );
rd_mux_a_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_mux_a_ex_i_2_n_0,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \^first32_ex_reg_0\,
      O => rd_mux_a_ex_i_1_n_0
    );
rd_mux_a_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => rd_mux_a_ex_i_2_n_0
    );
rd_mux_a_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => rd_mux_a_ex_i_1_n_0,
      Q => rd_mux_a_ex
    );
\read_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_read_addr(0),
      Q => read_addr(0)
    );
\read_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_read_addr(1),
      Q => \read_addr_reg_n_0_[1]\
    );
\reg_file_a[15][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][10]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(1),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => fptr_wdata,
      I5 => ze_byte_wb,
      O => \reg_file_a[15][10]_i_2_n_0\
    );
\reg_file_a[15][10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(2),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(17),
      O => \reg_file_a[15][10]_i_4_n_0\
    );
\reg_file_a[15][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(9),
      I1 => \u_dp/u_alu_dec/au_in_b\(10),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(10)
    );
\reg_file_a[15][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][11]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(2),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(2),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][11]_i_2_n_0\
    );
\reg_file_a[15][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(3),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(18),
      O => \reg_file_a[15][11]_i_4_n_0\
    );
\reg_file_a[15][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(10),
      I1 => \u_dp/u_alu_dec/au_in_b\(11),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(11)
    );
\reg_file_a[15][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][12]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(3),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(3),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][12]_i_2_n_0\
    );
\reg_file_a[15][12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(4),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(19),
      O => \reg_file_a[15][12]_i_4_n_0\
    );
\reg_file_a[15][12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(11),
      I1 => \u_dp/u_alu_dec/au_in_b\(12),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(12)
    );
\reg_file_a[15][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][13]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(4),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(4),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][13]_i_2_n_0\
    );
\reg_file_a[15][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(5),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(20),
      O => \reg_file_a[15][13]_i_4_n_0\
    );
\reg_file_a[15][13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(12),
      I1 => \u_dp/u_alu_dec/au_in_b\(13),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(13)
    );
\reg_file_a[15][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][14]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(5),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(5),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][14]_i_2_n_0\
    );
\reg_file_a[15][14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(6),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(21),
      O => \reg_file_a[15][14]_i_4_n_0\
    );
\reg_file_a[15][14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(13),
      I1 => \u_dp/u_alu_dec/au_in_b\(14),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(14)
    );
\reg_file_a[15][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEECCE0C0E000"
    )
        port map (
      I0 => \mem_held_addr_reg[0]\,
      I1 => \^hold_reg1_reg[7]\(0),
      I2 => \mem_held_addr_reg[1]\,
      I3 => \^ls_byte_ex\,
      I4 => \^ls_half_ex\,
      I5 => \^hold_reg1_reg[7]\(1),
      O => \reg_file_a[15][15]_i_10_n_0\
    );
\reg_file_a[15][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => p_2_in(0),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(6),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][15]_i_2_n_0\
    );
\reg_file_a[15][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => \p_0_in__0\(0),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(22),
      O => \reg_file_a[15][15]_i_4_n_0\
    );
\reg_file_a[15][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001030133"
    )
        port map (
      I0 => \mem_held_addr_reg[0]\,
      I1 => \^hold_reg1_reg[7]\(0),
      I2 => \mem_held_addr_reg[1]\,
      I3 => \^ls_byte_ex\,
      I4 => \^ls_half_ex\,
      I5 => \^hold_reg1_reg[7]\(1),
      O => \reg_file_a[15][15]_i_5_n_0\
    );
\reg_file_a[15][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0C0ECC"
    )
        port map (
      I0 => \mem_held_addr_reg[0]\,
      I1 => \^hold_reg1_reg[7]\(0),
      I2 => \mem_held_addr_reg[1]\,
      I3 => \^ls_byte_ex\,
      I4 => \^ls_half_ex\,
      I5 => \^hold_reg1_reg[7]\(1),
      O => \reg_file_a[15][15]_i_6_n_0\
    );
\reg_file_a[15][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(14),
      I1 => \u_dp/u_alu_dec/au_in_b\(15),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(15)
    );
\reg_file_a[15][15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F8FAF8"
    )
        port map (
      I0 => \mem_held_addr_reg[1]\,
      I1 => \^ls_half_ex\,
      I2 => \^hold_reg1_reg[7]\(1),
      I3 => \^ls_byte_ex\,
      I4 => \mem_held_addr_reg[0]\,
      I5 => \^hold_reg1_reg[7]\(0),
      O => \reg_file_a[15][15]_i_9_n_0\
    );
\reg_file_a[15][16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(15),
      I1 => \u_dp/u_alu_dec/au_in_b\(16),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(16)
    );
\reg_file_a[15][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(16),
      I1 => \u_dp/u_alu_dec/au_in_b\(17),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(17)
    );
\reg_file_a[15][18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(17),
      I1 => \u_dp/u_alu_dec/au_in_b\(18),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(18)
    );
\reg_file_a[15][19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(18),
      I1 => \u_dp/u_alu_dec/au_in_b\(19),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(19)
    );
\reg_file_a[15][20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(19),
      I1 => \u_dp/u_alu_dec/au_in_b\(20),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(20)
    );
\reg_file_a[15][21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(20),
      I1 => \u_dp/u_alu_dec/au_in_b\(21),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(21)
    );
\reg_file_a[15][22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(21),
      I1 => \u_dp/u_alu_dec/au_in_b\(22),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(22)
    );
\reg_file_a[15][23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(22),
      I1 => \u_dp/u_alu_dec/au_in_b\(23),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(23)
    );
\reg_file_a[15][24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(23),
      I1 => \u_dp/u_alu_dec/au_in_b\(24),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(24)
    );
\reg_file_a[15][25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(24),
      I1 => \u_dp/u_alu_dec/au_in_b\(25),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(25)
    );
\reg_file_a[15][26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(25),
      I1 => \u_dp/u_alu_dec/au_in_b\(26),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(26)
    );
\reg_file_a[15][27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(26),
      I1 => \u_dp/u_alu_dec/au_in_b\(27),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(27)
    );
\reg_file_a[15][28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(27),
      I1 => \u_dp/u_alu_dec/au_in_b\(28),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(28)
    );
\reg_file_a[15][29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(28),
      I1 => \u_dp/u_alu_dec/au_in_b\(29),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(29)
    );
\reg_file_a[15][30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(29),
      I1 => \u_dp/u_alu_dec/au_in_b\(30),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(30)
    );
\reg_file_a[15][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(30),
      I1 => \^v_flag_au_reg\(0),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(31)
    );
\reg_file_a[15][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][8]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => \p_2_in__0\(0),
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(0),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][8]_i_2_n_0\
    );
\reg_file_a[15][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(0),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(15),
      O => \reg_file_a[15][8]_i_4_n_0\
    );
\reg_file_a[15][8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(7),
      I1 => \u_dp/u_alu_dec/au_in_b\(8),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(8)
    );
\reg_file_a[15][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \reg_file_a[15][9]_i_4_n_0\,
      I1 => \reg_file_a[15][15]_i_5_n_0\,
      I2 => load_fptr,
      I3 => \reg_file_a[15][15]_i_6_n_0\,
      I4 => a_reg_0(1),
      I5 => ze_byte_wb,
      O => \reg_file_a[15][9]_i_2_n_0\
    );
\reg_file_a[15][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_file_a[15][15]_i_9_n_0\,
      I1 => p_0_in1_in(1),
      I2 => \reg_file_a[15][15]_i_10_n_0\,
      I3 => a_reg_0(16),
      O => \reg_file_a[15][9]_i_4_n_0\
    );
\reg_file_a[15][9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E6E8"
    )
        port map (
      I0 => \pc_reg[31]_2\(8),
      I1 => \u_dp/u_alu_dec/au_in_b\(9),
      I2 => lu_ctl_ex(0),
      I3 => lu_ctl_ex(1),
      O => \u_dp/lu_out\(9)
    );
\reg_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEEE"
    )
        port map (
      I0 => nxt_r_list_first_5,
      I1 => p_1_in8_in,
      I2 => rptr_b2_de(0),
      I3 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I4 => nxt_r_list_first_7,
      I5 => nxt_r_list_first_3,
      O => nxt_reg_sel(0)
    );
\reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFAEAFAEAFAE"
    )
        port map (
      I0 => \reg_sel[1]_i_2_n_0\,
      I1 => p_0_in10_in,
      I2 => p_1_in8_in,
      I3 => p_0_in9_in,
      I4 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I5 => rptr_b2_de(0),
      O => nxt_reg_sel(1)
    );
\reg_sel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => p_0_in18_in,
      I1 => \r_list_first[8]_i_2_n_0\,
      I2 => p_0_in14_in,
      I3 => p_1_in16_in,
      O => \reg_sel[1]_i_2_n_0\
    );
\reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF00FE"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => p_0_in14_in,
      I2 => p_0_in18_in,
      I3 => no_lo_r_list0,
      I4 => p_1_in12_in,
      I5 => p_0_in11_in,
      O => nxt_reg_sel(2)
    );
\reg_sel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_reg_sel(0),
      Q => reg_sel(0)
    );
\reg_sel_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_reg_sel(1),
      Q => reg_sel(1)
    );
\reg_sel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_reg_sel(2),
      Q => reg_sel(2)
    );
\reg_sel_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_reg_sel(3),
      Q => reg_sel(3)
    );
\rf0_mux_ctl_ex[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => shift_ex,
      I1 => load_ex,
      I2 => sbit_ex,
      I3 => lsm_last_d_phase_ex,
      I4 => ldm_pop_ex,
      O => rf_mux_ctl_ex2(0)
    );
\rf0_mux_ctl_ex[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[13]\,
      O => \rf0_mux_ctl_ex[0]_i_4_n_0\
    );
\rf0_mux_ctl_ex[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      O => \rf0_mux_ctl_ex[0]_i_5_n_0\
    );
\rf0_mux_ctl_ex[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => p_25_in,
      O => \rf0_mux_ctl_ex[0]_i_6_n_0\
    );
\rf0_mux_ctl_ex[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => sbit_ex,
      I1 => load_ex,
      I2 => ld_slow_ex,
      I3 => mul_ex_reg_n_0,
      I4 => br_lr_ex,
      I5 => rf_mux_ctl_ex23,
      O => rf_mux_ctl_ex2(1)
    );
\rf0_mux_ctl_ex[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[12]\,
      O => \rf0_mux_ctl_ex[1]_i_4_n_0\
    );
\rf0_mux_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => u_excpt_n_173,
      Q => rf0_mux_ctl_ex(0)
    );
\rf0_mux_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => u_excpt_n_175,
      Q => rf0_mux_ctl_ex(1)
    );
\rf1_mux_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_rf1_mux_ctl_ex(0),
      Q => rf1_mux_ctl_ex(0)
    );
\rf1_mux_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_rf1_mux_ctl_ex(1),
      Q => rf1_mux_ctl_ex(1)
    );
\rf_mux_ctl_ex[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => shift_ex,
      I1 => rf_mux_ctl_ex23,
      I2 => load_ex,
      I3 => ld_slow_ex,
      I4 => sbit_ex,
      I5 => br_lr_ex,
      O => rf_mux_ctl_ex2(2)
    );
\rf_mux_ctl_ex[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ldm_pop_ex,
      I1 => lsm_last_d_phase_ex,
      I2 => ldm_base_loaded,
      O => rf_mux_ctl_ex23
    );
\rf_mux_ctl_ex[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000838303000000"
    )
        port map (
      I0 => \rf_mux_ctl_ex[2]_i_8_n_0\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => pre_update_n_ex_i_5_n_0,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => \rf_mux_ctl_ex[2]_i_6_n_0\
    );
\rf_mux_ctl_ex[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[13]\,
      O => \rf_mux_ctl_ex[2]_i_7_n_0\
    );
\rf_mux_ctl_ex[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[7]\,
      O => \rf_mux_ctl_ex[2]_i_8_n_0\
    );
\rf_mux_ctl_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => u_excpt_n_174,
      Q => rf_mux_ctl_ex(2)
    );
\rf_mux_ctl_ex_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rf_mux_ctl_ex[2]_i_6_n_0\,
      I1 => \rf_mux_ctl_ex[2]_i_7_n_0\,
      O => \rf_mux_ctl_ex_reg[2]_i_5_n_0\,
      S => \instr_de_reg_n_0_[11]\
    );
\rptr_a_ex2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEF0F004040"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => rptr_b2_de(0),
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[3]\,
      O => \rptr_a_ex2[0]_i_2_n_0\
    );
\rptr_a_ex2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8BBBBB88"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[3]\,
      O => \rptr_a_ex2[0]_i_3_n_0\
    );
\rptr_a_ex2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EFEF0F004040"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => rptr_b2_de(2),
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[5]\,
      O => \rptr_a_ex2[2]_i_2_n_0\
    );
\rptr_a_ex2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8BBBBB88"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[5]\,
      O => \rptr_a_ex2[2]_i_3_n_0\
    );
\rptr_a_ex2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E666E6EE"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => \rptr_a_ex2[3]_i_3_n_0\
    );
\rptr_a_ex2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[7]\,
      O => \rptr_a_ex2[3]_i_4_n_0\
    );
\rptr_a_ex2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^use_dp_ipsr_reg\,
      D => rptr_a_de(0),
      Q => rptr_a_ex2(0)
    );
\rptr_a_ex2_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rptr_a_ex2[0]_i_2_n_0\,
      I1 => \rptr_a_ex2[0]_i_3_n_0\,
      O => rptr_a_de(0),
      S => \instr_de_reg_n_0_[15]\
    );
\rptr_a_ex2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^use_dp_ipsr_reg\,
      D => rptr_a_de(1),
      Q => rptr_a_ex2(1)
    );
\rptr_a_ex2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^use_dp_ipsr_reg\,
      D => rptr_a_de(2),
      Q => rptr_a_ex2(2)
    );
\rptr_a_ex2_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rptr_a_ex2[2]_i_2_n_0\,
      I1 => \rptr_a_ex2[2]_i_3_n_0\,
      O => rptr_a_de(2),
      S => \instr_de_reg_n_0_[15]\
    );
\rptr_a_ex2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => rptr_a_de(3),
      Q => rptr_a_ex2(3)
    );
\rptr_a_ex[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rptr_a_de(0),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => rptr_a_ex2(0),
      O => \rptr_a_ex[0]_i_1_n_0\
    );
\rptr_a_ex[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rptr_a_de(0),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => rptr_a_ex2(0),
      I3 => biu_rdy,
      I4 => rptr_a_ex(0),
      O => \rptr_a_ex_reg[3]_0\(0)
    );
\rptr_a_ex[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rptr_a_de(2),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => rptr_a_ex2(2),
      O => \rptr_a_ex[2]_i_1_n_0\
    );
\rptr_a_ex[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rptr_a_de(2),
      I1 => \^wdata_mux_ctl_ex_reg[0]_0\,
      I2 => rptr_a_ex2(2),
      I3 => biu_rdy,
      I4 => rptr_a_ex(2),
      O => \rptr_a_ex_reg[3]_0\(2)
    );
\rptr_a_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => \rptr_a_ex[0]_i_1_n_0\,
      Q => rptr_a_ex(0)
    );
\rptr_a_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => u_excpt_n_188,
      Q => rptr_a_ex(1)
    );
\rptr_a_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => \rptr_a_ex[2]_i_1_n_0\,
      Q => rptr_a_ex(2)
    );
\rptr_a_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_168,
      Q => rptr_a_ex(3)
    );
\rptr_b_ex2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => rptr_b2_de(0),
      O => \rptr_b_ex2[0]_i_3_n_0\
    );
\rptr_b_ex2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFB0BF808F80"
    )
        port map (
      I0 => rptr_b2_de(0),
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[3]\,
      O => \rptr_b_ex2[0]_i_4_n_0\
    );
\rptr_b_ex2[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => rptr_b2_de(2),
      O => \rptr_b_ex2[2]_i_3_n_0\
    );
\rptr_b_ex2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFB0BF808F80"
    )
        port map (
      I0 => rptr_b2_de(2),
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[5]\,
      O => \rptr_b_ex2[2]_i_4_n_0\
    );
\rptr_b_ex2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => u_excpt_n_15,
      I1 => three_phase_ex_i_3_n_0,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \^first32_ex_reg_0\,
      O => \rptr_b_ex2[3]_i_3_n_0\
    );
\rptr_b_ex2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => \rptr_b_ex2[3]_i_4_n_0\
    );
\rptr_b_ex2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_decode_n_9,
      Q => rptr_b_ex2(0)
    );
\rptr_b_ex2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_decode_n_8,
      Q => rptr_b_ex2(1)
    );
\rptr_b_ex2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_decode_n_7,
      Q => rptr_b_ex2(2)
    );
\rptr_b_ex2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_decode_n_6,
      Q => rptr_b_ex2(3)
    );
\rptr_b_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => u_decode_n_46,
      Q => rptr_b_ex(0)
    );
\rptr_b_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => u_decode_n_45,
      Q => rptr_b_ex(1)
    );
\rptr_b_ex_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => u_decode_n_44,
      Q => rptr_b_ex(2)
    );
\rptr_b_ex_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => SYSRESETn_0,
      D => u_decode_n_43,
      Q => rptr_b_ex(3)
    );
\sbit_ctl_ex[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => \instr_de_reg_n_0_[11]\,
      O => sbit_ctl_de(0)
    );
\sbit_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => sbit_ctl_de(0),
      Q => sbit_ctl_ex(0)
    );
sbit_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2210000000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[12]\,
      O => sbit_ex_i_2_n_0
    );
sbit_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => u_excpt_n_119,
      Q => sbit_ex
    );
se_byte_wb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => se_byte_wb_i_2_n_0,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => se_half_wb_i_3_n_0,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[11]\,
      I5 => \^first32_ex_reg_0\,
      O => se_byte_wb_i_1_n_0
    );
se_byte_wb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \instr_de_reg_n_0_[15]\,
      O => se_byte_wb_i_2_n_0
    );
se_byte_wb_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_0,
      D => se_byte_wb_i_1_n_0,
      Q => se_byte_wb
    );
se_half_wb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AC0C0000"
    )
        port map (
      I0 => se_half_wb_i_2_n_0,
      I1 => se_half_wb_i_3_n_0,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => se_half_wb_i_4_n_0,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \^first32_ex_reg_0\,
      O => se_half_wb_i_1_n_0
    );
se_half_wb_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[7]\,
      O => se_half_wb_i_2_n_0
    );
se_half_wb_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[10]\,
      O => se_half_wb_i_3_n_0
    );
se_half_wb_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[14]\,
      O => se_half_wb_i_4_n_0
    );
se_half_wb_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_0,
      D => se_half_wb_i_1_n_0,
      Q => se_half_wb
    );
second32_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_26,
      Q => second32_ex
    );
second_ex_phase_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => first_ex_phase,
      I1 => \^first_ex_phase_reg_0\,
      O => second_ex_phase_i_1_n_0
    );
second_ex_phase_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => second_ex_phase_i_1_n_0,
      Q => second_ex_phase
    );
sel_wf_c_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^write_flags_ex\,
      I1 => pre_update_c_ex,
      I2 => last_uncond_phase_ex_reg_0,
      I3 => sel_wf_c,
      O => sel_wf_c_reg
    );
sel_wf_v_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^write_flags_ex\,
      I1 => pre_update_v_ex,
      I2 => last_uncond_phase_ex_reg_0,
      I3 => sel_wf_v,
      O => sel_wf_v_reg
    );
sel_wf_z_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => biu_rdy,
      I1 => use_flags_ex,
      I2 => first_ex_phase,
      I3 => msr_ex,
      I4 => load_xpsr_we,
      O => \^write_flags_ex\
    );
shift_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_22,
      Q => shift_ex
    );
\shift_op[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF22FFFFFFA2"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => p_25_in,
      O => shift_op_de(0)
    );
\shift_op[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => p_25_in,
      O => shift_op_de(1)
    );
\shift_op_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => shift_op_de(0),
      Q => shift_op(0)
    );
\shift_op_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^pc_ex_reg[6]_0\,
      D => shift_op_de(1),
      Q => shift_op(1)
    );
stm_push_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => stm_push_ex_i_3_n_0,
      I4 => invert_b_ex2_i_3_n_0,
      I5 => \^first32_ex_reg_0\,
      O => stm_push_ex_i_2_n_0
    );
stm_push_ex_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      O => stm_push_ex_i_3_n_0
    );
stm_push_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_16,
      Q => stm_push_ex
    );
store_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_27,
      Q => store_ex
    );
\swz_ctl_ex[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_25_in,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => pop_pc_ex_i_2_n_0,
      I4 => \^first32_ex_reg_0\,
      O => \swz_ctl_ex[0]_i_1_n_0\
    );
\swz_ctl_ex[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => pop_pc_ex_i_2_n_0,
      I4 => \^first32_ex_reg_0\,
      O => \swz_ctl_ex[1]_i_1_n_0\
    );
\swz_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => \swz_ctl_ex[0]_i_1_n_0\,
      Q => \^hold_reg1_reg[7]\(0)
    );
\swz_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => \swz_ctl_ex[1]_i_1_n_0\,
      Q => \^hold_reg1_reg[7]\(1)
    );
tbit_ex_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => p_25_in,
      I2 => \instr_de_reg_n_0_[10]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[11]\,
      O => tbit_ex_i_2_n_0
    );
tbit_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => u_excpt_n_28,
      Q => tbit_ex
    );
three_phase_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => three_phase_ex_i_2_n_0,
      I1 => \^first32_ex_reg_0\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => three_phase_ex_i_3_n_0,
      I5 => u_excpt_n_15,
      O => three_phase_de
    );
three_phase_ex_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001A00"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[15]\,
      I3 => three_phase_ex_i_4_n_0,
      I4 => \^first32_ex_reg_0\,
      O => three_phase_ex_i_2_n_0
    );
three_phase_ex_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => \instr_de_reg_n_0_[10]\,
      O => three_phase_ex_i_3_n_0
    );
three_phase_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[12]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[9]\,
      O => three_phase_ex_i_4_n_0
    );
three_phase_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^imm_held_reg[0]\,
      D => three_phase_de,
      Q => three_phase_ex
    );
two_phase_ex_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[14]\,
      O => two_phase_ex_i_10_n_0
    );
two_phase_ex_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000FF7000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => two_phase_ex_i_11_n_0
    );
two_phase_ex_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[13]\,
      O => two_phase_ex_i_12_n_0
    );
two_phase_ex_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEAF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[9]\,
      I5 => \instr_de_reg_n_0_[10]\,
      O => two_phase_ex_i_13_n_0
    );
two_phase_ex_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[11]\,
      I3 => \instr_de_reg_n_0_[9]\,
      I4 => \instr_de_reg_n_0_[10]\,
      O => two_phase_ex_i_14_n_0
    );
two_phase_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002208"
    )
        port map (
      I0 => three_phase_ex_i_4_n_0,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[13]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \^first32_ex_reg_0\,
      I5 => two_phase_ex_i_8_n_0,
      O => two_phase_ex_i_2_n_0
    );
two_phase_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => two_phase_ex_i_9_n_0,
      I1 => rptr_b2_de(1),
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => two_phase_ex_i_10_n_0,
      I5 => \^first32_ex_reg_0\,
      O => two_phase_ex_i_3_n_0
    );
two_phase_ex_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => two_phase_ex_i_11_n_0,
      I2 => \^first32_ex_reg_0\,
      O => two_phase_ex_i_4_n_0
    );
two_phase_ex_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010555"
    )
        port map (
      I0 => two_phase_ex_i_12_n_0,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => two_phase_ex_i_13_n_0,
      I4 => \instr_de_reg_n_0_[11]\,
      I5 => \^first32_ex_reg_0\,
      O => two_phase_ex_i_5_n_0
    );
two_phase_ex_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000F00"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => sbit_ex_i_2_n_0,
      I2 => \^first32_ex_reg_0\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => two_phase_ex_i_14_n_0,
      O => two_phase_ex_i_7_n_0
    );
two_phase_ex_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => two_phase_ex_i_8_n_0
    );
two_phase_ex_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[13]\,
      O => two_phase_ex_i_9_n_0
    );
two_phase_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => adv_de_to_ex,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => two_phase_de,
      Q => two_phase_ex
    );
\u_alu_dec/u_adder/mem_held_addr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(10),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(10),
      I4 => \u_dp/u_alu_dec/au_in_b\(11),
      O => \u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(9),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(9),
      I4 => \u_dp/u_alu_dec/au_in_b\(10),
      O => \u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(8),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(8),
      I4 => \u_dp/u_alu_dec/au_in_b\(9),
      O => \u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(7),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(7),
      I4 => \u_dp/u_alu_dec/au_in_b\(8),
      O => \u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(14),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(14),
      I4 => \u_dp/u_alu_dec/au_in_b\(15),
      O => \u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(13),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(13),
      I4 => \u_dp/u_alu_dec/au_in_b\(14),
      O => \u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(12),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(12),
      I4 => \u_dp/u_alu_dec/au_in_b\(13),
      O => \u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(11),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(11),
      I4 => \u_dp/u_alu_dec/au_in_b\(12),
      O => \u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(18),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(18),
      I4 => \u_dp/u_alu_dec/au_in_b\(19),
      O => \u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(17),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(17),
      I4 => \u_dp/u_alu_dec/au_in_b\(18),
      O => \u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(16),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(16),
      I4 => \u_dp/u_alu_dec/au_in_b\(17),
      O => \u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(15),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(15),
      I4 => \u_dp/u_alu_dec/au_in_b\(16),
      O => \u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(22),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(22),
      I4 => \u_dp/u_alu_dec/au_in_b\(23),
      O => \u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(21),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(21),
      I4 => \u_dp/u_alu_dec/au_in_b\(22),
      O => \u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(20),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(20),
      I4 => \u_dp/u_alu_dec/au_in_b\(21),
      O => \u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(19),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(19),
      I4 => \u_dp/u_alu_dec/au_in_b\(20),
      O => \u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(26),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(26),
      I4 => \u_dp/u_alu_dec/au_in_b\(27),
      O => \u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(25),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(25),
      I4 => \u_dp/u_alu_dec/au_in_b\(26),
      O => \u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(24),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(24),
      I4 => \u_dp/u_alu_dec/au_in_b\(25),
      O => \u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(23),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(23),
      I4 => \u_dp/u_alu_dec/au_in_b\(24),
      O => \u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(30),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(30),
      I4 => \^v_flag_au_reg\(0),
      O => \u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(29),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(29),
      I4 => \u_dp/u_alu_dec/au_in_b\(30),
      O => \u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(28),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(28),
      I4 => \u_dp/u_alu_dec/au_in_b\(29),
      O => \u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(27),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(27),
      I4 => \u_dp/u_alu_dec/au_in_b\(28),
      O => \u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \u_dp/au_in_a\(0),
      I1 => \^force_c_in_ex\,
      I2 => \^use_c_flag_ex\,
      I3 => c_flag_mux,
      I4 => sel_wf_c,
      I5 => c_flag_wf,
      O => \u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(2),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(2),
      I4 => \u_dp/u_alu_dec/au_in_b\(3),
      O => \u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFB04F40404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(1),
      I2 => \^au_a_use_pc_ex\,
      I3 => \^pc_mask1_ex\,
      I4 => \pc_reg[31]_0\(0),
      I5 => \u_dp/u_alu_dec/au_in_b\(1),
      O => \u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(6),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(6),
      I4 => \u_dp/u_alu_dec/au_in_b\(7),
      O => \u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(5),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(5),
      I4 => \u_dp/u_alu_dec/au_in_b\(6),
      O => \u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(4),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(4),
      I4 => \u_dp/u_alu_dec/au_in_b\(5),
      O => \u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0\
    );
\u_alu_dec/u_adder/mem_held_addr[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFBF404"
    )
        port map (
      I0 => \^zero_a_ex\,
      I1 => a_reg_0(3),
      I2 => \^au_a_use_pc_ex\,
      I3 => \pc_reg[31]_0\(3),
      I4 => \u_dp/u_alu_dec/au_in_b\(4),
      O => \u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0\
    );
u_decode: entity work.design_1_CORTEXM1_AXI_0_0_cm1_decoder
     port map (
      D(3) => u_decode_n_6,
      D(2) => u_decode_n_7,
      D(1) => u_decode_n_8,
      D(0) => u_decode_n_9,
      HCLK => HCLK,
      O(3 downto 0) => \^mem_held_addr_reg[31]\(11 downto 8),
      Q(15) => \instr_de_reg_n_0_[15]\,
      Q(14) => \instr_de_reg_n_0_[14]\,
      Q(13) => \instr_de_reg_n_0_[13]\,
      Q(12) => \instr_de_reg_n_0_[12]\,
      Q(11) => \instr_de_reg_n_0_[11]\,
      Q(10) => \instr_de_reg_n_0_[10]\,
      Q(9) => \instr_de_reg_n_0_[9]\,
      Q(8) => p_25_in,
      Q(7) => \instr_de_reg_n_0_[7]\,
      Q(6) => \instr_de_reg_n_0_[6]\,
      Q(5) => \instr_de_reg_n_0_[5]\,
      Q(4) => cps_data,
      Q(3) => \instr_de_reg_n_0_[3]\,
      Q(2 downto 0) => rptr_b2_de(2 downto 0),
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => \^i_dbg_wdata_sel_ex_reg\,
      active_sp => active_sp,
      adv_de_to_ex => adv_de_to_ex,
      any_dsb_ex_reg => u_decode_n_5,
      b_reg_0(0) => b_reg_0(1),
      b_use_pc => b_use_pc,
      bcc_first_ex => bcc_first_ex,
      biu_rdy => biu_rdy,
      br_lr_ex => br_lr_ex,
      br_lr_ex_reg => w_phase_ex_i_3_n_0,
      c_flag => c_flag,
      c_flag_wf => c_flag_wf,
      c_flag_wf_reg => c_flag_wf_reg,
      \cond_ex_reg[3]\(3) => cc_inv_z,
      \cond_ex_reg[3]\(2) => p_1_in18_in,
      \cond_ex_reg[3]\(1) => p_0_in,
      \cond_ex_reg[3]\(0) => \cond_ex_reg_n_0_[0]\,
      \en_itcm_core_reg[1]\ => \en_itcm_core_reg[1]\,
      first32_ex_reg => \^first32_ex_reg_0\,
      first32_ex_reg_0 => \imm_ex[29]_i_3_n_0\,
      first_ex_phase_reg => \^first_ex_phase_reg_0\,
      force_hf_reg => \^r_int_actv_reg_0\,
      \hold_reg1_reg[31]\(3 downto 0) => \hold_reg1_reg[31]\(31 downto 28),
      \hold_reg2_reg[31]\(4 downto 1) => \hold_reg2_reg[31]_1\(31 downto 28),
      \hold_reg2_reg[31]\(0) => \hold_reg2_reg[31]_1\(1),
      i_dbg_wdata_sel_ex_reg => \^dbg_wdata_sel_ex\,
      \imm_ex_reg[18]\(1) => u_decode_n_2,
      \imm_ex_reg[18]\(0) => u_decode_n_3,
      \imm_ex_reg[29]\(12) => nxt_imm_int(29),
      \imm_ex_reg[29]\(11 downto 0) => nxt_imm_int(23 downto 12),
      \imm_held_reg[0]_0\ => \^imm_held_reg[0]\,
      \instr_de_reg[0]\ => \rptr_b_ex2[0]_i_4_n_0\,
      \instr_de_reg[10]\ => au_b_use_pc_ex_i_3_n_0,
      \instr_de_reg[10]_0\ => \wptr_decoded[2]_i_2_n_0\,
      \instr_de_reg[10]_1\ => \rptr_b_ex2[2]_i_3_n_0\,
      \instr_de_reg[11]\ => two_phase_ex_i_4_n_0,
      \instr_de_reg[12]\ => ldm_pop_ex_i_2_n_0,
      \instr_de_reg[12]_0\ => two_phase_ex_i_5_n_0,
      \instr_de_reg[12]_1\ => u_excpt_n_186,
      \instr_de_reg[13]\ => \rptr_b_ex2[3]_i_3_n_0\,
      \instr_de_reg[13]_0\ => w_phase_ex_i_6_n_0,
      \instr_de_reg[13]_1\ => branch_ex_i_4_n_0,
      \instr_de_reg[13]_2\ => br_lr_ex_i_3_n_0,
      \instr_de_reg[13]_3\ => \rptr_b_ex2[3]_i_4_n_0\,
      \instr_de_reg[14]\ => two_phase_ex_i_7_n_0,
      \instr_de_reg[15]\ => two_phase_ex_i_2_n_0,
      \instr_de_reg[1]\ => two_phase_ex_i_3_n_0,
      \instr_de_reg[1]_0\ => u_excpt_n_189,
      \instr_de_reg[2]\ => \rptr_b_ex2[2]_i_4_n_0\,
      \instr_de_reg[8]\ => \wptr_decoded[0]_i_2_n_0\,
      \instr_de_reg[8]_0\ => \rptr_b_ex2[0]_i_3_n_0\,
      \instr_de_reg[9]\ => u_excpt_n_187,
      \instr_de_reg[9]_0\ => u_excpt_n_190,
      kill_instr_de => kill_instr_de,
      last_phase_ex1 => last_phase_ex1,
      last_uncond_phase_ex_reg => u_decode_n_13,
      last_uncond_phase_ex_reg_0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      last_uncond_phase_ex_reg_1 => last_uncond_phase_ex_reg_0,
      lu_out(3 downto 0) => \u_dp/lu_out\(31 downto 28),
      mem_r_data_u(3 downto 0) => mem_r_data_u(15 downto 12),
      mem_w_data(3 downto 0) => mem_w_data(7 downto 4),
      micro_code_de_reg => \^int_fault_ex_reg\,
      micro_code_de_reg_0 => u_excpt_n_169,
      msr_ex_reg => u_decode_n_4,
      mult_out(3 downto 0) => mult_out(15 downto 12),
      n_flag => n_flag,
      nxt_w_phase_ex => nxt_w_phase_ex,
      nxt_write_sp => nxt_write_sp,
      p_0_in => p_0_in_1,
      p_10_in => p_10_in,
      p_1_in2_in(4 downto 1) => p_1_in2_in(31 downto 28),
      p_1_in2_in(0) => p_1_in2_in(1),
      p_2_in(0) => p_2_in_0(1),
      pre_update_c_ex => pre_update_c_ex,
      pre_update_v_ex => pre_update_v_ex,
      \reg_file_a_reg[15][31]\(3 downto 0) => D(31 downto 28),
      reg_sel(3 downto 0) => reg_sel(3 downto 0),
      rf0_mux_ctl_ex(1 downto 0) => rf0_mux_ctl_ex(1 downto 0),
      \rf0_mux_ctl_ex_reg[1]\ => u_decode_n_48,
      rf1_mux_ctl_ex(1 downto 0) => rf1_mux_ctl_ex(1 downto 0),
      rptr_b_ex(3 downto 0) => rptr_b_ex(3 downto 0),
      \rptr_b_ex2_reg[3]\(3 downto 0) => rptr_b_ex2(3 downto 0),
      \rptr_b_ex_reg[0]\ => u_decode_n_46,
      \rptr_b_ex_reg[1]\ => u_decode_n_45,
      \rptr_b_ex_reg[2]\ => u_decode_n_44,
      \rptr_b_ex_reg[3]\(3 downto 0) => \rptr_b_ex_reg[3]_0\(3 downto 0),
      \rptr_b_ex_reg[3]_0\ => u_decode_n_43,
      sbit_ex_reg => w_phase_ex_i_4_n_0,
      shift_out(3 downto 0) => shift_out(31 downto 28),
      stm_push_ex => stm_push_ex,
      stm_push_ex_reg => u_decode_n_51,
      two_phase_de => two_phase_de,
      undef => undef,
      use_branch => use_branch,
      use_control_ex => use_control_ex,
      use_flags_ex_reg => \^write_flags_ex\,
      use_imm => use_imm,
      use_mrs => use_mrs,
      v_flag => v_flag,
      v_flag_wf => v_flag_wf,
      v_flag_wf_reg => v_flag_wf_reg,
      wdata_mux_ctl_ex(1 downto 0) => wdata_mux_ctl_ex(1 downto 0),
      \wdata_mux_ctl_ex_reg[1]\ => \genblk3[1].ram_block_reg_0_0_i_37_n_0\,
      \wdata_reg[1]\(2 downto 0) => xpsr_m_ctl_ex(2 downto 0),
      \wptr_decoded_reg[3]\(3) => nxt_wptr_decoded(3),
      \wptr_decoded_reg[3]\(2 downto 0) => wptr_de(2 downto 0),
      \wptr_decoded_reg[3]_0\(3 downto 0) => wptr_decoded(3 downto 0),
      wptr_ex2(0) => wptr_ex2(3),
      \wptr_ex_reg[0]\ => u_decode_n_12,
      \wptr_ex_reg[0]_0\ => \^wptr_ex\(0),
      \wptr_ex_reg[1]\ => u_decode_n_37,
      \wptr_ex_reg[2]\ => u_decode_n_11,
      \wptr_ex_reg[2]_0\ => \^wptr_ex\(2),
      \wptr_ex_reg[3]\ => u_decode_n_31,
      \wptr_ex_reg[3]_0\ => \^wptr_ex\(3),
      wptr_sel_ex1 => wptr_sel_ex1,
      \xpsr_m_ctl_ex_reg[2]_0\ => u_decode_n_49,
      xpsr_mask_ex(0) => xpsr_mask_ex(1),
      z_flag => z_flag
    );
u_excpt: entity work.design_1_CORTEXM1_AXI_0_0_cm1_excpt
     port map (
      CO(0) => \u_dp/au_carry\,
      D(27 downto 0) => D(27 downto 0),
      DI(0) => DI(0),
      E(0) => held_instr00,
      HCLK => HCLK,
      \HRDATA_reg[3]\ => \HRDATA_reg[3]\,
      \HRDATA_reg[5]\(1 downto 0) => \HRDATA_reg[5]\(1 downto 0),
      \HWDATA_reg[31]\(0) => \HWDATA_reg[31]\(0),
      LOCKUP => LOCKUP,
      NMI => NMI,
      O(3 downto 0) => \mem_held_addr_reg[15]\(3 downto 0),
      Q(15) => \instr_de_reg_n_0_[15]\,
      Q(14) => \instr_de_reg_n_0_[14]\,
      Q(13) => \instr_de_reg_n_0_[13]\,
      Q(12) => \instr_de_reg_n_0_[12]\,
      Q(11) => \instr_de_reg_n_0_[11]\,
      Q(10) => \instr_de_reg_n_0_[10]\,
      Q(9) => \instr_de_reg_n_0_[9]\,
      Q(8) => p_25_in,
      Q(7) => \instr_de_reg_n_0_[7]\,
      Q(6) => \instr_de_reg_n_0_[6]\,
      Q(5) => \instr_de_reg_n_0_[5]\,
      Q(4) => cps_data,
      Q(3) => \instr_de_reg_n_0_[3]\,
      Q(2 downto 0) => rptr_b2_de(2 downto 0),
      S(2) => \u_alu_dec/u_adder/mem_held_addr[3]_i_7_n_0\,
      S(1) => \u_alu_dec/u_adder/mem_held_addr[3]_i_9_n_0\,
      S(0) => \u_alu_dec/u_adder/mem_held_addr[3]_i_10_n_0\,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => \^imm_held_reg[0]\,
      SYSRESETn_1 => SYSRESETn_0,
      SYSRESETn_2 => SYSRESETn_1,
      SYSRESETn_3 => SYSRESETn_2,
      a_reg_0(2) => a_reg_0(16),
      a_reg_0(1 downto 0) => a_reg_0(1 downto 0),
      a_reg_mask0 => a_reg_mask0,
      active_sp => active_sp,
      adv_de_to_ex => adv_de_to_ex,
      adv_fe_to_de => adv_fe_to_de,
      any_dsb_ex0 => any_dsb_ex0,
      au_a_use_pc_ex_reg => \^au_a_use_pc_ex\,
      au_in_b(1) => \u_dp/u_alu_dec/au_in_b\(2),
      au_in_b(0) => \u_dp/u_alu_dec/au_in_b\(0),
      b_reg_0(23 downto 0) => b_reg_0(23 downto 0),
      \biu_addr_31_29_reg_reg[31]\(31 downto 0) => \biu_addr_31_29_reg_reg[31]\(31 downto 0),
      biu_addr_non_au(30 downto 0) => biu_addr_non_au(30 downto 0),
      biu_commit => biu_commit,
      \biu_commit_au2__0\ => \biu_commit_au2__0\,
      biu_commit_au35_in => biu_commit_au35_in,
      biu_commit_non_au => biu_commit_non_au,
      \biu_rdata_reg[0]\ => \biu_rdata_reg[0]\,
      \biu_rdata_reg[15]\(7 downto 0) => \biu_rdata_reg[15]\(7 downto 0),
      \biu_rdata_reg[1]\ => \biu_rdata_reg[1]\,
      \biu_rdata_reg[2]\ => \biu_rdata_reg[2]\,
      \biu_rdata_reg[3]\ => \biu_rdata_reg[3]\,
      \biu_rdata_reg[4]\ => \biu_rdata_reg[4]\,
      \biu_rdata_reg[5]\ => \biu_rdata_reg[5]\,
      \biu_rdata_reg[6]\ => \biu_rdata_reg[6]\,
      \biu_rdata_reg[7]\ => \biu_rdata_reg[7]\,
      biu_rdy => biu_rdy,
      biu_wfault => biu_wfault,
      biu_write_reg => \^asel_write_reg\,
      br_first_ex => br_first_ex,
      br_lr_ex => br_lr_ex,
      br_lr_ex_reg => u_excpt_n_21,
      branch_ex => branch_ex,
      branch_ex0 => branch_ex0,
      branching_ex => branching_ex,
      branching_ex2 => branching_ex2,
      \core_req_state_1x_reg[0]\ => \core_req_state_1x_reg[0]\,
      count(1 downto 0) => count(1 downto 0),
      cps_data_ex => cps_data_ex,
      cps_ex => cps_ex,
      cps_ex_reg => u_excpt_n_29,
      dreq_rd_ex_reg => \^dreq_rd_ex\,
      excpt_isb_de => excpt_isb_de,
      excpt_ret_de_reg => \^i_mcode_dec_reg[0]\,
      excpt_ret_fe => excpt_ret_fe,
      excpt_ret_fe1 => excpt_ret_fe1,
      fetch_internal_reg => fetch_internal_reg,
      fetch_phase => fetch_phase,
      first32_ex_reg => u_excpt_n_14,
      first32_ex_reg_0 => u_excpt_n_15,
      first32_ex_reg_1 => \^first32_ex_reg_0\,
      first32_ex_reg_2 => u_decode_n_13,
      first32_ex_reg_3 => u_decode_n_51,
      first_ex_phase => first_ex_phase,
      first_pop_pc_ex_reg => \^ireq_ldpc\,
      force_ipsr_reg_0 => load_xpsr_ex,
      fptr_align => fptr_align,
      fptr_align_reg_0 => fptr_align_reg,
      fptr_wdata => fptr_wdata,
      hdf_actv => hdf_actv,
      held_fault0 => held_fault0,
      held_fault1 => held_fault1,
      held_fault1_reg(0) => held_instr10,
      held_instr(0) => held_instr(4),
      \held_instr0_reg[15]\(14 downto 4) => held_instr0(15 downto 5),
      \held_instr0_reg[15]\(3 downto 0) => held_instr0(3 downto 0),
      \held_instr1_reg[15]\(14 downto 4) => held_instr1(15 downto 5),
      \held_instr1_reg[15]\(3 downto 0) => held_instr1(3 downto 0),
      \hold_reg1_reg[27]\(27 downto 0) => \hold_reg1_reg[31]\(27 downto 0),
      \hold_reg2_reg[27]\(27 downto 0) => \hold_reg2_reg[31]_1\(27 downto 0),
      \hold_reg2_reg[31]\(31 downto 0) => \hold_reg2_reg[31]\(31 downto 0),
      \hold_reg2_reg[31]_0\(0) => \hold_reg2_reg[31]_0\(0),
      i_active_sp_reg_0 => i_active_sp_reg,
      i_dbg_wdata_sel_ex_reg_0 => \^i_dbg_wdata_sel_ex_reg\,
      \i_haddr_q_reg[2]\ => \i_haddr_q_reg[2]\,
      \i_haddr_q_reg[2]_0\ => \i_haddr_q_reg[2]_0\,
      \i_haddr_q_reg[2]_1\ => \i_haddr_q_reg[2]_1\,
      \i_haddr_q_reg[2]_2\ => \i_haddr_q_reg[2]_2\,
      \i_haddr_q_reg[4]\(0) => \i_haddr_q_reg[4]\(0),
      \i_mult_out_reg[15]__1\(15 downto 0) => \i_mult_out_reg[15]__1\(15 downto 0),
      i_nvic_excpt_svc_valid_reg_0 => u_excpt_n_151,
      i_nxt_mul_last_phase_ex_reg => i_nxt_mul_last_phase_ex_reg_n_0,
      \i_pend_state_reg[1]\ => \i_pend_state_reg[1]\,
      \i_pend_state_reg[2]\ => \i_pend_state_reg[2]\,
      \i_pend_state_reg[2]_0\(2 downto 0) => \i_pend_state_reg[2]_0\(2 downto 0),
      \i_pend_state_reg[2]_1\(2 downto 0) => \i_pend_state_reg[2]_1\(2 downto 0),
      \i_pend_state_reg[3]\ => \i_pend_state_reg[3]\,
      \i_pend_state_reg[5]\ => \i_pend_state_reg[5]\,
      \i_psv_lvl_reg[1]\(0) => \i_psv_lvl_reg[1]\(0),
      \i_svc_lvl_reg[1]\ => \i_svc_lvl_reg[1]\,
      \i_tck_lvl_reg[1]\(0) => \i_tck_lvl_reg[1]\(0),
      \imm_held_reg[6]\(1) => u_decode_n_2,
      \imm_held_reg[6]\(0) => u_decode_n_3,
      \imm_held_reg[6]_0\ => u_decode_n_48,
      \instr_de_reg[10]\ => br_lr_ex_i_2_n_0,
      \instr_de_reg[10]_0\ => \rf0_mux_ctl_ex[0]_i_5_n_0\,
      \instr_de_reg[10]_1\ => \rptr_a_ex2[3]_i_4_n_0\,
      \instr_de_reg[11]\ => stm_push_ex_i_2_n_0,
      \instr_de_reg[11]_0\ => mul_ex_i_2_n_0,
      \instr_de_reg[11]_1\ => push_ex_i_2_n_0,
      \instr_de_reg[11]_2\ => two_phase_ex_i_4_n_0,
      \instr_de_reg[11]_3\ => \wptr_decoded[1]_i_7_n_0\,
      \instr_de_reg[11]_4\ => \wptr_decoded[2]_i_3_n_0\,
      \instr_de_reg[11]_5\ => se_half_wb_i_2_n_0,
      \instr_de_reg[11]_6\ => \rf_mux_ctl_ex_reg[2]_i_5_n_0\,
      \instr_de_reg[12]\ => two_phase_ex_i_5_n_0,
      \instr_de_reg[12]_0\ => pre_update_n_ex_i_4_n_0,
      \instr_de_reg[12]_1\ => ldm_pop_ex_i_2_n_0,
      \instr_de_reg[12]_2\ => \rptr_a_ex2[3]_i_3_n_0\,
      \instr_de_reg[12]_3\ => invert_b_ex2_i_2_n_0,
      \instr_de_reg[12]_4\ => invert_b_ex2_i_3_n_0,
      \instr_de_reg[13]\ => pop_pc_ex_i_2_n_0,
      \instr_de_reg[13]_0\ => pre_update_n_ex_i_3_n_0,
      \instr_de_reg[13]_1\ => br_lr_ex_i_3_n_0,
      \instr_de_reg[13]_2\ => \rf0_mux_ctl_ex[1]_i_4_n_0\,
      \instr_de_reg[14]\ => three_phase_ex_i_2_n_0,
      \instr_de_reg[14]_0\ => bcc_first_ex_i_2_n_0,
      \instr_de_reg[14]_1\ => \wptr_decoded[1]_i_6_n_0\,
      \instr_de_reg[14]_2\ => invert_b_ex2_i_4_n_0,
      \instr_de_reg[14]_3\ => \rf0_mux_ctl_ex[0]_i_4_n_0\,
      \instr_de_reg[15]\(15 downto 0) => nxt_instr_de(15 downto 0),
      \instr_de_reg[15]_0\ => \wptr_decoded[2]_i_5_n_0\,
      \instr_de_reg[15]_1\ => se_half_wb_i_4_n_0,
      \instr_de_reg[1]\ => two_phase_ex_i_3_n_0,
      \instr_de_reg[5]\ => \r_list_first[8]_i_2_n_0\,
      \instr_de_reg[5]_0\ => u_decode_n_5,
      \instr_de_reg[7]\(0) => nxt_reg_sel(2),
      \instr_de_reg[7]_0\ => sbit_ex_i_2_n_0,
      \instr_de_reg[9]\ => tbit_ex_i_2_n_0,
      \instr_de_reg[9]_0\ => zero_a_ex_i_2_n_0,
      \instr_de_reg[9]_1\ => \rf0_mux_ctl_ex[0]_i_6_n_0\,
      int_actv => int_actv,
      int_fault_ex => int_fault_ex,
      int_fault_ex_reg_0 => \^int_fault_ex_reg\,
      int_fault_ex_reg_1 => u_excpt_n_186,
      int_fault_ex_reg_2 => u_excpt_n_190,
      int_prev(0) => int_prev(0),
      invert_b_ex2 => invert_b_ex2,
      irq_lvl(0) => irq_lvl(0),
      kill_instr_de => kill_instr_de,
      last_instr_faulted_reg_0 => last_instr_faulted_reg,
      last_phase_ex1 => last_phase_ex1,
      last_uncond_phase_ex_reg => last_uncond_phase_ex_reg_0,
      last_uncond_phase_ex_reg_0 => \^wdata_mux_ctl_ex_reg[0]_0\,
      last_uncond_phase_ex_reg_1 => \^first_ex_phase_reg_0\,
      ldm_base => ldm_base,
      ldm_base_load => ldm_base_load,
      ldm_base_loaded => ldm_base_loaded,
      ldm_pop_ex => ldm_pop_ex,
      ldm_pop_ex_reg => u_excpt_n_118,
      load_ex_reg => u_excpt_n_24,
      load_fptr => load_fptr,
      load_xpsr_we => load_xpsr_we,
      lockup_pend_reg => lockup_pend_reg,
      ls_byte_ex_reg => \^ls_byte_ex\,
      ls_half_ex_reg => biu_commit_reg_i_10_n_0,
      ls_half_ex_reg_0 => \^ls_half_ex\,
      lsm_last_a_phase_ex => lsm_last_a_phase_ex,
      lsm_last_d_phase_ex => lsm_last_d_phase_ex,
      lsm_last_d_phase_ex_reg => ldm_d_done_ex_i_1_n_0,
      \lu_ctl_ex_reg[0]\(26 downto 0) => \u_dp/lu_out\(27 downto 1),
      \lu_ctl_ex_reg[1]\(1 downto 0) => lu_ctl_ex(1 downto 0),
      m_ext_ex2_reg => m_ext_ex2_reg,
      \mcode_req__3\ => \mcode_req__3\,
      \mem_held_addr_reg[0]\ => \mem_held_addr_reg[0]\,
      \mem_held_addr_reg[11]\(3 downto 0) => \mem_held_addr_reg[11]\(3 downto 0),
      \mem_held_addr_reg[19]\(3 downto 0) => \^mem_held_addr_reg[31]\(3 downto 0),
      \mem_held_addr_reg[23]\(3 downto 0) => \^mem_held_addr_reg[31]\(7 downto 4),
      \mem_held_addr_reg[27]\(3 downto 0) => \mem_held_addr_reg[27]\(3 downto 0),
      \mem_held_addr_reg[31]\(3 downto 0) => \^mem_held_addr_reg[31]\(11 downto 8),
      \mem_held_addr_reg[3]\(3 downto 0) => \^o\(3 downto 0),
      \mem_held_addr_reg[7]\(3 downto 0) => \mem_held_addr_reg[7]\(3 downto 0),
      mem_r_data_u(11 downto 0) => mem_r_data_u(11 downto 0),
      mem_w_data(3 downto 0) => mem_w_data(3 downto 0),
      msr_ex => msr_ex,
      mul_ex_reg => u_excpt_n_20,
      mult_out(11 downto 0) => mult_out(11 downto 0),
      nmi_actv => nmi_actv,
      non_tcm_xn_au => non_tcm_xn_au,
      nvic_excpt_pend => nvic_excpt_pend,
      nvic_excpt_ret_taken => nvic_excpt_ret_taken,
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nvic_primask => nvic_primask,
      nxt_bcc_first_ex => nxt_bcc_first_ex,
      nxt_br_last_ex => nxt_br_last_ex,
      nxt_dreq_rd_ex => nxt_dreq_rd_ex,
      nxt_dreq_wr_ex => nxt_dreq_wr_ex,
      nxt_fetch_internal => nxt_fetch_internal,
      nxt_first_pop_pc_ex => nxt_first_pop_pc_ex,
      nxt_ifetch => nxt_ifetch,
      nxt_ifetch3 => nxt_ifetch3,
      nxt_instr_faulted => nxt_instr_faulted,
      nxt_int_rack => nxt_int_rack,
      nxt_invert_b_ex => nxt_invert_b_ex,
      nxt_invert_b_ex2 => nxt_invert_b_ex2,
      nxt_irack => nxt_irack,
      nxt_last_uncond_phase_ex => nxt_last_uncond_phase_ex,
      nxt_last_uncond_phase_ex2 => nxt_last_uncond_phase_ex2,
      nxt_ldm_base => nxt_ldm_base,
      nxt_pc_mux_ctl_ex(0) => nxt_pc_mux_ctl_ex(1),
      nxt_pf_fault_de => nxt_pf_fault_de,
      nxt_reg_sel(0) => nxt_reg_sel(3),
      nxt_rf1_mux_ctl_ex(1 downto 0) => nxt_rf1_mux_ctl_ex(1 downto 0),
      nxt_wdata_mux_ctl_ex(1 downto 0) => nxt_wdata_mux_ctl_ex(1 downto 0),
      p_0_in => p_0_in_1,
      p_0_in14_in => p_0_in14_in,
      p_0_in18_in => p_0_in18_in,
      p_0_in1_in(6 downto 0) => p_0_in1_in(6 downto 0),
      \p_0_in__0\(0) => \p_0_in__0\(0),
      p_10_in => p_10_in,
      p_1_in(0) => p_1_in(0),
      p_1_in16_in => p_1_in16_in,
      p_1_in2_in(26 downto 1) => p_1_in2_in(27 downto 2),
      p_1_in2_in(0) => p_1_in2_in(0),
      \p_1_in__0\(6 downto 0) => \p_1_in__0\(6 downto 0),
      p_2_in(0) => p_2_in(0),
      \p_2_in__0\(5 downto 0) => \p_2_in__0\(5 downto 0),
      p_8_in => p_8_in,
      \pc_de_reg[0]\(0) => tbit,
      \pc_de_reg[31]\(31 downto 0) => pc_de(31 downto 0),
      \pc_ex_reg[31]\(31) => \pc_ex_reg_n_0_[31]\,
      \pc_ex_reg[31]\(30) => \pc_ex_reg_n_0_[30]\,
      \pc_ex_reg[31]\(29) => \pc_ex_reg_n_0_[29]\,
      \pc_ex_reg[31]\(28) => \pc_ex_reg_n_0_[28]\,
      \pc_ex_reg[31]\(27) => \pc_ex_reg_n_0_[27]\,
      \pc_ex_reg[31]\(26) => \pc_ex_reg_n_0_[26]\,
      \pc_ex_reg[31]\(25) => \pc_ex_reg_n_0_[25]\,
      \pc_ex_reg[31]\(24) => \pc_ex_reg_n_0_[24]\,
      \pc_ex_reg[31]\(23) => \pc_ex_reg_n_0_[23]\,
      \pc_ex_reg[31]\(22) => \pc_ex_reg_n_0_[22]\,
      \pc_ex_reg[31]\(21) => \pc_ex_reg_n_0_[21]\,
      \pc_ex_reg[31]\(20) => \pc_ex_reg_n_0_[20]\,
      \pc_ex_reg[31]\(19) => \pc_ex_reg_n_0_[19]\,
      \pc_ex_reg[31]\(18) => \pc_ex_reg_n_0_[18]\,
      \pc_ex_reg[31]\(17) => \pc_ex_reg_n_0_[17]\,
      \pc_ex_reg[31]\(16) => \pc_ex_reg_n_0_[16]\,
      \pc_ex_reg[31]\(15) => \pc_ex_reg_n_0_[15]\,
      \pc_ex_reg[31]\(14) => \pc_ex_reg_n_0_[14]\,
      \pc_ex_reg[31]\(13) => \pc_ex_reg_n_0_[13]\,
      \pc_ex_reg[31]\(12) => \pc_ex_reg_n_0_[12]\,
      \pc_ex_reg[31]\(11) => \pc_ex_reg_n_0_[11]\,
      \pc_ex_reg[31]\(10) => \pc_ex_reg_n_0_[10]\,
      \pc_ex_reg[31]\(9) => \pc_ex_reg_n_0_[9]\,
      \pc_ex_reg[31]\(8) => \pc_ex_reg_n_0_[8]\,
      \pc_ex_reg[31]\(7) => \pc_ex_reg_n_0_[7]\,
      \pc_ex_reg[31]\(6) => \pc_ex_reg_n_0_[6]\,
      \pc_ex_reg[31]\(5) => \pc_ex_reg_n_0_[5]\,
      \pc_ex_reg[31]\(4) => \pc_ex_reg_n_0_[4]\,
      \pc_ex_reg[31]\(3) => \pc_ex_reg_n_0_[3]\,
      \pc_ex_reg[31]\(2) => \pc_ex_reg_n_0_[2]\,
      \pc_ex_reg[31]\(1) => \pc_ex_reg_n_0_[1]\,
      \pc_ex_reg[31]\(0) => pc_ex(0),
      \pc_reg[29]\ => \pc_reg[29]\,
      \pc_reg[31]\(30 downto 0) => \pc_reg[31]\(30 downto 0),
      \pc_reg[31]_0\(0) => E(0),
      \pc_reg[31]_1\(30 downto 0) => \pc_reg[31]_0\(30 downto 0),
      \pc_reg[31]_2\(30 downto 0) => \pc_reg[31]_2\(30 downto 0),
      \pend_lvl_num_reg[4]\(4 downto 0) => \pend_lvl_num_reg[4]\(4 downto 0),
      pf_fault_de => pf_fault_de,
      pf_fault_fe => pf_fault_fe,
      pop_pc_ex => pop_pc_ex,
      pop_pc_ex_reg => u_excpt_n_18,
      pre_fetch_addr1 => \u_dp/pre_fetch_addr1\,
      pre_pc_mux_ctl_ex(0) => pre_pc_mux_ctl_ex(0),
      \pre_pc_mux_ctl_ex_reg[1]\(0) => pc_mux_ctl_ex(1),
      pre_update_c_ex_reg => u_excpt_n_114,
      pre_update_n_ex_reg => u_excpt_n_19,
      pre_update_v_ex_reg => u_excpt_n_25,
      push_ex_reg => u_excpt_n_23,
      r_hdf_actv => r_hdf_actv,
      \r_int_actv_lvl_reg[1]\(0) => \r_int_actv_lvl_reg[1]\(0),
      \r_int_actv_lvl_reg[1]_0\ => \r_int_actv_lvl_reg[1]_0\,
      \r_int_actv_lvl_reg[1]_1\ => \r_int_actv_lvl_reg[1]_1\,
      r_int_actv_reg => r_int_actv_reg,
      r_int_actv_reg_0 => \^r_int_actv_reg_0\,
      r_int_actv_reg_1 => r_int_actv_reg_1,
      r_nmi_actv => r_nmi_actv,
      \read_addr_reg[1]\(1 downto 0) => nxt_read_addr(1 downto 0),
      \read_addr_reg[1]_0\(1) => \read_addr_reg_n_0_[1]\,
      \read_addr_reg[1]_0\(0) => read_addr(0),
      read_buffer1 => read_buffer1,
      \reg_file_a_reg[0][0]\ => w_enable_ex,
      \reg_file_a_reg[0][0]_0\(0) => \reg_file_a_reg[0][0]\(0),
      \reg_file_a_reg[10][0]\(0) => \reg_file_a_reg[10][0]\(0),
      \reg_file_a_reg[11][0]\(0) => \reg_file_a_reg[11][0]\(0),
      \reg_file_a_reg[12][0]\(0) => \reg_file_a_reg[12][0]\(0),
      \reg_file_a_reg[13][0]\(0) => \reg_file_a_reg[13][0]\(0),
      \reg_file_a_reg[14][0]\(0) => \reg_file_a_reg[14][0]\(0),
      \reg_file_a_reg[15][0]\(0) => \reg_file_a_reg[15][0]\(0),
      \reg_file_a_reg[1][0]\(0) => \reg_file_a_reg[1][0]\(0),
      \reg_file_a_reg[2][0]\(0) => \reg_file_a_reg[2][0]\(0),
      \reg_file_a_reg[3][0]\(0) => \reg_file_a_reg[3][0]\(0),
      \reg_file_a_reg[4][0]\(0) => \reg_file_a_reg[4][0]\(0),
      \reg_file_a_reg[5][0]\(0) => \reg_file_a_reg[5][0]\(0),
      \reg_file_a_reg[6][0]\(0) => \reg_file_a_reg[6][0]\(0),
      \reg_file_a_reg[7][0]\(0) => \reg_file_a_reg[7][0]\(0),
      \reg_file_a_reg[8][0]\(0) => \reg_file_a_reg[8][0]\(0),
      \reg_file_a_reg[9][0]\(0) => \reg_file_a_reg[9][0]\(0),
      rf0_mux_ctl_ex(1 downto 0) => rf0_mux_ctl_ex(1 downto 0),
      \rf0_mux_ctl_ex_reg[0]\ => u_excpt_n_173,
      \rf0_mux_ctl_ex_reg[1]\ => u_excpt_n_175,
      rf1_mux_ctl_ex(1 downto 0) => rf1_mux_ctl_ex(1 downto 0),
      rf_mux_ctl_ex2(2 downto 0) => rf_mux_ctl_ex2(2 downto 0),
      \rf_mux_ctl_ex_reg[2]\ => u_excpt_n_174,
      rptr_a_ex(1) => rptr_a_ex(3),
      rptr_a_ex(0) => rptr_a_ex(1),
      \rptr_a_ex2_reg[3]\(1) => rptr_a_de(3),
      \rptr_a_ex2_reg[3]\(0) => rptr_a_de(1),
      \rptr_a_ex2_reg[3]_0\(1) => rptr_a_ex2(3),
      \rptr_a_ex2_reg[3]_0\(0) => rptr_a_ex2(1),
      \rptr_a_ex_reg[1]\ => u_excpt_n_188,
      \rptr_a_ex_reg[3]\(1) => \rptr_a_ex_reg[3]_0\(3),
      \rptr_a_ex_reg[3]\(0) => \rptr_a_ex_reg[3]_0\(1),
      \rptr_a_ex_reg[3]_0\ => u_excpt_n_168,
      \rptr_b_ex_reg[1]\ => u_excpt_n_187,
      rst_fptr_align_ex => rst_fptr_align_ex,
      sbit_ex_reg => u_excpt_n_119,
      second32_ex => second32_ex,
      second32_ex_reg => u_excpt_n_26,
      second_ex_phase => second_ex_phase,
      seq_fetch_addr(30 downto 0) => seq_fetch_addr(30 downto 0),
      shift_ex_reg => u_excpt_n_22,
      shift_out(27 downto 0) => shift_out(27 downto 0),
      stm_push_ex => stm_push_ex,
      stm_push_ex_reg => u_excpt_n_16,
      store_ex_reg => u_excpt_n_27,
      svc_lvl_0(0) => svc_lvl_0(0),
      \swz_ctl_ex_reg[1]\(1 downto 0) => \^hold_reg1_reg[7]\(1 downto 0),
      tbit_ex => tbit_ex,
      tbit_ex_reg => u_excpt_n_28,
      \tck_reload_reg[5]\ => \tck_reload_reg[5]\,
      three_phase_de => three_phase_de,
      three_phase_ex => three_phase_ex,
      two_phase_ex => two_phase_ex,
      \uhalf_instr_reg[15]\(15 downto 0) => \uhalf_instr_reg[15]\(15 downto 0),
      undef => undef,
      update_fptr_align0 => update_fptr_align0,
      use_branch => use_branch,
      use_control_ex => use_control_ex,
      use_dp_ipsr_reg_0 => \^use_dp_ipsr_reg\,
      use_flags_ex => use_flags_ex,
      use_mrs => use_mrs,
      use_primask_ex => use_primask_ex,
      w_phase_ex => w_phase_ex,
      wdata_mux_ctl_ex(1 downto 0) => wdata_mux_ctl_ex(1 downto 0),
      \wdata_mux_ctl_ex_reg[0]\ => \genblk3[1].ram_block_reg_2_0_i_6_n_0\,
      \wdata_mux_ctl_ex_reg[1]\ => \genblk3[1].ram_block_reg_0_0_i_37_n_0\,
      \wdata_reg[6]\ => \^dbg_wdata_sel_ex\,
      \wptr_decoded_reg[1]\ => u_excpt_n_189,
      \wptr_decoded_reg[3]\ => u_excpt_n_169,
      \wptr_ex_reg[0]\ => \^wptr_ex\(0),
      \wptr_ex_reg[1]\ => \^wptr_ex\(1),
      \wptr_ex_reg[2]\ => \^wptr_ex\(2),
      \wptr_ex_reg[3]\ => \^wptr_ex\(3),
      \write_addr_reg[1]\(1 downto 0) => nxt_write_addr(1 downto 0),
      \write_addr_reg[1]_0\(1) => \write_addr_reg_n_0_[1]\,
      \write_addr_reg[1]_0\(0) => \write_addr_reg_n_0_[0]\,
      write_buffer0 => write_buffer0,
      write_sp => write_sp,
      \xpsr_m_ctl_ex_reg[2]\(2 downto 0) => xpsr_m_ctl_ex(2 downto 0),
      xpsr_mask_ex(0) => xpsr_mask_ex(1),
      \z_27_20__6\ => \z_27_20__6\,
      ze_byte_wb_reg => \reg_file_a[15][9]_i_2_n_0\,
      ze_byte_wb_reg_0 => \reg_file_a[15][8]_i_2_n_0\,
      ze_byte_wb_reg_1 => \reg_file_a[15][10]_i_2_n_0\,
      ze_byte_wb_reg_2 => \reg_file_a[15][11]_i_2_n_0\,
      ze_byte_wb_reg_3 => \reg_file_a[15][12]_i_2_n_0\,
      ze_byte_wb_reg_4 => \reg_file_a[15][13]_i_2_n_0\,
      ze_byte_wb_reg_5 => \reg_file_a[15][14]_i_2_n_0\,
      ze_byte_wb_reg_6 => \reg_file_a[15][15]_i_2_n_0\,
      ze_half_wb => \^ze_half_wb\,
      zero_a_ex0 => zero_a_ex0,
      zero_a_ex_reg => \^zero_a_ex\,
      zero_a_ex_reg_0(3) => \u_alu_dec/u_adder/mem_held_addr[7]_i_6_n_0\,
      zero_a_ex_reg_0(2) => \u_alu_dec/u_adder/mem_held_addr[7]_i_7_n_0\,
      zero_a_ex_reg_0(1) => \u_alu_dec/u_adder/mem_held_addr[7]_i_8_n_0\,
      zero_a_ex_reg_0(0) => \u_alu_dec/u_adder/mem_held_addr[7]_i_9_n_0\,
      zero_a_ex_reg_1(3) => \u_alu_dec/u_adder/mem_held_addr[11]_i_6_n_0\,
      zero_a_ex_reg_1(2) => \u_alu_dec/u_adder/mem_held_addr[11]_i_7_n_0\,
      zero_a_ex_reg_1(1) => \u_alu_dec/u_adder/mem_held_addr[11]_i_8_n_0\,
      zero_a_ex_reg_1(0) => \u_alu_dec/u_adder/mem_held_addr[11]_i_9_n_0\,
      zero_a_ex_reg_2(3) => \u_alu_dec/u_adder/mem_held_addr[15]_i_6_n_0\,
      zero_a_ex_reg_2(2) => \u_alu_dec/u_adder/mem_held_addr[15]_i_7_n_0\,
      zero_a_ex_reg_2(1) => \u_alu_dec/u_adder/mem_held_addr[15]_i_8_n_0\,
      zero_a_ex_reg_2(0) => \u_alu_dec/u_adder/mem_held_addr[15]_i_9_n_0\,
      zero_a_ex_reg_3(3) => \u_alu_dec/u_adder/mem_held_addr[19]_i_6_n_0\,
      zero_a_ex_reg_3(2) => \u_alu_dec/u_adder/mem_held_addr[19]_i_7_n_0\,
      zero_a_ex_reg_3(1) => \u_alu_dec/u_adder/mem_held_addr[19]_i_8_n_0\,
      zero_a_ex_reg_3(0) => \u_alu_dec/u_adder/mem_held_addr[19]_i_9_n_0\,
      zero_a_ex_reg_4(3) => \u_alu_dec/u_adder/mem_held_addr[23]_i_6_n_0\,
      zero_a_ex_reg_4(2) => \u_alu_dec/u_adder/mem_held_addr[23]_i_7_n_0\,
      zero_a_ex_reg_4(1) => \u_alu_dec/u_adder/mem_held_addr[23]_i_8_n_0\,
      zero_a_ex_reg_4(0) => \u_alu_dec/u_adder/mem_held_addr[23]_i_9_n_0\,
      zero_a_ex_reg_5(3) => \u_alu_dec/u_adder/mem_held_addr[27]_i_6_n_0\,
      zero_a_ex_reg_5(2) => \u_alu_dec/u_adder/mem_held_addr[27]_i_7_n_0\,
      zero_a_ex_reg_5(1) => \u_alu_dec/u_adder/mem_held_addr[27]_i_8_n_0\,
      zero_a_ex_reg_5(0) => \u_alu_dec/u_adder/mem_held_addr[27]_i_9_n_0\,
      zero_a_ex_reg_6(3) => \u_alu_dec/u_adder/mem_held_addr[31]_i_6_n_0\,
      zero_a_ex_reg_6(2) => \u_alu_dec/u_adder/mem_held_addr[31]_i_7_n_0\,
      zero_a_ex_reg_6(1) => \u_alu_dec/u_adder/mem_held_addr[31]_i_8_n_0\,
      zero_a_ex_reg_6(0) => \u_alu_dec/u_adder/mem_held_addr[31]_i_9_n_0\
    );
use_c_flag_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => use_c_flag_ex_i_2_n_0,
      I3 => \^first32_ex_reg_0\,
      O => use_c_flag_ex_i_1_n_0
    );
use_c_flag_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055555555FD55"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => p_25_in,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => use_c_flag_ex_i_3_n_0,
      I4 => \instr_de_reg_n_0_[12]\,
      I5 => \instr_de_reg_n_0_[11]\,
      O => use_c_flag_ex_i_2_n_0
    );
use_c_flag_ex_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \instr_de_reg_n_0_[9]\,
      I1 => \instr_de_reg_n_0_[10]\,
      O => use_c_flag_ex_i_3_n_0
    );
use_c_flag_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_2,
      D => use_c_flag_ex_i_1_n_0,
      Q => \^use_c_flag_ex\
    );
use_control_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \instr_de_reg_n_0_[5]\,
      I3 => rptr_b2_de(1),
      I4 => use_control_ex_i_2_n_0,
      O => use_control
    );
use_control_ex_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => rptr_b2_de(0),
      I1 => \instr_de_reg_n_0_[3]\,
      I2 => rptr_b2_de(2),
      I3 => cps_data,
      O => use_control_ex_i_2_n_0
    );
use_control_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => use_control,
      Q => use_control_ex
    );
use_flags_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[6]\,
      I2 => \instr_de_reg_n_0_[3]\,
      I3 => rptr_b2_de(2),
      I4 => \instr_de_reg_n_0_[5]\,
      I5 => cps_data,
      O => use_flags_ex_i_1_n_0
    );
use_flags_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => use_flags_ex_i_1_n_0,
      Q => use_flags_ex
    );
use_imm_ex_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => use_r_list_ex_i_2_n_0,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \^first32_ex_reg_0\,
      I3 => use_imm,
      O => use_imm_ex0
    );
use_imm_ex_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      D => use_imm_ex0,
      PRE => \^pc_ex_reg[6]_0\,
      Q => \^use_imm_ex\
    );
use_primask_ex_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => rptr_b2_de(0),
      I2 => u_decode_n_49,
      I3 => use_primask_ex_i_2_n_0,
      I4 => rptr_b2_de(1),
      I5 => cps_data,
      O => use_primask
    );
use_primask_ex_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \instr_de_reg_n_0_[3]\,
      I1 => rptr_b2_de(2),
      O => use_primask_ex_i_2_n_0
    );
use_primask_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_1,
      D => use_primask,
      Q => use_primask_ex
    );
use_r_list_ex_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => use_r_list_ex_i_2_n_0,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \^first32_ex_reg_0\,
      O => use_r_list_ex_i_1_n_0
    );
use_r_list_ex_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000FF0000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[12]\,
      O => use_r_list_ex_i_2_n_0
    );
use_r_list_ex_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^imm_held_reg[0]\,
      D => use_r_list_ex_i_1_n_0,
      Q => use_r_list_ex
    );
v_flag_au_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565A56A5A6AAA6"
    )
        port map (
      I0 => invert_b_ex,
      I1 => b_reg_0(31),
      I2 => \^use_imm_ex\,
      I3 => au_b_use_pc_ex,
      I4 => \pc_reg[31]_0\(30),
      I5 => imm_ex(29),
      O => \^v_flag_au_reg\(0)
    );
v_flag_au_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^write_flags_ex\,
      I1 => pre_update_v_ex,
      I2 => last_uncond_phase_ex_reg_0,
      O => update_v_ex
    );
w_phase_ex_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115111100000000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[13]\,
      I5 => \instr_de_reg_n_0_[12]\,
      O => w_phase_ex_i_10_n_0
    );
w_phase_ex_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545054555555555"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => p_25_in,
      I5 => \instr_de_reg_n_0_[12]\,
      O => w_phase_ex_i_11_n_0
    );
w_phase_ex_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550055C333FC03"
    )
        port map (
      I0 => au_a_use_pc_ex_i_4_n_0,
      I1 => \instr_de_reg_n_0_[7]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[6]\,
      I5 => \instr_de_reg_n_0_[10]\,
      O => w_phase_ex_i_12_n_0
    );
w_phase_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC8C8888"
    )
        port map (
      I0 => br_lr_ex,
      I1 => first_ex_phase,
      I2 => ld_slow_ex,
      I3 => second_ex_phase,
      I4 => load_ex,
      I5 => w_phase_ex_i_7_n_0,
      O => w_phase_ex_i_3_n_0
    );
w_phase_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEFF0CFF0C"
    )
        port map (
      I0 => sbit_ex,
      I1 => nxt_last_uncond_phase_ex2,
      I2 => push_ex,
      I3 => i_nxt_mul_last_phase_ex_reg_n_0,
      I4 => shift_ex,
      I5 => first_ex_phase,
      O => w_phase_ex_i_4_n_0
    );
w_phase_ex_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => u_decode_n_49,
      I1 => \instr_de_reg_n_0_[3]\,
      I2 => rptr_b2_de(1),
      I3 => rptr_b2_de(2),
      I4 => \instr_de_reg_n_0_[5]\,
      I5 => cps_data,
      O => p_0_in_1
    );
w_phase_ex_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0028"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => w_phase_ex_reg_i_8_n_0,
      O => w_phase_ex_i_6_n_0
    );
w_phase_ex_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002AA"
    )
        port map (
      I0 => ldm_pop_ex,
      I1 => lsm_last_a_phase_ex,
      I2 => ldm_d_done_ex,
      I3 => pop_pc_ex,
      I4 => nxt_ldm_base_load,
      O => w_phase_ex_i_7_n_0
    );
w_phase_ex_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => w_phase_ex_i_11_n_0,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => w_phase_ex_i_12_n_0,
      O => w_phase_ex_i_9_n_0
    );
w_phase_ex_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => nxt_w_phase_ex,
      PRE => \^use_dp_ipsr_reg\,
      Q => w_phase_ex
    );
w_phase_ex_reg_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => w_phase_ex_i_9_n_0,
      I1 => w_phase_ex_i_10_n_0,
      O => w_phase_ex_reg_i_8_n_0,
      S => \instr_de_reg_n_0_[11]\
    );
w_u_fault_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^ls_half_ex\,
      I2 => \^o\(0),
      I3 => \^ls_byte_ex\,
      I4 => \^biu_write_reg_0\,
      O => nxt_w_u_fault
    );
\wdata_mux_ctl_ex_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_wdata_mux_ctl_ex(0),
      Q => wdata_mux_ctl_ex(0)
    );
\wdata_mux_ctl_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => nxt_wdata_mux_ctl_ex(1),
      Q => wdata_mux_ctl_ex(1)
    );
\wptr_decoded[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEB0828FBEBC82B"
    )
        port map (
      I0 => p_25_in,
      I1 => \wptr_decoded[2]_i_3_n_0\,
      I2 => \wptr_decoded[2]_i_4_n_0\,
      I3 => \wptr_decoded[2]_i_5_n_0\,
      I4 => rptr_b2_de(0),
      I5 => \instr_de_reg_n_0_[9]\,
      O => \wptr_decoded[0]_i_2_n_0\
    );
\wptr_decoded[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => u_decode_n_49,
      I1 => \wptr_decoded[1]_i_4_n_0\,
      I2 => rptr_b2_de(1),
      I3 => rptr_b2_de(2),
      I4 => \instr_de_reg_n_0_[3]\,
      I5 => rptr_b2_de(0),
      O => p_2_in_0(1)
    );
\wptr_decoded[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \instr_de_reg_n_0_[5]\,
      I1 => cps_data,
      O => \wptr_decoded[1]_i_4_n_0\
    );
\wptr_decoded[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FDFCACE"
    )
        port map (
      I0 => \instr_de_reg_n_0_[14]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[13]\,
      O => \wptr_decoded[1]_i_6_n_0\
    );
\wptr_decoded[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"373B2CFB"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[12]\,
      O => \wptr_decoded[1]_i_7_n_0\
    );
\wptr_decoded[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEB0828FBEBC82B"
    )
        port map (
      I0 => \instr_de_reg_n_0_[10]\,
      I1 => \wptr_decoded[2]_i_3_n_0\,
      I2 => \wptr_decoded[2]_i_4_n_0\,
      I3 => \wptr_decoded[2]_i_5_n_0\,
      I4 => rptr_b2_de(2),
      I5 => \instr_de_reg_n_0_[9]\,
      O => \wptr_decoded[2]_i_2_n_0\
    );
\wptr_decoded[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4C4F304"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[15]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[13]\,
      I4 => \instr_de_reg_n_0_[12]\,
      O => \wptr_decoded[2]_i_3_n_0\
    );
\wptr_decoded[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050D6AA0"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[11]\,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      O => \wptr_decoded[2]_i_4_n_0\
    );
\wptr_decoded[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB87D3"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[11]\,
      I4 => \instr_de_reg_n_0_[12]\,
      O => \wptr_decoded[2]_i_5_n_0\
    );
\wptr_decoded_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => wptr_de(0),
      Q => wptr_decoded(0)
    );
\wptr_decoded_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => wptr_de(1),
      Q => wptr_decoded(1)
    );
\wptr_decoded_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => wptr_de(2),
      Q => wptr_decoded(2)
    );
\wptr_decoded_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => nxt_wptr_decoded(3),
      Q => wptr_decoded(3)
    );
\wptr_ex[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ldm_pop_ex,
      I1 => lsm_last_d_phase_ex,
      O => wptr_sel_ex1
    );
\wptr_ex_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => u_decode_n_12,
      PRE => \^use_dp_ipsr_reg\,
      Q => \^wptr_ex\(0)
    );
\wptr_ex_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^use_dp_ipsr_reg\,
      D => u_decode_n_37,
      Q => \^wptr_ex\(1)
    );
\wptr_ex_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => u_decode_n_11,
      PRE => \^use_dp_ipsr_reg\,
      Q => \^wptr_ex\(2)
    );
\wptr_ex_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => biu_rdy,
      D => u_decode_n_31,
      PRE => \^use_dp_ipsr_reg\,
      Q => \^wptr_ex\(3)
    );
\write_addr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_addr(0),
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[1]\,
      I3 => \write_addr_reg_n_0_[1]\,
      O => read_buffer1
    );
\write_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^imm_held_reg[0]\,
      D => nxt_write_addr(0),
      Q => \write_addr_reg_n_0_[0]\
    );
\write_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => \^imm_held_reg[0]\,
      D => nxt_write_addr(1),
      Q => \write_addr_reg_n_0_[1]\
    );
write_sp_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEAEE"
    )
        port map (
      I0 => br_lr_ex,
      I1 => wptr_decoded(3),
      I2 => lsm_last_d_phase_ex,
      I3 => ldm_pop_ex,
      I4 => reg_sel(3),
      O => wptr_ex2(3)
    );
write_sp_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_0,
      D => nxt_write_sp,
      Q => write_sp
    );
z_flag_mux_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11150004"
    )
        port map (
      I0 => \^z_flag_mux_ctl_ex\(1),
      I1 => \^z_flag_mux_ctl_ex\(0),
      I2 => z_flag_mux_i_4_n_0,
      I3 => z_flag_mux_i_5_n_0,
      I4 => au_zero,
      I5 => \rf_mux_ctl_ex_reg[2]_0\,
      O => nxt_z_flag_mux
    );
z_flag_mux_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(29),
      I1 => \u_dp/lu_out\(28),
      I2 => \u_dp/lu_out\(31),
      I3 => \u_dp/lu_out\(30),
      O => z_flag_mux_i_10_n_0
    );
z_flag_mux_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(25),
      I1 => \u_dp/lu_out\(24),
      I2 => \u_dp/lu_out\(27),
      I3 => \u_dp/lu_out\(26),
      O => z_flag_mux_i_11_n_0
    );
z_flag_mux_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(5),
      I1 => \u_dp/lu_out\(4),
      I2 => \u_dp/lu_out\(7),
      I3 => \u_dp/lu_out\(6),
      O => z_flag_mux_i_12_n_0
    );
z_flag_mux_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDEE0"
    )
        port map (
      I0 => lu_ctl_ex(1),
      I1 => lu_ctl_ex(0),
      I2 => \u_dp/u_alu_dec/au_in_b\(0),
      I3 => \u_dp/au_in_a\(0),
      I4 => \u_dp/lu_out\(1),
      O => z_flag_mux_i_13_n_0
    );
z_flag_mux_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(13),
      I1 => \u_dp/lu_out\(12),
      I2 => \u_dp/lu_out\(15),
      I3 => \u_dp/lu_out\(14),
      O => z_flag_mux_i_14_n_0
    );
z_flag_mux_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(9),
      I1 => \u_dp/lu_out\(8),
      I2 => \u_dp/lu_out\(11),
      I3 => \u_dp/lu_out\(10),
      O => z_flag_mux_i_15_n_0
    );
z_flag_mux_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => rf_mux_ctl_ex(2),
      I1 => rf0_mux_ctl_ex(1),
      I2 => rf0_mux_ctl_ex(0),
      O => \^z_flag_mux_ctl_ex\(1)
    );
z_flag_mux_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => rf_mux_ctl_ex(2),
      I1 => rf0_mux_ctl_ex(1),
      I2 => rf0_mux_ctl_ex(0),
      O => \^z_flag_mux_ctl_ex\(0)
    );
z_flag_mux_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => z_flag_mux_i_8_n_0,
      I1 => z_flag_mux_i_9_n_0,
      I2 => z_flag_mux_i_10_n_0,
      I3 => z_flag_mux_i_11_n_0,
      O => z_flag_mux_i_4_n_0
    );
z_flag_mux_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => z_flag_mux_i_12_n_0,
      I1 => z_flag_mux_i_13_n_0,
      I2 => \u_dp/lu_out\(3),
      I3 => \u_dp/lu_out\(2),
      I4 => z_flag_mux_i_14_n_0,
      I5 => z_flag_mux_i_15_n_0,
      O => z_flag_mux_i_5_n_0
    );
z_flag_mux_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(21),
      I1 => \u_dp/lu_out\(20),
      I2 => \u_dp/lu_out\(23),
      I3 => \u_dp/lu_out\(22),
      O => z_flag_mux_i_8_n_0
    );
z_flag_mux_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_dp/lu_out\(17),
      I1 => \u_dp/lu_out\(16),
      I2 => \u_dp/lu_out\(19),
      I3 => \u_dp/lu_out\(18),
      O => z_flag_mux_i_9_n_0
    );
ze_byte_wb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ze_byte_wb_i_2_n_0,
      I1 => ze_byte_wb_i_3_n_0,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \^first32_ex_reg_0\,
      O => ze_byte_wb_i_1_n_0
    );
ze_byte_wb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[13]\,
      I1 => \instr_de_reg_n_0_[9]\,
      I2 => \instr_de_reg_n_0_[6]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[14]\,
      O => ze_byte_wb_i_2_n_0
    );
ze_byte_wb_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99995911"
    )
        port map (
      I0 => \instr_de_reg_n_0_[11]\,
      I1 => \instr_de_reg_n_0_[14]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[10]\,
      I4 => \instr_de_reg_n_0_[13]\,
      O => ze_byte_wb_i_3_n_0
    );
ze_byte_wb_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => SYSRESETn_0,
      D => ze_byte_wb_i_1_n_0,
      Q => ze_byte_wb
    );
ze_half_wb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ze_half_wb_i_2_n_0,
      I1 => \instr_de_reg_n_0_[11]\,
      I2 => ze_half_wb_i_3_n_0,
      I3 => \^first32_ex_reg_0\,
      O => ze_half_wb_i_1_n_0
    );
ze_half_wb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000008000"
    )
        port map (
      I0 => \instr_de_reg_n_0_[12]\,
      I1 => \instr_de_reg_n_0_[10]\,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[15]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => ze_half_wb_i_2_n_0
    );
ze_half_wb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0C00000500F00"
    )
        port map (
      I0 => use_c_flag_ex_i_3_n_0,
      I1 => ze_half_wb_i_4_n_0,
      I2 => \instr_de_reg_n_0_[12]\,
      I3 => \instr_de_reg_n_0_[15]\,
      I4 => \instr_de_reg_n_0_[14]\,
      I5 => \instr_de_reg_n_0_[13]\,
      O => ze_half_wb_i_3_n_0
    );
ze_half_wb_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \instr_de_reg_n_0_[7]\,
      I1 => \instr_de_reg_n_0_[10]\,
      O => ze_half_wb_i_4_n_0
    );
ze_half_wb_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      CLR => \^i_dbg_wdata_sel_ex_reg\,
      D => ze_half_wb_i_1_n_0,
      Q => \^ze_half_wb\
    );
zero_a_ex_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00888000"
    )
        port map (
      I0 => zero_a_ex_i_3_n_0,
      I1 => zero_a_ex_i_4_n_0,
      I2 => \instr_de_reg_n_0_[9]\,
      I3 => \instr_de_reg_n_0_[14]\,
      I4 => \instr_de_reg_n_0_[13]\,
      O => zero_a_ex_i_2_n_0
    );
zero_a_ex_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111101"
    )
        port map (
      I0 => \instr_de_reg_n_0_[15]\,
      I1 => \instr_de_reg_n_0_[12]\,
      I2 => \instr_de_reg_n_0_[14]\,
      I3 => \instr_de_reg_n_0_[6]\,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[11]\,
      O => zero_a_ex_i_3_n_0
    );
zero_a_ex_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDFFFFFFFFF"
    )
        port map (
      I0 => \instr_de_reg_n_0_[6]\,
      I1 => \instr_de_reg_n_0_[13]\,
      I2 => \instr_de_reg_n_0_[7]\,
      I3 => p_25_in,
      I4 => \instr_de_reg_n_0_[10]\,
      I5 => \instr_de_reg_n_0_[9]\,
      O => zero_a_ex_i_4_n_0
    );
zero_a_ex_reg: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => last_uncond_phase_ex_reg_0,
      D => zero_a_ex0,
      PRE => \^pc_ex_reg[6]_0\,
      Q => \^zero_a_ex\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx is
  port (
    \htranscoreppb_reg_reg[1]\ : out STD_LOGIC;
    core_hold : out STD_LOGIC;
    dap_ext_dsel : out STD_LOGIC;
    \APROT_reg[0]\ : out STD_LOGIC;
    \APROT_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWRITE_reg : out STD_LOGIC;
    \iWSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ADDR_reg[1]\ : out STD_LOGIC;
    \ASIZE_reg[1]\ : out STD_LOGIC;
    NewAddr : out STD_LOGIC;
    ReadXfer0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \APROT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HTRANS : out STD_LOGIC_VECTOR ( 0 to 0 );
    hready_dap : out STD_LOGIC;
    \ahb_addr_state_0x_reg[0]\ : out STD_LOGIC;
    HSIZE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    HADDRsysppb : out STD_LOGIC_VECTOR ( 10 downto 0 );
    nxt_ahb_rd_en : out STD_LOGIC;
    nxt_ahb_rd_en_0 : out STD_LOGIC;
    nxt_ahb_wr_en : out STD_LOGIC;
    HTRANScoreext : in STD_LOGIC_VECTOR ( 0 to 0 );
    HCLK : in STD_LOGIC;
    \ahb_addr_state_10_reg[1]\ : in STD_LOGIC;
    HWRITEcore : in STD_LOGIC;
    HPROTcore : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HSIZEM_reg[1]\ : in STD_LOGIC;
    \HSIZEM_reg[1]_0\ : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    WREADY : in STD_LOGIC;
    WLAST : in STD_LOGIC;
    HREADY : in STD_LOGIC;
    \HADDR_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \hsize_1_0_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dap_start : in STD_LOGIC;
    HREADYdbgppb : in STD_LOGIC;
    ahb_rd_en_1 : in STD_LOGIC;
    \biu_addr_31_29_reg_reg[30]\ : in STD_LOGIC;
    \ahb_addr_state_0x_reg[1]\ : in STD_LOGIC;
    htrans_dap : in STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_en_itcm_dbg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ahb_rd_en : in STD_LOGIC;
    \HADDR_reg[18]\ : in STD_LOGIC;
    \haddrcore_reg_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx : entity is "cm1_dbg_mtx";
end design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx is
  signal \^aprot_reg[2]\ : STD_LOGIC;
  signal dap_ext_asel : STD_LOGIC;
  signal \^dap_ext_dsel\ : STD_LOGIC;
  signal \^htranscoreppb_reg_reg[1]\ : STD_LOGIC;
  signal u_matrix_dbg_n_2 : STD_LOGIC;
  signal u_matrix_dbg_n_5 : STD_LOGIC;
  signal u_matrix_sys_n_17 : STD_LOGIC;
begin
  \APROT_reg[2]\ <= \^aprot_reg[2]\;
  dap_ext_dsel <= \^dap_ext_dsel\;
  \htranscoreppb_reg_reg[1]\ <= \^htranscoreppb_reg_reg[1]\;
u_matrix_dbg: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_dbg
     port map (
      \APROT_reg[0]\ => \APROT_reg[0]\,
      \APROT_reg[0]_0\(0) => \APROT_reg[2]_0\(0),
      \APROT_reg[2]\ => \^aprot_reg[2]\,
      AWRITE_reg => u_matrix_dbg_n_2,
      HCLK => HCLK,
      HREADY => HREADY,
      HREADYdbgppb => HREADYdbgppb,
      \HSIZEM_reg[1]\ => \HSIZEM_reg[1]\,
      \HSIZEM_reg[1]_0\ => \HSIZEM_reg[1]_0\,
      SYSRESETn => \^htranscoreppb_reg_reg[1]\,
      ahb_rd_en => ahb_rd_en,
      dap_ext_asel => dap_ext_asel,
      dap_ext_asel_reg => u_matrix_dbg_n_5,
      dap_ext_asel_reg_0 => u_matrix_sys_n_17,
      dap_ext_dsel_reg => \^dap_ext_dsel\,
      dap_start => dap_start,
      \en_itcm_dbg_reg[0]_0\ => hready_dap,
      htrans_dap(0) => htrans_dap(0),
      nxt_ahb_rd_en => nxt_ahb_rd_en,
      nxt_en_itcm_dbg(0) => nxt_en_itcm_dbg(0),
      p_0_in(0) => p_0_in(0)
    );
u_matrix_sys: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx_sys
     port map (
      \ADDR_reg[0]\ => core_hold,
      \ADDR_reg[1]\ => \ADDR_reg[1]\,
      \APROT_reg[2]\(0) => \APROT_reg[2]_0\(1),
      \ASIZE_reg[1]\ => \ASIZE_reg[1]\,
      AWRITE_reg => AWRITE_reg,
      D(30 downto 0) => D(30 downto 0),
      E(0) => E(0),
      \HADDR_reg[18]\ => \HADDR_reg[18]\,
      \HADDR_reg[31]\(31 downto 0) => \HADDR_reg[31]\(31 downto 0),
      HADDRsysppb(10 downto 0) => HADDRsysppb(10 downto 0),
      HCLK => HCLK,
      HPROTcore(0) => HPROTcore(0),
      HREADY => HREADY,
      HSIZE(0) => HSIZE(0),
      HTRANS(0) => HTRANS(0),
      HTRANScoreext(0) => HTRANScoreext(0),
      HWRITEcore => HWRITEcore,
      NewAddr => NewAddr,
      Q(18 downto 0) => Q(18 downto 0),
      ReadXfer0 => ReadXfer0,
      SYSRESETn => SYSRESETn,
      WLAST => WLAST,
      WREADY => WREADY,
      \ahb_addr_state_0x_reg[0]\ => \ahb_addr_state_0x_reg[0]\,
      \ahb_addr_state_0x_reg[1]\ => \ahb_addr_state_0x_reg[1]\,
      \ahb_addr_state_10_reg[1]\ => \ahb_addr_state_10_reg[1]\,
      ahb_rd_en_1 => ahb_rd_en_1,
      \biu_addr_31_29_reg_reg[30]\ => \biu_addr_31_29_reg_reg[30]\,
      dap_ext_asel => dap_ext_asel,
      dap_ext_dsel_reg_0 => \^dap_ext_dsel\,
      dap_hold_reg => u_matrix_sys_n_17,
      dap_sys_flush_reg => u_matrix_dbg_n_5,
      \en_itcm_dbg_reg[0]\ => u_matrix_dbg_n_2,
      \haddrcore_reg_reg[12]_0\ => \haddrcore_reg_reg[12]\,
      \hsize_1_0_reg[1]\(1 downto 0) => \hsize_1_0_reg[1]\(1 downto 0),
      \hsize_dap_reg_reg[1]\ => \^aprot_reg[2]\,
      \htranscoreppb_reg_reg[1]_0\ => \^htranscoreppb_reg_reg[1]\,
      \iWSTRB_reg[3]\(3 downto 0) => \iWSTRB_reg[3]\(3 downto 0),
      nxt_ahb_rd_en_0 => nxt_ahb_rd_en_0,
      nxt_ahb_wr_en => nxt_ahb_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dbg_sys is
  port (
    HREADYdbgppb : out STD_LOGIC;
    ahb_rd_en : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_ahb_rd_en : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dbg_sys : entity is "cm1_dbg_sys";
end design_1_CORTEXM1_AXI_0_0_cm1_dbg_sys;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dbg_sys is
begin
dbg_tcm: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dbg_tcm
     port map (
      HCLK => HCLK,
      HREADYdbgppb => HREADYdbgppb,
      SYSRESETn => SYSRESETn,
      ahb_rd_en => ahb_rd_en,
      nxt_ahb_rd_en => nxt_ahb_rd_en,
      p_0_in(0) => p_0_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_multiply_shift is
  port (
    r_amt4_ex2_reg : out STD_LOGIC;
    mult_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sh_c_flag : out STD_LOGIC;
    z_flag_mux_reg : out STD_LOGIC;
    shift_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_active_sp_reg : out STD_LOGIC;
    \reg_file_a_reg[15][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_invert : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    m_ext : in STD_LOGIC;
    \imm_ex_reg[4]\ : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    nxt_mult_out0_carry_i_7 : in STD_LOGIC;
    use_imm_ex_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \propagate_c__1\ : in STD_LOGIC;
    \do_lsl__0\ : in STD_LOGIC;
    nxt_mult_out0_carry_i_8 : in STD_LOGIC;
    z_flag_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rf0_mux_ctl_ex_reg[0]\ : in STD_LOGIC;
    \shift_op_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rptr_a_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SYSRESETn_0 : in STD_LOGIC;
    b_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SYSRESETn_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_multiply_shift : entity is "cm1_multiply_shift";
end design_1_CORTEXM1_AXI_0_0_cm1_multiply_shift;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_multiply_shift is
  signal mult_zero0 : STD_LOGIC;
  signal \^r_amt4_ex2_reg\ : STD_LOGIC;
begin
  r_amt4_ex2_reg <= \^r_amt4_ex2_reg\;
u_mul: entity work.design_1_CORTEXM1_AXI_0_0_cm1_multiplier
     port map (
      HCLK => HCLK,
      SYSRESETn => \^r_amt4_ex2_reg\,
      SYSRESETn_0 => SYSRESETn_0,
      SYSRESETn_1 => SYSRESETn_1,
      b_reg_0(31 downto 0) => b_reg_0(31 downto 0),
      mult_out(15 downto 0) => mult_out(15 downto 0),
      mult_zero0 => mult_zero0,
      nxt_mult_out0_carry_i_7 => nxt_mult_out0_carry_i_7,
      nxt_mult_out0_carry_i_8 => nxt_mult_out0_carry_i_8,
      \reg_file_a_reg[15][15]\(15 downto 0) => \reg_file_a_reg[15][15]\(15 downto 0),
      \rptr_a_ex_reg[3]\(31 downto 0) => \rptr_a_ex_reg[3]\(31 downto 0)
    );
u_shft: entity work.design_1_CORTEXM1_AXI_0_0_cm1_shifter
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      HCLK => HCLK,
      SYSRESETn => SYSRESETn,
      \do_lsl__0\ => \do_lsl__0\,
      i_active_sp_reg => i_active_sp_reg,
      \imm_ex_reg[4]\ => \imm_ex_reg[4]\,
      m_ext => m_ext,
      m_invert => m_invert,
      mult_zero0 => mult_zero0,
      \propagate_c__1\ => \propagate_c__1\,
      r_amt4_ex2_reg_0 => \^r_amt4_ex2_reg\,
      \rf0_mux_ctl_ex_reg[0]\ => \rf0_mux_ctl_ex_reg[0]\,
      sh_c_flag => sh_c_flag,
      \shift_op_reg[0]\(4 downto 0) => \shift_op_reg[0]\(4 downto 0),
      shift_out(31 downto 0) => shift_out(31 downto 0),
      use_imm_ex_reg => use_imm_ex_reg,
      z_flag_mux_ctl_ex(1 downto 0) => z_flag_mux_ctl_ex(1 downto 0),
      z_flag_mux_reg => z_flag_mux_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_nvic is
  port (
    reset_sync : out STD_LOGIC;
    \i_pend_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ahb_rd_en : out STD_LOGIC;
    r_hdf_actv : out STD_LOGIC;
    r_nmi_actv : out STD_LOGIC;
    en_itcm : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_en_itcm_dbg : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_lvl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    en_itcm_core : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETREQ : out STD_LOGIC;
    \HRDATA_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HRDATA_reg[24]\ : out STD_LOGIC;
    pend_tree_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \latched_excpt_num_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pend_tree_reg_0 : out STD_LOGIC;
    \i_svc_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \biu_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \HRDATA_reg[5]\ : out STD_LOGIC;
    en_itcm_wr : out STD_LOGIC;
    irq_pri_lvl_wr_en : out STD_LOGIC;
    \i_pend_state_reg[4]\ : out STD_LOGIC;
    \i_pend_state_reg[4]_0\ : out STD_LOGIC;
    \HRDATA_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_svc_lvl_reg[0]\ : out STD_LOGIC;
    \HRDATA_reg[2]\ : out STD_LOGIC;
    \r_int_actv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nvic_excpt_pend : out STD_LOGIC;
    \latched_excpt_num_reg[4]_0\ : out STD_LOGIC;
    SYSRESETREQ_reg : out STD_LOGIC;
    \mcode_req__3\ : out STD_LOGIC;
    \biu_commit_au2__0\ : out STD_LOGIC;
    itcm_sel_reg : out STD_LOGIC;
    \en_itcm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_ahb_wr_en : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    NMI : in STD_LOGIC;
    IRQ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETn_1 : in STD_LOGIC;
    nxt_ahb_rd_en : in STD_LOGIC;
    int_actv : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    hdf_actv : in STD_LOGIC;
    nmi_actv : in STD_LOGIC;
    SYSRESETn_3 : in STD_LOGIC;
    \cfgitcmen_sync2_reg[1]\ : in STD_LOGIC;
    \cfgitcmen_sync2_reg[0]\ : in STD_LOGIC;
    \HWDATA_reg[7]\ : in STD_LOGIC;
    \HWDATA_reg[6]\ : in STD_LOGIC;
    \en_itcm_reg[1]_0\ : in STD_LOGIC;
    \en_itcm_reg[0]\ : in STD_LOGIC;
    SYSRESETREQ_reg_0 : in STD_LOGIC;
    SYSRESETn_4 : in STD_LOGIC;
    \HWDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    biu_wfault : in STD_LOGIC;
    instr_faulted : in STD_LOGIC;
    int_fault_ex : in STD_LOGIC;
    nvic_excpt_svc_valid : in STD_LOGIC;
    dsel_ppb : in STD_LOGIC;
    HRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HWDATA_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dp_ipsr_7to2_reg[4]\ : in STD_LOGIC;
    nvic_excpt_taken : in STD_LOGIC;
    nvic_excpt_ret_taken : in STD_LOGIC;
    \dp_ipsr_7to2_reg[7]\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dp_ipsr_7to2_reg[5]\ : in STD_LOGIC;
    \i_svc_lvl_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ipsr_7to2_reg[4]_0\ : in STD_LOGIC;
    \dp_ipsr_7to2_reg[7]_0\ : in STD_LOGIC;
    i_nvic_excpt_svc_valid_reg : in STD_LOGIC;
    locked_up_reg : in STD_LOGIC;
    nvic_primask : in STD_LOGIC;
    micro_code_de : in STD_LOGIC;
    excpt_ret_de : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    not_itcm_au0 : in STD_LOGIC;
    \haddrcore_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CFGITCMEN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_nvic : entity is "cm1_nvic";
end design_1_CORTEXM1_AXI_0_0_cm1_nvic;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_nvic is
  signal \^hrdata_reg[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hrdata_reg[24]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en_pend2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal high_irq0 : STD_LOGIC;
  signal high_lvl0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_haddr_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^i_svc_lvl_reg[0]\ : STD_LOGIC;
  signal \^i_svc_lvl_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_actv_lvl : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^irq_lvl\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lvl2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal nxt_pend_lvl_num : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal nxt_pend_lvl_tree : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_pend_tree : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pend_lvl_num : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pend_lvl_tree : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pend_sys : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pend_tree : STD_LOGIC;
  signal \^pend_tree_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pend_tree_reg_0\ : STD_LOGIC;
  signal psv_lvl_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_int_actv_lvl_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal svc_lvl_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_hndlr_pri2_wr_en : STD_LOGIC;
  signal tck_lvl_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tck_reload : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tck_reload_en : STD_LOGIC;
  signal tck_to_zero : STD_LOGIC;
  signal u_ahb_n_10 : STD_LOGIC;
  signal u_ahb_n_11 : STD_LOGIC;
  signal u_ahb_n_17 : STD_LOGIC;
  signal u_ahb_n_24 : STD_LOGIC;
  signal u_ahb_n_25 : STD_LOGIC;
  signal u_ahb_n_66 : STD_LOGIC;
  signal u_ahb_n_69 : STD_LOGIC;
  signal u_ahb_n_70 : STD_LOGIC;
  signal u_ahb_n_71 : STD_LOGIC;
  signal u_ahb_n_72 : STD_LOGIC;
  signal u_ahb_os_n_10 : STD_LOGIC;
  signal u_ahb_os_n_11 : STD_LOGIC;
  signal u_ahb_os_n_12 : STD_LOGIC;
  signal u_ahb_os_n_13 : STD_LOGIC;
  signal u_ahb_os_n_14 : STD_LOGIC;
  signal u_ahb_os_n_15 : STD_LOGIC;
  signal u_ahb_os_n_16 : STD_LOGIC;
  signal u_ahb_os_n_17 : STD_LOGIC;
  signal u_ahb_os_n_18 : STD_LOGIC;
  signal u_ahb_os_n_19 : STD_LOGIC;
  signal u_ahb_os_n_2 : STD_LOGIC;
  signal u_ahb_os_n_20 : STD_LOGIC;
  signal u_ahb_os_n_21 : STD_LOGIC;
  signal u_ahb_os_n_22 : STD_LOGIC;
  signal u_ahb_os_n_23 : STD_LOGIC;
  signal u_ahb_os_n_3 : STD_LOGIC;
  signal u_ahb_os_n_4 : STD_LOGIC;
  signal u_ahb_os_n_46 : STD_LOGIC;
  signal u_ahb_os_n_5 : STD_LOGIC;
  signal u_ahb_os_n_58 : STD_LOGIC;
  signal u_ahb_os_n_6 : STD_LOGIC;
  signal u_ahb_os_n_61 : STD_LOGIC;
  signal u_ahb_os_n_7 : STD_LOGIC;
  signal u_ahb_os_n_8 : STD_LOGIC;
  signal u_ahb_os_n_9 : STD_LOGIC;
  signal u_main_n_4 : STD_LOGIC;
  signal u_main_n_6 : STD_LOGIC;
  signal u_tree_n_10 : STD_LOGIC;
  signal u_tree_n_12 : STD_LOGIC;
  signal u_tree_n_13 : STD_LOGIC;
begin
  \HRDATA_reg[23]\(0) <= \^hrdata_reg[23]\(0);
  \HRDATA_reg[24]\ <= \^hrdata_reg[24]\;
  Q(0) <= \^q\(0);
  \i_svc_lvl_reg[0]\ <= \^i_svc_lvl_reg[0]\;
  \i_svc_lvl_reg[1]\(0) <= \^i_svc_lvl_reg[1]\(0);
  irq_lvl(1 downto 0) <= \^irq_lvl\(1 downto 0);
  pend_tree_reg(3 downto 0) <= \^pend_tree_reg\(3 downto 0);
  pend_tree_reg_0 <= \^pend_tree_reg_0\;
  \r_int_actv_lvl_reg[1]\(0) <= \^r_int_actv_lvl_reg[1]\(0);
u_ahb: entity work.design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb
     port map (
      CFGITCMEN(1 downto 0) => CFGITCMEN(1 downto 0),
      D(1 downto 0) => high_lvl0(1 downto 0),
      E(0) => tck_reload_en,
      HCLK => HCLK,
      HRDATA(31 downto 0) => HRDATA(31 downto 0),
      \HRDATA_reg[13]_0\ => u_ahb_n_17,
      \HRDATA_reg[1]_0\ => \HRDATA_reg[1]\,
      \HRDATA_reg[24]_0\ => \^hrdata_reg[24]\,
      \HRDATA_reg[29]_0\ => ahb_rd_en,
      \HRDATA_reg[2]_0\ => \HRDATA_reg[2]\,
      \HRDATA_reg[5]_0\ => \HRDATA_reg[5]\,
      \HWDATA_reg[26]\(3 downto 2) => \HWDATA_reg[31]\(25 downto 24),
      \HWDATA_reg[26]\(1 downto 0) => \HWDATA_reg[31]\(1 downto 0),
      \HWDATA_reg[27]\(3 downto 0) => \HWDATA_reg[27]\(3 downto 0),
      \HWDATA_reg[6]\ => \HWDATA_reg[6]\,
      \HWDATA_reg[7]\ => \HWDATA_reg[7]\,
      IRQ(0) => IRQ(0),
      NMI => NMI,
      O(3 downto 0) => O(3 downto 0),
      Q(2) => \^q\(0),
      Q(1 downto 0) => i_haddr_q(3 downto 2),
      SYSRESETREQ => SYSRESETREQ,
      SYSRESETREQ_reg_0 => SYSRESETREQ_reg,
      SYSRESETREQ_reg_1 => SYSRESETREQ_reg_0,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => SYSRESETn_0,
      SYSRESETn_1 => SYSRESETn_1,
      SYSRESETn_2 => SYSRESETn_4,
      SYSRESETn_3 => SYSRESETn_3,
      \biu_commit_au2__0\ => \biu_commit_au2__0\,
      \biu_rdata_reg[31]\(31 downto 0) => \biu_rdata_reg[31]\(31 downto 0),
      biu_wfault => biu_wfault,
      \cfgitcmen_sync2_reg[0]_0\ => \cfgitcmen_sync2_reg[0]\,
      \cfgitcmen_sync2_reg[1]_0\ => \cfgitcmen_sync2_reg[1]\,
      \dp_ipsr_7to2_reg[4]\ => \dp_ipsr_7to2_reg[4]\,
      \dp_ipsr_7to2_reg[5]\ => \dp_ipsr_7to2_reg[5]\,
      \dp_ipsr_7to2_reg[6]\(2 downto 0) => \dp_ipsr_7to2_reg[6]\(2 downto 0),
      \dp_ipsr_7to2_reg[7]\ => \dp_ipsr_7to2_reg[7]\,
      \dp_ipsr_7to2_reg[7]_0\(1 downto 0) => D(1 downto 0),
      dsel_ppb => dsel_ppb,
      en_itcm(0) => en_itcm(0),
      en_itcm_core(1 downto 0) => en_itcm_core(1 downto 0),
      \en_itcm_reg[0]_0\ => \en_itcm_reg[0]\,
      \en_itcm_reg[1]_0\(1 downto 0) => \en_itcm_reg[1]\(1 downto 0),
      \en_itcm_reg[1]_1\ => \en_itcm_reg[1]_0\,
      en_itcm_wr => en_itcm_wr,
      en_pend2(0) => en_pend2(3),
      \haddrcore_reg_reg[11]\(9 downto 0) => \haddrcore_reg_reg[11]\(9 downto 0),
      high_irq0 => high_irq0,
      \high_lvl2_reg[1]\(0) => lvl2(7),
      \i_pend_state_reg[0]_0\(0) => \i_pend_state_reg[0]\(0),
      \i_pend_state_reg[1]_0\ => u_main_n_4,
      \i_pend_state_reg[4]_0\(4) => pend_sys(4),
      \i_pend_state_reg[4]_0\(3 downto 0) => \^pend_tree_reg\(3 downto 0),
      \i_pend_state_reg[4]_1\ => \i_pend_state_reg[4]\,
      \i_pend_state_reg[4]_2\ => \i_pend_state_reg[4]_0\,
      \i_psv_lvl_reg[1]\(0) => sys_hndlr_pri2_wr_en,
      \i_psv_lvl_reg[1]_0\(1) => \^hrdata_reg[23]\(0),
      \i_psv_lvl_reg[1]_0\(0) => psv_lvl_0(0),
      \i_svc_lvl_reg[0]\ => \^i_svc_lvl_reg[0]\,
      \i_svc_lvl_reg[1]\ => \^pend_tree_reg_0\,
      \i_svc_lvl_reg[1]_0\ => \^i_svc_lvl_reg[1]\(0),
      \i_tck_lvl_reg[1]\(1) => \^r_int_actv_lvl_reg[1]\(0),
      \i_tck_lvl_reg[1]\(0) => tck_lvl_0(0),
      instr_faulted => instr_faulted,
      int_fault_ex => int_fault_ex,
      irq_lvl(1 downto 0) => \^irq_lvl\(1 downto 0),
      irq_pri_lvl_wr_en => irq_pri_lvl_wr_en,
      itcm_sel_reg => itcm_sel_reg,
      \latched_excpt_num_reg[0]\(0) => \latched_excpt_num_reg[4]\(0),
      not_itcm_au0 => not_itcm_au0,
      nvic_excpt_ret_taken => nvic_excpt_ret_taken,
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nvic_excpt_taken => nvic_excpt_taken,
      nxt_ahb_rd_en => nxt_ahb_rd_en,
      nxt_ahb_wr_en => nxt_ahb_wr_en,
      nxt_en_itcm_dbg(0) => nxt_en_itcm_dbg(0),
      nxt_pend_lvl_tree(0) => nxt_pend_lvl_tree(1),
      nxt_pend_tree => nxt_pend_tree,
      p_6_in(1 downto 0) => p_6_in(1 downto 0),
      \pend_lvl_num_reg[0]\ => u_ahb_n_24,
      \pend_lvl_num_reg[0]_0\ => u_ahb_n_72,
      \pend_lvl_num_reg[4]\(3) => pend_lvl_num(4),
      \pend_lvl_num_reg[4]\(2 downto 0) => pend_lvl_num(2 downto 0),
      \pend_lvl_tree_reg[0]\ => u_ahb_n_25,
      r_hdf_actv_reg => u_main_n_6,
      reset_sync => reset_sync,
      svc_lvl_0(0) => svc_lvl_0(0),
      tck_cnt_flag_reg => u_ahb_n_70,
      tck_cnt_flag_reg_0 => u_ahb_n_71,
      \tck_count_reg[0]\ => u_ahb_n_69,
      \tck_count_reg[14]\ => u_ahb_os_n_46,
      \tck_count_reg[23]\ => u_ahb_n_66,
      \tck_count_reg[23]_0\(21) => u_ahb_os_n_2,
      \tck_count_reg[23]_0\(20) => u_ahb_os_n_3,
      \tck_count_reg[23]_0\(19) => u_ahb_os_n_4,
      \tck_count_reg[23]_0\(18) => u_ahb_os_n_5,
      \tck_count_reg[23]_0\(17) => u_ahb_os_n_6,
      \tck_count_reg[23]_0\(16) => u_ahb_os_n_7,
      \tck_count_reg[23]_0\(15) => u_ahb_os_n_8,
      \tck_count_reg[23]_0\(14) => u_ahb_os_n_9,
      \tck_count_reg[23]_0\(13) => u_ahb_os_n_10,
      \tck_count_reg[23]_0\(12) => u_ahb_os_n_11,
      \tck_count_reg[23]_0\(11) => u_ahb_os_n_12,
      \tck_count_reg[23]_0\(10) => u_ahb_os_n_13,
      \tck_count_reg[23]_0\(9) => u_ahb_os_n_14,
      \tck_count_reg[23]_0\(8) => u_ahb_os_n_15,
      \tck_count_reg[23]_0\(7) => u_ahb_os_n_16,
      \tck_count_reg[23]_0\(6) => u_ahb_os_n_17,
      \tck_count_reg[23]_0\(5) => u_ahb_os_n_18,
      \tck_count_reg[23]_0\(4) => u_ahb_os_n_19,
      \tck_count_reg[23]_0\(3) => u_ahb_os_n_20,
      \tck_count_reg[23]_0\(2) => u_ahb_os_n_21,
      \tck_count_reg[23]_0\(1) => u_ahb_os_n_22,
      \tck_count_reg[23]_0\(0) => u_ahb_os_n_23,
      tck_en_reg => u_ahb_n_11,
      tck_int_en_reg => u_ahb_n_10,
      \tck_reload_reg[16]\ => u_ahb_os_n_61,
      \tck_reload_reg[23]\(21 downto 15) => tck_reload(23 downto 17),
      \tck_reload_reg[23]\(14) => tck_reload(15),
      \tck_reload_reg[23]\(13 downto 0) => tck_reload(13 downto 0),
      tck_to_zero => tck_to_zero
    );
u_ahb_os: entity work.design_1_CORTEXM1_AXI_0_0_cm1_nvic_ahb_os
     port map (
      D(0) => int_actv_lvl(0),
      E(0) => tck_reload_en,
      HCLK => HCLK,
      \HRDATA_reg[14]\ => u_ahb_os_n_46,
      \HRDATA_reg[16]\ => u_ahb_os_n_61,
      \HRDATA_reg[23]\(1) => \^hrdata_reg[23]\(0),
      \HRDATA_reg[23]\(0) => psv_lvl_0(0),
      \HWDATA_reg[0]\ => u_ahb_n_11,
      \HWDATA_reg[1]\ => u_ahb_n_10,
      \HWDATA_reg[31]\(25 downto 24) => \HWDATA_reg[31]\(27 downto 26),
      \HWDATA_reg[31]\(23 downto 0) => \HWDATA_reg[31]\(23 downto 0),
      Q(21) => u_ahb_os_n_2,
      Q(20) => u_ahb_os_n_3,
      Q(19) => u_ahb_os_n_4,
      Q(18) => u_ahb_os_n_5,
      Q(17) => u_ahb_os_n_6,
      Q(16) => u_ahb_os_n_7,
      Q(15) => u_ahb_os_n_8,
      Q(14) => u_ahb_os_n_9,
      Q(13) => u_ahb_os_n_10,
      Q(12) => u_ahb_os_n_11,
      Q(11) => u_ahb_os_n_12,
      Q(10) => u_ahb_os_n_13,
      Q(9) => u_ahb_os_n_14,
      Q(8) => u_ahb_os_n_15,
      Q(7) => u_ahb_os_n_16,
      Q(6) => u_ahb_os_n_17,
      Q(5) => u_ahb_os_n_18,
      Q(4) => u_ahb_os_n_19,
      Q(3) => u_ahb_os_n_20,
      Q(2) => u_ahb_os_n_21,
      Q(1) => u_ahb_os_n_22,
      Q(0) => u_ahb_os_n_23,
      SYSRESETn => SYSRESETn_0,
      SYSRESETn_0 => SYSRESETn_3,
      SYSRESETn_1 => SYSRESETn,
      SYSRESETn_2 => SYSRESETn_2,
      \dp_ipsr_7to2_reg[4]\ => \dp_ipsr_7to2_reg[4]_0\,
      \dp_ipsr_7to2_reg[4]_0\ => \dp_ipsr_7to2_reg[4]\,
      \dp_ipsr_7to2_reg[7]\ => \dp_ipsr_7to2_reg[7]_0\,
      \dp_ipsr_7to2_reg[7]_0\ => \dp_ipsr_7to2_reg[7]\,
      en_pend2(0) => en_pend2(3),
      \high_lvl2_reg[0]\ => u_tree_n_10,
      \high_lvl2_reg[1]\ => u_tree_n_12,
      \high_lvl2_reg[1]_0\ => u_tree_n_13,
      i_ahb_rd_en_reg => u_ahb_n_71,
      \i_haddr_q_reg[10]\ => \^hrdata_reg[24]\,
      \i_haddr_q_reg[11]\ => u_ahb_n_69,
      \i_haddr_q_reg[2]\ => u_ahb_n_66,
      \i_haddr_q_reg[3]\(0) => sys_hndlr_pri2_wr_en,
      \i_haddr_q_reg[4]\(2) => \^q\(0),
      \i_haddr_q_reg[4]\(1 downto 0) => i_haddr_q(3 downto 2),
      \i_haddr_q_reg[5]\ => \^i_svc_lvl_reg[0]\,
      \i_haddr_q_reg[7]\ => u_ahb_n_70,
      \i_pend_state_reg[2]\ => u_ahb_n_24,
      \i_pend_state_reg[2]_0\ => u_ahb_n_25,
      \i_pend_state_reg[4]\(2) => pend_sys(4),
      \i_pend_state_reg[4]\(1 downto 0) => \^pend_tree_reg\(3 downto 2),
      \i_svc_lvl_reg[1]_0\ => \^i_svc_lvl_reg[1]\(0),
      \i_svc_lvl_reg[1]_1\ => \^pend_tree_reg_0\,
      \i_tck_lvl_reg[1]_0\ => u_ahb_n_72,
      irq_lvl(0) => \^irq_lvl\(0),
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nxt_pend_lvl_tree(0) => nxt_pend_lvl_tree(1),
      p_6_in(1 downto 0) => p_6_in(1 downto 0),
      \pend_lvl_num_reg[4]\(3) => nxt_pend_lvl_num(4),
      \pend_lvl_num_reg[4]\(2 downto 0) => nxt_pend_lvl_num(2 downto 0),
      \pend_lvl_tree_reg[0]\ => u_ahb_os_n_58,
      \pend_lvl_tree_reg[0]_0\(0) => nxt_pend_lvl_tree(0),
      \r_int_actv_lvl_reg[1]\(1) => \^r_int_actv_lvl_reg[1]\(0),
      \r_int_actv_lvl_reg[1]\(0) => tck_lvl_0(0),
      svc_lvl_0(0) => svc_lvl_0(0),
      \tck_count_reg[23]_0\(21 downto 15) => tck_reload(23 downto 17),
      \tck_count_reg[23]_0\(14) => tck_reload(15),
      \tck_count_reg[23]_0\(13 downto 0) => tck_reload(13 downto 0),
      tck_to_zero => tck_to_zero
    );
u_main: entity work.design_1_CORTEXM1_AXI_0_0_cm1_nvic_main
     port map (
      D(1) => \i_svc_lvl_reg[1]_0\(0),
      D(0) => int_actv_lvl(0),
      HCLK => HCLK,
      \HRDATA_reg[12]\ => u_main_n_4,
      \HRDATA_reg[13]\ => u_main_n_6,
      Q(1 downto 0) => pend_lvl_tree(1 downto 0),
      SYSRESETn => SYSRESETn_2,
      SYSRESETn_0 => SYSRESETn,
      SYSRESETn_1 => SYSRESETn_3,
      biu_wfault => biu_wfault,
      excpt_ret_de => excpt_ret_de,
      hdf_actv => hdf_actv,
      i_nvic_excpt_svc_valid_reg => i_nvic_excpt_svc_valid_reg,
      \i_pend_state_reg[1]\(1 downto 0) => \^pend_tree_reg\(1 downto 0),
      \i_svc_lvl_reg[1]\(0) => \^i_svc_lvl_reg[1]\(0),
      instr_faulted => instr_faulted,
      int_actv => int_actv,
      int_fault_ex => int_fault_ex,
      \latched_excpt_num_reg[4]\ => \latched_excpt_num_reg[4]_0\,
      locked_up_reg => locked_up_reg,
      lockup_pend_reg_0 => r_hdf_actv,
      lockup_pend_reg_1 => r_nmi_actv,
      \mcode_req__3\ => \mcode_req__3\,
      micro_code_de => micro_code_de,
      nmi_actv => nmi_actv,
      nvic_excpt_pend => nvic_excpt_pend,
      nvic_primask => nvic_primask,
      pend_tree => pend_tree,
      pend_tree_reg => \^pend_tree_reg_0\,
      svc_lvl_0(0) => svc_lvl_0(0)
    );
u_tree: entity work.design_1_CORTEXM1_AXI_0_0_cm1_nvic_tree
     port map (
      D(1 downto 0) => high_lvl0(1 downto 0),
      HCLK => HCLK,
      Q(3) => pend_lvl_num(4),
      Q(2 downto 0) => pend_lvl_num(2 downto 0),
      SYSRESETn => SYSRESETn_1,
      SYSRESETn_0 => SYSRESETn,
      SYSRESETn_1 => SYSRESETn_3,
      SYSRESETn_2 => SYSRESETn_0,
      en_pend2(0) => en_pend2(3),
      high_irq0 => high_irq0,
      high_pend2_reg_0(3) => nxt_pend_lvl_num(4),
      high_pend2_reg_0(2 downto 0) => nxt_pend_lvl_num(2 downto 0),
      \i_pend_state_reg[0]\ => u_ahb_n_17,
      \i_pend_state_reg[2]\ => u_ahb_n_25,
      \i_pend_state_reg[3]\ => u_ahb_os_n_58,
      \i_pend_state_reg[4]\(0) => pend_sys(4),
      \i_tck_lvl_reg[1]\(0) => \^r_int_actv_lvl_reg[1]\(0),
      \latched_excpt_num_reg[4]\(3 downto 0) => \latched_excpt_num_reg[4]\(4 downto 1),
      \latched_excpt_num_reg[4]_0\(1 downto 0) => pend_lvl_tree(1 downto 0),
      nxt_pend_lvl_tree(1 downto 0) => nxt_pend_lvl_tree(1 downto 0),
      nxt_pend_tree => nxt_pend_tree,
      \pend_lvl_num_reg[0]_0\ => u_tree_n_10,
      \pend_lvl_num_reg[0]_1\(0) => lvl2(7),
      \pend_lvl_tree_reg[0]_0\ => u_tree_n_12,
      \pend_lvl_tree_reg[0]_1\ => u_tree_n_13,
      pend_tree => pend_tree
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_dp is
  port (
    r_amt4_ex2_reg : out STD_LOGIC;
    drack_reg : out STD_LOGIC;
    irack : out STD_LOGIC;
    n_flag : out STD_LOGIC;
    \genblk3[1].ram_block_reg_0_1\ : out STD_LOGIC;
    \genblk3[1].ram_block_reg_0_1_0\ : out STD_LOGIC;
    mult_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sel_wf_c : out STD_LOGIC;
    c_flag_mux : out STD_LOGIC;
    c_flag_wf : out STD_LOGIC;
    sel_wf_v : out STD_LOGIC;
    v_flag_wf : out STD_LOGIC;
    m_invert_ex2_reg : out STD_LOGIC;
    b_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dtcm_sel_reg : out STD_LOGIC;
    \z_27_20__6\ : out STD_LOGIC;
    mem_r_data_sign : out STD_LOGIC;
    mem_r_data_u : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_xpsr_we : out STD_LOGIC;
    excpt_ret_de_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    sh_c_flag : out STD_LOGIC;
    biu_commit_non_au : out STD_LOGIC;
    biu_addr_non_au : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \biu_addr_31_29_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    seq_fetch_addr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ITCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DTCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v_flag_au_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    pc_read_ex : out STD_LOGIC_VECTOR ( 0 to 0 );
    au_zero : out STD_LOGIC;
    not_itcm_au0 : out STD_LOGIC;
    \hold_reg1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_2_in__0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \hold_reg1_reg[0]_0\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    a_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    load_fptr : out STD_LOGIC;
    \hold_reg1_reg[1]_0\ : out STD_LOGIC;
    \hold_reg1_reg[2]_0\ : out STD_LOGIC;
    fptr_wdata : out STD_LOGIC;
    \hold_reg1_reg[3]_0\ : out STD_LOGIC;
    \hold_reg1_reg[4]_0\ : out STD_LOGIC;
    \hold_reg1_reg[5]_0\ : out STD_LOGIC;
    \hold_reg1_reg[6]_0\ : out STD_LOGIC;
    p_2_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hold_reg1_reg[7]_1\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    z_flag_mux_reg_0 : out STD_LOGIC;
    shift_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_active_sp_reg : out STD_LOGIC;
    \reg_file_a_reg[15][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_w_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    z_flag : out STD_LOGIC;
    c_flag : out STD_LOGIC;
    v_flag : out STD_LOGIC;
    fptr_align_reg : out STD_LOGIC;
    \wdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_invert : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    m_ext : in STD_LOGIC;
    \imm_ex_reg[4]\ : in STD_LOGIC;
    biu_rdy : in STD_LOGIC;
    nxt_itcm_sel : in STD_LOGIC;
    nxt_dtcm_sel : in STD_LOGIC;
    nxt_irack : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    dreq_wr_ex_reg : in STD_LOGIC;
    nxt_w_u_fault : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    nxt_dwack : in STD_LOGIC;
    update_n_ex : in STD_LOGIC;
    rf_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    write_flags_ex : in STD_LOGIC;
    SYSRESETn_2 : in STD_LOGIC;
    nxt_z_flag_mux : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pre_update_c_ex_reg : in STD_LOGIC;
    SYSRESETn_3 : in STD_LOGIC;
    c_flag_mux_reg_0 : in STD_LOGIC;
    pre_update_c_ex_reg_0 : in STD_LOGIC;
    pre_update_v_ex_reg : in STD_LOGIC;
    pre_update_v_ex_reg_0 : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    use_imm_ex : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    nxt_mult_out0_carry_i_7 : in STD_LOGIC;
    \imm_ex_reg[1]\ : in STD_LOGIC;
    \shift_op_reg[1]\ : in STD_LOGIC;
    se_byte_wb_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    se_half_wb : in STD_LOGIC;
    use_c_flag_ex : in STD_LOGIC;
    force_c_in_ex : in STD_LOGIC;
    biu_drack : in STD_LOGIC;
    biu_rfault : in STD_LOGIC;
    load_xpsr_ex : in STD_LOGIC;
    excpt_ret_fe1 : in STD_LOGIC;
    use_imm_ex_reg : in STD_LOGIC;
    \propagate_c__1\ : in STD_LOGIC;
    biu_write_reg : in STD_LOGIC;
    dreq_rd_ex : in STD_LOGIC;
    ireq_ldpc : in STD_LOGIC;
    dbg_wdata_sel_ex : in STD_LOGIC;
    en_itcm_core : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \do_lsl__0\ : in STD_LOGIC;
    \shift_op_reg[1]_0\ : in STD_LOGIC;
    nxt_mult_out0_carry_i_8 : in STD_LOGIC;
    ls_byte_ex : in STD_LOGIC;
    ls_half_ex : in STD_LOGIC;
    au_a_use_pc_ex : in STD_LOGIC;
    zero_a_ex : in STD_LOGIC;
    pc_mask1_ex : in STD_LOGIC;
    swz_ctl0_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \biu_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[1].ram_block_reg_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_held_addr_reg[1]_0\ : in STD_LOGIC;
    dp_sbit_ctl_ex : in STD_LOGIC_VECTOR ( 0 to 0 );
    \swz_ctl_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ze_half_wb : in STD_LOGIC;
    z_flag_mux_ctl_ex : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \imm_ex_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    a_reg_mask0 : in STD_LOGIC;
    \rf0_mux_ctl_ex_reg[0]\ : in STD_LOGIC;
    rd_mux_a_ex : in STD_LOGIC;
    invert_b_ex_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_v_ex : in STD_LOGIC;
    update_fptr_align0 : in STD_LOGIC;
    fptr_align : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wptr_ex_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_uncond_phase_ex_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shift_op_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rst_fptr_align_ex_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    locked_up_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_ex_phase_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    SYSRESETn_4 : in STD_LOGIC;
    ldm_base_load_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    w_enable_ex : in STD_LOGIC;
    wptr_ex : in STD_LOGIC_VECTOR ( 3 downto 0 );
    nxt_rptr_b_ex : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_dp : entity is "cm1_dp";
end design_1_CORTEXM1_AXI_0_0_cm1_dp;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_dp is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^a_reg_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^b_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^biu_addr_31_29_reg_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^biu_addr_non_au\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \biu_commit_non_au2__0\ : STD_LOGIC;
  signal biu_commit_reg_i_12_n_0 : STD_LOGIC;
  signal biu_commit_reg_i_13_n_0 : STD_LOGIC;
  signal \^c_flag_mux\ : STD_LOGIC;
  signal \^c_flag_wf\ : STD_LOGIC;
  signal \^drack_reg\ : STD_LOGIC;
  signal \^fptr_wdata\ : STD_LOGIC;
  signal \^genblk3[1].ram_block_reg_0_1\ : STD_LOGIC;
  signal \^genblk3[1].ram_block_reg_0_1_0\ : STD_LOGIC;
  signal hi_pre_fetch_addr_i_5_n_0 : STD_LOGIC;
  signal hi_pre_fetch_addr_reg_i_3_n_0 : STD_LOGIC;
  signal hi_pre_fetch_addr_reg_i_3_n_1 : STD_LOGIC;
  signal hi_pre_fetch_addr_reg_i_3_n_2 : STD_LOGIC;
  signal hi_pre_fetch_addr_reg_i_3_n_3 : STD_LOGIC;
  signal \^hold_reg1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_held_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_held_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal mem_r_data_s : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^mem_r_data_u\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal n_rot3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \non_tcm__8\ : STD_LOGIC;
  signal non_tcm_xn : STD_LOGIC;
  signal not_itcm0 : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_1_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \pc_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \pc_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \pc_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \pc_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \pc_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \pc_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \pc_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \pc_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \pc_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \pc_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \pc_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \pc_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \pc_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \pc_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \pc_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \pc_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \pc_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \pc_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \pc_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \pc_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \pc_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \pc_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \pc_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \pc_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pc_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pc_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pc_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^sel_wf_c\ : STD_LOGIC;
  signal \^sel_wf_v\ : STD_LOGIC;
  signal sel_wf_z : STD_LOGIC;
  signal \^seq_fetch_addr\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \u_alu_dec/eq000_31_29\ : STD_LOGIC;
  signal u_r_bank_n_154 : STD_LOGIC;
  signal v_flag_au : STD_LOGIC;
  signal \^v_flag_wf\ : STD_LOGIC;
  signal \^z_27_20__6\ : STD_LOGIC;
  signal z_flag_mux : STD_LOGIC;
  signal z_flag_mux_i_17_n_0 : STD_LOGIC;
  signal z_flag_mux_i_18_n_0 : STD_LOGIC;
  signal z_flag_mux_i_19_n_0 : STD_LOGIC;
  signal z_flag_mux_i_24_n_0 : STD_LOGIC;
  signal z_flag_mux_i_25_n_0 : STD_LOGIC;
  signal z_flag_wf : STD_LOGIC;
  signal NLW_hi_pre_fetch_addr_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pc_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of biu_commit_reg_i_12 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of biu_commit_reg_i_6 : label is "soft_lutpair236";
begin
  DI(0) <= \^di\(0);
  Q(30 downto 0) <= \^q\(30 downto 0);
  a_reg_0(30 downto 0) <= \^a_reg_0\(30 downto 0);
  b_reg_0(31 downto 0) <= \^b_reg_0\(31 downto 0);
  \biu_addr_31_29_reg_reg[31]\(31 downto 0) <= \^biu_addr_31_29_reg_reg[31]\(31 downto 0);
  biu_addr_non_au(30 downto 0) <= \^biu_addr_non_au\(30 downto 0);
  c_flag_mux <= \^c_flag_mux\;
  c_flag_wf <= \^c_flag_wf\;
  drack_reg <= \^drack_reg\;
  fptr_wdata <= \^fptr_wdata\;
  \genblk3[1].ram_block_reg_0_1\ <= \^genblk3[1].ram_block_reg_0_1\;
  \genblk3[1].ram_block_reg_0_1_0\ <= \^genblk3[1].ram_block_reg_0_1_0\;
  \hold_reg1_reg[7]_0\(7 downto 0) <= \^hold_reg1_reg[7]_0\(7 downto 0);
  mem_r_data_u(15 downto 0) <= \^mem_r_data_u\(15 downto 0);
  p_0_in1_in(6 downto 0) <= \^p_0_in1_in\(6 downto 0);
  \p_0_in__0\(0) <= \^p_0_in__0\(0);
  p_1_in(0) <= \^p_1_in\(0);
  \p_1_in__0\(6 downto 0) <= \^p_1_in__0\(6 downto 0);
  sel_wf_c <= \^sel_wf_c\;
  sel_wf_v <= \^sel_wf_v\;
  seq_fetch_addr(30 downto 0) <= \^seq_fetch_addr\(30 downto 0);
  v_flag_wf <= \^v_flag_wf\;
  \z_27_20__6\ <= \^z_27_20__6\;
biu_commit_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^biu_addr_non_au\(14),
      I1 => \^biu_addr_non_au\(17),
      I2 => \^biu_addr_non_au\(18),
      I3 => \^biu_addr_non_au\(15),
      I4 => \^biu_addr_non_au\(16),
      O => not_itcm0
    );
biu_commit_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^biu_addr_non_au\(26),
      I1 => \^biu_addr_non_au\(25),
      I2 => \^biu_addr_non_au\(30),
      I3 => \^biu_addr_non_au\(29),
      O => biu_commit_reg_i_12_n_0
    );
biu_commit_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^biu_addr_non_au\(22),
      I1 => \^biu_addr_non_au\(21),
      I2 => \^biu_addr_non_au\(24),
      I3 => \^biu_addr_non_au\(23),
      O => biu_commit_reg_i_13_n_0
    );
biu_commit_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA1F1"
    )
        port map (
      I0 => \^biu_addr_non_au\(28),
      I1 => en_itcm_core(0),
      I2 => \^biu_addr_non_au\(27),
      I3 => en_itcm_core(1),
      I4 => not_itcm0,
      O => \biu_commit_non_au2__0\
    );
biu_commit_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^biu_addr_non_au\(20),
      I1 => \^biu_addr_non_au\(19),
      I2 => biu_commit_reg_i_12_n_0,
      I3 => biu_commit_reg_i_13_n_0,
      O => \non_tcm__8\
    );
biu_commit_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^biu_addr_non_au\(30),
      I1 => \^biu_addr_non_au\(28),
      I2 => \^biu_addr_non_au\(29),
      O => non_tcm_xn
    );
c_flag_mux_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => c_flag_mux_reg_0,
      Q => \^c_flag_mux\
    );
c_flag_wf_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => pre_update_c_ex_reg_0,
      Q => \^c_flag_wf\
    );
excpt_ret_de_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(27),
      I2 => \^q\(29),
      I3 => \^q\(30),
      I4 => excpt_ret_fe1,
      O => excpt_ret_de_reg
    );
\genblk3[1].ram_block_reg_0_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(14),
      I1 => \^seq_fetch_addr\(13),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[14]\,
      O => \^biu_addr_non_au\(13)
    );
\genblk3[1].ram_block_reg_0_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(13),
      I1 => \^seq_fetch_addr\(12),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[13]\,
      O => \^biu_addr_non_au\(12)
    );
\genblk3[1].ram_block_reg_0_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(12),
      I1 => \^seq_fetch_addr\(11),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[12]\,
      O => \^biu_addr_non_au\(11)
    );
\genblk3[1].ram_block_reg_0_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(11),
      I1 => \^seq_fetch_addr\(10),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[11]\,
      O => \^biu_addr_non_au\(10)
    );
\genblk3[1].ram_block_reg_0_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(10),
      I1 => \^seq_fetch_addr\(9),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[10]\,
      O => \^biu_addr_non_au\(9)
    );
\genblk3[1].ram_block_reg_0_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(9),
      I1 => \^seq_fetch_addr\(8),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[9]\,
      O => \^biu_addr_non_au\(8)
    );
\genblk3[1].ram_block_reg_0_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(8),
      I1 => \^seq_fetch_addr\(7),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[8]\,
      O => \^biu_addr_non_au\(7)
    );
\genblk3[1].ram_block_reg_0_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(7),
      I1 => \^seq_fetch_addr\(6),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[7]\,
      O => \^biu_addr_non_au\(6)
    );
\genblk3[1].ram_block_reg_0_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(6),
      I1 => \^seq_fetch_addr\(5),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[6]\,
      O => \^biu_addr_non_au\(5)
    );
\genblk3[1].ram_block_reg_0_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(5),
      I1 => \^seq_fetch_addr\(4),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[5]\,
      O => \^biu_addr_non_au\(4)
    );
\genblk3[1].ram_block_reg_0_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(4),
      I1 => \^seq_fetch_addr\(3),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[4]\,
      O => \^biu_addr_non_au\(3)
    );
\genblk3[1].ram_block_reg_0_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(3),
      I1 => \^seq_fetch_addr\(2),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[3]\,
      O => \^biu_addr_non_au\(2)
    );
\genblk3[1].ram_block_reg_0_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(2),
      I1 => \^seq_fetch_addr\(1),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[2]\,
      O => \^biu_addr_non_au\(1)
    );
\genblk3[1].ram_block_reg_3_1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_flag_wf,
      I1 => sel_wf_z,
      I2 => z_flag_mux,
      O => z_flag
    );
\genblk3[1].ram_block_reg_3_1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^c_flag_wf\,
      I1 => \^sel_wf_c\,
      I2 => \^c_flag_mux\,
      O => c_flag
    );
\genblk3[1].ram_block_reg_3_1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^v_flag_wf\,
      I1 => \^sel_wf_v\,
      I2 => v_flag_au,
      O => v_flag
    );
hi_pre_fetch_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(1),
      I1 => \^seq_fetch_addr\(0),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \^genblk3[1].ram_block_reg_0_1_0\,
      O => \^biu_addr_non_au\(0)
    );
hi_pre_fetch_addr_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => hi_pre_fetch_addr_i_5_n_0
    );
hi_pre_fetch_addr_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hi_pre_fetch_addr_reg_i_3_n_0,
      CO(2) => hi_pre_fetch_addr_reg_i_3_n_1,
      CO(1) => hi_pre_fetch_addr_reg_i_3_n_2,
      CO(0) => hi_pre_fetch_addr_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(0),
      DI(0) => '0',
      O(3 downto 1) => \^seq_fetch_addr\(2 downto 0),
      O(0) => NLW_hi_pre_fetch_addr_reg_i_3_O_UNCONNECTED(0),
      S(3 downto 2) => \^q\(2 downto 1),
      S(1) => hi_pre_fetch_addr_i_5_n_0,
      S(0) => '0'
    );
\hold_reg1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(0),
      Q => \^biu_addr_31_29_reg_reg[31]\(0)
    );
\hold_reg1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(2),
      Q => \^biu_addr_31_29_reg_reg[31]\(10)
    );
\hold_reg1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(3),
      Q => \^biu_addr_31_29_reg_reg[31]\(11)
    );
\hold_reg1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(4),
      Q => \^biu_addr_31_29_reg_reg[31]\(12)
    );
\hold_reg1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(5),
      Q => \^biu_addr_31_29_reg_reg[31]\(13)
    );
\hold_reg1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(6),
      Q => \^biu_addr_31_29_reg_reg[31]\(14)
    );
\hold_reg1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(7),
      Q => \^biu_addr_31_29_reg_reg[31]\(15)
    );
\hold_reg1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(16),
      Q => \^biu_addr_31_29_reg_reg[31]\(16)
    );
\hold_reg1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(17),
      Q => \^biu_addr_31_29_reg_reg[31]\(17)
    );
\hold_reg1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(18),
      Q => \^biu_addr_31_29_reg_reg[31]\(18)
    );
\hold_reg1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(19),
      Q => \^biu_addr_31_29_reg_reg[31]\(19)
    );
\hold_reg1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(1),
      Q => \^biu_addr_31_29_reg_reg[31]\(1)
    );
\hold_reg1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(20),
      Q => \^biu_addr_31_29_reg_reg[31]\(20)
    );
\hold_reg1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(21),
      Q => \^biu_addr_31_29_reg_reg[31]\(21)
    );
\hold_reg1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(22),
      Q => \^biu_addr_31_29_reg_reg[31]\(22)
    );
\hold_reg1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(23),
      Q => \^biu_addr_31_29_reg_reg[31]\(23)
    );
\hold_reg1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(24),
      Q => \^biu_addr_31_29_reg_reg[31]\(24)
    );
\hold_reg1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(25),
      Q => \^biu_addr_31_29_reg_reg[31]\(25)
    );
\hold_reg1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(26),
      Q => \^biu_addr_31_29_reg_reg[31]\(26)
    );
\hold_reg1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(27),
      Q => \^biu_addr_31_29_reg_reg[31]\(27)
    );
\hold_reg1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(28),
      Q => \^biu_addr_31_29_reg_reg[31]\(28)
    );
\hold_reg1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(29),
      Q => \^biu_addr_31_29_reg_reg[31]\(29)
    );
\hold_reg1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(2),
      Q => \^biu_addr_31_29_reg_reg[31]\(2)
    );
\hold_reg1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(30),
      Q => \^biu_addr_31_29_reg_reg[31]\(30)
    );
\hold_reg1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => mem_r_data_s(31),
      Q => \^biu_addr_31_29_reg_reg[31]\(31)
    );
\hold_reg1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(3),
      Q => \^biu_addr_31_29_reg_reg[31]\(3)
    );
\hold_reg1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(4),
      Q => \^biu_addr_31_29_reg_reg[31]\(4)
    );
\hold_reg1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(5),
      Q => \^biu_addr_31_29_reg_reg[31]\(5)
    );
\hold_reg1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(6),
      Q => \^biu_addr_31_29_reg_reg[31]\(6)
    );
\hold_reg1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => \^hold_reg1_reg[7]_0\(7),
      Q => \^biu_addr_31_29_reg_reg[31]\(7)
    );
\hold_reg1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(0),
      Q => \^biu_addr_31_29_reg_reg[31]\(8)
    );
\hold_reg1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => rst_fptr_align_ex_reg(0),
      CLR => \^drack_reg\,
      D => se_byte_wb_reg(1),
      Q => \^biu_addr_31_29_reg_reg[31]\(9)
    );
\hold_reg2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(0),
      Q => \wdata_reg[31]\(0)
    );
\hold_reg2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(10),
      Q => \wdata_reg[31]\(10)
    );
\hold_reg2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(11),
      Q => \wdata_reg[31]\(11)
    );
\hold_reg2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(12),
      Q => \wdata_reg[31]\(12)
    );
\hold_reg2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(13),
      Q => \wdata_reg[31]\(13)
    );
\hold_reg2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(14),
      Q => \wdata_reg[31]\(14)
    );
\hold_reg2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(15),
      Q => \wdata_reg[31]\(15)
    );
\hold_reg2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(16),
      Q => \wdata_reg[31]\(16)
    );
\hold_reg2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(17),
      Q => \wdata_reg[31]\(17)
    );
\hold_reg2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(18),
      Q => \wdata_reg[31]\(18)
    );
\hold_reg2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(19),
      Q => \wdata_reg[31]\(19)
    );
\hold_reg2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => SYSRESETn_0,
      D => \pc_reg[31]_0\(1),
      Q => \wdata_reg[31]\(1)
    );
\hold_reg2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(20),
      Q => \wdata_reg[31]\(20)
    );
\hold_reg2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(21),
      Q => \wdata_reg[31]\(21)
    );
\hold_reg2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(22),
      Q => \wdata_reg[31]\(22)
    );
\hold_reg2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(23),
      Q => \wdata_reg[31]\(23)
    );
\hold_reg2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(24),
      Q => \wdata_reg[31]\(24)
    );
\hold_reg2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(25),
      Q => \wdata_reg[31]\(25)
    );
\hold_reg2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(26),
      Q => \wdata_reg[31]\(26)
    );
\hold_reg2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(27),
      Q => \wdata_reg[31]\(27)
    );
\hold_reg2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(28),
      Q => \wdata_reg[31]\(28)
    );
\hold_reg2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(29),
      Q => \wdata_reg[31]\(29)
    );
\hold_reg2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(2),
      Q => \wdata_reg[31]\(2)
    );
\hold_reg2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(30),
      Q => \wdata_reg[31]\(30)
    );
\hold_reg2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(31),
      Q => \wdata_reg[31]\(31)
    );
\hold_reg2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(3),
      Q => \wdata_reg[31]\(3)
    );
\hold_reg2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(4),
      Q => \wdata_reg[31]\(4)
    );
\hold_reg2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(5),
      Q => \wdata_reg[31]\(5)
    );
\hold_reg2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(6),
      Q => \wdata_reg[31]\(6)
    );
\hold_reg2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(7),
      Q => \wdata_reg[31]\(7)
    );
\hold_reg2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(8),
      Q => \wdata_reg[31]\(8)
    );
\hold_reg2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => ldm_base_load_reg(0),
      CLR => \^drack_reg\,
      D => \pc_reg[31]_0\(9),
      Q => \wdata_reg[31]\(9)
    );
\mem_held_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => O(0),
      Q => \^genblk3[1].ram_block_reg_0_1\
    );
\mem_held_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(6),
      Q => \mem_held_addr_reg_n_0_[10]\
    );
\mem_held_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(7),
      Q => \mem_held_addr_reg_n_0_[11]\
    );
\mem_held_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(8),
      Q => \mem_held_addr_reg_n_0_[12]\
    );
\mem_held_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(9),
      Q => \mem_held_addr_reg_n_0_[13]\
    );
\mem_held_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(10),
      Q => \mem_held_addr_reg_n_0_[14]\
    );
\mem_held_addr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(11),
      Q => \mem_held_addr_reg_n_0_[15]\
    );
\mem_held_addr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(12),
      Q => \mem_held_addr_reg_n_0_[16]\
    );
\mem_held_addr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(13),
      Q => \mem_held_addr_reg_n_0_[17]\
    );
\mem_held_addr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(14),
      Q => \mem_held_addr_reg_n_0_[18]\
    );
\mem_held_addr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(15),
      Q => \mem_held_addr_reg_n_0_[19]\
    );
\mem_held_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => O(1),
      Q => \^genblk3[1].ram_block_reg_0_1_0\
    );
\mem_held_addr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(16),
      Q => \mem_held_addr_reg_n_0_[20]\
    );
\mem_held_addr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(17),
      Q => \mem_held_addr_reg_n_0_[21]\
    );
\mem_held_addr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(18),
      Q => \mem_held_addr_reg_n_0_[22]\
    );
\mem_held_addr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(19),
      Q => \mem_held_addr_reg_n_0_[23]\
    );
\mem_held_addr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(20),
      Q => \mem_held_addr_reg_n_0_[24]\
    );
\mem_held_addr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(21),
      Q => \mem_held_addr_reg_n_0_[25]\
    );
\mem_held_addr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(22),
      Q => \mem_held_addr_reg_n_0_[26]\
    );
\mem_held_addr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(23),
      Q => \mem_held_addr_reg_n_0_[27]\
    );
\mem_held_addr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(24),
      Q => \mem_held_addr_reg_n_0_[28]\
    );
\mem_held_addr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(25),
      Q => \mem_held_addr_reg_n_0_[29]\
    );
\mem_held_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => O(2),
      Q => \mem_held_addr_reg_n_0_[2]\
    );
\mem_held_addr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(26),
      Q => \mem_held_addr_reg_n_0_[30]\
    );
\mem_held_addr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(27),
      Q => \mem_held_addr_reg_n_0_[31]\
    );
\mem_held_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => O(3),
      Q => \mem_held_addr_reg_n_0_[3]\
    );
\mem_held_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(0),
      Q => \mem_held_addr_reg_n_0_[4]\
    );
\mem_held_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(1),
      Q => \mem_held_addr_reg_n_0_[5]\
    );
\mem_held_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(2),
      Q => \mem_held_addr_reg_n_0_[6]\
    );
\mem_held_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(3),
      Q => \mem_held_addr_reg_n_0_[7]\
    );
\mem_held_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(4),
      Q => \mem_held_addr_reg_n_0_[8]\
    );
\mem_held_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => biu_rdy,
      CLR => \^drack_reg\,
      D => D(5),
      Q => \mem_held_addr_reg_n_0_[9]\
    );
n_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_n_ex,
      CLR => \^drack_reg\,
      D => rf_wdata(31),
      Q => n_flag
    );
\pc[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(15),
      I1 => \^seq_fetch_addr\(14),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[15]\,
      O => \^biu_addr_non_au\(14)
    );
\pc[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(16),
      I1 => \^seq_fetch_addr\(15),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[16]\,
      O => \^biu_addr_non_au\(15)
    );
\pc[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(17),
      I1 => \^seq_fetch_addr\(16),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[17]\,
      O => \^biu_addr_non_au\(16)
    );
\pc[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(18),
      I1 => \^seq_fetch_addr\(17),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[18]\,
      O => \^biu_addr_non_au\(17)
    );
\pc[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(19),
      I1 => \^seq_fetch_addr\(18),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[19]\,
      O => \^biu_addr_non_au\(18)
    );
\pc[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(20),
      I1 => \^seq_fetch_addr\(19),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[20]\,
      O => \^biu_addr_non_au\(19)
    );
\pc[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(21),
      I1 => \^seq_fetch_addr\(20),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[21]\,
      O => \^biu_addr_non_au\(20)
    );
\pc[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(22),
      I1 => \^seq_fetch_addr\(21),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[22]\,
      O => \^biu_addr_non_au\(21)
    );
\pc[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(23),
      I1 => \^seq_fetch_addr\(22),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[23]\,
      O => \^biu_addr_non_au\(22)
    );
\pc[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(24),
      I1 => \^seq_fetch_addr\(23),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[24]\,
      O => \^biu_addr_non_au\(23)
    );
\pc[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(25),
      I1 => \^seq_fetch_addr\(24),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[25]\,
      O => \^biu_addr_non_au\(24)
    );
\pc[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(26),
      I1 => \^seq_fetch_addr\(25),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[26]\,
      O => \^biu_addr_non_au\(25)
    );
\pc[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(27),
      I1 => \^seq_fetch_addr\(26),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[27]\,
      O => \^biu_addr_non_au\(26)
    );
\pc[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(28),
      I1 => \^seq_fetch_addr\(27),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[28]\,
      O => \^biu_addr_non_au\(27)
    );
\pc[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(29),
      I1 => \^seq_fetch_addr\(28),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[29]\,
      O => \^biu_addr_non_au\(28)
    );
\pc[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(30),
      I1 => \^seq_fetch_addr\(29),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[30]\,
      O => \^biu_addr_non_au\(29)
    );
\pc[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AFC00000A0C"
    )
        port map (
      I0 => \^biu_addr_31_29_reg_reg[31]\(31),
      I1 => \^seq_fetch_addr\(30),
      I2 => biu_write_reg,
      I3 => ireq_ldpc,
      I4 => dbg_wdata_sel_ex,
      I5 => \mem_held_addr_reg_n_0_[31]\,
      O => \^biu_addr_non_au\(30)
    );
\pc_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(9),
      PRE => SYSRESETn_4,
      Q => \^q\(9)
    );
\pc_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(10),
      PRE => SYSRESETn_4,
      Q => \^q\(10)
    );
\pc_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[7]_i_2_n_0\,
      CO(3) => \pc_reg[11]_i_2_n_0\,
      CO(2) => \pc_reg[11]_i_2_n_1\,
      CO(1) => \pc_reg[11]_i_2_n_2\,
      CO(0) => \pc_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(10 downto 7),
      S(3 downto 0) => \^q\(10 downto 7)
    );
\pc_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(11),
      PRE => SYSRESETn_4,
      Q => \^q\(11)
    );
\pc_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(12),
      PRE => SYSRESETn_4,
      Q => \^q\(12)
    );
\pc_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(13),
      PRE => SYSRESETn_4,
      Q => \^q\(13)
    );
\pc_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(14),
      PRE => SYSRESETn_4,
      Q => \^q\(14)
    );
\pc_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[11]_i_2_n_0\,
      CO(3) => \pc_reg[15]_i_3_n_0\,
      CO(2) => \pc_reg[15]_i_3_n_1\,
      CO(1) => \pc_reg[15]_i_3_n_2\,
      CO(0) => \pc_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(14 downto 11),
      S(3 downto 0) => \^q\(14 downto 11)
    );
\pc_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(15),
      PRE => SYSRESETn_4,
      Q => \^q\(15)
    );
\pc_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(16),
      PRE => SYSRESETn_4,
      Q => \^q\(16)
    );
\pc_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(17),
      PRE => SYSRESETn_4,
      Q => \^q\(17)
    );
\pc_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(18),
      PRE => SYSRESETn_4,
      Q => \^q\(18)
    );
\pc_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[15]_i_3_n_0\,
      CO(3) => \pc_reg[19]_i_3_n_0\,
      CO(2) => \pc_reg[19]_i_3_n_1\,
      CO(1) => \pc_reg[19]_i_3_n_2\,
      CO(0) => \pc_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(18 downto 15),
      S(3 downto 0) => \^q\(18 downto 15)
    );
\pc_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(0),
      PRE => SYSRESETn_4,
      Q => \^q\(0)
    );
\pc_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(19),
      PRE => SYSRESETn_4,
      Q => \^q\(19)
    );
\pc_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(20),
      PRE => SYSRESETn_4,
      Q => \^q\(20)
    );
\pc_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(21),
      PRE => SYSRESETn_4,
      Q => \^q\(21)
    );
\pc_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(22),
      PRE => SYSRESETn_4,
      Q => \^q\(22)
    );
\pc_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[19]_i_3_n_0\,
      CO(3) => \pc_reg[23]_i_3_n_0\,
      CO(2) => \pc_reg[23]_i_3_n_1\,
      CO(1) => \pc_reg[23]_i_3_n_2\,
      CO(0) => \pc_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(22 downto 19),
      S(3 downto 0) => \^q\(22 downto 19)
    );
\pc_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(23),
      PRE => SYSRESETn_4,
      Q => \^q\(23)
    );
\pc_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(24),
      PRE => SYSRESETn_4,
      Q => \^q\(24)
    );
\pc_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(25),
      PRE => SYSRESETn_4,
      Q => \^q\(25)
    );
\pc_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(26),
      PRE => SYSRESETn_4,
      Q => \^q\(26)
    );
\pc_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[23]_i_3_n_0\,
      CO(3) => \pc_reg[27]_i_3_n_0\,
      CO(2) => \pc_reg[27]_i_3_n_1\,
      CO(1) => \pc_reg[27]_i_3_n_2\,
      CO(0) => \pc_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(26 downto 23),
      S(3 downto 0) => \^q\(26 downto 23)
    );
\pc_reg[28]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(27),
      PRE => SYSRESETn_4,
      Q => \^q\(27)
    );
\pc_reg[29]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(28),
      PRE => SYSRESETn_4,
      Q => \^q\(28)
    );
\pc_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(1),
      PRE => SYSRESETn_4,
      Q => \^q\(1)
    );
\pc_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(29),
      PRE => SYSRESETn_4,
      Q => \^q\(29)
    );
\pc_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(30),
      PRE => SYSRESETn_4,
      Q => \^q\(30)
    );
\pc_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pc_reg[27]_i_3_n_0\,
      CO(3) => \NLW_pc_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \pc_reg[31]_i_5_n_1\,
      CO(1) => \pc_reg[31]_i_5_n_2\,
      CO(0) => \pc_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(30 downto 27),
      S(3 downto 0) => \^q\(30 downto 27)
    );
\pc_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(2),
      PRE => SYSRESETn_4,
      Q => \^q\(2)
    );
\pc_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(3),
      PRE => SYSRESETn_4,
      Q => \^q\(3)
    );
\pc_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(4),
      PRE => SYSRESETn_4,
      Q => \^q\(4)
    );
\pc_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(5),
      PRE => SYSRESETn_4,
      Q => \^q\(5)
    );
\pc_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(6),
      PRE => SYSRESETn_4,
      Q => \^q\(6)
    );
\pc_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => hi_pre_fetch_addr_reg_i_3_n_0,
      CO(3) => \pc_reg[7]_i_2_n_0\,
      CO(2) => \pc_reg[7]_i_2_n_1\,
      CO(1) => \pc_reg[7]_i_2_n_2\,
      CO(0) => \pc_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^seq_fetch_addr\(6 downto 3),
      S(3 downto 0) => \^q\(6 downto 3)
    );
\pc_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(7),
      PRE => SYSRESETn_4,
      Q => \^q\(7)
    );
\pc_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => HCLK,
      CE => locked_up_reg(0),
      D => first_ex_phase_reg(8),
      PRE => SYSRESETn_4,
      Q => \^q\(8)
    );
sel_wf_c_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_3,
      D => pre_update_c_ex_reg,
      Q => \^sel_wf_c\
    );
sel_wf_v_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => pre_update_v_ex_reg,
      Q => \^sel_wf_v\
    );
sel_wf_z_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_n_ex,
      CLR => SYSRESETn_2,
      D => write_flags_ex,
      Q => sel_wf_z
    );
u_mem_ctl: entity work.design_1_CORTEXM1_AXI_0_0_cm1_mem_ctl
     port map (
      D(13 downto 0) => D(24 downto 11),
      DTCMBYTEWR(3 downto 0) => DTCMBYTEWR(3 downto 0),
      HCLK => HCLK,
      ITCMBYTEWR(3 downto 0) => ITCMBYTEWR(3 downto 0),
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => SYSRESETn_0,
      SYSRESETn_1 => SYSRESETn_1,
      biu_commit_non_au => biu_commit_non_au,
      \biu_commit_non_au2__0\ => \biu_commit_non_au2__0\,
      biu_drack => biu_drack,
      \biu_rdata_reg[31]\(31 downto 0) => \biu_rdata_reg[31]\(31 downto 0),
      biu_rdy => biu_rdy,
      biu_rfault => biu_rfault,
      biu_write_reg => biu_write_reg,
      doutA(31 downto 0) => doutA(31 downto 0),
      dp_sbit_ctl_ex(0) => dp_sbit_ctl_ex(0),
      drack_reg_0 => \^drack_reg\,
      dreq_rd_ex => dreq_rd_ex,
      dreq_wr_ex_reg => dreq_wr_ex_reg,
      dtcm_sel_reg_0 => dtcm_sel_reg,
      fptr_align => fptr_align,
      fptr_align_reg => fptr_align_reg,
      \genblk3[1].ram_block_reg_3_1\(31 downto 0) => \genblk3[1].ram_block_reg_3_1\(31 downto 0),
      \hold_reg1_reg[0]\ => \hold_reg1_reg[0]_0\,
      \hold_reg1_reg[16]\ => mem_r_data_sign,
      \hold_reg1_reg[1]\ => \hold_reg1_reg[1]_0\,
      \hold_reg1_reg[2]\ => \hold_reg1_reg[2]_0\,
      \hold_reg1_reg[31]\(23 downto 8) => mem_r_data_s(31 downto 16),
      \hold_reg1_reg[31]\(7 downto 0) => \^hold_reg1_reg[7]_0\(7 downto 0),
      \hold_reg1_reg[3]\ => \hold_reg1_reg[3]_0\,
      \hold_reg1_reg[4]\ => \hold_reg1_reg[4]_0\,
      \hold_reg1_reg[5]\ => \hold_reg1_reg[5]_0\,
      \hold_reg1_reg[6]\ => \hold_reg1_reg[6]_0\,
      \hold_reg1_reg[7]\ => \hold_reg1_reg[7]_1\,
      \hold_reg1_reg[7]_0\ => \^p_0_in__0\(0),
      \hold_reg1_reg[7]_1\ => \^p_1_in\(0),
      irack => irack,
      load_fptr => load_fptr,
      load_xpsr_ex => load_xpsr_ex,
      load_xpsr_we => load_xpsr_we,
      ls_byte_ex => ls_byte_ex,
      ls_half_ex => ls_half_ex,
      \mem_held_addr_reg[0]\ => \^genblk3[1].ram_block_reg_0_1\,
      \mem_held_addr_reg[1]\ => \^genblk3[1].ram_block_reg_0_1_0\,
      \mem_held_addr_reg[1]_0\ => \mem_held_addr_reg[1]_0\,
      mem_r_data_u(15 downto 0) => \^mem_r_data_u\(15 downto 0),
      \non_tcm__8\ => \non_tcm__8\,
      non_tcm_xn => non_tcm_xn,
      not_itcm_au0 => not_itcm_au0,
      nxt_dtcm_sel => nxt_dtcm_sel,
      nxt_dwack => nxt_dwack,
      nxt_irack => nxt_irack,
      nxt_itcm_sel => nxt_itcm_sel,
      nxt_w_u_fault => nxt_w_u_fault,
      p_0_in1_in(6 downto 0) => \^p_0_in1_in\(6 downto 0),
      \p_1_in__0\(6 downto 0) => \^p_1_in__0\(6 downto 0),
      p_2_in(0) => p_2_in(0),
      \p_2_in__0\(5 downto 0) => \p_2_in__0\(5 downto 0),
      rd_mux_a_ex => rd_mux_a_ex,
      \rptr_a_ex_reg[3]\(31 downto 3) => \^a_reg_0\(30 downto 2),
      \rptr_a_ex_reg[3]\(2) => \^fptr_wdata\,
      \rptr_a_ex_reg[3]\(1 downto 0) => \^a_reg_0\(1 downto 0),
      se_half_wb => se_half_wb,
      swz_ctl0_ex(1 downto 0) => swz_ctl0_ex(1 downto 0),
      update_fptr_align0 => update_fptr_align0,
      \z_27_20__6\ => \^z_27_20__6\
    );
u_mul_shft: entity work.design_1_CORTEXM1_AXI_0_0_cm1_multiply_shift
     port map (
      D(31 downto 0) => n_rot3(31 downto 0),
      DI(0) => \^di\(0),
      HCLK => HCLK,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => SYSRESETn_2,
      SYSRESETn_1 => SYSRESETn_1,
      b_reg_0(31 downto 0) => \^b_reg_0\(31 downto 0),
      \do_lsl__0\ => \do_lsl__0\,
      i_active_sp_reg => i_active_sp_reg,
      \imm_ex_reg[4]\ => \imm_ex_reg[4]\,
      m_ext => m_ext,
      m_invert => m_invert,
      mult_out(15 downto 0) => mult_out(15 downto 0),
      nxt_mult_out0_carry_i_7 => nxt_mult_out0_carry_i_7,
      nxt_mult_out0_carry_i_8 => nxt_mult_out0_carry_i_8,
      \propagate_c__1\ => \propagate_c__1\,
      r_amt4_ex2_reg => r_amt4_ex2_reg,
      \reg_file_a_reg[15][15]\(15 downto 0) => \reg_file_a_reg[15][15]\(15 downto 0),
      \rf0_mux_ctl_ex_reg[0]\ => \rf0_mux_ctl_ex_reg[0]\,
      \rptr_a_ex_reg[3]\(31 downto 3) => \^a_reg_0\(30 downto 2),
      \rptr_a_ex_reg[3]\(2) => \^fptr_wdata\,
      \rptr_a_ex_reg[3]\(1 downto 0) => \^a_reg_0\(1 downto 0),
      sh_c_flag => sh_c_flag,
      \shift_op_reg[0]\(4 downto 0) => \shift_op_reg[0]\(4 downto 0),
      shift_out(31 downto 0) => shift_out(31 downto 0),
      use_imm_ex_reg => use_imm_ex_reg,
      z_flag_mux_ctl_ex(1 downto 0) => z_flag_mux_ctl_ex(1 downto 0),
      z_flag_mux_reg => z_flag_mux_reg_0
    );
u_r_bank: entity work.design_1_CORTEXM1_AXI_0_0_cm1_reg_bank
     port map (
      D(31 downto 0) => n_rot3(31 downto 0),
      DI(0) => \^di\(0),
      E(0) => E(0),
      HCLK => HCLK,
      Q(30 downto 0) => \^q\(30 downto 0),
      a_reg_mask0 => a_reg_mask0,
      \a_term_reg[31]\(31 downto 3) => \^a_reg_0\(30 downto 2),
      \a_term_reg[31]\(2) => \^fptr_wdata\,
      \a_term_reg[31]\(1 downto 0) => \^a_reg_0\(1 downto 0),
      au_a_use_pc_ex => au_a_use_pc_ex,
      b_reg_0(31 downto 0) => \^b_reg_0\(31 downto 0),
      c_flag_mux => \^c_flag_mux\,
      c_flag_wf => \^c_flag_wf\,
      force_c_in_ex => force_c_in_ex,
      \imm_ex_reg[0]\(0) => \imm_ex_reg[0]\(0),
      \imm_ex_reg[1]\ => \imm_ex_reg[1]\,
      invert_b_ex_reg(0) => invert_b_ex_reg(0),
      last_uncond_phase_ex_reg(3 downto 0) => last_uncond_phase_ex_reg(3 downto 0),
      ls_byte_ex => ls_byte_ex,
      ls_half_ex => ls_half_ex,
      m_invert_ex2_reg => m_invert_ex2_reg,
      mem_r_data_u(15 downto 0) => \^mem_r_data_u\(15 downto 0),
      mem_w_data(7 downto 0) => mem_w_data(7 downto 0),
      nxt_rptr_b_ex(3 downto 0) => nxt_rptr_b_ex(3 downto 0),
      p_0_in1_in(6 downto 0) => \^p_0_in1_in\(6 downto 0),
      \p_0_in__0\(0) => \^p_0_in__0\(0),
      p_1_in(0) => \^p_1_in\(0),
      \p_1_in__0\(6 downto 0) => \^p_1_in__0\(6 downto 0),
      pc_mask1_ex => pc_mask1_ex,
      pc_read_ex(0) => pc_read_ex(0),
      \pc_reg[31]\(0) => D(27),
      rf_wdata(31 downto 0) => rf_wdata(31 downto 0),
      sel_wf_c => \^sel_wf_c\,
      \shift_op_reg[1]\ => \shift_op_reg[1]\,
      \shift_op_reg[1]_0\ => \shift_op_reg[1]_0\,
      \swz_ctl_ex_reg[1]\(1 downto 0) => \swz_ctl_ex_reg[1]\(1 downto 0),
      update_v_ex => update_v_ex,
      use_c_flag_ex => use_c_flag_ex,
      use_imm_ex => use_imm_ex,
      v_flag_au => v_flag_au,
      v_flag_au_reg(30 downto 0) => v_flag_au_reg_0(30 downto 0),
      v_flag_au_reg_0 => u_r_bank_n_154,
      w_enable_ex => w_enable_ex,
      wptr_ex(3 downto 0) => wptr_ex(3 downto 0),
      \wptr_ex_reg[0]\(0) => \wptr_ex_reg[0]\(0),
      \wptr_ex_reg[1]\(0) => \wptr_ex_reg[1]\(0),
      \wptr_ex_reg[1]_0\(0) => \wptr_ex_reg[1]_0\(0),
      \wptr_ex_reg[1]_1\(0) => \wptr_ex_reg[1]_1\(0),
      \wptr_ex_reg[1]_2\(0) => \wptr_ex_reg[1]_2\(0),
      \wptr_ex_reg[1]_3\(0) => \wptr_ex_reg[1]_3\(0),
      \wptr_ex_reg[1]_4\(0) => \wptr_ex_reg[1]_4\(0),
      \wptr_ex_reg[1]_5\(0) => \wptr_ex_reg[1]_5\(0),
      \wptr_ex_reg[1]_6\(0) => \wptr_ex_reg[1]_6\(0),
      \wptr_ex_reg[2]\(0) => \wptr_ex_reg[2]\(0),
      \wptr_ex_reg[2]_0\(0) => \wptr_ex_reg[2]_0\(0),
      \wptr_ex_reg[2]_1\(0) => \wptr_ex_reg[2]_1\(0),
      \wptr_ex_reg[3]\(0) => \wptr_ex_reg[3]\(0),
      \wptr_ex_reg[3]_0\(0) => \wptr_ex_reg[3]_0\(0),
      \wptr_ex_reg[3]_1\(0) => \wptr_ex_reg[3]_1\(0),
      ze_half_wb => ze_half_wb,
      zero_a_ex => zero_a_ex
    );
v_flag_au_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => u_r_bank_n_154,
      Q => v_flag_au
    );
v_flag_wf_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => SYSRESETn_2,
      D => pre_update_v_ex_reg_0,
      Q => \^v_flag_wf\
    );
z_flag_mux_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => D(25),
      I1 => D(27),
      I2 => D(26),
      O => \u_alu_dec/eq000_31_29\
    );
z_flag_mux_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => O(3),
      I3 => O(2),
      O => z_flag_mux_i_17_n_0
    );
z_flag_mux_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => D(10),
      I1 => D(11),
      I2 => D(8),
      I3 => D(9),
      I4 => z_flag_mux_i_24_n_0,
      O => z_flag_mux_i_18_n_0
    );
z_flag_mux_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => D(2),
      I1 => D(3),
      I2 => D(0),
      I3 => D(1),
      I4 => z_flag_mux_i_25_n_0,
      O => z_flag_mux_i_19_n_0
    );
z_flag_mux_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(13),
      I1 => D(12),
      I2 => D(15),
      I3 => D(14),
      O => z_flag_mux_i_24_n_0
    );
z_flag_mux_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => D(5),
      I1 => D(4),
      I2 => D(7),
      I3 => D(6),
      O => z_flag_mux_i_25_n_0
    );
z_flag_mux_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \u_alu_dec/eq000_31_29\,
      I1 => \^z_27_20__6\,
      I2 => D(24),
      I3 => z_flag_mux_i_17_n_0,
      I4 => z_flag_mux_i_18_n_0,
      I5 => z_flag_mux_i_19_n_0,
      O => au_zero
    );
z_flag_mux_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_n_ex,
      CLR => SYSRESETn_2,
      D => nxt_z_flag_mux,
      Q => z_flag_mux
    );
z_flag_wf_reg: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => update_n_ex,
      CLR => SYSRESETn_2,
      D => rf_wdata(30),
      Q => z_flag_wf
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_cm1_core is
  port (
    fetch_internal : out STD_LOGIC;
    hi_pre_fetch_addr : out STD_LOGIC;
    \imm_held_reg[0]\ : out STD_LOGIC;
    LOCKUP : out STD_LOGIC;
    micro_code_de : out STD_LOGIC;
    nvic_excpt_taken : out STD_LOGIC;
    use_dp_ipsr_reg : out STD_LOGIC;
    nvic_excpt_ret_taken : out STD_LOGIC;
    instr_faulted : out STD_LOGIC;
    int_fault_ex : out STD_LOGIC;
    nvic_excpt_svc_valid : out STD_LOGIC;
    excpt_isb_de : out STD_LOGIC;
    rst_fptr_align_ex : out STD_LOGIC;
    hold_reg2_mask : out STD_LOGIC;
    last_phase_ex : out STD_LOGIC;
    first32_ex : out STD_LOGIC;
    \pc_ex_reg[6]\ : out STD_LOGIC;
    dreq_wr_ex : out STD_LOGIC;
    biu_write : out STD_LOGIC;
    biu_dsb : out STD_LOGIC;
    excpt_ret_de : out STD_LOGIC;
    r_amt4_ex2_reg : out STD_LOGIC;
    irack : out STD_LOGIC;
    \en_itcm_core_reg[1]\ : out STD_LOGIC;
    \hsize_1_0_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \core_req_state_1x_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_pend_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_int_actv_lvl_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_int_actv_lvl_reg[1]_0\ : out STD_LOGIC;
    \r_int_actv_lvl_reg[1]_1\ : out STD_LOGIC;
    int_actv : out STD_LOGIC;
    r_int_actv_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    nmi_actv : out STD_LOGIC;
    \i_pend_state_reg[1]\ : out STD_LOGIC;
    hdf_actv : out STD_LOGIC;
    \i_pend_state_reg[3]\ : out STD_LOGIC;
    \i_pend_state_reg[5]\ : out STD_LOGIC;
    \HRDATA_reg[3]\ : out STD_LOGIC;
    biu_dreq : out STD_LOGIC;
    p_1_in2_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    u_fault : out STD_LOGIC;
    not_itcm_au0 : out STD_LOGIC;
    biu_commit : out STD_LOGIC;
    nvic_primask : out STD_LOGIC;
    \biu_addr_31_29_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ITCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DTCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    biu_rdy : in STD_LOGIC;
    HCLK : in STD_LOGIC;
    last_uncond_phase_ex_reg : in STD_LOGIC;
    adv_de_to_ex : in STD_LOGIC;
    SYSRESETn_0 : in STD_LOGIC;
    nxt_instr_faulted : in STD_LOGIC;
    SYSRESETn_1 : in STD_LOGIC;
    pf_fault_fe : in STD_LOGIC;
    dreq_wr_ex_reg : in STD_LOGIC;
    nxt_dwack : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    lockup_pend_reg : in STD_LOGIC;
    nxt_mult_out0_carry_i_7 : in STD_LOGIC;
    \i_haddr_q_reg[2]\ : in STD_LOGIC;
    \tck_reload_reg[5]\ : in STD_LOGIC;
    \i_haddr_q_reg[2]_0\ : in STD_LOGIC;
    \HWDATA_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_1\ : in STD_LOGIC;
    svc_lvl_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_svc_lvl_reg[1]\ : in STD_LOGIC;
    \i_pend_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_prev : in STD_LOGIC_VECTOR ( 0 to 0 );
    NMI : in STD_LOGIC;
    r_hdf_actv : in STD_LOGIC;
    r_nmi_actv : in STD_LOGIC;
    \i_psv_lvl_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_lvl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_haddr_q_reg[2]_2\ : in STD_LOGIC;
    \i_haddr_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    biu_wfault : in STD_LOGIC;
    rdata_fe : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mcode_req__3\ : in STD_LOGIC;
    nvic_excpt_pend : in STD_LOGIC;
    biu_drack : in STD_LOGIC;
    biu_rfault : in STD_LOGIC;
    biu_commit_reg : in STD_LOGIC;
    biu_irack : in STD_LOGIC;
    biu_commit_au35_in : in STD_LOGIC;
    \biu_commit_au2__0\ : in STD_LOGIC;
    non_tcm_xn_au : in STD_LOGIC;
    \en_itcm_core_reg[0]\ : in STD_LOGIC;
    en_itcm_core : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_mult_out0_carry_i_8 : in STD_LOGIC;
    \biu_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[1].ram_block_reg_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \biu_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pend_lvl_num_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    first32_ex_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_fptr_align_ex_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_cm1_core : entity is "cm1_core";
end design_1_CORTEXM1_AXI_0_0_cm1_core;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_cm1_core is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal a_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_reg_mask0 : STD_LOGIC;
  signal au_a_use_pc_ex : STD_LOGIC;
  signal au_in_a : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal au_zero : STD_LOGIC;
  signal biu_addr_non_au : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal biu_commit_non_au : STD_LOGIC;
  signal \^biu_write\ : STD_LOGIC;
  signal c_flag : STD_LOGIC;
  signal c_flag_mux : STD_LOGIC;
  signal c_flag_wf : STD_LOGIC;
  signal carry_in_ex : STD_LOGIC;
  signal dbg_wdata_sel_ex : STD_LOGIC;
  signal dp_sbit_ctl_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dreq_rd_ex : STD_LOGIC;
  signal excpt_ret_fe1 : STD_LOGIC;
  signal \^fetch_internal\ : STD_LOGIC;
  signal force_c_in_ex : STD_LOGIC;
  signal fptr_align : STD_LOGIC;
  signal fptr_wdata : STD_LOGIC;
  signal hold_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hold_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal hold_reg20 : STD_LOGIC;
  signal imm_ex : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^imm_held_reg[0]\ : STD_LOGIC;
  signal instr_fe : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^irack\ : STD_LOGIC;
  signal ireq_ldpc : STD_LOGIC;
  signal load_fptr : STD_LOGIC;
  signal load_xpsr_we : STD_LOGIC;
  signal ls_byte_ex : STD_LOGIC;
  signal ls_half_ex : STD_LOGIC;
  signal mem_r_data_s : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal mem_r_data_sign : STD_LOGIC;
  signal mem_r_data_u : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \mem_r_data_u__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mem_w_data : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal mult_out : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal n_flag : STD_LOGIC;
  signal \^not_itcm_au0\ : STD_LOGIC;
  signal nxt_fetch_internal : STD_LOGIC;
  signal nxt_int_rack : STD_LOGIC;
  signal nxt_rptr_a_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_rptr_b_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_z_flag_mux : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pc_ex_reg[6]\ : STD_LOGIC;
  signal pc_mask1_ex : STD_LOGIC;
  signal pc_read_ex : STD_LOGIC_VECTOR ( 1 to 1 );
  signal pre_fetch_addr_1 : STD_LOGIC;
  signal rd_mux_a_ex : STD_LOGIC;
  signal se_half_wb : STD_LOGIC;
  signal sel_wf_c : STD_LOGIC;
  signal sel_wf_v : STD_LOGIC;
  signal seq_fetch_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sh_c_flag : STD_LOGIC;
  signal shift_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal swz_ctl0_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal swz_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_alu_dec/au_in_b\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \u_alu_dec/z_27_20__6\ : STD_LOGIC;
  signal u_ctrl_n_0 : STD_LOGIC;
  signal u_ctrl_n_119 : STD_LOGIC;
  signal u_ctrl_n_120 : STD_LOGIC;
  signal u_ctrl_n_121 : STD_LOGIC;
  signal u_ctrl_n_122 : STD_LOGIC;
  signal u_ctrl_n_123 : STD_LOGIC;
  signal u_ctrl_n_124 : STD_LOGIC;
  signal u_ctrl_n_125 : STD_LOGIC;
  signal u_ctrl_n_126 : STD_LOGIC;
  signal u_ctrl_n_127 : STD_LOGIC;
  signal u_ctrl_n_128 : STD_LOGIC;
  signal u_ctrl_n_129 : STD_LOGIC;
  signal u_ctrl_n_130 : STD_LOGIC;
  signal u_ctrl_n_136 : STD_LOGIC;
  signal u_ctrl_n_137 : STD_LOGIC;
  signal u_ctrl_n_138 : STD_LOGIC;
  signal u_ctrl_n_139 : STD_LOGIC;
  signal u_ctrl_n_213 : STD_LOGIC;
  signal u_ctrl_n_214 : STD_LOGIC;
  signal u_ctrl_n_215 : STD_LOGIC;
  signal u_ctrl_n_216 : STD_LOGIC;
  signal u_ctrl_n_217 : STD_LOGIC;
  signal u_ctrl_n_218 : STD_LOGIC;
  signal u_ctrl_n_219 : STD_LOGIC;
  signal u_ctrl_n_220 : STD_LOGIC;
  signal u_ctrl_n_221 : STD_LOGIC;
  signal u_ctrl_n_222 : STD_LOGIC;
  signal u_ctrl_n_223 : STD_LOGIC;
  signal u_ctrl_n_224 : STD_LOGIC;
  signal u_ctrl_n_225 : STD_LOGIC;
  signal u_ctrl_n_226 : STD_LOGIC;
  signal u_ctrl_n_227 : STD_LOGIC;
  signal u_ctrl_n_228 : STD_LOGIC;
  signal u_ctrl_n_229 : STD_LOGIC;
  signal u_ctrl_n_230 : STD_LOGIC;
  signal u_ctrl_n_231 : STD_LOGIC;
  signal u_ctrl_n_232 : STD_LOGIC;
  signal u_ctrl_n_233 : STD_LOGIC;
  signal u_ctrl_n_234 : STD_LOGIC;
  signal u_ctrl_n_235 : STD_LOGIC;
  signal u_ctrl_n_236 : STD_LOGIC;
  signal u_ctrl_n_237 : STD_LOGIC;
  signal u_ctrl_n_238 : STD_LOGIC;
  signal u_ctrl_n_239 : STD_LOGIC;
  signal u_ctrl_n_240 : STD_LOGIC;
  signal u_ctrl_n_241 : STD_LOGIC;
  signal u_ctrl_n_242 : STD_LOGIC;
  signal u_ctrl_n_243 : STD_LOGIC;
  signal u_ctrl_n_244 : STD_LOGIC;
  signal u_ctrl_n_245 : STD_LOGIC;
  signal u_ctrl_n_246 : STD_LOGIC;
  signal u_ctrl_n_247 : STD_LOGIC;
  signal u_ctrl_n_256 : STD_LOGIC;
  signal u_ctrl_n_257 : STD_LOGIC;
  signal u_ctrl_n_258 : STD_LOGIC;
  signal u_ctrl_n_259 : STD_LOGIC;
  signal u_ctrl_n_260 : STD_LOGIC;
  signal u_ctrl_n_261 : STD_LOGIC;
  signal u_ctrl_n_262 : STD_LOGIC;
  signal u_ctrl_n_263 : STD_LOGIC;
  signal u_ctrl_n_307 : STD_LOGIC;
  signal u_ctrl_n_314 : STD_LOGIC;
  signal u_ctrl_n_315 : STD_LOGIC;
  signal u_ctrl_n_316 : STD_LOGIC;
  signal u_ctrl_n_317 : STD_LOGIC;
  signal u_ctrl_n_318 : STD_LOGIC;
  signal u_ctrl_n_319 : STD_LOGIC;
  signal u_ctrl_n_320 : STD_LOGIC;
  signal u_ctrl_n_321 : STD_LOGIC;
  signal u_ctrl_n_322 : STD_LOGIC;
  signal u_ctrl_n_323 : STD_LOGIC;
  signal u_ctrl_n_324 : STD_LOGIC;
  signal u_ctrl_n_325 : STD_LOGIC;
  signal u_ctrl_n_327 : STD_LOGIC;
  signal u_ctrl_n_328 : STD_LOGIC;
  signal u_ctrl_n_329 : STD_LOGIC;
  signal u_ctrl_n_330 : STD_LOGIC;
  signal u_ctrl_n_331 : STD_LOGIC;
  signal u_ctrl_n_332 : STD_LOGIC;
  signal u_ctrl_n_333 : STD_LOGIC;
  signal u_ctrl_n_334 : STD_LOGIC;
  signal u_ctrl_n_37 : STD_LOGIC;
  signal u_ctrl_n_38 : STD_LOGIC;
  signal u_ctrl_n_39 : STD_LOGIC;
  signal u_ctrl_n_40 : STD_LOGIC;
  signal u_ctrl_n_41 : STD_LOGIC;
  signal u_ctrl_n_42 : STD_LOGIC;
  signal u_ctrl_n_43 : STD_LOGIC;
  signal u_ctrl_n_44 : STD_LOGIC;
  signal u_ctrl_n_45 : STD_LOGIC;
  signal u_ctrl_n_46 : STD_LOGIC;
  signal u_ctrl_n_47 : STD_LOGIC;
  signal u_ctrl_n_48 : STD_LOGIC;
  signal u_ctrl_n_49 : STD_LOGIC;
  signal u_ctrl_n_50 : STD_LOGIC;
  signal u_ctrl_n_51 : STD_LOGIC;
  signal u_ctrl_n_52 : STD_LOGIC;
  signal u_ctrl_n_53 : STD_LOGIC;
  signal u_ctrl_n_54 : STD_LOGIC;
  signal u_ctrl_n_55 : STD_LOGIC;
  signal u_ctrl_n_56 : STD_LOGIC;
  signal u_ctrl_n_57 : STD_LOGIC;
  signal u_ctrl_n_58 : STD_LOGIC;
  signal u_ctrl_n_59 : STD_LOGIC;
  signal u_ctrl_n_60 : STD_LOGIC;
  signal u_ctrl_n_61 : STD_LOGIC;
  signal u_ctrl_n_62 : STD_LOGIC;
  signal u_ctrl_n_63 : STD_LOGIC;
  signal u_ctrl_n_64 : STD_LOGIC;
  signal u_ctrl_n_65 : STD_LOGIC;
  signal u_ctrl_n_66 : STD_LOGIC;
  signal u_ctrl_n_67 : STD_LOGIC;
  signal u_ctrl_n_68 : STD_LOGIC;
  signal u_ctrl_n_69 : STD_LOGIC;
  signal u_ctrl_n_70 : STD_LOGIC;
  signal u_ctrl_n_71 : STD_LOGIC;
  signal u_ctrl_n_72 : STD_LOGIC;
  signal u_ctrl_n_75 : STD_LOGIC;
  signal u_ctrl_n_77 : STD_LOGIC;
  signal u_dp_n_1 : STD_LOGIC;
  signal u_dp_n_100 : STD_LOGIC;
  signal u_dp_n_101 : STD_LOGIC;
  signal u_dp_n_102 : STD_LOGIC;
  signal u_dp_n_103 : STD_LOGIC;
  signal u_dp_n_104 : STD_LOGIC;
  signal u_dp_n_105 : STD_LOGIC;
  signal u_dp_n_106 : STD_LOGIC;
  signal u_dp_n_107 : STD_LOGIC;
  signal u_dp_n_108 : STD_LOGIC;
  signal u_dp_n_109 : STD_LOGIC;
  signal u_dp_n_110 : STD_LOGIC;
  signal u_dp_n_111 : STD_LOGIC;
  signal u_dp_n_112 : STD_LOGIC;
  signal u_dp_n_265 : STD_LOGIC;
  signal u_dp_n_27 : STD_LOGIC;
  signal u_dp_n_28 : STD_LOGIC;
  signal u_dp_n_29 : STD_LOGIC;
  signal u_dp_n_30 : STD_LOGIC;
  signal u_dp_n_31 : STD_LOGIC;
  signal u_dp_n_312 : STD_LOGIC;
  signal u_dp_n_313 : STD_LOGIC;
  signal u_dp_n_315 : STD_LOGIC;
  signal u_dp_n_316 : STD_LOGIC;
  signal u_dp_n_317 : STD_LOGIC;
  signal u_dp_n_318 : STD_LOGIC;
  signal u_dp_n_32 : STD_LOGIC;
  signal u_dp_n_320 : STD_LOGIC;
  signal u_dp_n_323 : STD_LOGIC;
  signal u_dp_n_33 : STD_LOGIC;
  signal u_dp_n_34 : STD_LOGIC;
  signal u_dp_n_35 : STD_LOGIC;
  signal u_dp_n_356 : STD_LOGIC;
  signal u_dp_n_357 : STD_LOGIC;
  signal u_dp_n_358 : STD_LOGIC;
  signal u_dp_n_359 : STD_LOGIC;
  signal u_dp_n_36 : STD_LOGIC;
  signal u_dp_n_360 : STD_LOGIC;
  signal u_dp_n_361 : STD_LOGIC;
  signal u_dp_n_362 : STD_LOGIC;
  signal u_dp_n_363 : STD_LOGIC;
  signal u_dp_n_364 : STD_LOGIC;
  signal u_dp_n_365 : STD_LOGIC;
  signal u_dp_n_366 : STD_LOGIC;
  signal u_dp_n_367 : STD_LOGIC;
  signal u_dp_n_368 : STD_LOGIC;
  signal u_dp_n_369 : STD_LOGIC;
  signal u_dp_n_37 : STD_LOGIC;
  signal u_dp_n_370 : STD_LOGIC;
  signal u_dp_n_371 : STD_LOGIC;
  signal u_dp_n_372 : STD_LOGIC;
  signal u_dp_n_38 : STD_LOGIC;
  signal u_dp_n_384 : STD_LOGIC;
  signal u_dp_n_39 : STD_LOGIC;
  signal u_dp_n_4 : STD_LOGIC;
  signal u_dp_n_40 : STD_LOGIC;
  signal u_dp_n_41 : STD_LOGIC;
  signal u_dp_n_42 : STD_LOGIC;
  signal u_dp_n_43 : STD_LOGIC;
  signal u_dp_n_44 : STD_LOGIC;
  signal u_dp_n_45 : STD_LOGIC;
  signal u_dp_n_46 : STD_LOGIC;
  signal u_dp_n_47 : STD_LOGIC;
  signal u_dp_n_48 : STD_LOGIC;
  signal u_dp_n_49 : STD_LOGIC;
  signal u_dp_n_5 : STD_LOGIC;
  signal u_dp_n_50 : STD_LOGIC;
  signal u_dp_n_51 : STD_LOGIC;
  signal u_dp_n_52 : STD_LOGIC;
  signal u_dp_n_53 : STD_LOGIC;
  signal u_dp_n_54 : STD_LOGIC;
  signal u_dp_n_55 : STD_LOGIC;
  signal u_dp_n_56 : STD_LOGIC;
  signal u_dp_n_57 : STD_LOGIC;
  signal u_dp_n_58 : STD_LOGIC;
  signal u_dp_n_59 : STD_LOGIC;
  signal u_dp_n_60 : STD_LOGIC;
  signal u_dp_n_81 : STD_LOGIC;
  signal u_dp_n_82 : STD_LOGIC;
  signal u_dp_n_83 : STD_LOGIC;
  signal u_dp_n_84 : STD_LOGIC;
  signal u_dp_n_85 : STD_LOGIC;
  signal u_dp_n_86 : STD_LOGIC;
  signal u_dp_n_87 : STD_LOGIC;
  signal u_dp_n_88 : STD_LOGIC;
  signal u_dp_n_89 : STD_LOGIC;
  signal u_dp_n_90 : STD_LOGIC;
  signal u_dp_n_91 : STD_LOGIC;
  signal u_dp_n_92 : STD_LOGIC;
  signal u_dp_n_93 : STD_LOGIC;
  signal u_dp_n_94 : STD_LOGIC;
  signal u_dp_n_95 : STD_LOGIC;
  signal u_dp_n_96 : STD_LOGIC;
  signal u_dp_n_97 : STD_LOGIC;
  signal u_dp_n_98 : STD_LOGIC;
  signal u_dp_n_99 : STD_LOGIC;
  signal \u_excpt/load_xpsr_ex\ : STD_LOGIC;
  signal \u_mem_ctl/nxt_dtcm_sel\ : STD_LOGIC;
  signal \u_mem_ctl/nxt_irack\ : STD_LOGIC;
  signal \u_mem_ctl/nxt_itcm_sel\ : STD_LOGIC;
  signal \u_mem_ctl/nxt_w_u_fault\ : STD_LOGIC;
  signal \u_mul_shft/u_shft/do_lsl__0\ : STD_LOGIC;
  signal \u_mul_shft/u_shft/m_amt\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mul_shft/u_shft/m_ext\ : STD_LOGIC;
  signal \u_mul_shft/u_shft/m_invert\ : STD_LOGIC;
  signal \u_mul_shft/u_shft/propagate_c__1\ : STD_LOGIC;
  signal \u_r_bank/reg_file_a\ : STD_LOGIC;
  signal update_fptr_align0 : STD_LOGIC;
  signal update_n_ex : STD_LOGIC;
  signal update_pc : STD_LOGIC;
  signal update_v_ex : STD_LOGIC;
  signal use_c_flag_ex : STD_LOGIC;
  signal use_imm_ex : STD_LOGIC;
  signal v_flag : STD_LOGIC;
  signal v_flag_wf : STD_LOGIC;
  signal w_enable_ex : STD_LOGIC;
  signal wptr_ex : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_buffer0 : STD_LOGIC;
  signal write_flags_ex : STD_LOGIC;
  signal z_flag : STD_LOGIC;
  signal z_flag_mux_ctl_ex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ze_half_wb : STD_LOGIC;
  signal zero_a_ex : STD_LOGIC;
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  biu_write <= \^biu_write\;
  fetch_internal <= \^fetch_internal\;
  \imm_held_reg[0]\ <= \^imm_held_reg[0]\;
  irack <= \^irack\;
  not_itcm_au0 <= \^not_itcm_au0\;
  \pc_ex_reg[6]\ <= \^pc_ex_reg[6]\;
u_ctrl: entity work.design_1_CORTEXM1_AXI_0_0_cm1_ctl
     port map (
      D(31) => u_ctrl_n_41,
      D(30) => u_ctrl_n_42,
      D(29) => u_ctrl_n_43,
      D(28) => u_ctrl_n_44,
      D(27) => u_ctrl_n_45,
      D(26) => u_ctrl_n_46,
      D(25) => u_ctrl_n_47,
      D(24) => u_ctrl_n_48,
      D(23) => u_ctrl_n_49,
      D(22) => u_ctrl_n_50,
      D(21) => u_ctrl_n_51,
      D(20) => u_ctrl_n_52,
      D(19) => u_ctrl_n_53,
      D(18) => u_ctrl_n_54,
      D(17) => u_ctrl_n_55,
      D(16) => u_ctrl_n_56,
      D(15) => u_ctrl_n_57,
      D(14) => u_ctrl_n_58,
      D(13) => u_ctrl_n_59,
      D(12) => u_ctrl_n_60,
      D(11) => u_ctrl_n_61,
      D(10) => u_ctrl_n_62,
      D(9) => u_ctrl_n_63,
      D(8) => u_ctrl_n_64,
      D(7) => u_ctrl_n_65,
      D(6) => u_ctrl_n_66,
      D(5) => u_ctrl_n_67,
      D(4) => u_ctrl_n_68,
      D(3) => u_ctrl_n_69,
      D(2) => u_ctrl_n_70,
      D(1) => u_ctrl_n_71,
      D(0) => u_ctrl_n_72,
      DI(0) => carry_in_ex,
      E(0) => update_pc,
      HCLK => HCLK,
      \HRDATA_reg[3]\ => \HRDATA_reg[3]\,
      \HRDATA_reg[5]\(1 downto 0) => D(1 downto 0),
      \HWDATA_reg[31]\(0) => \HWDATA_reg[31]\(0),
      LOCKUP => LOCKUP,
      NMI => NMI,
      O(3) => u_ctrl_n_37,
      O(2) => u_ctrl_n_38,
      O(1) => u_ctrl_n_39,
      O(0) => u_ctrl_n_40,
      Q(0) => imm_ex(0),
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => SYSRESETn_0,
      SYSRESETn_1 => u_dp_n_1,
      SYSRESETn_2 => SYSRESETn_1,
      a_reg_0(30 downto 2) => a_reg_0(31 downto 3),
      a_reg_0(1 downto 0) => a_reg_0(1 downto 0),
      a_reg_mask0 => a_reg_mask0,
      adv_de_to_ex => adv_de_to_ex,
      asel_write_reg => \^biu_write\,
      au_a_use_pc_ex => au_a_use_pc_ex,
      au_zero => au_zero,
      b_reg_0(31) => u_dp_n_28,
      b_reg_0(30) => u_dp_n_29,
      b_reg_0(29) => u_dp_n_30,
      b_reg_0(28) => u_dp_n_31,
      b_reg_0(27) => u_dp_n_32,
      b_reg_0(26) => u_dp_n_33,
      b_reg_0(25) => u_dp_n_34,
      b_reg_0(24) => u_dp_n_35,
      b_reg_0(23) => u_dp_n_36,
      b_reg_0(22) => u_dp_n_37,
      b_reg_0(21) => u_dp_n_38,
      b_reg_0(20) => u_dp_n_39,
      b_reg_0(19) => u_dp_n_40,
      b_reg_0(18) => u_dp_n_41,
      b_reg_0(17) => u_dp_n_42,
      b_reg_0(16) => u_dp_n_43,
      b_reg_0(15) => u_dp_n_44,
      b_reg_0(14) => u_dp_n_45,
      b_reg_0(13) => u_dp_n_46,
      b_reg_0(12) => u_dp_n_47,
      b_reg_0(11) => u_dp_n_48,
      b_reg_0(10) => u_dp_n_49,
      b_reg_0(9) => u_dp_n_50,
      b_reg_0(8) => u_dp_n_51,
      b_reg_0(7) => u_dp_n_52,
      b_reg_0(6) => u_dp_n_53,
      b_reg_0(5) => u_dp_n_54,
      b_reg_0(4) => u_dp_n_55,
      b_reg_0(3) => u_dp_n_56,
      b_reg_0(2) => u_dp_n_57,
      b_reg_0(1) => u_dp_n_58,
      b_reg_0(0) => u_dp_n_59,
      \biu_addr_31_29_reg_reg[31]\(31 downto 0) => \biu_addr_31_29_reg_reg[31]\(31 downto 0),
      biu_addr_non_au(30 downto 0) => biu_addr_non_au(31 downto 1),
      biu_commit => biu_commit,
      \biu_commit_au2__0\ => \biu_commit_au2__0\,
      biu_commit_au35_in => biu_commit_au35_in,
      biu_commit_non_au => biu_commit_non_au,
      biu_dreq => biu_dreq,
      biu_dsb => biu_dsb,
      \biu_rdata_reg[0]\ => u_dp_n_265,
      \biu_rdata_reg[15]\(7 downto 0) => \mem_r_data_u__0\(7 downto 0),
      \biu_rdata_reg[1]\ => u_dp_n_312,
      \biu_rdata_reg[2]\ => u_dp_n_313,
      \biu_rdata_reg[3]\ => u_dp_n_315,
      \biu_rdata_reg[4]\ => u_dp_n_316,
      \biu_rdata_reg[5]\ => u_dp_n_317,
      \biu_rdata_reg[6]\ => u_dp_n_318,
      \biu_rdata_reg[7]\ => u_dp_n_320,
      biu_rdy => biu_rdy,
      biu_wfault => biu_wfault,
      biu_write_reg_0 => dreq_wr_ex,
      c_flag => c_flag,
      c_flag_mux => c_flag_mux,
      c_flag_mux_reg => u_ctrl_n_75,
      c_flag_mux_reg_0 => u_ctrl_n_315,
      c_flag_wf => c_flag_wf,
      c_flag_wf_reg => u_ctrl_n_314,
      \core_req_state_1x_reg[0]\ => \core_req_state_1x_reg[0]\,
      dbg_wdata_sel_ex => dbg_wdata_sel_ex,
      \do_lsl__0\ => \u_mul_shft/u_shft/do_lsl__0\,
      dp_sbit_ctl_ex(0) => dp_sbit_ctl_ex(0),
      dreq_rd_ex => dreq_rd_ex,
      \en_itcm_core_reg[0]\ => \en_itcm_core_reg[0]\,
      \en_itcm_core_reg[1]\ => \en_itcm_core_reg[1]\,
      excpt_isb_de => excpt_isb_de,
      excpt_ret_fe1 => excpt_ret_fe1,
      fetch_internal_reg => \^fetch_internal\,
      first32_ex_reg_0 => first32_ex,
      first32_ex_reg_1(0) => first32_ex_reg(0),
      first_ex_phase_reg_0 => last_phase_ex,
      force_c_in_ex => force_c_in_ex,
      fptr_align => fptr_align,
      fptr_align_reg => u_dp_n_384,
      fptr_wdata => fptr_wdata,
      hdf_actv => hdf_actv,
      \hold_reg1_reg[15]\(7 downto 0) => mem_r_data_s(15 downto 8),
      \hold_reg1_reg[16]\ => u_ctrl_n_77,
      \hold_reg1_reg[31]\(31 downto 0) => hold_reg1(31 downto 0),
      \hold_reg1_reg[7]\(1 downto 0) => swz_ctl_ex(1 downto 0),
      \hold_reg2_reg[31]\(31) => u_ctrl_n_217,
      \hold_reg2_reg[31]\(30) => u_ctrl_n_218,
      \hold_reg2_reg[31]\(29) => u_ctrl_n_219,
      \hold_reg2_reg[31]\(28) => u_ctrl_n_220,
      \hold_reg2_reg[31]\(27) => u_ctrl_n_221,
      \hold_reg2_reg[31]\(26) => u_ctrl_n_222,
      \hold_reg2_reg[31]\(25) => u_ctrl_n_223,
      \hold_reg2_reg[31]\(24) => u_ctrl_n_224,
      \hold_reg2_reg[31]\(23) => u_ctrl_n_225,
      \hold_reg2_reg[31]\(22) => u_ctrl_n_226,
      \hold_reg2_reg[31]\(21) => u_ctrl_n_227,
      \hold_reg2_reg[31]\(20) => u_ctrl_n_228,
      \hold_reg2_reg[31]\(19) => u_ctrl_n_229,
      \hold_reg2_reg[31]\(18) => u_ctrl_n_230,
      \hold_reg2_reg[31]\(17) => u_ctrl_n_231,
      \hold_reg2_reg[31]\(16) => u_ctrl_n_232,
      \hold_reg2_reg[31]\(15) => u_ctrl_n_233,
      \hold_reg2_reg[31]\(14) => u_ctrl_n_234,
      \hold_reg2_reg[31]\(13) => u_ctrl_n_235,
      \hold_reg2_reg[31]\(12) => u_ctrl_n_236,
      \hold_reg2_reg[31]\(11) => u_ctrl_n_237,
      \hold_reg2_reg[31]\(10) => u_ctrl_n_238,
      \hold_reg2_reg[31]\(9) => u_ctrl_n_239,
      \hold_reg2_reg[31]\(8) => u_ctrl_n_240,
      \hold_reg2_reg[31]\(7) => u_ctrl_n_241,
      \hold_reg2_reg[31]\(6) => u_ctrl_n_242,
      \hold_reg2_reg[31]\(5) => u_ctrl_n_243,
      \hold_reg2_reg[31]\(4) => u_ctrl_n_244,
      \hold_reg2_reg[31]\(3) => u_ctrl_n_245,
      \hold_reg2_reg[31]\(2) => u_ctrl_n_246,
      \hold_reg2_reg[31]\(1) => u_ctrl_n_247,
      \hold_reg2_reg[31]\(0) => p_1_out(0),
      \hold_reg2_reg[31]_0\(0) => hold_reg20,
      \hold_reg2_reg[31]_1\(31 downto 0) => hold_reg2(31 downto 0),
      \hsize_1_0_reg[1]\(1 downto 0) => \hsize_1_0_reg[1]\(1 downto 0),
      i_active_sp_reg => u_ctrl_n_307,
      i_dbg_wdata_sel_ex_reg => u_ctrl_n_0,
      \i_haddr_q_reg[2]\ => \i_haddr_q_reg[2]\,
      \i_haddr_q_reg[2]_0\ => \i_haddr_q_reg[2]_0\,
      \i_haddr_q_reg[2]_1\ => \i_haddr_q_reg[2]_1\,
      \i_haddr_q_reg[2]_2\ => \i_haddr_q_reg[2]_2\,
      \i_haddr_q_reg[4]\(0) => \i_haddr_q_reg[4]\(0),
      \i_mcode_dec_reg[0]\ => excpt_ret_de,
      \i_mult_out_reg[15]__1\(15) => u_dp_n_357,
      \i_mult_out_reg[15]__1\(14) => u_dp_n_358,
      \i_mult_out_reg[15]__1\(13) => u_dp_n_359,
      \i_mult_out_reg[15]__1\(12) => u_dp_n_360,
      \i_mult_out_reg[15]__1\(11) => u_dp_n_361,
      \i_mult_out_reg[15]__1\(10) => u_dp_n_362,
      \i_mult_out_reg[15]__1\(9) => u_dp_n_363,
      \i_mult_out_reg[15]__1\(8) => u_dp_n_364,
      \i_mult_out_reg[15]__1\(7) => u_dp_n_365,
      \i_mult_out_reg[15]__1\(6) => u_dp_n_366,
      \i_mult_out_reg[15]__1\(5) => u_dp_n_367,
      \i_mult_out_reg[15]__1\(4) => u_dp_n_368,
      \i_mult_out_reg[15]__1\(3) => u_dp_n_369,
      \i_mult_out_reg[15]__1\(2) => u_dp_n_370,
      \i_mult_out_reg[15]__1\(1) => u_dp_n_371,
      \i_mult_out_reg[15]__1\(0) => u_dp_n_372,
      \i_pend_state_reg[1]\ => \i_pend_state_reg[1]\,
      \i_pend_state_reg[2]\ => nvic_excpt_taken,
      \i_pend_state_reg[2]_0\(2 downto 0) => \i_pend_state_reg[2]\(2 downto 0),
      \i_pend_state_reg[2]_1\(2 downto 0) => \i_pend_state_reg[2]_0\(2 downto 0),
      \i_pend_state_reg[3]\ => \i_pend_state_reg[3]\,
      \i_pend_state_reg[5]\ => \i_pend_state_reg[5]\,
      \i_psv_lvl_reg[1]\(0) => \i_psv_lvl_reg[1]\(0),
      \i_svc_lvl_reg[1]\ => \i_svc_lvl_reg[1]\,
      \i_tck_lvl_reg[1]\(0) => Q(0),
      \imm_held_reg[0]\ => \^imm_held_reg[0]\,
      int_actv => int_actv,
      int_fault_ex => int_fault_ex,
      int_fault_ex_reg => micro_code_de,
      int_prev(0) => int_prev(0),
      ireq_ldpc => ireq_ldpc,
      irq_lvl(0) => irq_lvl(0),
      last_instr_faulted_reg => instr_faulted,
      last_uncond_phase_ex_reg_0 => last_uncond_phase_ex_reg,
      load_fptr => load_fptr,
      load_xpsr_ex => \u_excpt/load_xpsr_ex\,
      load_xpsr_we => load_xpsr_we,
      lockup_pend_reg => lockup_pend_reg,
      ls_byte_ex => ls_byte_ex,
      ls_half_ex => ls_half_ex,
      \m_amt_ex2_reg[1]\ => u_ctrl_n_136,
      \m_amt_ex2_reg[2]\ => u_ctrl_n_137,
      \m_amt_ex2_reg[3]\ => u_ctrl_n_138,
      \m_amt_ex2_reg[4]\(4 downto 0) => \u_mul_shft/u_shft/m_amt\(4 downto 0),
      m_ext => \u_mul_shft/u_shft/m_ext\,
      m_ext_ex2_reg => u_dp_n_356,
      m_invert => \u_mul_shft/u_shft/m_invert\,
      \mcode_req__3\ => \mcode_req__3\,
      \mem_held_addr_reg[0]\ => u_dp_n_4,
      \mem_held_addr_reg[11]\(3) => u_ctrl_n_123,
      \mem_held_addr_reg[11]\(2) => u_ctrl_n_124,
      \mem_held_addr_reg[11]\(1) => u_ctrl_n_125,
      \mem_held_addr_reg[11]\(0) => u_ctrl_n_126,
      \mem_held_addr_reg[15]\(3) => u_ctrl_n_119,
      \mem_held_addr_reg[15]\(2) => u_ctrl_n_120,
      \mem_held_addr_reg[15]\(1) => u_ctrl_n_121,
      \mem_held_addr_reg[15]\(0) => u_ctrl_n_122,
      \mem_held_addr_reg[1]\ => u_dp_n_5,
      \mem_held_addr_reg[27]\(3) => u_ctrl_n_213,
      \mem_held_addr_reg[27]\(2) => u_ctrl_n_214,
      \mem_held_addr_reg[27]\(1) => u_ctrl_n_215,
      \mem_held_addr_reg[27]\(0) => u_ctrl_n_216,
      \mem_held_addr_reg[31]\(11 downto 8) => \^o\(3 downto 0),
      \mem_held_addr_reg[31]\(7) => u_ctrl_n_256,
      \mem_held_addr_reg[31]\(6) => u_ctrl_n_257,
      \mem_held_addr_reg[31]\(5) => u_ctrl_n_258,
      \mem_held_addr_reg[31]\(4) => u_ctrl_n_259,
      \mem_held_addr_reg[31]\(3) => u_ctrl_n_260,
      \mem_held_addr_reg[31]\(2) => u_ctrl_n_261,
      \mem_held_addr_reg[31]\(1) => u_ctrl_n_262,
      \mem_held_addr_reg[31]\(0) => u_ctrl_n_263,
      \mem_held_addr_reg[7]\(3) => u_ctrl_n_127,
      \mem_held_addr_reg[7]\(2) => u_ctrl_n_128,
      \mem_held_addr_reg[7]\(1) => u_ctrl_n_129,
      \mem_held_addr_reg[7]\(0) => u_ctrl_n_130,
      mem_r_data_sign => mem_r_data_sign,
      mem_r_data_u(15 downto 0) => mem_r_data_u(31 downto 16),
      mem_w_data(7 downto 0) => mem_w_data(31 downto 24),
      mult_out(15 downto 0) => mult_out(31 downto 16),
      n_flag => n_flag,
      nmi_actv => nmi_actv,
      non_tcm_xn_au => non_tcm_xn_au,
      not_itcm_au0 => \^not_itcm_au0\,
      nvic_excpt_pend => nvic_excpt_pend,
      nvic_excpt_ret_taken => nvic_excpt_ret_taken,
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nvic_primask => nvic_primask,
      nxt_dtcm_sel => \u_mem_ctl/nxt_dtcm_sel\,
      nxt_fetch_internal => nxt_fetch_internal,
      nxt_instr_faulted => nxt_instr_faulted,
      nxt_int_rack => nxt_int_rack,
      nxt_irack => \u_mem_ctl/nxt_irack\,
      nxt_itcm_sel => \u_mem_ctl/nxt_itcm_sel\,
      nxt_w_u_fault => \u_mem_ctl/nxt_w_u_fault\,
      nxt_z_flag_mux => nxt_z_flag_mux,
      p_0_in1_in(6 downto 0) => p_0_in1_in(6 downto 0),
      \p_0_in__0\(0) => \p_0_in__0\(7),
      p_1_in(0) => p_1_in(7),
      p_1_in2_in(31 downto 0) => p_1_in2_in(31 downto 0),
      \p_1_in__0\(6 downto 0) => \p_1_in__0\(6 downto 0),
      p_2_in(0) => p_2_in(7),
      \p_2_in__0\(5 downto 1) => \p_2_in__0\(6 downto 2),
      \p_2_in__0\(0) => \p_2_in__0\(0),
      \pc_ex_reg[6]_0\ => \^pc_ex_reg[6]\,
      pc_mask1_ex => pc_mask1_ex,
      pc_read_ex(0) => pc_read_ex(1),
      \pc_reg[29]\ => u_dp_n_81,
      \pc_reg[31]\(30 downto 1) => p_0_in(31 downto 2),
      \pc_reg[31]\(0) => pre_fetch_addr_1,
      \pc_reg[31]_0\(30) => u_dp_n_82,
      \pc_reg[31]_0\(29) => u_dp_n_83,
      \pc_reg[31]_0\(28) => u_dp_n_84,
      \pc_reg[31]_0\(27) => u_dp_n_85,
      \pc_reg[31]_0\(26) => u_dp_n_86,
      \pc_reg[31]_0\(25) => u_dp_n_87,
      \pc_reg[31]_0\(24) => u_dp_n_88,
      \pc_reg[31]_0\(23) => u_dp_n_89,
      \pc_reg[31]_0\(22) => u_dp_n_90,
      \pc_reg[31]_0\(21) => u_dp_n_91,
      \pc_reg[31]_0\(20) => u_dp_n_92,
      \pc_reg[31]_0\(19) => u_dp_n_93,
      \pc_reg[31]_0\(18) => u_dp_n_94,
      \pc_reg[31]_0\(17) => u_dp_n_95,
      \pc_reg[31]_0\(16) => u_dp_n_96,
      \pc_reg[31]_0\(15) => u_dp_n_97,
      \pc_reg[31]_0\(14) => u_dp_n_98,
      \pc_reg[31]_0\(13) => u_dp_n_99,
      \pc_reg[31]_0\(12) => u_dp_n_100,
      \pc_reg[31]_0\(11) => u_dp_n_101,
      \pc_reg[31]_0\(10) => u_dp_n_102,
      \pc_reg[31]_0\(9) => u_dp_n_103,
      \pc_reg[31]_0\(8) => u_dp_n_104,
      \pc_reg[31]_0\(7) => u_dp_n_105,
      \pc_reg[31]_0\(6) => u_dp_n_106,
      \pc_reg[31]_0\(5) => u_dp_n_107,
      \pc_reg[31]_0\(4) => u_dp_n_108,
      \pc_reg[31]_0\(3) => u_dp_n_109,
      \pc_reg[31]_0\(2) => u_dp_n_110,
      \pc_reg[31]_0\(1) => u_dp_n_111,
      \pc_reg[31]_0\(0) => u_dp_n_112,
      \pc_reg[31]_1\ => u_dp_n_60,
      \pc_reg[31]_2\(30 downto 0) => au_in_a(31 downto 1),
      \pend_lvl_num_reg[4]\(4 downto 0) => \pend_lvl_num_reg[4]\(4 downto 0),
      pf_fault_fe => pf_fault_fe,
      \propagate_c__1\ => \u_mul_shft/u_shft/propagate_c__1\,
      r_amt4_ex2_reg => u_ctrl_n_139,
      r_hdf_actv => r_hdf_actv,
      \r_int_actv_lvl_reg[1]\(0) => \r_int_actv_lvl_reg[1]\(0),
      \r_int_actv_lvl_reg[1]_0\ => \r_int_actv_lvl_reg[1]_0\,
      \r_int_actv_lvl_reg[1]_1\ => \r_int_actv_lvl_reg[1]_1\,
      r_int_actv_reg => r_int_actv_reg(2),
      r_int_actv_reg_0 => r_int_actv_reg(1),
      r_int_actv_reg_1 => r_int_actv_reg(0),
      r_nmi_actv => r_nmi_actv,
      rd_mux_a_ex => rd_mux_a_ex,
      \reg_file_a_reg[0][0]\(0) => u_ctrl_n_334,
      \reg_file_a_reg[10][0]\(0) => u_ctrl_n_329,
      \reg_file_a_reg[11][0]\(0) => u_ctrl_n_324,
      \reg_file_a_reg[12][0]\(0) => u_ctrl_n_328,
      \reg_file_a_reg[13][0]\(0) => u_ctrl_n_325,
      \reg_file_a_reg[14][0]\(0) => u_ctrl_n_327,
      \reg_file_a_reg[15][0]\(0) => \u_r_bank/reg_file_a\,
      \reg_file_a_reg[1][0]\(0) => u_ctrl_n_319,
      \reg_file_a_reg[2][0]\(0) => u_ctrl_n_333,
      \reg_file_a_reg[3][0]\(0) => u_ctrl_n_320,
      \reg_file_a_reg[4][0]\(0) => u_ctrl_n_332,
      \reg_file_a_reg[5][0]\(0) => u_ctrl_n_321,
      \reg_file_a_reg[6][0]\(0) => u_ctrl_n_331,
      \reg_file_a_reg[7][0]\(0) => u_ctrl_n_322,
      \reg_file_a_reg[8][0]\(0) => u_ctrl_n_330,
      \reg_file_a_reg[9][0]\(0) => u_ctrl_n_323,
      \rf_mux_ctl_ex_reg[2]_0\ => u_dp_n_323,
      \rptr_a_ex_reg[3]_0\(3 downto 0) => nxt_rptr_a_ex(3 downto 0),
      \rptr_b_ex_reg[3]_0\(3 downto 0) => nxt_rptr_b_ex(3 downto 0),
      rst_fptr_align_ex => rst_fptr_align_ex,
      se_half_wb => se_half_wb,
      sel_wf_c => sel_wf_c,
      sel_wf_c_reg => u_ctrl_n_316,
      sel_wf_v => sel_wf_v,
      sel_wf_v_reg => u_ctrl_n_318,
      seq_fetch_addr(30 downto 0) => seq_fetch_addr(31 downto 1),
      sh_c_flag => sh_c_flag,
      shift_out(31 downto 0) => shift_out(31 downto 0),
      svc_lvl_0(0) => svc_lvl_0(0),
      swz_ctl0_ex(1 downto 0) => swz_ctl0_ex(1 downto 0),
      \tck_reload_reg[5]\ => \tck_reload_reg[5]\,
      u_fault => u_fault,
      \uhalf_instr_reg[15]\(15 downto 0) => instr_fe(15 downto 0),
      update_fptr_align0 => update_fptr_align0,
      update_n_ex => update_n_ex,
      update_v_ex => update_v_ex,
      use_c_flag_ex => use_c_flag_ex,
      use_dp_ipsr_reg => use_dp_ipsr_reg,
      use_imm_ex => use_imm_ex,
      use_imm_ex_reg_0 => u_dp_n_27,
      v_flag => v_flag,
      v_flag_au_reg(0) => \u_alu_dec/au_in_b\(31),
      v_flag_wf => v_flag_wf,
      v_flag_wf_reg => u_ctrl_n_317,
      w_enable_ex => w_enable_ex,
      \wdata_mux_ctl_ex_reg[0]_0\ => hold_reg2_mask,
      wptr_ex(3 downto 0) => wptr_ex(3 downto 0),
      write_buffer0 => write_buffer0,
      write_flags_ex => write_flags_ex,
      \z_27_20__6\ => \u_alu_dec/z_27_20__6\,
      z_flag => z_flag,
      z_flag_mux_ctl_ex(1 downto 0) => z_flag_mux_ctl_ex(1 downto 0),
      ze_half_wb => ze_half_wb,
      zero_a_ex => zero_a_ex
    );
u_dp: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dp
     port map (
      D(27 downto 24) => \^o\(3 downto 0),
      D(23) => u_ctrl_n_213,
      D(22) => u_ctrl_n_214,
      D(21) => u_ctrl_n_215,
      D(20) => u_ctrl_n_216,
      D(19) => u_ctrl_n_256,
      D(18) => u_ctrl_n_257,
      D(17) => u_ctrl_n_258,
      D(16) => u_ctrl_n_259,
      D(15) => u_ctrl_n_260,
      D(14) => u_ctrl_n_261,
      D(13) => u_ctrl_n_262,
      D(12) => u_ctrl_n_263,
      D(11) => u_ctrl_n_119,
      D(10) => u_ctrl_n_120,
      D(9) => u_ctrl_n_121,
      D(8) => u_ctrl_n_122,
      D(7) => u_ctrl_n_123,
      D(6) => u_ctrl_n_124,
      D(5) => u_ctrl_n_125,
      D(4) => u_ctrl_n_126,
      D(3) => u_ctrl_n_127,
      D(2) => u_ctrl_n_128,
      D(1) => u_ctrl_n_129,
      D(0) => u_ctrl_n_130,
      DI(0) => carry_in_ex,
      DTCMBYTEWR(3 downto 0) => DTCMBYTEWR(3 downto 0),
      E(0) => \u_r_bank/reg_file_a\,
      HCLK => HCLK,
      ITCMBYTEWR(3 downto 0) => ITCMBYTEWR(3 downto 0),
      O(3) => u_ctrl_n_37,
      O(2) => u_ctrl_n_38,
      O(1) => u_ctrl_n_39,
      O(0) => u_ctrl_n_40,
      Q(30) => u_dp_n_82,
      Q(29) => u_dp_n_83,
      Q(28) => u_dp_n_84,
      Q(27) => u_dp_n_85,
      Q(26) => u_dp_n_86,
      Q(25) => u_dp_n_87,
      Q(24) => u_dp_n_88,
      Q(23) => u_dp_n_89,
      Q(22) => u_dp_n_90,
      Q(21) => u_dp_n_91,
      Q(20) => u_dp_n_92,
      Q(19) => u_dp_n_93,
      Q(18) => u_dp_n_94,
      Q(17) => u_dp_n_95,
      Q(16) => u_dp_n_96,
      Q(15) => u_dp_n_97,
      Q(14) => u_dp_n_98,
      Q(13) => u_dp_n_99,
      Q(12) => u_dp_n_100,
      Q(11) => u_dp_n_101,
      Q(10) => u_dp_n_102,
      Q(9) => u_dp_n_103,
      Q(8) => u_dp_n_104,
      Q(7) => u_dp_n_105,
      Q(6) => u_dp_n_106,
      Q(5) => u_dp_n_107,
      Q(4) => u_dp_n_108,
      Q(3) => u_dp_n_109,
      Q(2) => u_dp_n_110,
      Q(1) => u_dp_n_111,
      Q(0) => u_dp_n_112,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => u_ctrl_n_0,
      SYSRESETn_1 => \^imm_held_reg[0]\,
      SYSRESETn_2 => SYSRESETn_0,
      SYSRESETn_3 => SYSRESETn_1,
      SYSRESETn_4 => \^pc_ex_reg[6]\,
      a_reg_0(30 downto 2) => a_reg_0(31 downto 3),
      a_reg_0(1 downto 0) => a_reg_0(1 downto 0),
      a_reg_mask0 => a_reg_mask0,
      au_a_use_pc_ex => au_a_use_pc_ex,
      au_zero => au_zero,
      b_reg_0(31) => u_dp_n_28,
      b_reg_0(30) => u_dp_n_29,
      b_reg_0(29) => u_dp_n_30,
      b_reg_0(28) => u_dp_n_31,
      b_reg_0(27) => u_dp_n_32,
      b_reg_0(26) => u_dp_n_33,
      b_reg_0(25) => u_dp_n_34,
      b_reg_0(24) => u_dp_n_35,
      b_reg_0(23) => u_dp_n_36,
      b_reg_0(22) => u_dp_n_37,
      b_reg_0(21) => u_dp_n_38,
      b_reg_0(20) => u_dp_n_39,
      b_reg_0(19) => u_dp_n_40,
      b_reg_0(18) => u_dp_n_41,
      b_reg_0(17) => u_dp_n_42,
      b_reg_0(16) => u_dp_n_43,
      b_reg_0(15) => u_dp_n_44,
      b_reg_0(14) => u_dp_n_45,
      b_reg_0(13) => u_dp_n_46,
      b_reg_0(12) => u_dp_n_47,
      b_reg_0(11) => u_dp_n_48,
      b_reg_0(10) => u_dp_n_49,
      b_reg_0(9) => u_dp_n_50,
      b_reg_0(8) => u_dp_n_51,
      b_reg_0(7) => u_dp_n_52,
      b_reg_0(6) => u_dp_n_53,
      b_reg_0(5) => u_dp_n_54,
      b_reg_0(4) => u_dp_n_55,
      b_reg_0(3) => u_dp_n_56,
      b_reg_0(2) => u_dp_n_57,
      b_reg_0(1) => u_dp_n_58,
      b_reg_0(0) => u_dp_n_59,
      \biu_addr_31_29_reg_reg[31]\(31 downto 0) => hold_reg1(31 downto 0),
      biu_addr_non_au(30 downto 0) => biu_addr_non_au(31 downto 1),
      biu_commit_non_au => biu_commit_non_au,
      biu_drack => biu_drack,
      \biu_rdata_reg[31]\(31 downto 0) => \biu_rdata_reg[31]\(31 downto 0),
      biu_rdy => biu_rdy,
      biu_rfault => biu_rfault,
      biu_write_reg => \^biu_write\,
      c_flag => c_flag,
      c_flag_mux => c_flag_mux,
      c_flag_mux_reg_0 => u_ctrl_n_315,
      c_flag_wf => c_flag_wf,
      dbg_wdata_sel_ex => dbg_wdata_sel_ex,
      \do_lsl__0\ => \u_mul_shft/u_shft/do_lsl__0\,
      doutA(31 downto 0) => doutA(31 downto 0),
      dp_sbit_ctl_ex(0) => dp_sbit_ctl_ex(0),
      drack_reg => u_dp_n_1,
      dreq_rd_ex => dreq_rd_ex,
      dreq_wr_ex_reg => dreq_wr_ex_reg,
      dtcm_sel_reg => u_dp_n_60,
      en_itcm_core(1 downto 0) => en_itcm_core(1 downto 0),
      excpt_ret_de_reg => u_dp_n_81,
      excpt_ret_fe1 => excpt_ret_fe1,
      first_ex_phase_reg(30 downto 1) => p_0_in(31 downto 2),
      first_ex_phase_reg(0) => pre_fetch_addr_1,
      force_c_in_ex => force_c_in_ex,
      fptr_align => fptr_align,
      fptr_align_reg => u_dp_n_384,
      fptr_wdata => fptr_wdata,
      \genblk3[1].ram_block_reg_0_1\ => u_dp_n_4,
      \genblk3[1].ram_block_reg_0_1_0\ => u_dp_n_5,
      \genblk3[1].ram_block_reg_3_1\(31 downto 0) => \genblk3[1].ram_block_reg_3_1\(31 downto 0),
      \hold_reg1_reg[0]_0\ => u_dp_n_265,
      \hold_reg1_reg[1]_0\ => u_dp_n_312,
      \hold_reg1_reg[2]_0\ => u_dp_n_313,
      \hold_reg1_reg[3]_0\ => u_dp_n_315,
      \hold_reg1_reg[4]_0\ => u_dp_n_316,
      \hold_reg1_reg[5]_0\ => u_dp_n_317,
      \hold_reg1_reg[6]_0\ => u_dp_n_318,
      \hold_reg1_reg[7]_0\(7 downto 0) => \mem_r_data_u__0\(7 downto 0),
      \hold_reg1_reg[7]_1\ => u_dp_n_320,
      i_active_sp_reg => u_dp_n_356,
      \imm_ex_reg[0]\(0) => imm_ex(0),
      \imm_ex_reg[1]\ => u_ctrl_n_137,
      \imm_ex_reg[4]\ => u_ctrl_n_139,
      invert_b_ex_reg(0) => \u_alu_dec/au_in_b\(31),
      irack => \^irack\,
      ireq_ldpc => ireq_ldpc,
      last_uncond_phase_ex_reg(3 downto 0) => nxt_rptr_a_ex(3 downto 0),
      ldm_base_load_reg(0) => hold_reg20,
      load_fptr => load_fptr,
      load_xpsr_ex => \u_excpt/load_xpsr_ex\,
      load_xpsr_we => load_xpsr_we,
      locked_up_reg(0) => update_pc,
      ls_byte_ex => ls_byte_ex,
      ls_half_ex => ls_half_ex,
      m_ext => \u_mul_shft/u_shft/m_ext\,
      m_invert => \u_mul_shft/u_shft/m_invert\,
      m_invert_ex2_reg => u_dp_n_27,
      \mem_held_addr_reg[1]_0\ => u_ctrl_n_77,
      mem_r_data_sign => mem_r_data_sign,
      mem_r_data_u(15 downto 0) => mem_r_data_u(31 downto 16),
      mem_w_data(7 downto 0) => mem_w_data(31 downto 24),
      mult_out(15 downto 0) => mult_out(31 downto 16),
      n_flag => n_flag,
      not_itcm_au0 => \^not_itcm_au0\,
      nxt_dtcm_sel => \u_mem_ctl/nxt_dtcm_sel\,
      nxt_dwack => nxt_dwack,
      nxt_irack => \u_mem_ctl/nxt_irack\,
      nxt_itcm_sel => \u_mem_ctl/nxt_itcm_sel\,
      nxt_mult_out0_carry_i_7 => nxt_mult_out0_carry_i_7,
      nxt_mult_out0_carry_i_8 => nxt_mult_out0_carry_i_8,
      nxt_rptr_b_ex(3 downto 0) => nxt_rptr_b_ex(3 downto 0),
      nxt_w_u_fault => \u_mem_ctl/nxt_w_u_fault\,
      nxt_z_flag_mux => nxt_z_flag_mux,
      p_0_in1_in(6 downto 0) => p_0_in1_in(6 downto 0),
      \p_0_in__0\(0) => \p_0_in__0\(7),
      p_1_in(0) => p_1_in(7),
      \p_1_in__0\(6 downto 0) => \p_1_in__0\(6 downto 0),
      p_2_in(0) => p_2_in(7),
      \p_2_in__0\(5 downto 1) => \p_2_in__0\(6 downto 2),
      \p_2_in__0\(0) => \p_2_in__0\(0),
      pc_mask1_ex => pc_mask1_ex,
      pc_read_ex(0) => pc_read_ex(1),
      \pc_reg[31]_0\(31) => u_ctrl_n_217,
      \pc_reg[31]_0\(30) => u_ctrl_n_218,
      \pc_reg[31]_0\(29) => u_ctrl_n_219,
      \pc_reg[31]_0\(28) => u_ctrl_n_220,
      \pc_reg[31]_0\(27) => u_ctrl_n_221,
      \pc_reg[31]_0\(26) => u_ctrl_n_222,
      \pc_reg[31]_0\(25) => u_ctrl_n_223,
      \pc_reg[31]_0\(24) => u_ctrl_n_224,
      \pc_reg[31]_0\(23) => u_ctrl_n_225,
      \pc_reg[31]_0\(22) => u_ctrl_n_226,
      \pc_reg[31]_0\(21) => u_ctrl_n_227,
      \pc_reg[31]_0\(20) => u_ctrl_n_228,
      \pc_reg[31]_0\(19) => u_ctrl_n_229,
      \pc_reg[31]_0\(18) => u_ctrl_n_230,
      \pc_reg[31]_0\(17) => u_ctrl_n_231,
      \pc_reg[31]_0\(16) => u_ctrl_n_232,
      \pc_reg[31]_0\(15) => u_ctrl_n_233,
      \pc_reg[31]_0\(14) => u_ctrl_n_234,
      \pc_reg[31]_0\(13) => u_ctrl_n_235,
      \pc_reg[31]_0\(12) => u_ctrl_n_236,
      \pc_reg[31]_0\(11) => u_ctrl_n_237,
      \pc_reg[31]_0\(10) => u_ctrl_n_238,
      \pc_reg[31]_0\(9) => u_ctrl_n_239,
      \pc_reg[31]_0\(8) => u_ctrl_n_240,
      \pc_reg[31]_0\(7) => u_ctrl_n_241,
      \pc_reg[31]_0\(6) => u_ctrl_n_242,
      \pc_reg[31]_0\(5) => u_ctrl_n_243,
      \pc_reg[31]_0\(4) => u_ctrl_n_244,
      \pc_reg[31]_0\(3) => u_ctrl_n_245,
      \pc_reg[31]_0\(2) => u_ctrl_n_246,
      \pc_reg[31]_0\(1) => u_ctrl_n_247,
      \pc_reg[31]_0\(0) => p_1_out(0),
      pre_update_c_ex_reg => u_ctrl_n_316,
      pre_update_c_ex_reg_0 => u_ctrl_n_314,
      pre_update_v_ex_reg => u_ctrl_n_318,
      pre_update_v_ex_reg_0 => u_ctrl_n_317,
      \propagate_c__1\ => \u_mul_shft/u_shft/propagate_c__1\,
      r_amt4_ex2_reg => r_amt4_ex2_reg,
      rd_mux_a_ex => rd_mux_a_ex,
      \reg_file_a_reg[15][15]\(15) => u_dp_n_357,
      \reg_file_a_reg[15][15]\(14) => u_dp_n_358,
      \reg_file_a_reg[15][15]\(13) => u_dp_n_359,
      \reg_file_a_reg[15][15]\(12) => u_dp_n_360,
      \reg_file_a_reg[15][15]\(11) => u_dp_n_361,
      \reg_file_a_reg[15][15]\(10) => u_dp_n_362,
      \reg_file_a_reg[15][15]\(9) => u_dp_n_363,
      \reg_file_a_reg[15][15]\(8) => u_dp_n_364,
      \reg_file_a_reg[15][15]\(7) => u_dp_n_365,
      \reg_file_a_reg[15][15]\(6) => u_dp_n_366,
      \reg_file_a_reg[15][15]\(5) => u_dp_n_367,
      \reg_file_a_reg[15][15]\(4) => u_dp_n_368,
      \reg_file_a_reg[15][15]\(3) => u_dp_n_369,
      \reg_file_a_reg[15][15]\(2) => u_dp_n_370,
      \reg_file_a_reg[15][15]\(1) => u_dp_n_371,
      \reg_file_a_reg[15][15]\(0) => u_dp_n_372,
      \rf0_mux_ctl_ex_reg[0]\ => u_ctrl_n_307,
      rf_wdata(31) => u_ctrl_n_41,
      rf_wdata(30) => u_ctrl_n_42,
      rf_wdata(29) => u_ctrl_n_43,
      rf_wdata(28) => u_ctrl_n_44,
      rf_wdata(27) => u_ctrl_n_45,
      rf_wdata(26) => u_ctrl_n_46,
      rf_wdata(25) => u_ctrl_n_47,
      rf_wdata(24) => u_ctrl_n_48,
      rf_wdata(23) => u_ctrl_n_49,
      rf_wdata(22) => u_ctrl_n_50,
      rf_wdata(21) => u_ctrl_n_51,
      rf_wdata(20) => u_ctrl_n_52,
      rf_wdata(19) => u_ctrl_n_53,
      rf_wdata(18) => u_ctrl_n_54,
      rf_wdata(17) => u_ctrl_n_55,
      rf_wdata(16) => u_ctrl_n_56,
      rf_wdata(15) => u_ctrl_n_57,
      rf_wdata(14) => u_ctrl_n_58,
      rf_wdata(13) => u_ctrl_n_59,
      rf_wdata(12) => u_ctrl_n_60,
      rf_wdata(11) => u_ctrl_n_61,
      rf_wdata(10) => u_ctrl_n_62,
      rf_wdata(9) => u_ctrl_n_63,
      rf_wdata(8) => u_ctrl_n_64,
      rf_wdata(7) => u_ctrl_n_65,
      rf_wdata(6) => u_ctrl_n_66,
      rf_wdata(5) => u_ctrl_n_67,
      rf_wdata(4) => u_ctrl_n_68,
      rf_wdata(3) => u_ctrl_n_69,
      rf_wdata(2) => u_ctrl_n_70,
      rf_wdata(1) => u_ctrl_n_71,
      rf_wdata(0) => u_ctrl_n_72,
      rst_fptr_align_ex_reg(0) => rst_fptr_align_ex_reg(0),
      se_byte_wb_reg(7 downto 0) => mem_r_data_s(15 downto 8),
      se_half_wb => se_half_wb,
      sel_wf_c => sel_wf_c,
      sel_wf_v => sel_wf_v,
      seq_fetch_addr(30 downto 0) => seq_fetch_addr(31 downto 1),
      sh_c_flag => sh_c_flag,
      \shift_op_reg[0]\(4 downto 0) => \u_mul_shft/u_shft/m_amt\(4 downto 0),
      \shift_op_reg[1]\ => u_ctrl_n_138,
      \shift_op_reg[1]_0\ => u_ctrl_n_136,
      shift_out(31 downto 0) => shift_out(31 downto 0),
      swz_ctl0_ex(1 downto 0) => swz_ctl0_ex(1 downto 0),
      \swz_ctl_ex_reg[1]\(1 downto 0) => swz_ctl_ex(1 downto 0),
      update_fptr_align0 => update_fptr_align0,
      update_n_ex => update_n_ex,
      update_v_ex => update_v_ex,
      use_c_flag_ex => use_c_flag_ex,
      use_imm_ex => use_imm_ex,
      use_imm_ex_reg => u_ctrl_n_75,
      v_flag => v_flag,
      v_flag_au_reg_0(30 downto 0) => au_in_a(31 downto 1),
      v_flag_wf => v_flag_wf,
      w_enable_ex => w_enable_ex,
      \wdata_reg[31]\(31 downto 0) => hold_reg2(31 downto 0),
      wptr_ex(3 downto 0) => wptr_ex(3 downto 0),
      \wptr_ex_reg[0]\(0) => u_ctrl_n_333,
      \wptr_ex_reg[1]\(0) => u_ctrl_n_327,
      \wptr_ex_reg[1]_0\(0) => u_ctrl_n_324,
      \wptr_ex_reg[1]_1\(0) => u_ctrl_n_330,
      \wptr_ex_reg[1]_2\(0) => u_ctrl_n_322,
      \wptr_ex_reg[1]_3\(0) => u_ctrl_n_332,
      \wptr_ex_reg[1]_4\(0) => u_ctrl_n_320,
      \wptr_ex_reg[1]_5\(0) => u_ctrl_n_319,
      \wptr_ex_reg[1]_6\(0) => u_ctrl_n_334,
      \wptr_ex_reg[2]\(0) => u_ctrl_n_328,
      \wptr_ex_reg[2]_0\(0) => u_ctrl_n_331,
      \wptr_ex_reg[2]_1\(0) => u_ctrl_n_321,
      \wptr_ex_reg[3]\(0) => u_ctrl_n_325,
      \wptr_ex_reg[3]_0\(0) => u_ctrl_n_329,
      \wptr_ex_reg[3]_1\(0) => u_ctrl_n_323,
      write_flags_ex => write_flags_ex,
      \z_27_20__6\ => \u_alu_dec/z_27_20__6\,
      z_flag => z_flag,
      z_flag_mux_ctl_ex(1 downto 0) => z_flag_mux_ctl_ex(1 downto 0),
      z_flag_mux_reg_0 => u_dp_n_323,
      ze_half_wb => ze_half_wb,
      zero_a_ex => zero_a_ex
    );
u_fetch: entity work.design_1_CORTEXM1_AXI_0_0_cm1_fetch
     port map (
      E(0) => E(0),
      HCLK => HCLK,
      SYSRESETn => u_ctrl_n_0,
      SYSRESETn_0 => \^imm_held_reg[0]\,
      biu_commit_reg => biu_commit_reg,
      biu_irack => biu_irack,
      \biu_rdata_reg[31]\(15 downto 0) => \biu_rdata_reg[31]_0\(15 downto 0),
      biu_rdy => biu_rdy,
      fetch_internal => \^fetch_internal\,
      first_ex_phase_reg(0) => pre_fetch_addr_1,
      \held_instr0_reg[15]\(15 downto 0) => instr_fe(15 downto 0),
      hi_pre_fetch_addr => hi_pre_fetch_addr,
      irack => \^irack\,
      nxt_fetch_internal => nxt_fetch_internal,
      nxt_int_rack => nxt_int_rack,
      rdata_fe(15 downto 0) => rdata_fe(15 downto 0),
      write_buffer0 => write_buffer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_CortexM1Dbg is
  port (
    \HWDATA_reg[0]\ : out STD_LOGIC;
    r_amt4_ex2_reg : out STD_LOGIC;
    \pc_ex_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWriteNxt : out STD_LOGIC;
    \iWSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    NewAddr : out STD_LOGIC;
    ReadXfer0 : out STD_LOGIC;
    \APROT_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKUP : out STD_LOGIC;
    SYSRESETREQ : out STD_LOGIC;
    HTRANS : out STD_LOGIC_VECTOR ( 0 to 0 );
    HWDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in2_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ITCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DTCMBYTEWR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    HCLK : in STD_LOGIC;
    NMI : in STD_LOGIC;
    IRQ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYSRESETn : in STD_LOGIC;
    WREADY : in STD_LOGIC;
    WLAST : in STD_LOGIC;
    HREADY : in STD_LOGIC;
    HReadyReg_reg : in STD_LOGIC;
    nxt_mult_out0_carry_i_7 : in STD_LOGIC;
    CFGITCMEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SYSRESETn_0 : in STD_LOGIC;
    HRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nxt_mult_out0_carry_i_8 : in STD_LOGIC;
    \genblk3[1].ram_block_reg_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_CortexM1Dbg : entity is "CortexM1Dbg";
end design_1_CORTEXM1_AXI_0_0_CortexM1Dbg;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_CortexM1Dbg is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal HADDRcore : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HADDRsysppb : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal HPROTcore : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HREADYdbgppb : STD_LOGIC;
  signal HSIZEcore : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HTRANScoreext : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^hwdata_reg[0]\ : STD_LOGIC;
  signal HWDATAcoreext : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HWRITEcore : STD_LOGIC;
  signal \^lockup\ : STD_LOGIC;
  signal \^sysresetreq\ : STD_LOGIC;
  signal ahb_rd_en : STD_LOGIC;
  signal biu_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal biu_commit : STD_LOGIC;
  signal biu_commit_reg : STD_LOGIC;
  signal biu_drack : STD_LOGIC;
  signal biu_dreq : STD_LOGIC;
  signal biu_dsb : STD_LOGIC;
  signal biu_irack : STD_LOGIC;
  signal biu_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal biu_rdy : STD_LOGIC;
  signal biu_rfault : STD_LOGIC;
  signal biu_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal biu_wfault : STD_LOGIC;
  signal biu_write : STD_LOGIC;
  signal cfgitcmen_sync2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dbg_tcm/ahb_rd_data\ : STD_LOGIC;
  signal \dbg_tcm/ahb_rd_en\ : STD_LOGIC;
  signal \dbg_tcm/p_20_in\ : STD_LOGIC;
  signal dreq_wr_ex : STD_LOGIC;
  signal dsel_ppb : STD_LOGIC;
  signal en_itcm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal en_itcm_core : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal en_itcm_wr : STD_LOGIC;
  signal fetch_internal : STD_LOGIC;
  signal haddrcore_reg : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal hdf_actv : STD_LOGIC;
  signal hi_pre_fetch_addr : STD_LOGIC;
  signal hold_reg2_mask : STD_LOGIC;
  signal hready_dap : STD_LOGIC;
  signal htrans_dap : STD_LOGIC_VECTOR ( 1 to 1 );
  signal i_ahb_wr_en_i_10_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_11_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_12_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_13_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_14_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_4_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_5_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_7_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_8_n_0 : STD_LOGIC;
  signal i_ahb_wr_en_i_9_n_0 : STD_LOGIC;
  signal i_haddr_q : STD_LOGIC_VECTOR ( 4 to 4 );
  signal int_actv : STD_LOGIC;
  signal int_actv_lvl : STD_LOGIC_VECTOR ( 1 to 1 );
  signal int_prev : STD_LOGIC_VECTOR ( 0 to 0 );
  signal irq_lvl : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal irq_pri_lvl_wr_en : STD_LOGIC;
  signal nmi_actv : STD_LOGIC;
  signal nvic_excpt_num : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal nvic_excpt_pend : STD_LOGIC;
  signal nvic_excpt_pend_num : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal nvic_excpt_ret_taken : STD_LOGIC;
  signal nvic_excpt_svc_valid : STD_LOGIC;
  signal nvic_excpt_taken : STD_LOGIC;
  signal nvic_primask : STD_LOGIC;
  signal nxt_ahb_rd_en : STD_LOGIC;
  signal nxt_ahb_wr_en : STD_LOGIC;
  signal nxt_biu_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nxt_en_itcm_dbg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal nxt_o_hrdata : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal nxt_pend_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_1_in2_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pend_hdf : STD_LOGIC;
  signal pend_nmi : STD_LOGIC;
  signal pend_sys : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal psv_lvl_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^r_amt4_ex2_reg\ : STD_LOGIC;
  signal rdata_fe : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_sync : STD_LOGIC;
  signal rst_fptr_align_ex : STD_LOGIC;
  signal svc_lvl_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tck_lvl_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal u_ahb_n_1 : STD_LOGIC;
  signal u_ahb_n_151 : STD_LOGIC;
  signal u_ahb_n_30 : STD_LOGIC;
  signal u_ahb_n_31 : STD_LOGIC;
  signal u_ahb_n_32 : STD_LOGIC;
  signal u_ahb_n_33 : STD_LOGIC;
  signal u_ahb_n_35 : STD_LOGIC;
  signal u_ahb_n_36 : STD_LOGIC;
  signal u_ahb_n_45 : STD_LOGIC;
  signal u_ahb_n_46 : STD_LOGIC;
  signal u_ahb_n_48 : STD_LOGIC;
  signal u_ahb_n_49 : STD_LOGIC;
  signal u_ahb_n_50 : STD_LOGIC;
  signal u_ahb_n_84 : STD_LOGIC;
  signal u_core_n_2 : STD_LOGIC;
  signal u_core_n_23 : STD_LOGIC;
  signal u_core_n_25 : STD_LOGIC;
  signal u_core_n_26 : STD_LOGIC;
  signal u_core_n_27 : STD_LOGIC;
  signal u_core_n_28 : STD_LOGIC;
  signal u_core_n_29 : STD_LOGIC;
  signal u_core_n_30 : STD_LOGIC;
  signal u_core_n_37 : STD_LOGIC;
  signal u_core_n_38 : STD_LOGIC;
  signal u_core_n_44 : STD_LOGIC;
  signal u_core_n_46 : STD_LOGIC;
  signal u_core_n_47 : STD_LOGIC;
  signal u_core_n_48 : STD_LOGIC;
  signal u_core_n_6 : STD_LOGIC;
  signal \u_ctrl/adv_de_to_ex\ : STD_LOGIC;
  signal \u_ctrl/excpt_isb_de\ : STD_LOGIC;
  signal \u_ctrl/excpt_ret_de\ : STD_LOGIC;
  signal \u_ctrl/first32_ex\ : STD_LOGIC;
  signal \u_ctrl/instr_faulted\ : STD_LOGIC;
  signal \u_ctrl/last_phase_ex\ : STD_LOGIC;
  signal \u_ctrl/micro_code_de\ : STD_LOGIC;
  signal \u_ctrl/pf_fault_fe\ : STD_LOGIC;
  signal \u_ctrl/u_excpt/int_fault_ex\ : STD_LOGIC;
  signal \u_ctrl/u_excpt/mcode_req__3\ : STD_LOGIC;
  signal \u_ctrl/u_excpt/nxt_instr_faulted\ : STD_LOGIC;
  signal u_dap_ahb_ap_n_2 : STD_LOGIC;
  signal u_dap_ahb_ap_n_3 : STD_LOGIC;
  signal \u_dp/non_tcm_xn_au\ : STD_LOGIC;
  signal \u_dp/u_alu_dec/biu_commit_au2__0\ : STD_LOGIC;
  signal \u_dp/u_alu_dec/biu_commit_au35_in\ : STD_LOGIC;
  signal \u_dp/u_alu_dec/not_itcm_au0\ : STD_LOGIC;
  signal \u_dp/u_mem_ctl/irack\ : STD_LOGIC;
  signal \u_dp/u_mem_ctl/nxt_dwack\ : STD_LOGIC;
  signal u_fault : STD_LOGIC;
  signal \u_fetch/buf_wr_en\ : STD_LOGIC;
  signal \u_main/r_hdf_actv\ : STD_LOGIC;
  signal \u_main/r_nmi_actv\ : STD_LOGIC;
  signal \u_matrix_dbg/dap_start\ : STD_LOGIC;
  signal u_matrix_n_0 : STD_LOGIC;
  signal u_matrix_n_3 : STD_LOGIC;
  signal u_matrix_n_38 : STD_LOGIC;
  signal u_matrix_n_4 : STD_LOGIC;
  signal \u_matrix_sys/core_hold\ : STD_LOGIC;
  signal \u_matrix_sys/dap_ext_dsel\ : STD_LOGIC;
  signal u_nvic_n_12 : STD_LOGIC;
  signal u_nvic_n_14 : STD_LOGIC;
  signal u_nvic_n_23 : STD_LOGIC;
  signal u_nvic_n_24 : STD_LOGIC;
  signal u_nvic_n_58 : STD_LOGIC;
  signal u_nvic_n_61 : STD_LOGIC;
  signal u_nvic_n_62 : STD_LOGIC;
  signal u_nvic_n_64 : STD_LOGIC;
  signal u_nvic_n_65 : STD_LOGIC;
  signal u_nvic_n_68 : STD_LOGIC;
  signal u_nvic_n_69 : STD_LOGIC;
  signal u_nvic_n_72 : STD_LOGIC;
begin
  ADDRARDADDR(12 downto 0) <= \^addrardaddr\(12 downto 0);
  \HWDATA_reg[0]\ <= \^hwdata_reg[0]\;
  LOCKUP <= \^lockup\;
  SYSRESETREQ <= \^sysresetreq\;
  p_1_in2_in(31 downto 0) <= \^p_1_in2_in\(31 downto 0);
  r_amt4_ex2_reg <= \^r_amt4_ex2_reg\;
i_ahb_wr_en_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => HADDRcore(16),
      I1 => haddrcore_reg(16),
      I2 => HADDRcore(17),
      I3 => \u_matrix_sys/core_hold\,
      I4 => haddrcore_reg(17),
      O => i_ahb_wr_en_i_10_n_0
    );
i_ahb_wr_en_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => haddrcore_reg(27),
      I1 => \u_matrix_sys/core_hold\,
      I2 => HADDRcore(27),
      I3 => haddrcore_reg(26),
      I4 => HADDRcore(26),
      I5 => i_ahb_wr_en_i_13_n_0,
      O => i_ahb_wr_en_i_11_n_0
    );
i_ahb_wr_en_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => haddrcore_reg(21),
      I1 => \u_matrix_sys/core_hold\,
      I2 => HADDRcore(21),
      I3 => haddrcore_reg(20),
      I4 => HADDRcore(20),
      I5 => i_ahb_wr_en_i_14_n_0,
      O => i_ahb_wr_en_i_12_n_0
    );
i_ahb_wr_en_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => HADDRcore(29),
      I1 => haddrcore_reg(29),
      I2 => HADDRcore(28),
      I3 => \u_matrix_sys/core_hold\,
      I4 => haddrcore_reg(28),
      O => i_ahb_wr_en_i_13_n_0
    );
i_ahb_wr_en_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => HADDRcore(22),
      I1 => haddrcore_reg(22),
      I2 => HADDRcore(23),
      I3 => \u_matrix_sys/core_hold\,
      I4 => haddrcore_reg(23),
      O => i_ahb_wr_en_i_14_n_0
    );
i_ahb_wr_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D000000000000"
    )
        port map (
      I0 => HADDRcore(18),
      I1 => \u_matrix_sys/core_hold\,
      I2 => haddrcore_reg(18),
      I3 => HADDRsysppb(19),
      I4 => i_ahb_wr_en_i_7_n_0,
      I5 => i_ahb_wr_en_i_8_n_0,
      O => i_ahb_wr_en_i_4_n_0
    );
i_ahb_wr_en_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => haddrcore_reg(12),
      I1 => \u_matrix_sys/core_hold\,
      I2 => HADDRcore(12),
      I3 => haddrcore_reg(13),
      I4 => HADDRcore(13),
      I5 => i_ahb_wr_en_i_9_n_0,
      O => i_ahb_wr_en_i_5_n_0
    );
i_ahb_wr_en_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => haddrcore_reg(15),
      I1 => \u_matrix_sys/core_hold\,
      I2 => HADDRcore(15),
      I3 => haddrcore_reg(14),
      I4 => HADDRcore(14),
      I5 => i_ahb_wr_en_i_10_n_0,
      O => i_ahb_wr_en_i_7_n_0
    );
i_ahb_wr_en_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => i_ahb_wr_en_i_11_n_0,
      I1 => haddrcore_reg(31),
      I2 => \u_matrix_sys/core_hold\,
      I3 => HADDRcore(31),
      I4 => haddrcore_reg(30),
      I5 => HADDRcore(30),
      O => i_ahb_wr_en_i_8_n_0
    );
i_ahb_wr_en_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => i_ahb_wr_en_i_12_n_0,
      I1 => haddrcore_reg(25),
      I2 => \u_matrix_sys/core_hold\,
      I3 => HADDRcore(25),
      I4 => haddrcore_reg(24),
      I5 => HADDRcore(24),
      O => i_ahb_wr_en_i_9_n_0
    );
u_ahb: entity work.design_1_CORTEXM1_AXI_0_0_cm1_ahb
     port map (
      D(31 downto 15) => biu_addr(31 downto 15),
      D(14 downto 2) => \^addrardaddr\(12 downto 0),
      D(1 downto 0) => biu_addr(1 downto 0),
      E(0) => u_ahb_n_45,
      HCLK => HCLK,
      HPROTcore(0) => HPROTcore(0),
      \HRDATA_reg[31]\(31 downto 0) => nxt_biu_rdata(31 downto 0),
      HReadyReg_reg => HReadyReg_reg,
      HTRANScoreext(0) => HTRANScoreext(1),
      HWDATA(31 downto 0) => HWDATA(31 downto 0),
      \HWDATA_reg[0]_0\ => \^hwdata_reg[0]\,
      HWRITEcore => HWRITEcore,
      O(2) => u_core_n_26,
      O(1) => u_core_n_27,
      O(0) => u_core_n_28,
      Q(1 downto 0) => cfgitcmen_sync2(1 downto 0),
      SYSRESETREQ => \^sysresetreq\,
      SYSRESETREQ_reg => u_ahb_n_36,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => u_core_n_6,
      SYSRESETn_1 => u_matrix_n_0,
      SYSRESETn_2 => u_core_n_2,
      adv_de_to_ex => \u_ctrl/adv_de_to_ex\,
      \ahb_addr_state_10_reg[0]_0\ => u_ahb_n_50,
      ahb_rd_en => ahb_rd_en,
      biu_commit => biu_commit,
      biu_commit_au35_in => \u_dp/u_alu_dec/biu_commit_au35_in\,
      biu_commit_reg => biu_commit_reg,
      biu_drack => biu_drack,
      biu_dreq => biu_dreq,
      biu_dsb => biu_dsb,
      biu_irack => biu_irack,
      biu_rdy => biu_rdy,
      biu_rfault => biu_rfault,
      biu_wfault => biu_wfault,
      biu_write => biu_write,
      biu_write_reg => u_core_n_30,
      biu_write_reg_0(1) => biu_size(1),
      biu_write_reg_0(0) => u_core_n_25,
      core_hold_reg => u_matrix_n_38,
      dap_ext_dsel => \u_matrix_sys/dap_ext_dsel\,
      doutA(31 downto 0) => doutA(31 downto 0),
      \dp_ipsr_7to2_reg[7]\ => u_core_n_46,
      drack_reg => u_ahb_n_46,
      dreq_wr_ex => dreq_wr_ex,
      dsel_ppb => dsel_ppb,
      en_itcm(0) => en_itcm(1),
      en_itcm_core(1 downto 0) => en_itcm_core(1 downto 0),
      \en_itcm_core_reg[0]\ => u_ahb_n_35,
      \en_itcm_core_reg[1]\ => u_ahb_n_33,
      \en_itcm_reg[0]\ => u_ahb_n_30,
      \en_itcm_reg[1]\ => u_ahb_n_1,
      en_itcm_wr => en_itcm_wr,
      excpt_isb_de => \u_ctrl/excpt_isb_de\,
      fetch_internal => fetch_internal,
      first32_ex => \u_ctrl/first32_ex\,
      \haddrcore_reg_reg[0]\ => u_ahb_n_84,
      \haddrcore_reg_reg[31]\(31 downto 0) => HADDRcore(31 downto 0),
      hi_pre_fetch_addr => hi_pre_fetch_addr,
      \hold_reg1_reg[31]\(0) => u_ahb_n_48,
      hold_reg2_mask => hold_reg2_mask,
      \hsizecore_reg_reg[1]\(1 downto 0) => HSIZEcore(1 downto 0),
      \htranscoreppb_reg_reg[1]\ => u_ahb_n_49,
      i_dbg_wdata_sel_de_reg => u_ahb_n_151,
      \i_haddr_q_reg[10]\ => u_nvic_n_14,
      \i_haddr_q_reg[2]\ => u_nvic_n_61,
      \i_haddr_q_reg[2]_0\ => u_nvic_n_69,
      \i_haddr_q_reg[5]\ => u_nvic_n_64,
      \i_irq_lvl_reg[0]\ => u_ahb_n_32,
      \i_irq_lvl_reg[1]\ => u_ahb_n_31,
      \i_pend_state_reg[3]\(0) => nxt_pend_state(3),
      \i_pend_state_reg[3]_0\(0) => pend_sys(3),
      \i_tck_lvl_reg[1]\(27 downto 26) => HWDATAcoreext(31 downto 30),
      \i_tck_lvl_reg[1]\(25 downto 24) => HWDATAcoreext(26 downto 25),
      \i_tck_lvl_reg[1]\(23 downto 0) => HWDATAcoreext(23 downto 0),
      \instr_de_reg[5]\ => u_core_n_23,
      instr_faulted => \u_ctrl/instr_faulted\,
      irack => \u_dp/u_mem_ctl/irack\,
      irq_lvl(1 downto 0) => irq_lvl(1 downto 0),
      irq_pri_lvl_wr_en => irq_pri_lvl_wr_en,
      last_phase_ex => \u_ctrl/last_phase_ex\,
      non_tcm_xn_au => \u_dp/non_tcm_xn_au\,
      nvic_excpt_taken => nvic_excpt_taken,
      nxt_dwack => \u_dp/u_mem_ctl/nxt_dwack\,
      nxt_en_itcm_dbg(0) => nxt_en_itcm_dbg(0),
      nxt_instr_faulted => \u_ctrl/u_excpt/nxt_instr_faulted\,
      p_1_in2_in(31 downto 0) => \^p_1_in2_in\(31 downto 0),
      pf_fault_fe => \u_ctrl/pf_fault_fe\,
      rdata_fe(15 downto 0) => rdata_fe(15 downto 0),
      reset_sync => reset_sync,
      rst_fptr_align_ex => rst_fptr_align_ex,
      u_fault => u_fault,
      \uhalf_instr_reg[0]\(0) => \u_fetch/buf_wr_en\,
      \uhalf_instr_reg[15]\(31 downto 0) => biu_rdata(31 downto 0),
      \uhalf_instr_reg[15]_0\(15 downto 0) => p_1_in(15 downto 0)
    );
u_core: entity work.design_1_CORTEXM1_AXI_0_0_cm1_core
     port map (
      D(1) => nxt_o_hrdata(5),
      D(0) => nxt_o_hrdata(2),
      DTCMBYTEWR(3 downto 0) => DTCMBYTEWR(3 downto 0),
      E(0) => \u_fetch/buf_wr_en\,
      HCLK => HCLK,
      \HRDATA_reg[3]\ => u_core_n_48,
      \HWDATA_reg[31]\(0) => HWDATAcoreext(31),
      ITCMBYTEWR(3 downto 0) => ITCMBYTEWR(3 downto 0),
      LOCKUP => \^lockup\,
      NMI => NMI,
      O(3) => u_core_n_26,
      O(2) => u_core_n_27,
      O(1) => u_core_n_28,
      O(0) => u_core_n_29,
      Q(0) => tck_lvl_0(1),
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => \^hwdata_reg[0]\,
      SYSRESETn_1 => u_matrix_n_0,
      adv_de_to_ex => \u_ctrl/adv_de_to_ex\,
      \biu_addr_31_29_reg_reg[31]\(31 downto 15) => biu_addr(31 downto 15),
      \biu_addr_31_29_reg_reg[31]\(14 downto 2) => \^addrardaddr\(12 downto 0),
      \biu_addr_31_29_reg_reg[31]\(1 downto 0) => biu_addr(1 downto 0),
      biu_commit => biu_commit,
      \biu_commit_au2__0\ => \u_dp/u_alu_dec/biu_commit_au2__0\,
      biu_commit_au35_in => \u_dp/u_alu_dec/biu_commit_au35_in\,
      biu_commit_reg => biu_commit_reg,
      biu_drack => biu_drack,
      biu_dreq => biu_dreq,
      biu_dsb => biu_dsb,
      biu_irack => biu_irack,
      \biu_rdata_reg[31]\(31 downto 0) => biu_rdata(31 downto 0),
      \biu_rdata_reg[31]_0\(15 downto 0) => p_1_in(15 downto 0),
      biu_rdy => biu_rdy,
      biu_rfault => biu_rfault,
      biu_wfault => biu_wfault,
      biu_write => biu_write,
      \core_req_state_1x_reg[0]\ => u_core_n_30,
      doutA(31 downto 0) => doutA(31 downto 0),
      dreq_wr_ex => dreq_wr_ex,
      dreq_wr_ex_reg => u_ahb_n_46,
      en_itcm_core(1 downto 0) => en_itcm_core(1 downto 0),
      \en_itcm_core_reg[0]\ => u_nvic_n_72,
      \en_itcm_core_reg[1]\ => u_core_n_23,
      excpt_isb_de => \u_ctrl/excpt_isb_de\,
      excpt_ret_de => \u_ctrl/excpt_ret_de\,
      fetch_internal => fetch_internal,
      first32_ex => \u_ctrl/first32_ex\,
      first32_ex_reg(0) => u_ahb_n_45,
      \genblk3[1].ram_block_reg_3_1\(31 downto 0) => \genblk3[1].ram_block_reg_3_1\(31 downto 0),
      hdf_actv => hdf_actv,
      hi_pre_fetch_addr => hi_pre_fetch_addr,
      hold_reg2_mask => hold_reg2_mask,
      \hsize_1_0_reg[1]\(1) => biu_size(1),
      \hsize_1_0_reg[1]\(0) => u_core_n_25,
      \i_haddr_q_reg[2]\ => u_nvic_n_12,
      \i_haddr_q_reg[2]_0\ => u_nvic_n_61,
      \i_haddr_q_reg[2]_1\ => u_nvic_n_65,
      \i_haddr_q_reg[2]_2\ => u_nvic_n_62,
      \i_haddr_q_reg[4]\(0) => i_haddr_q(4),
      \i_pend_state_reg[1]\ => u_core_n_44,
      \i_pend_state_reg[2]\(2 downto 0) => nxt_pend_state(2 downto 0),
      \i_pend_state_reg[2]_0\(2) => pend_sys(2),
      \i_pend_state_reg[2]_0\(1) => pend_hdf,
      \i_pend_state_reg[2]_0\(0) => pend_nmi,
      \i_pend_state_reg[3]\ => u_core_n_46,
      \i_pend_state_reg[5]\ => u_core_n_47,
      \i_psv_lvl_reg[1]\(0) => psv_lvl_0(1),
      \i_svc_lvl_reg[1]\ => u_nvic_n_24,
      \imm_held_reg[0]\ => u_core_n_2,
      instr_faulted => \u_ctrl/instr_faulted\,
      int_actv => int_actv,
      int_fault_ex => \u_ctrl/u_excpt/int_fault_ex\,
      int_prev(0) => int_prev(0),
      irack => \u_dp/u_mem_ctl/irack\,
      irq_lvl(0) => irq_lvl(1),
      last_phase_ex => \u_ctrl/last_phase_ex\,
      last_uncond_phase_ex_reg => u_ahb_n_151,
      lockup_pend_reg => u_nvic_n_68,
      \mcode_req__3\ => \u_ctrl/u_excpt/mcode_req__3\,
      micro_code_de => \u_ctrl/micro_code_de\,
      nmi_actv => nmi_actv,
      non_tcm_xn_au => \u_dp/non_tcm_xn_au\,
      not_itcm_au0 => \u_dp/u_alu_dec/not_itcm_au0\,
      nvic_excpt_pend => nvic_excpt_pend,
      nvic_excpt_ret_taken => nvic_excpt_ret_taken,
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nvic_excpt_taken => nvic_excpt_taken,
      nvic_primask => nvic_primask,
      nxt_dwack => \u_dp/u_mem_ctl/nxt_dwack\,
      nxt_instr_faulted => \u_ctrl/u_excpt/nxt_instr_faulted\,
      nxt_mult_out0_carry_i_7 => nxt_mult_out0_carry_i_7,
      nxt_mult_out0_carry_i_8 => nxt_mult_out0_carry_i_8,
      p_1_in2_in(31 downto 0) => \^p_1_in2_in\(31 downto 0),
      \pc_ex_reg[6]\ => \pc_ex_reg[6]\,
      \pend_lvl_num_reg[4]\(4 downto 1) => nvic_excpt_pend_num(4 downto 1),
      \pend_lvl_num_reg[4]\(0) => u_nvic_n_23,
      pf_fault_fe => \u_ctrl/pf_fault_fe\,
      r_amt4_ex2_reg => \^r_amt4_ex2_reg\,
      r_hdf_actv => \u_main/r_hdf_actv\,
      \r_int_actv_lvl_reg[1]\(0) => int_actv_lvl(1),
      \r_int_actv_lvl_reg[1]_0\ => u_core_n_37,
      \r_int_actv_lvl_reg[1]_1\ => u_core_n_38,
      r_int_actv_reg(2) => nvic_excpt_num(4),
      r_int_actv_reg(1 downto 0) => nvic_excpt_num(1 downto 0),
      r_nmi_actv => \u_main/r_nmi_actv\,
      rdata_fe(15 downto 0) => rdata_fe(15 downto 0),
      rst_fptr_align_ex => rst_fptr_align_ex,
      rst_fptr_align_ex_reg(0) => u_ahb_n_48,
      svc_lvl_0(0) => svc_lvl_0(1),
      \tck_reload_reg[5]\ => u_nvic_n_58,
      u_fault => u_fault,
      use_dp_ipsr_reg => u_core_n_6
    );
u_dap_ahb_ap: entity work.design_1_CORTEXM1_AXI_0_0_DAPAHBAP
     port map (
      HCLK => HCLK,
      SYSRESETn => u_matrix_n_0,
      dap_start => \u_matrix_dbg/dap_start\,
      \hprot_dap_reg_reg[1]\ => u_dap_ahb_ap_n_3,
      \hprot_dap_reg_reg[1]_0\ => u_matrix_n_3,
      hready_dap => hready_dap,
      \hsize_dap_reg_reg[1]\ => u_dap_ahb_ap_n_2,
      \hsize_dap_reg_reg[1]_0\ => u_matrix_n_4,
      htrans_dap(0) => htrans_dap(1)
    );
u_debug_sys: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dbg_sys
     port map (
      HCLK => HCLK,
      HREADYdbgppb => HREADYdbgppb,
      SYSRESETn => u_matrix_n_0,
      ahb_rd_en => \dbg_tcm/ahb_rd_en\,
      nxt_ahb_rd_en => \dbg_tcm/p_20_in\,
      p_0_in(0) => \dbg_tcm/ahb_rd_data\
    );
u_matrix: entity work.design_1_CORTEXM1_AXI_0_0_cm1_dbg_mtx
     port map (
      \ADDR_reg[1]\ => D(1),
      \APROT_reg[0]\ => u_matrix_n_3,
      \APROT_reg[2]\ => u_matrix_n_4,
      \APROT_reg[2]_0\(1 downto 0) => \APROT_reg[2]\(1 downto 0),
      \ASIZE_reg[1]\ => HSIZE(1),
      AWRITE_reg => AWriteNxt,
      D(30 downto 1) => D(31 downto 2),
      D(0) => D(0),
      E(0) => E(0),
      \HADDR_reg[18]\ => i_ahb_wr_en_i_4_n_0,
      \HADDR_reg[31]\(31 downto 0) => HADDRcore(31 downto 0),
      HADDRsysppb(10) => HADDRsysppb(19),
      HADDRsysppb(9 downto 0) => HADDRsysppb(11 downto 2),
      HCLK => HCLK,
      HPROTcore(0) => HPROTcore(0),
      HREADY => HREADY,
      HREADYdbgppb => HREADYdbgppb,
      HSIZE(0) => HSIZE(0),
      \HSIZEM_reg[1]\ => u_dap_ahb_ap_n_3,
      \HSIZEM_reg[1]_0\ => u_dap_ahb_ap_n_2,
      HTRANS(0) => HTRANS(0),
      HTRANScoreext(0) => HTRANScoreext(1),
      HWRITEcore => HWRITEcore,
      NewAddr => NewAddr,
      Q(18 downto 7) => haddrcore_reg(31 downto 20),
      Q(6 downto 0) => haddrcore_reg(18 downto 12),
      ReadXfer0 => ReadXfer0,
      SYSRESETn => SYSRESETn,
      WLAST => WLAST,
      WREADY => WREADY,
      \ahb_addr_state_0x_reg[0]\ => u_matrix_n_38,
      \ahb_addr_state_0x_reg[1]\ => u_ahb_n_84,
      \ahb_addr_state_10_reg[1]\ => u_ahb_n_49,
      ahb_rd_en => \dbg_tcm/ahb_rd_en\,
      ahb_rd_en_1 => ahb_rd_en,
      \biu_addr_31_29_reg_reg[30]\ => u_ahb_n_50,
      core_hold => \u_matrix_sys/core_hold\,
      dap_ext_dsel => \u_matrix_sys/dap_ext_dsel\,
      dap_start => \u_matrix_dbg/dap_start\,
      \haddrcore_reg_reg[12]\ => i_ahb_wr_en_i_5_n_0,
      hready_dap => hready_dap,
      \hsize_1_0_reg[1]\(1 downto 0) => HSIZEcore(1 downto 0),
      htrans_dap(0) => htrans_dap(1),
      \htranscoreppb_reg_reg[1]\ => u_matrix_n_0,
      \iWSTRB_reg[3]\(3 downto 0) => \iWSTRB_reg[3]\(3 downto 0),
      nxt_ahb_rd_en => \dbg_tcm/p_20_in\,
      nxt_ahb_rd_en_0 => nxt_ahb_rd_en,
      nxt_ahb_wr_en => nxt_ahb_wr_en,
      nxt_en_itcm_dbg(0) => nxt_en_itcm_dbg(0),
      p_0_in(0) => \dbg_tcm/ahb_rd_data\
    );
u_nvic: entity work.design_1_CORTEXM1_AXI_0_0_cm1_nvic
     port map (
      CFGITCMEN(1 downto 0) => CFGITCMEN(1 downto 0),
      D(1) => nxt_o_hrdata(5),
      D(0) => nxt_o_hrdata(2),
      HCLK => HCLK,
      HRDATA(31 downto 0) => HRDATA(31 downto 0),
      \HRDATA_reg[1]\ => u_nvic_n_12,
      \HRDATA_reg[23]\(0) => psv_lvl_0(1),
      \HRDATA_reg[24]\ => u_nvic_n_14,
      \HRDATA_reg[2]\ => u_nvic_n_65,
      \HRDATA_reg[5]\ => u_nvic_n_58,
      \HWDATA_reg[27]\(3 downto 0) => nxt_pend_state(3 downto 0),
      \HWDATA_reg[31]\(27 downto 26) => HWDATAcoreext(31 downto 30),
      \HWDATA_reg[31]\(25 downto 24) => HWDATAcoreext(26 downto 25),
      \HWDATA_reg[31]\(23 downto 0) => HWDATAcoreext(23 downto 0),
      \HWDATA_reg[6]\ => u_ahb_n_32,
      \HWDATA_reg[7]\ => u_ahb_n_31,
      IRQ(0) => IRQ(0),
      NMI => NMI,
      O(3) => u_core_n_26,
      O(2) => u_core_n_27,
      O(1) => u_core_n_28,
      O(0) => u_core_n_29,
      Q(0) => i_haddr_q(4),
      SYSRESETREQ => \^sysresetreq\,
      SYSRESETREQ_reg => u_nvic_n_69,
      SYSRESETREQ_reg_0 => u_ahb_n_36,
      SYSRESETn => u_core_n_6,
      SYSRESETn_0 => u_matrix_n_0,
      SYSRESETn_1 => \^hwdata_reg[0]\,
      SYSRESETn_2 => u_core_n_2,
      SYSRESETn_3 => \^r_amt4_ex2_reg\,
      SYSRESETn_4 => SYSRESETn_0,
      ahb_rd_en => ahb_rd_en,
      \biu_commit_au2__0\ => \u_dp/u_alu_dec/biu_commit_au2__0\,
      \biu_rdata_reg[31]\(31 downto 0) => nxt_biu_rdata(31 downto 0),
      biu_wfault => biu_wfault,
      \cfgitcmen_sync2_reg[0]\ => u_ahb_n_30,
      \cfgitcmen_sync2_reg[1]\ => u_ahb_n_1,
      \dp_ipsr_7to2_reg[4]\ => u_core_n_38,
      \dp_ipsr_7to2_reg[4]_0\ => u_core_n_37,
      \dp_ipsr_7to2_reg[5]\ => u_core_n_48,
      \dp_ipsr_7to2_reg[6]\(2) => nvic_excpt_num(4),
      \dp_ipsr_7to2_reg[6]\(1 downto 0) => nvic_excpt_num(1 downto 0),
      \dp_ipsr_7to2_reg[7]\ => u_core_n_47,
      \dp_ipsr_7to2_reg[7]_0\ => u_core_n_46,
      dsel_ppb => dsel_ppb,
      en_itcm(0) => en_itcm(1),
      en_itcm_core(1 downto 0) => en_itcm_core(1 downto 0),
      \en_itcm_reg[0]\ => u_ahb_n_35,
      \en_itcm_reg[1]\(1 downto 0) => cfgitcmen_sync2(1 downto 0),
      \en_itcm_reg[1]_0\ => u_ahb_n_33,
      en_itcm_wr => en_itcm_wr,
      excpt_ret_de => \u_ctrl/excpt_ret_de\,
      \haddrcore_reg_reg[11]\(9 downto 0) => HADDRsysppb(11 downto 2),
      hdf_actv => hdf_actv,
      i_nvic_excpt_svc_valid_reg => u_core_n_44,
      \i_pend_state_reg[0]\(0) => int_prev(0),
      \i_pend_state_reg[4]\ => u_nvic_n_61,
      \i_pend_state_reg[4]_0\ => u_nvic_n_62,
      \i_svc_lvl_reg[0]\ => u_nvic_n_64,
      \i_svc_lvl_reg[1]\(0) => svc_lvl_0(1),
      \i_svc_lvl_reg[1]_0\(0) => int_actv_lvl(1),
      instr_faulted => \u_ctrl/instr_faulted\,
      int_actv => int_actv,
      int_fault_ex => \u_ctrl/u_excpt/int_fault_ex\,
      irq_lvl(1 downto 0) => irq_lvl(1 downto 0),
      irq_pri_lvl_wr_en => irq_pri_lvl_wr_en,
      itcm_sel_reg => u_nvic_n_72,
      \latched_excpt_num_reg[4]\(4 downto 1) => nvic_excpt_pend_num(4 downto 1),
      \latched_excpt_num_reg[4]\(0) => u_nvic_n_23,
      \latched_excpt_num_reg[4]_0\ => u_nvic_n_68,
      locked_up_reg => \^lockup\,
      \mcode_req__3\ => \u_ctrl/u_excpt/mcode_req__3\,
      micro_code_de => \u_ctrl/micro_code_de\,
      nmi_actv => nmi_actv,
      not_itcm_au0 => \u_dp/u_alu_dec/not_itcm_au0\,
      nvic_excpt_pend => nvic_excpt_pend,
      nvic_excpt_ret_taken => nvic_excpt_ret_taken,
      nvic_excpt_svc_valid => nvic_excpt_svc_valid,
      nvic_excpt_taken => nvic_excpt_taken,
      nvic_primask => nvic_primask,
      nxt_ahb_rd_en => nxt_ahb_rd_en,
      nxt_ahb_wr_en => nxt_ahb_wr_en,
      nxt_en_itcm_dbg(0) => nxt_en_itcm_dbg(0),
      pend_tree_reg(3 downto 2) => pend_sys(3 downto 2),
      pend_tree_reg(1) => pend_hdf,
      pend_tree_reg(0) => pend_nmi,
      pend_tree_reg_0 => u_nvic_n_24,
      r_hdf_actv => \u_main/r_hdf_actv\,
      \r_int_actv_lvl_reg[1]\(0) => tck_lvl_0(1),
      r_nmi_actv => \u_main/r_nmi_actv\,
      reset_sync => reset_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI is
  port (
    DBGRESTARTED : out STD_LOGIC;
    JTAGNSW : out STD_LOGIC;
    JTAGTOP : out STD_LOGIC;
    TDO : out STD_LOGIC;
    nTDOEN : out STD_LOGIC;
    SWDO : out STD_LOGIC;
    SWDOEN : out STD_LOGIC;
    LOCKUP : out STD_LOGIC;
    HALTED : out STD_LOGIC;
    SYSRESETREQ : out STD_LOGIC;
    HWDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    IRQ : in STD_LOGIC_VECTOR ( 0 to 0 );
    NMI : in STD_LOGIC;
    DBGRESETn : in STD_LOGIC;
    EDBGRQ : in STD_LOGIC;
    DBGRESTART : in STD_LOGIC;
    nTRST : in STD_LOGIC;
    SWCLKTCK : in STD_LOGIC;
    SWDITMS : in STD_LOGIC;
    TDI : in STD_LOGIC;
    HRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGITCMEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWVALID : out STD_LOGIC;
    AWREADY : in STD_LOGIC;
    WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WLAST : out STD_LOGIC;
    WVALID : out STD_LOGIC;
    WREADY : in STD_LOGIC;
    BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BVALID : in STD_LOGIC;
    BREADY : out STD_LOGIC;
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARVALID : out STD_LOGIC;
    ARREADY : in STD_LOGIC;
    RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RLAST : in STD_LOGIC;
    RVALID : in STD_LOGIC;
    RREADY : out STD_LOGIC
  );
  attribute AUSER_MAX : integer;
  attribute AUSER_MAX of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 0;
  attribute AUSER_WIDTH : integer;
  attribute AUSER_WIDTH of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 1;
  attribute BE8 : string;
  attribute BE8 of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b0";
  attribute DEBUG_SEL : integer;
  attribute DEBUG_SEL of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 3;
  attribute DTCM_ADDR_WIDTH : integer;
  attribute DTCM_ADDR_WIDTH of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 13;
  attribute DTCM_INIT_FILE : string;
  attribute DTCM_INIT_FILE of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "";
  attribute DTCM_INIT_RAM : string;
  attribute DTCM_INIT_RAM of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b0";
  attribute DTCM_SIZE : string;
  attribute DTCM_SIZE of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "4'b0110";
  attribute ITCM_ADDR_WIDTH : integer;
  attribute ITCM_ADDR_WIDTH of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 13;
  attribute ITCM_INIT_FILE : string;
  attribute ITCM_INIT_FILE of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "";
  attribute ITCM_INIT_RAM : string;
  attribute ITCM_INIT_RAM of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b0";
  attribute ITCM_SIZE : string;
  attribute ITCM_SIZE of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "4'b0110";
  attribute JTAG : integer;
  attribute JTAG of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 0;
  attribute NUM_IRQ : integer;
  attribute NUM_IRQ of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "CortexM1DbgAXI";
  attribute OS : string;
  attribute OS of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b1";
  attribute SMALL_DEBUG : string;
  attribute SMALL_DEBUG of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b0";
  attribute SMALL_MUL : string;
  attribute SMALL_MUL of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is "1'b0";
  attribute STRB_MAX : integer;
  attribute STRB_MAX of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 3;
  attribute STRB_WIDTH : integer;
  attribute STRB_WIDTH of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 4;
  attribute SW : integer;
  attribute SW of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI : entity is 0;
end design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AProtNxt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DTCMBYTEWR : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DTCMRDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HPROT : STD_LOGIC_VECTOR ( 1 to 1 );
  signal HREADY : STD_LOGIC;
  signal HSIZE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HTRANS : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ITCMADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ITCMBYTEWR : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ITCMRDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ITCMWDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wlast\ : STD_LOGIC;
  signal nxt_mult_out0_carry_i_7_n_0 : STD_LOGIC;
  signal nxt_mult_out0_carry_i_8_n_0 : STD_LOGIC;
  signal \uA11AhbLiteMToAxi/AWriteNxt\ : STD_LOGIC;
  signal \uA11AhbLiteMToAxi/NewAddr\ : STD_LOGIC;
  signal \uA11AhbLiteMToAxi/ReadXfer0\ : STD_LOGIC;
  signal \uA11AhbLiteMToAxi/WStrbNxt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_AhbSToAxi_n_3 : STD_LOGIC;
  signal u_AhbSToAxi_n_5 : STD_LOGIC;
  signal u_cortexm1_n_0 : STD_LOGIC;
  signal u_cortexm1_n_1 : STD_LOGIC;
  signal u_cortexm1_n_2 : STD_LOGIC;
  signal u_cortexm1_n_3 : STD_LOGIC;
begin
  ARADDR(31 downto 0) <= \^araddr\(31 downto 0);
  ARBURST(1) <= \<const0>\;
  ARBURST(0) <= \^arburst\(0);
  ARCACHE(3) <= \<const0>\;
  ARCACHE(2) <= \<const0>\;
  ARCACHE(1) <= \<const0>\;
  ARCACHE(0) <= \<const0>\;
  ARLEN(3) <= \<const0>\;
  ARLEN(2) <= \<const0>\;
  ARLEN(1) <= \<const0>\;
  ARLEN(0) <= \<const0>\;
  ARLOCK(1) <= \<const0>\;
  ARLOCK(0) <= \<const0>\;
  ARPROT(2) <= \^arprot\(2);
  ARPROT(1) <= \<const0>\;
  ARPROT(0) <= \^arprot\(0);
  ARSIZE(2) <= \<const0>\;
  ARSIZE(1 downto 0) <= \^arsize\(1 downto 0);
  ARUSER(0) <= \<const0>\;
  AWADDR(31 downto 0) <= \^araddr\(31 downto 0);
  AWBURST(1) <= \<const0>\;
  AWBURST(0) <= \^arburst\(0);
  AWCACHE(3) <= \<const0>\;
  AWCACHE(2) <= \<const0>\;
  AWCACHE(1) <= \<const0>\;
  AWCACHE(0) <= \<const0>\;
  AWLEN(3) <= \<const0>\;
  AWLEN(2) <= \<const0>\;
  AWLEN(1) <= \<const0>\;
  AWLEN(0) <= \<const0>\;
  AWLOCK(1) <= \<const0>\;
  AWLOCK(0) <= \<const0>\;
  AWPROT(2) <= \^arprot\(2);
  AWPROT(1) <= \<const0>\;
  AWPROT(0) <= \^arprot\(0);
  AWSIZE(2) <= \<const0>\;
  AWSIZE(1 downto 0) <= \^arsize\(1 downto 0);
  AWUSER(0) <= \<const0>\;
  BREADY <= \<const1>\;
  DBGRESTARTED <= \<const1>\;
  HALTED <= \<const0>\;
  JTAGNSW <= \<const0>\;
  JTAGTOP <= \<const0>\;
  SWDO <= \<const0>\;
  SWDOEN <= \<const0>\;
  TDO <= \<const0>\;
  WLAST <= \^wlast\;
  WVALID <= \^wlast\;
  nTDOEN <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gb_DTCM.u_x_dtcm\: entity work.design_1_CORTEXM1_AXI_0_0_X_TCMDBG
     port map (
      ADDRARDADDR(12 downto 0) => ITCMADDR(12 downto 0),
      DTCMBYTEWR(3 downto 0) => DTCMBYTEWR(3 downto 0),
      HCLK => HCLK,
      doutA(31 downto 0) => DTCMRDATA(31 downto 0),
      p_1_in2_in(31 downto 0) => ITCMWDATA(31 downto 0)
    );
nxt_mult_out0_carry_i_7: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => u_cortexm1_n_1,
      D => '1',
      Q => nxt_mult_out0_carry_i_7_n_0
    );
nxt_mult_out0_carry_i_8: unisim.vcomponents.FDCE
     port map (
      C => HCLK,
      CE => '1',
      CLR => u_cortexm1_n_1,
      D => '1',
      Q => nxt_mult_out0_carry_i_8_n_0
    );
u_AhbSToAxi: entity work.design_1_CORTEXM1_AXI_0_0_AhbSToAxi
     port map (
      \ADDR_reg[31]\ => u_AhbSToAxi_n_3,
      ARADDR(31 downto 0) => \^araddr\(31 downto 0),
      ARBURST(0) => \^arburst\(0),
      ARPROT(1) => \^arprot\(2),
      ARPROT(0) => \^arprot\(0),
      ARREADY => ARREADY,
      ARSIZE(1 downto 0) => \^arsize\(1 downto 0),
      ARVALID => ARVALID,
      AWREADY => AWREADY,
      AWVALID => AWVALID,
      AWriteNxt => \uA11AhbLiteMToAxi/AWriteNxt\,
      BRESP(0) => BRESP(1),
      BVALID => BVALID,
      D(31 downto 0) => HADDR(31 downto 0),
      E(0) => u_cortexm1_n_3,
      HCLK => HCLK,
      HREADY => HREADY,
      HSIZE(1 downto 0) => HSIZE(1 downto 0),
      HTRANS(0) => HTRANS(1),
      NewAddr => \uA11AhbLiteMToAxi/NewAddr\,
      RLAST => RLAST,
      RREADY => RREADY,
      RRESP(0) => RRESP(1),
      RVALID => RVALID,
      ReadXfer0 => \uA11AhbLiteMToAxi/ReadXfer0\,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => u_cortexm1_n_0,
      SYSRESETn_1 => u_cortexm1_n_2,
      WLAST => \^wlast\,
      WREADY => WREADY,
      WSTRB(3 downto 0) => WSTRB(3 downto 0),
      asel_dside_reg(1) => AProtNxt(2),
      asel_dside_reg(0) => HPROT(1),
      dap_ext_asel_reg(3 downto 0) => \uA11AhbLiteMToAxi/WStrbNxt\(3 downto 0),
      iRREADY_reg => u_AhbSToAxi_n_5
    );
u_cortexm1: entity work.design_1_CORTEXM1_AXI_0_0_CortexM1Dbg
     port map (
      ADDRARDADDR(12 downto 0) => ITCMADDR(12 downto 0),
      \APROT_reg[2]\(1) => AProtNxt(2),
      \APROT_reg[2]\(0) => HPROT(1),
      AWriteNxt => \uA11AhbLiteMToAxi/AWriteNxt\,
      CFGITCMEN(1 downto 0) => CFGITCMEN(1 downto 0),
      D(31 downto 0) => HADDR(31 downto 0),
      DTCMBYTEWR(3 downto 0) => DTCMBYTEWR(3 downto 0),
      E(0) => u_cortexm1_n_3,
      HCLK => HCLK,
      HRDATA(31 downto 0) => HRDATA(31 downto 0),
      HREADY => HREADY,
      HReadyReg_reg => u_AhbSToAxi_n_5,
      HSIZE(1 downto 0) => HSIZE(1 downto 0),
      HTRANS(0) => HTRANS(1),
      HWDATA(31 downto 0) => HWDATA(31 downto 0),
      \HWDATA_reg[0]\ => u_cortexm1_n_0,
      IRQ(0) => IRQ(0),
      ITCMBYTEWR(3 downto 0) => ITCMBYTEWR(3 downto 0),
      LOCKUP => LOCKUP,
      NMI => NMI,
      NewAddr => \uA11AhbLiteMToAxi/NewAddr\,
      ReadXfer0 => \uA11AhbLiteMToAxi/ReadXfer0\,
      SYSRESETREQ => SYSRESETREQ,
      SYSRESETn => SYSRESETn,
      SYSRESETn_0 => u_AhbSToAxi_n_3,
      WLAST => \^wlast\,
      WREADY => WREADY,
      doutA(31 downto 0) => ITCMRDATA(31 downto 0),
      \genblk3[1].ram_block_reg_3_1\(31 downto 0) => DTCMRDATA(31 downto 0),
      \iWSTRB_reg[3]\(3 downto 0) => \uA11AhbLiteMToAxi/WStrbNxt\(3 downto 0),
      nxt_mult_out0_carry_i_7 => nxt_mult_out0_carry_i_7_n_0,
      nxt_mult_out0_carry_i_8 => nxt_mult_out0_carry_i_8_n_0,
      p_1_in2_in(31 downto 0) => ITCMWDATA(31 downto 0),
      \pc_ex_reg[6]\ => u_cortexm1_n_2,
      r_amt4_ex2_reg => u_cortexm1_n_1
    );
u_x_itcm: entity work.design_1_CORTEXM1_AXI_0_0_X_TCMDBG_0
     port map (
      ADDRARDADDR(12 downto 0) => ITCMADDR(12 downto 0),
      HCLK => HCLK,
      ITCMBYTEWR(3 downto 0) => ITCMBYTEWR(3 downto 0),
      doutA(31 downto 0) => ITCMRDATA(31 downto 0),
      p_1_in2_in(31 downto 0) => ITCMWDATA(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_CORTEXM1_AXI_0_0 is
  port (
    SYSRESETREQ : out STD_LOGIC;
    LOCKUP : out STD_LOGIC;
    HWDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HCLK : in STD_LOGIC;
    SYSRESETn : in STD_LOGIC;
    IRQ : in STD_LOGIC_VECTOR ( 0 to 0 );
    NMI : in STD_LOGIC;
    CFGITCMEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWVALID : out STD_LOGIC;
    AWREADY : in STD_LOGIC;
    WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WLAST : out STD_LOGIC;
    WVALID : out STD_LOGIC;
    WREADY : in STD_LOGIC;
    BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BVALID : in STD_LOGIC;
    BREADY : out STD_LOGIC;
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARVALID : out STD_LOGIC;
    ARREADY : in STD_LOGIC;
    RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RLAST : in STD_LOGIC;
    RVALID : in STD_LOGIC;
    RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_CORTEXM1_AXI_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_CORTEXM1_AXI_0_0 : entity is "design_1_CORTEXM1_AXI_0_0,CortexM1DbgAXI,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_CORTEXM1_AXI_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_CORTEXM1_AXI_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_CORTEXM1_AXI_0_0 : entity is "CortexM1DbgAXI,Vivado 2018.2";
end design_1_CORTEXM1_AXI_0_0;

architecture STRUCTURE of design_1_CORTEXM1_AXI_0_0 is
  signal NLW_inst_DBGRESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_HALTED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_JTAGNSW_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_JTAGTOP_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_SWDO_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_SWDOEN_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_TDO_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_nTDOEN_UNCONNECTED : STD_LOGIC;
  attribute AUSER_MAX : integer;
  attribute AUSER_MAX of inst : label is 0;
  attribute AUSER_WIDTH : integer;
  attribute AUSER_WIDTH of inst : label is 1;
  attribute BE8 : string;
  attribute BE8 of inst : label is "1'b0";
  attribute DEBUG_SEL : integer;
  attribute DEBUG_SEL of inst : label is 3;
  attribute DTCM_ADDR_WIDTH : integer;
  attribute DTCM_ADDR_WIDTH of inst : label is 13;
  attribute DTCM_INIT_FILE : string;
  attribute DTCM_INIT_FILE of inst : label is "";
  attribute DTCM_INIT_RAM : string;
  attribute DTCM_INIT_RAM of inst : label is "1'b0";
  attribute DTCM_SIZE : string;
  attribute DTCM_SIZE of inst : label is "4'b0110";
  attribute ITCM_ADDR_WIDTH : integer;
  attribute ITCM_ADDR_WIDTH of inst : label is 13;
  attribute ITCM_INIT_FILE : string;
  attribute ITCM_INIT_FILE of inst : label is "";
  attribute ITCM_INIT_RAM : string;
  attribute ITCM_INIT_RAM of inst : label is "1'b0";
  attribute ITCM_SIZE : string;
  attribute ITCM_SIZE of inst : label is "4'b0110";
  attribute JTAG : integer;
  attribute JTAG of inst : label is 0;
  attribute NUM_IRQ : integer;
  attribute NUM_IRQ of inst : label is 1;
  attribute OS : string;
  attribute OS of inst : label is "1'b1";
  attribute SMALL_DEBUG : string;
  attribute SMALL_DEBUG of inst : label is "1'b0";
  attribute SMALL_MUL : string;
  attribute SMALL_MUL of inst : label is "1'b0";
  attribute STRB_MAX : integer;
  attribute STRB_MAX of inst : label is 3;
  attribute STRB_WIDTH : integer;
  attribute STRB_WIDTH of inst : label is 4;
  attribute SW : integer;
  attribute SW of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ARREADY : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARREADY";
  attribute X_INTERFACE_INFO of ARVALID : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARVALID";
  attribute X_INTERFACE_INFO of AWREADY : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWREADY";
  attribute X_INTERFACE_INFO of AWVALID : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWVALID";
  attribute X_INTERFACE_INFO of BREADY : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 BREADY";
  attribute X_INTERFACE_INFO of BVALID : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 BVALID";
  attribute X_INTERFACE_INFO of HCLK : signal is "xilinx.com:signal:clock:1.0 HCLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of HCLK : signal is "XIL_INTERFACENAME HCLK, ASSOCIATED_BUSIF CM1_AXI3, ASSOCIATED_RESET SYSRESETn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of NMI : signal is "xilinx.com:signal:interrupt:1.0 NMI INTERRUPT";
  attribute X_INTERFACE_PARAMETER of NMI : signal is "XIL_INTERFACENAME NMI, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of RLAST : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 RLAST";
  attribute X_INTERFACE_INFO of RREADY : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 RREADY";
  attribute X_INTERFACE_PARAMETER of RREADY : signal is "XIL_INTERFACENAME CM1_AXI3, PROTOCOL AXI3, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of RVALID : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 RVALID";
  attribute X_INTERFACE_INFO of SYSRESETn : signal is "xilinx.com:signal:reset:1.0 SYSRESETn RST";
  attribute X_INTERFACE_PARAMETER of SYSRESETn : signal is "XIL_INTERFACENAME SYSRESETn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of WLAST : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 WLAST";
  attribute X_INTERFACE_INFO of WREADY : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 WREADY";
  attribute X_INTERFACE_INFO of WVALID : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 WVALID";
  attribute X_INTERFACE_INFO of ARADDR : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARADDR";
  attribute X_INTERFACE_INFO of ARBURST : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARBURST";
  attribute X_INTERFACE_INFO of ARCACHE : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARCACHE";
  attribute X_INTERFACE_INFO of ARLEN : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLEN";
  attribute X_INTERFACE_INFO of ARLOCK : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARLOCK";
  attribute X_INTERFACE_INFO of ARPROT : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARPROT";
  attribute X_INTERFACE_INFO of ARSIZE : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARSIZE";
  attribute X_INTERFACE_INFO of ARUSER : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 ARUSER";
  attribute X_INTERFACE_INFO of AWADDR : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWADDR";
  attribute X_INTERFACE_INFO of AWBURST : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWBURST";
  attribute X_INTERFACE_INFO of AWCACHE : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWCACHE";
  attribute X_INTERFACE_INFO of AWLEN : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLEN";
  attribute X_INTERFACE_INFO of AWLOCK : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWLOCK";
  attribute X_INTERFACE_INFO of AWPROT : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWPROT";
  attribute X_INTERFACE_INFO of AWSIZE : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWSIZE";
  attribute X_INTERFACE_INFO of AWUSER : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 AWUSER";
  attribute X_INTERFACE_INFO of BRESP : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 BRESP";
  attribute X_INTERFACE_INFO of HRDATA : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 RDATA";
  attribute X_INTERFACE_INFO of HWDATA : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 WDATA";
  attribute X_INTERFACE_INFO of IRQ : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of IRQ : signal is "XIL_INTERFACENAME IRQ, PortWidth 1";
  attribute X_INTERFACE_INFO of RRESP : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 RRESP";
  attribute X_INTERFACE_INFO of WSTRB : signal is "xilinx.com:interface:aximm:1.0 CM1_AXI3 WSTRB";
begin
inst: entity work.design_1_CORTEXM1_AXI_0_0_CortexM1DbgAXI
     port map (
      ARADDR(31 downto 0) => ARADDR(31 downto 0),
      ARBURST(1 downto 0) => ARBURST(1 downto 0),
      ARCACHE(3 downto 0) => ARCACHE(3 downto 0),
      ARLEN(3 downto 0) => ARLEN(3 downto 0),
      ARLOCK(1 downto 0) => ARLOCK(1 downto 0),
      ARPROT(2 downto 0) => ARPROT(2 downto 0),
      ARREADY => ARREADY,
      ARSIZE(2 downto 0) => ARSIZE(2 downto 0),
      ARUSER(0) => ARUSER(0),
      ARVALID => ARVALID,
      AWADDR(31 downto 0) => AWADDR(31 downto 0),
      AWBURST(1 downto 0) => AWBURST(1 downto 0),
      AWCACHE(3 downto 0) => AWCACHE(3 downto 0),
      AWLEN(3 downto 0) => AWLEN(3 downto 0),
      AWLOCK(1 downto 0) => AWLOCK(1 downto 0),
      AWPROT(2 downto 0) => AWPROT(2 downto 0),
      AWREADY => AWREADY,
      AWSIZE(2 downto 0) => AWSIZE(2 downto 0),
      AWUSER(0) => AWUSER(0),
      AWVALID => AWVALID,
      BREADY => BREADY,
      BRESP(1 downto 0) => BRESP(1 downto 0),
      BVALID => BVALID,
      CFGITCMEN(1 downto 0) => CFGITCMEN(1 downto 0),
      DBGRESETn => '1',
      DBGRESTART => '0',
      DBGRESTARTED => NLW_inst_DBGRESTARTED_UNCONNECTED,
      EDBGRQ => '0',
      HALTED => NLW_inst_HALTED_UNCONNECTED,
      HCLK => HCLK,
      HRDATA(31 downto 0) => HRDATA(31 downto 0),
      HWDATA(31 downto 0) => HWDATA(31 downto 0),
      IRQ(0) => IRQ(0),
      JTAGNSW => NLW_inst_JTAGNSW_UNCONNECTED,
      JTAGTOP => NLW_inst_JTAGTOP_UNCONNECTED,
      LOCKUP => LOCKUP,
      NMI => NMI,
      RLAST => RLAST,
      RREADY => RREADY,
      RRESP(1 downto 0) => RRESP(1 downto 0),
      RVALID => RVALID,
      SWCLKTCK => '0',
      SWDITMS => '0',
      SWDO => NLW_inst_SWDO_UNCONNECTED,
      SWDOEN => NLW_inst_SWDOEN_UNCONNECTED,
      SYSRESETREQ => SYSRESETREQ,
      SYSRESETn => SYSRESETn,
      TDI => '0',
      TDO => NLW_inst_TDO_UNCONNECTED,
      WLAST => WLAST,
      WREADY => WREADY,
      WSTRB(3 downto 0) => WSTRB(3 downto 0),
      WVALID => WVALID,
      nTDOEN => NLW_inst_nTDOEN_UNCONNECTED,
      nTRST => '1'
    );
end STRUCTURE;
