============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  10:56:31 pm
  Module:                 MemSext
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (774 ps) Path Delay Check
     Startpoint: (R) LoadType[0]
       Endpoint: (R) MemReadOut[16]

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     226            
           Slack:=     774            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_1_line_16 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LoadType[0]      -       -      R     (arrival)      1  1.1     0     0       0    (-,-) 
  drc_buf_sp1005/Z -       A->Z   R     CLKBUF_X1      2  5.7    16    36      36    (-,-) 
  g645__5019/Z     -       S->Z   F     MUX2_X1        1  1.1     9    58      94    (-,-) 
  g638__1840/ZN    -       A1->ZN F     OR3_X1        16 26.8    39   112     206    (-,-) 
  g634__5953/ZN    -       A1->ZN R     NAND2_X1       1  0.4    12    20     226    (-,-) 
  MemReadOut[16]   <<<     -      R     (port)         -    -     -     0     226    (-,-) 
#------------------------------------------------------------------------------------------

