/home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm

Top level modules:
	contador_cm

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_uc.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_uc

Top level modules:
	tx_serial_uc

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_7O1_fd.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_7O1_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_7O1_fd

Top level modules:
	tx_serial_7O1_fd

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/classificador_medida.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/classificador_medida.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module classificador_medida

Top level modules:
	classificador_medida

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/mux_4x1_n.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/mux_4x1_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_4x1_n

Top level modules:
	mux_4x1_n

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/x3_interface.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/x3_interface.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module x3_interface

Top level modules:
	x3_interface

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/registrador_n.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/registrador_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registrador_n

Top level modules:
	registrador_n

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04

Top level modules:
	interface_hcsr04

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/main.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/main.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main

Top level modules:
	main

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04_fd.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04_fd

Top level modules:
	interface_hcsr04_fd

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/aqua_tb.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/aqua_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aqua_tb

Top level modules:
	aqua_tb

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/deslocador_n.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/deslocador_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module deslocador_n

Top level modules:
	deslocador_n

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_m.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_m.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_m

Top level modules:
	contador_m

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_bcd_3digitos.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_bcd_3digitos.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_bcd_3digitos

Top level modules:
	contador_bcd_3digitos

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_7O1.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/tx_serial_7O1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_7O1

Top level modules:
	tx_serial_7O1

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/buzzer.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/buzzer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module buzzer

Top level modules:
	buzzer

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm_fd.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm_fd

Top level modules:
	contador_cm_fd

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04_uc.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/interface_hcsr04_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04_uc

Top level modules:
	interface_hcsr04_uc

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/hexa7seg.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/hexa7seg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hexa7seg

Top level modules:
	hexa7seg

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/circuito_projeto.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/circuito_projeto.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito_projeto

Top level modules:
	circuito_projeto

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/circuito_projeto_fd.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/circuito_projeto_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito_projeto_fd

Top level modules:
	circuito_projeto_fd

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/gerador_pulso.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/gerador_pulso.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module gerador_pulso

Top level modules:
	gerador_pulso

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/edge_detector.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/edge_detector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module edge_detector

Top level modules:
	edge_detector

} {} {}} /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm_uc.v {1 {vlog -work work -stats=none /home/lucaspapoti/Poli/LabDig2/ProjetoSemana02/contador_cm_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm_uc

Top level modules:
	contador_cm_uc

} {} {}}
