{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626866231726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626866231726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 19:17:11 2021 " "Processing started: Wed Jul 21 19:17:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626866231726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626866231726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rs232 -c Rs232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rs232 -c Rs232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626866231726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1626866232010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tb " "Found entity 1: Rs232_tb" {  } { { "../testbench/Rs232_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232 " "Found entity 1: Rs232" {  } { { "../rtl/Rs232.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tx_tb " "Found entity 1: Rs232_tx_tb" {  } { { "../testbench/Rs232_tx_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_tx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_tx " "Found entity 1: Rs232_tx" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/testbench/rs232_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/testbench/rs232_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_rx_tb " "Found entity 1: Rs232_rx_tb" {  } { { "../testbench/Rs232_rx_tb.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/testbench/Rs232_rx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class29_rs232/rtl/rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class29_rs232/rtl/rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rs232_rx " "Found entity 1: Rs232_rx" {  } { { "../rtl/Rs232_rx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626866232073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626866232073 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sys_clk Rs232_tx.v(46) " "Verilog HDL error at Rs232_tx.v(46): object \"sys_clk\" is not declared" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626866232073 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sys_rst_n Rs232_tx.v(46) " "Verilog HDL error at Rs232_tx.v(46): object \"sys_rst_n\" is not declared" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626866232073 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sys_rst_n Rs232_tx.v(47) " "Verilog HDL error at Rs232_tx.v(47): object \"sys_rst_n\" is not declared" {  } { { "../rtl/Rs232_tx.v" "" { Text "D:/01workplace/Quartus/class29_Rs232/rtl/Rs232_tx.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1626866232073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626866232136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 21 19:17:12 2021 " "Processing ended: Wed Jul 21 19:17:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626866232136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626866232136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626866232136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626866232136 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626866232731 ""}
