<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>verilog-gate-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
("and" "buf" "bufif0" "bufif1" "cmos" "nand" "nmos" "nor" "not" "notif0" "notif1" "or" "pmos" "pulldown" "pullup" "rcmos" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "tran" "tranif0" "tranif1" "xnor" "xor")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords for gate primitives.<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>.</small></body></html>
