// Seed: 3618637230
module module_0 #(
    parameter id_17 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_16 = 1;
  assign id_9.id_14 = id_2;
  logic _id_17;
  logic id_18, id_19[1  ==  -1 : id_17] = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_2  = 32'd68,
    parameter id_8  = 32'd8
) (
    id_1[id_10 : id_8-id_2?id_10 : 1],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire _id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  wire id_15 = id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5,
      id_13,
      id_3,
      id_6,
      id_13,
      id_7,
      id_9,
      id_12,
      id_15,
      id_6,
      id_15
  );
  always $unsigned(0);
  ;
endmodule
