# HW2 Writeup


## Decoder
### test bench results
En A0 A1| O0 O1 O2 O3 | Expected Output
0  0  0 |  0  0  0  0 | All false
0  1  0 |  0  0  0  0 | All false
0  0  1 |  0  0  0  0 | All false
0  1  1 |  0  0  0  0 | All false
1  0  0 |  1  0  0  0 | O0 Only
1  1  0 |  0  1  0  0 | O1 Only
1  0  1 |  0  0  1  0 | O2 Only
1  1  1 |  0  0  0  1 | O3 Only
### Timing Digram
![Timing Diagram1](decoder_timingdiagram.pdf)



## Multiplexer
### test bench results
i0 i1 i2 i3 |A0 A1|out expected_output
 0  0  0  0 | 0  0| 0         0
 1  0  0  0 | 0  0| 1         1
 0  1  0  0 | 0  0| 0         0
 1  1  0  0 | 0  0| 1         1
 0  0  1  0 | 0  0| 0         0
 1  0  1  0 | 0  0| 1         1
 0  1  1  0 | 0  0| 0         0
 1  1  1  0 | 0  0| 1         1
 0  0  0  1 | 0  0| 0         0
 1  0  0  1 | 0  0| 1         1
 0  1  0  1 | 0  0| 0         0
 1  1  0  1 | 0  0| 1         1
 0  0  1  1 | 0  0| 0         0
 1  0  1  1 | 0  0| 1         1
 0  1  1  1 | 0  0| 0         0
 1  1  1  1 | 0  0| 1         1
 0  0  0  0 | 1  0| 0         0
 1  0  0  0 | 1  0| 0         0
 0  1  0  0 | 1  0| 1         1
 1  1  0  0 | 1  0| 1         1
 0  0  1  0 | 1  0| 0         0
 1  0  1  0 | 1  0| 0         0
 0  1  1  0 | 1  0| 1         1
 1  1  1  0 | 1  0| 1         1
 0  0  0  1 | 1  0| 0         0
 1  0  0  1 | 1  0| 0         0
 0  1  0  1 | 1  0| 1         1
 1  1  0  1 | 1  0| 1         1
 0  0  1  1 | 1  0| 0         0
 1  0  1  1 | 1  0| 0         0
 0  1  1  1 | 1  0| 1         1
 1  1  1  1 | 1  0| 1         1
 0  0  0  0 | 0  1| 0         0
 1  0  0  0 | 0  1| 0         0
 0  1  0  0 | 0  1| 0         0
 1  1  0  0 | 0  1| 0         0
 0  0  1  0 | 0  1| 1         1
 1  0  1  0 | 0  1| 1         1
 0  1  1  0 | 0  1| 1         1
 1  1  1  0 | 0  1| 1         1
 0  0  0  1 | 0  1| 0         0
 1  0  0  1 | 0  1| 0         0
 0  1  0  1 | 0  1| 0         0
 1  1  0  1 | 0  1| 0         0
 0  0  1  1 | 0  1| 1         1
 1  0  1  1 | 0  1| 1         1
 0  1  1  1 | 0  1| 1         1
 1  1  1  1 | 0  1| 1         1
 0  0  0  0 | 1  1| 0         0
 1  0  0  0 | 1  1| 0         0
 0  1  0  0 | 1  1| 0         0
 1  1  0  0 | 1  1| 0         0
 0  0  1  0 | 1  1| 0         0
 1  0  1  0 | 1  1| 0         0
 0  1  1  0 | 1  1| 0         0
 1  1  1  0 | 1  1| 0         0
 0  0  0  1 | 1  1| 1         1
 1  0  0  1 | 1  1| 1         1
 0  1  0  1 | 1  1| 1         1
 1  1  0  1 | 1  1| 1         1
 0  0  1  1 | 1  1| 1         1
 1  0  1  1 | 1  1| 1         1
 0  1  1  1 | 1  1| 1         1
 1  1  1  1 | 1  1| 1         1

### Timing Digram
![Timing Diagram2](multiplexer_timingdiagram.pdf)


## Full Adder
### test bench results
Full Adder         Expected
 A B Cin | S Cout   S Cout
 0 0  0  | 0   0    0   0
 1 0  0  | 1   0    1   0
 0 1  0  | 1   0    1   0
 1 1  0  | 0   1    0   1
 0 0  1  | 1   0    1   0
 1 0  1  | 0   1    0   1
 0 1  1  | 0   1    0   1
 1 1  1  | 1   1    1   1
### Timing Digram
![Timing Diagram3](fulladder_timingdiagram.pdf)