âš™ï¸ ALU Verification Project using UVM
ğŸ§© Overview

This project implements a Universal Verification Methodology (UVM) testbench to verify an Arithmetic Logic Unit (ALU) design.
The ALU supports multiple operations such as:

Addition â•

Subtraction â–

AND operation ğŸŸ©

OR operation ğŸŸ¨

XOR operation ğŸŸª

The testbench generates randomized transactions to test all ALU functionalities and ensure correctness using UVM components such as:

sequence_item, driver, monitor, agent, scoreboard, and subscriber

ğŸ§¾ ğŸ“Š Simulation Report Summary

Below is the official UVM simulation log summary generated by Cadence Xcelium after running the ALU verification environment:

--- UVM Report catcher Summary ---

Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO    : 2505
UVM_WARNING :    1
UVM_ERROR   :    0
UVM_FATAL   :    0

** Report counts by id
[CBUNREG]            : 1
[CDNS_EXT]           : 1
[MONITOR]            : 501
[RNTST]              : 1
[TEST_DONE]          : 1
[alu_driver]         : 1000
[alu_random_test]    : 1
[alu_scoreboard]     : 500
[alu_sequence]       : 500

Simulation complete via $finish(1) at time 10 us + 49

ğŸ§  Explanation of the Results
ğŸ”– Field	ğŸ’¡ Meaning
UVM_INFO	Informational messages from different UVM components (everything worked fine).
UVM_WARNING	One minor warning, usually harmless (like unregistered callback or unused variable).
UVM_ERROR / UVM_FATAL	Both are 0, meaning simulation passed successfully âœ…
[alu_driver], [alu_sequence], [alu_scoreboard]	These indicate your UVM components were running correctly.
Simulation complete via $finish	The test finished cleanly at simulation time = 10 microseconds.
ğŸ¯ Interpretation

âœ… All tests passed successfully
âš™ï¸ ALU environment executed 500 random transactions
ğŸ§© No errors or mismatches detected by the scoreboard
ğŸ“˜ One warning only â€” simulation stability is excellent



![waveform Diagram](waveform.png).
![waveform Diagram](waveform2.png).
![waveform Diagram](waveform3.png).


ğŸ§  UVM Components Structure
project/
â”‚
â”œâ”€â”€ alu.sv                      # ALU Design (DUT)
â”œâ”€â”€ alu_interface.sv            # Interface connecting DUT and TB
â”‚
â”œâ”€â”€ alu_sequence_item.sv        # Transaction item
â”œâ”€â”€ alu_driver.sv               # Drives inputs to DUT
â”œâ”€â”€ alu_monitor.sv              # Monitors signals from DUT
â”œâ”€â”€ alu_sequencer.sv            # Controls the sequences
â”œâ”€â”€ alu_agent.sv                # Wraps driver, sequencer, and monitor
â”œâ”€â”€ alu_scoreboard.sv           # Compares DUT output with expected result
â”œâ”€â”€ alu_subscriber.sv           # Coverage collector
â”œâ”€â”€ alu_environment.sv          # Top-level testbench environment
â”‚
â”œâ”€â”€ alu_add_sequence.sv         # Sequence for ADD operation
â”œâ”€â”€ alu_sub_sequence.sv         # Sequence for SUB operation
â”œâ”€â”€ alu_and_sequence.sv         # Sequence for AND operation
â”œâ”€â”€ alu_or_sequence.sv          # Sequence for OR operation
â”œâ”€â”€ alu_xor_sequence.sv         # Sequence for XOR operation
â”‚
â”œâ”€â”€ alu_sequence.sv             # Random sequence for mixed operations
â”œâ”€â”€ alu_random_test.sv          # Main test (runs random sequence)
â”‚
â””â”€â”€ testbench.sv                # Top-level testbench module

ğŸ§ª Simulation Command

To run the UVM testbench with Cadence Xcelium (xrun), use the following command:

xrun -sv -uvm -access +rw \
     alu.sv \
     alu_interface.sv \
     alu_sequence_item.sv \
     alu_driver.sv \
     alu_monitor.sv \
     alu_sequencer.sv \
     alu_agent.sv \
     alu_scoreboard.sv \
     alu_subscriber.sv \
     alu_environment.sv \
     alu_add_sequence.sv \
     alu_sub_sequence.sv \
     alu_and_sequence.sv \
     alu_or_sequence.sv \
     alu_xor_sequence.sv \
     alu_sequence.sv \
     alu_random_test.sv \
     testbench.sv \
     -debug_opts verisium_interactive


âœ… Note:

Make sure each file has a proper timescale directive (e.g., `timescale 1ns/1ps).

Ensure your working directory includes all the .sv files.

The test name is alu_random_test.

ğŸ“Š Coverage & Results

Functional Coverage: Collected through alu_subscriber.sv.

Scoreboard Checks: Validates actual vs expected ALU outputs.

Randomization: Achieved through UVM sequences for stress testing.

ğŸ‘¨â€ğŸ’» Author

Aqdar Ahmed
ğŸ“ Computer Engineering Student â€” AAUP

