Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 20a298809d7e48fc85dec1af62c7be63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot read_head_test_behav xil_defaultlib.read_head_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.file_reader [file_reader_default]
Compiling architecture projecttb of entity xil_defaultlib.read_head_test
Built simulation snapshot read_head_test_behav
