0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.sim/sim_1/synth/func/xsim/clock_divider_tb_func_synth.v,1535503923,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v,,clock_divider;dff;dff_0;dff_1;dff_10;dff_11;dff_12;dff_13;dff_14;dff_15;dff_16;dff_17;dff_18;dff_19;dff_2;dff_20;dff_21;dff_22;dff_23;dff_24;dff_25;dff_3;dff_4;dff_5;dff_6;dff_7;dff_8;dff_9;glbl,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Module_8/Module_8.srcs/sim_1/new/clock_divider_tb.v,1535503747,verilog,,,,clock_divider_tb,,,,,,,,
