{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581106007290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106007296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:06:47 2020 " "Processing started: Fri Feb 07 23:06:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106007296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106007296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106007296 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106007937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581106008021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581106008021 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "QSysDE5QGen3x4If128.qsys " "Elaborating Platform Designer system entity \"QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106019156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:04 Progress: Loading ip/QSysDE5QGen3x4If128.qsys " "2020.02.07.23:07:04 Progress: Loading ip/QSysDE5QGen3x4If128.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106024076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:05 Progress: Reading input file " "2020.02.07.23:07:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106025737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:05 Progress: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.1\] " "2020.02.07.23:07:05 Progress: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106025838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:07 Progress: Parameterizing module PCIeGen3x4If128 " "2020.02.07.23:07:07 Progress: Parameterizing module PCIeGen3x4If128" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106027045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:07 Progress: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.1\] " "2020.02.07.23:07:07 Progress: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106027062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Parameterizing module XCVRCtrlGen3x4 " "2020.02.07.23:07:08 Progress: Parameterizing module XCVRCtrlGen3x4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.1\] " "2020.02.07.23:07:08 Progress: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Parameterizing module XCVRDrvGen3x4 " "2020.02.07.23:07:08 Progress: Parameterizing module XCVRDrvGen3x4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.02.07.23:07:08 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Parameterizing module clk_0 " "2020.02.07.23:07:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Building connections " "2020.02.07.23:07:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Parameterizing connections " "2020.02.07.23:07:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Validating " "2020.02.07.23:07:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:08 Progress: Done reading input file " "2020.02.07.23:07:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106028996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Stratix V " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Stratix V" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.1 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz " "QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver " "QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer: " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=58  data=897 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=58  data=897" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=52  data=0 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=52  data=0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=1 data=16 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=1 data=16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits.   " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits.  " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits.   " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits.  " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*46 bits " "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*46 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*70 bits " "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*70 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st " "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st " "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106030666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128: Generating QSysDE5QGen3x4If128 \"QSysDE5QGen3x4If128\" for QUARTUS_SYNTH " "QSysDE5QGen3x4If128: Generating QSysDE5QGen3x4If128 \"QSysDE5QGen3x4If128\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106031515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "PCIeGen3x4If128: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv " "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "PCIeGen3x4If128: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_sv_hip_ast \"PCIeGen3x4If128\" " "PCIeGen3x4If128: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_sv_hip_ast \"PCIeGen3x4If128\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106035902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Use qsys-generate for a simpler command-line interface for generating IP. " "Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:21 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys " "2020.02.07.23:07:21 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:23 Progress: Reading input file " "2020.02.07.23:07:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:23 Progress: Adding clk_0 \[clock_source 12.0\] " "2020.02.07.23:07:23 Progress: Adding clk_0 \[clock_source 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 12.0) " "Clk_0: Used clock_source 18.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Parameterizing module clk_0 " "2020.02.07.23:07:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\] " "2020.02.07.23:07:24 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0) " "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_cpu " "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\] " "2020.02.07.23:07:24 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_mem " "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\] " "2020.02.07.23:07:24 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_ctrl " "2020.02.07.23:07:24 Progress: Parameterizing module reconfig_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Building connections " "2020.02.07.23:07:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Parameterizing connections " "2020.02.07.23:07:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:24 Progress: Validating " "2020.02.07.23:07:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.23:07:25 Progress: Done reading input file " "2020.02.07.23:07:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects " "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs " "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH " "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/Saleh/AppData/Local/Temp/alt8299_3129046092352557680.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/Saleh/AppData/Local/Temp/alt8299_3129046092352557680.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/Saleh/AppData/Local/Temp/alt8299_3129046092352557680.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/Saleh/AppData/Local/Temp/alt8299_3129046092352557680.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*) Starting Nios II generation " "Reconfig_cpu: # 2020.02.07 23:07:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Checking for plaintext license. " "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Plaintext license not found. " "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   No license required to generate encrypted Nios II/e. " "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Elaborating CPU configuration settings " "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Creating all objects for CPU " "Reconfig_cpu: # 2020.02.07 23:07:35 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:36 (*)   Generating RTL from CPU objects " "Reconfig_cpu: # 2020.02.07 23:07:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:36 (*)   Creating plain-text RTL " "Reconfig_cpu: # 2020.02.07 23:07:36 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2020.02.07 23:07:36 (*) Done Nios II generation " "Reconfig_cpu: # 2020.02.07 23:07:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\" " "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\" " "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\" " "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\" " "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\" " "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\" " "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files " "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v " "XCVRCtrlGen3x4: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106072999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/Saleh/AppData/Local/Temp/alt8299_6454296744083860750.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: \"QSysDE5QGen3x4If128\" instantiated alt_xcvr_reconfig \"XCVRCtrlGen3x4\" " "XCVRCtrlGen3x4: \"QSysDE5QGen3x4If128\" instantiated alt_xcvr_reconfig \"XCVRCtrlGen3x4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv " "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv " "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv " "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073132 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt " "Overwriting different file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRDrvGen3x4: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_reconfig_driver \"XCVRDrvGen3x4\" " "XCVRDrvGen3x4: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_reconfig_driver \"XCVRDrvGen3x4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv " "Reusing file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128: Done \"QSysDE5QGen3x4If128\" with 4 modules, 157 files " "QSysDE5QGen3x4If128: Done \"QSysDE5QGen3x4If128\" with 4 modules, 157 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106073177 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "QSysDE5QGen3x4If128.qsys " "Finished elaborating Platform Designer system entity \"QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106073993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/rx_do_nothing_tx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/rx_do_nothing_tx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_do_nothing_tx_channel " "Found entity 1: rx_do_nothing_tx_channel" {  } { { "../hdl/rx_do_nothing_tx_channel.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/rx_do_nothing_tx_channel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "../hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/fifo.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/de5qgen3x4if128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/de5qgen3x4if128.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE5QGen3x4If128 " "Found entity 1: DE5QGen3x4If128" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/DE5QGen3x4If128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de5 " "Found entity 1: riffa_wrapper_de5" {  } { { "../../riffa_wrapper_de5.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_extender.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074575 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074575 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074585 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074595 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074595 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074603 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074625 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074636 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074644 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074650 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074657 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074733 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074733 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074733 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074764 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074872 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074879 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074881 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074882 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074885 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074888 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074924 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074927 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074930 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074930 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074969 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074969 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074985 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1581106074995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074995 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074995 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106074995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106074995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075099 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075099 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075099 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/riffa_gen3_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/hdl/riffa_gen3_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RIFFA_Gen3_4 " "Found entity 1: RIFFA_Gen3_4" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSysDE5QGen3x4If128 " "Found entity 1: QSysDE5QGen3x4If128" {  } { { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_arbiter_acq.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_arbiter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075124 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075124 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_m2s.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RR_DONE rr_done alt_xcvr_reconfig_adce_datactrl_sv.sv(211) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object \"RR_DONE\" differs only in case from object \"rr_done\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OC_DELAY oc_delay alt_xcvr_reconfig_adce_datactrl_sv.sv(243) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object \"OC_DELAY\" differs only in case from object \"oc_delay\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_datactrl_sv " "Found entity 1: alt_xcvr_reconfig_adce_datactrl_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_sv " "Found entity 1: alt_xcvr_reconfig_adce_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_sv " "Found entity 1: alt_xcvr_reconfig_analog_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075202 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075207 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075211 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581106075213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075216 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075241 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075241 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_align_clk " "Found entity 1: alt_xcvr_reconfig_dcd_align_clk" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal " "Found entity 1: alt_xcvr_reconfig_dcd_cal" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control " "Found entity 1: alt_xcvr_reconfig_dcd_control" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_control.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_datapath " "Found entity 1: alt_xcvr_reconfig_dcd_datapath" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_eye_width " "Found entity 1: alt_xcvr_reconfig_dcd_eye_width" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_get_sum " "Found entity 1: alt_xcvr_reconfig_dcd_get_sum" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_pll_reset " "Found entity 1: alt_xcvr_reconfig_dcd_pll_reset" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_sv " "Found entity 1: alt_xcvr_reconfig_dcd_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dcd_sv.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sim_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sim_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_ctrl_mux_sv " "Found entity 1: alt_xcvr_reconfig_dfe_ctrl_mux_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_local_reset_sv " "Found entity 1: alt_xcvr_reconfig_dfe_local_reset_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_oc_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_oc_cal_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_pi_phase_sv " "Found entity 1: alt_xcvr_reconfig_dfe_pi_phase_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_reg_sv " "Found entity 1: alt_xcvr_reconfig_dfe_reg_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_step_to_mon_en_sv " "Found entity 1: alt_xcvr_reconfig_dfe_step_to_mon_en_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_sv " "Found entity 1: alt_xcvr_reconfig_dfe_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_dfe_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ber_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ber_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ctrl_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ctrl_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_h.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_sv " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_sv " "Found entity 1: alt_xcvr_reconfig_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl " "Found entity 1: alt_xreconf_analog_datactrl" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_rmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_rmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw " "Found entity 1: alt_xreconf_analog_rmw" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_rmw.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_rmw.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_basic_acq.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075427 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_synchronizer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_wait_generate.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_xcvr_functions.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_256_pipen1b " "Found entity 1: altpcie_hip_256_pipen1b" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_bypass_ph3 " "Found entity 1: altpcie_hip_eq_bypass_ph3" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075493 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_hip_bitsync2 " "Found entity 2: altpcie_hip_bitsync2" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075493 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_hip_bitsync " "Found entity 3: altpcie_hip_bitsync" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075493 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_hip_vecsync2 " "Found entity 4: altpcie_hip_vecsync2" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075493 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_hip_vecsync " "Found entity 5: altpcie_hip_vecsync" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_bypass_ph3.v" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_dprio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_dprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_dprio " "Found entity 1: altpcie_hip_eq_dprio" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_dprio.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_eq_dprio.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_reconfig_driver.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_hip.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo " "Found entity 1: altpcie_scfifo" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo_sv " "Found entity 1: altpcie_scfifo_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075521 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_deep " "Found entity 2: altpcie_scfifo_deep" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_scfifo_sv.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_gbfifo " "Found entity 1: altpcie_sv_gbfifo" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075533 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_sv_gbfifo_neq_5_ena " "Found entity 2: altpcie_sv_gbfifo_neq_5_ena" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075533 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_sv_gbfifo_s5mlab " "Found entity 3: altpcie_sv_gbfifo_s5mlab" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075533 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_sv_gbfifo_eq_5_ena " "Found entity 4: altpcie_sv_gbfifo_eq_5_ena" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075533 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_sv_gbfifo_wys_lut " "Found entity 5: altpcie_sv_gbfifo_wys_lut" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_gbfifo.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_ast_hwtcl " "Found entity 1: altpcie_sv_hip_ast_hwtcl" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_scfifo_ext " "Found entity 1: altpcie_sv_scfifo_ext" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075552 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_svaa_deep " "Found entity 2: altpcie_scfifo_svaa_deep" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_scfifo_ext.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector " "Found entity 1: altpcie_tlp_inspector" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_cseb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_cseb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_cseb " "Found entity 1: altpcie_tlp_inspector_cseb" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_cseb.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_cseb.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_monitor " "Found entity 1: altpcie_tlp_inspector_monitor" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_monitor.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_trigger " "Found entity 1: altpcie_tlp_inspector_trigger" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_trigger.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_tlp_inspector_trigger.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/ber_reader_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/ber_reader_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ber_reader_dcfifo " "Found entity 1: ber_reader_dcfifo" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/ber_reader_dcfifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/ber_reader_dcfifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/mon_to_step_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/mon_to_step_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mon_to_step_sv " "Found entity 1: mon_to_step_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/mon_to_step_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/mon_to_step_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/step_to_mon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/step_to_mon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_to_mon_sv " "Found entity 1: step_to_mon_sv" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/step_to_mon_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/step_to_mon_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen3_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_merger.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075697 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1581106075699 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1581106075699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_rx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_dcd.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_data_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_dfe_cal_sweep_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_emsip_adapter " "Found entity 1: sv_xcvr_emsip_adapter" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_h.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_pipe_native " "Found entity 1: sv_xcvr_pipe_native" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_basic " "Found entity 1: sv_xcvr_reconfig_basic" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif " "Found entity 1: sv_xcvr_reconfig_mif" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_avmm " "Found entity 1: sv_xcvr_reconfig_mif_avmm" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_avmm.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_ctrl " "Found entity 1: sv_xcvr_reconfig_mif_ctrl" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll " "Found entity 1: sv_xcvr_reconfig_pll" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll_ctrl " "Found entity 1: sv_xcvr_reconfig_pll_ctrl" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_addr " "Found entity 1: sv_xrbasic_l2p_addr" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_addr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_ch " "Found entity 1: sv_xrbasic_l2p_ch" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_rom " "Found entity 1: sv_xrbasic_l2p_rom" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif " "Found entity 1: sv_xrbasic_lif" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif_csr " "Found entity 1: sv_xrbasic_lif_csr" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106075822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106075822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106075822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106075822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(425) " "Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106075822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RIFFA_Gen3_4 " "Elaborating entity \"RIFFA_Gen3_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581106077916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "riffa_reset RIFFA_Gen3_4.v(265) " "Verilog HDL or VHDL warning at RIFFA_Gen3_4.v(265): object \"riffa_reset\" assigned a value but never read" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106077918 "|RIFFA_Gen3_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "riffa_clk RIFFA_Gen3_4.v(266) " "Verilog HDL or VHDL warning at RIFFA_Gen3_4.v(266): object \"riffa_clk\" assigned a value but never read" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106077918 "|RIFFA_Gen3_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSysDE5QGen3x4If128 QSysDE5QGen3x4If128:pcie_system_inst " "Elaborating entity \"QSysDE5QGen3x4If128\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "pcie_system_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106077954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_hip_ast_hwtcl QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128 " "Elaborating entity \"altpcie_sv_hip_ast_hwtcl\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\"" {  } { { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "pciegen3x4if128" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106078212 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1099) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1099): converting signed shift amount to unsigned" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1099 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1581106078227 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1097) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1097): converting signed shift amount to unsigned" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1097 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1581106078227 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1098) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1098): converting signed shift amount to unsigned" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1098 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1581106078227 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL Function Declaration warning at altpcie_sv_hip_ast_hwtcl.v(1061): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1581106078229 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(1061): truncated value with size 208 to match size of target (200)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106078229 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1109) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1109): converting signed shift amount to unsigned" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1109 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1581106078260 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Stratix V Hard IP for PCI Express Intel FPGA IP 18.1 altpcie_sv_hip_ast_hwtcl.v(2383) " "Verilog HDL Display System Task info at altpcie_sv_hip_ast_hwtcl.v(2383): Stratix V Hard IP for PCI Express Intel FPGA IP 18.1" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2383 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106078297 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2390) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2390): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106078297 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2391) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2391): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106078297 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2392) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2392): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106078298 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2393) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2393): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106078298 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_256_pipen1b QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b " "Elaborating entity \"altpcie_hip_256_pipen1b\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "altpcie_hip_256_pipen1b" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106080018 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_hip_256_pipen1b.v(940) " "Verilog HDL Function Declaration warning at altpcie_hip_256_pipen1b.v(940): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 940 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1581106080033 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "serdes_frefclk altpcie_hip_256_pipen1b.v(1882) " "Verilog HDL warning at altpcie_hip_256_pipen1b.v(1882): object serdes_frefclk used but never assigned" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 1882 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581106081955 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "g_hiprst.altpcie_rs_serdes" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106085096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_pipe_native QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native " "Elaborating entity \"sv_xcvr_pipe_native\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "g_xcvr.sv_xcvr_pipe_native" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106085149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pcie_fb_clk sv_xcvr_pipe_native.sv(452) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(452): object \"w_pll_tx_pcie_fb_clk\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106085227 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pll_fb_sw sv_xcvr_pipe_native.sv(453) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(453): object \"w_pll_tx_pll_fb_sw\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106085227 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sv_xcvr_pipe_native.sv(608) " "Verilog HDL assignment warning at sv_xcvr_pipe_native.sv(608): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106085230 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_emsip_adapter QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst " "Elaborating entity \"sv_xcvr_emsip_adapter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_emsip_adapter_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106085693 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[4\] sv_xcvr_emsip_adapter.sv(101) " "Output port \"frefclk\[4\]\" at sv_xcvr_emsip_adapter.sv(101) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085718 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[4\] sv_xcvr_emsip_adapter.sv(102) " "Output port \"offcaldone\[4\]\" at sv_xcvr_emsip_adapter.sv(102) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] sv_xcvr_emsip_adapter.sv(104) " "Output port \"rxfreqtxcmuplllock\[4\]\" at sv_xcvr_emsip_adapter.sv(104) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "masktxplllock\[4\] sv_xcvr_emsip_adapter.sv(105) " "Output port \"masktxplllock\[4\]\" at sv_xcvr_emsip_adapter.sv(105) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[4\] sv_xcvr_emsip_adapter.sv(106) " "Output port \"rxpllphaselock\[4\]\" at sv_xcvr_emsip_adapter.sv(106) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[396..394\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[396..394\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[392..390\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[392..390\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[292..290\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[292..290\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[288..286\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[288..286\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[188..186\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[188..186\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[184..182\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[184..182\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[84..82\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[84..82\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085719 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[80..78\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[80..78\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085720 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085720 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085720 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085720 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106085720 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_tx_plls_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106085765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sv_xcvr_plls.sv(101) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(101): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106086713 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sv_xcvr_plls.sv(117) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(117): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106086853 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "688 86 sv_xcvr_plls.sv(649) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(649): truncated value with size 688 to match size of target (86)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106088875 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_blockselect sv_xcvr_plls.sv(131) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(131): object \"atx_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089695 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_readdata sv_xcvr_plls.sv(132) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(132): object \"atx_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_blockselect sv_xcvr_plls.sv(133) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(133): object \"atx_mux_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_readdata sv_xcvr_plls.sv(134) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(134): object \"atx_mux_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_mux_avmm_blockselect sv_xcvr_plls.sv(127) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(127): object \"cdr_mux_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_mux_avmm_readdata sv_xcvr_plls.sv(128) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(128): object \"cdr_mux_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_avmm_blockselect sv_xcvr_plls.sv(129) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(129): object \"cdr_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_avmm_readdata sv_xcvr_plls.sv(130) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(130): object \"cdr_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_plls.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106089696 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "inst_sv_xcvr_native" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106089955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "inst_sv_pma" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106090976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_rx_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst " "Elaborating entity \"sv_rx_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "rx_pma.sv_rx_pma_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106091994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106093032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106098806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "tx_pma_insts\[1\].sv_tx_pma_ch_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106098841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "inst_sv_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106098922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106099868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106100162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface " "Elaborating entity \"sv_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pcs_pma_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106100612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106101241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106102233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106102413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106102736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106103680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface " "Elaborating entity \"sv_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pld_pcs_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106104223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface " "Elaborating entity \"sv_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pld_pcs_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106105570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface " "Elaborating entity \"sv_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pcs_pma_interface" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106105989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" "ch\[1\].inst_sv_pcs_ch" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106106248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106106538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106106961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106107977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106108958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" "ch\[2\].inst_sv_pcs_ch" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106109550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106109844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106110253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106111271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106112216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" "ch\[3\].inst_sv_pcs_ch" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106112796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106113142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106114097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106114688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_avmm_csr.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\"" {  } { { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "xcvrctrlgen3x4" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_arbiter:arbiter\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv " "Elaborating entity \"alt_xcvr_reconfig_analog_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv" "reconfig_analog_sv" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_xreconf_uif" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\|altera_wait_generate:wait_gen\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv" "wait_gen" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_uif.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_analog_datactrl" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqctrl_reg alt_xreconf_analog_datactrl.sv(293) " "Verilog HDL or VHDL warning at alt_xreconf_analog_datactrl.sv(293): object \"eqctrl_reg\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106116716 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_analog_datactrl:inst_analog_datactrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "inst_analog_ctrlsm" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_rmw:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_rmw:inst_rmw_sm\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "inst_rmw_sm" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "inst_ptap_add_sub_wr" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106116937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106116937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106116937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106116937 ""}  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106116937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iae " "Found entity 1: add_sub_iae" {  } { { "db/add_sub_iae.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/add_sub_iae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106117004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106117004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iae QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\|add_sub_iae:auto_generated " "Elaborating entity \"add_sub_iae\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\|add_sub_iae:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_xreconf_cif" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_analog_sv.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_arbiter_acq:mutex_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" "mutex_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce " "Elaborating entity \"alt_xcvr_reconfig_adce\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "adce.sc_adce" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv " "Elaborating entity \"alt_xcvr_reconfig_adce_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv" "stratixv.adce_sv" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce_datactrl_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl " "Elaborating entity \"alt_xcvr_reconfig_adce_datactrl_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" "adce_datactrl" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_adjust_dr alt_xcvr_reconfig_adce_datactrl_sv.sv(278) " "Verilog HDL or VHDL warning at alt_xcvr_reconfig_adce_datactrl_sv.sv(278): object \"en_adjust_dr\" assigned a value but never read" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106117400 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_xcvr_reconfig_adce_datactrl_sv.sv(508) " "Verilog HDL assignment warning at alt_xcvr_reconfig_adce_datactrl_sv.sv(508): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106117401 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_xcvr_reconfig_adce_datactrl_sv.sv(799) " "Verilog HDL Case Statement information at alt_xcvr_reconfig_adce_datactrl_sv.sv(799): all case item expressions in this case statement are onehot" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 799 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106117408 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" "adce_alt_xreconf_cif" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_sv.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_soc QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc " "Elaborating entity \"alt_xcvr_reconfig_soc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "soc.sc_soc" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" "reconfig_cpu" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106117914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_altsyncram" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118210 ""}  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106118210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5t1 " "Found entity 1: altsyncram_b5t1" {  } { { "db/altsyncram_b5t1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_b5t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106118291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106118291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5t1 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5t1:auto_generated " "Elaborating entity \"altsyncram_b5t1\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_altsyncram" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106118616 ""}  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106118616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5t1 " "Found entity 1: altsyncram_c5t1" {  } { { "db/altsyncram_c5t1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_c5t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106118694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106118694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5t1 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5t1:auto_generated " "Elaborating entity \"altsyncram_c5t1\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" "mm_interconnect_0" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106118977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_translator" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_translator" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_translator" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_ctrl_ctrl_translator" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_agent" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_agent" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_agent" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_agent_rsp_fifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_001" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_002" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_003" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_irq_mapper QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper " "Elaborating entity \"alt_xcvr_reconfig_cpu_irq_mapper\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" "irq_mapper" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" "rst_controller" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106119985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_ram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu_ram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_ram_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_soc.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "altsyncram_component" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_ram.hex " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106120101 ""}  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106120101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ru53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ru53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ru53 " "Found entity 1: altsyncram_ru53" {  } { { "db/altsyncram_ru53.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_ru53.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106120184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106120184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ru53 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated " "Elaborating entity \"altsyncram_ru53\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120193 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "alt_xcvr_reconfig_cpu_ram.hex 128 10 " "Width of data items in \"alt_xcvr_reconfig_cpu_ram.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (2) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (3) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (4) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (5) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (6) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (7) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (8) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (9) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (10) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (11) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1581106120202 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_ram.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1581106120202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "basic" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_reconfig_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5 " "Elaborating entity \"sv_xcvr_reconfig_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv" "s5" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_basic.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"sv_xrbasic_lif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif_csr QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr " "Elaborating entity \"sv_xrbasic_lif_csr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" "lif_csr" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_rom QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch " "Elaborating entity \"sv_xrbasic_l2p_rom\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" "l2pch" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120703 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106120717 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106120717 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106120717 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_addr QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"sv_xrbasic_l2p_addr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" "l2paddr" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" "pif_tbus_mux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle " "Elaborating entity \"sv_reconfig_bundle_to_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" "bundle" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_reconfig_basic.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_driver QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_reconfig_driver:xcvrdrvgen3x4 " "Elaborating entity \"altpcie_reconfig_driver\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_reconfig_driver:xcvrdrvgen3x4\"" {  } { { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "xcvrdrvgen3x4" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106120947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de5 riffa_wrapper_de5:riffa " "Elaborating entity \"riffa_wrapper_de5\" for hierarchy \"riffa_wrapper_de5:riffa\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "riffa" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de5:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de5:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de5.v" "trans" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121122 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106121127 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de5.v" "engine_layer_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121155 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..2\] engine_layer.v(81) " "Output port \"TX_TLP_START_OFFSET\[3..2\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106121177 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..2\] engine_layer.v(83) " "Output port \"TX_TLP_END_OFFSET\[3..2\]\" at engine_layer.v(83) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581106121177 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121330 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121340 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121351 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121352 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxr_engine_classic.v(192) " "Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121353 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121400 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_4DWH_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121435 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121441 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121448 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121455 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_engine_classic.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxc_engine_classic.v(168) " "Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121506 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121550 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121557 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121565 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxc_engine_classic.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/engine_layer.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL or VHDL warning at tx_engine_classic.v(179): object \"wDoneEngRst\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121628 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121713 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121714 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_pipeline.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106121855 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121913 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121940 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121964 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(78) " "Verilog HDL Case Statement information at one_hot_mux.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/one_hot_mux.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106121965 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_pipeline.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106121996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(115) " "Verilog HDL or VHDL warning at tx_data_fifo.v(115): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106121998 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_v2 riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst " "Elaborating entity \"counter_v2\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_ctr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(314) " "Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122023 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(316) " "Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122023 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(318) " "Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122023 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(63) " "Verilog HDL or VHDL warning at shiftreg.v(63): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106122098 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_valid_reg" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_data_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122350 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tx_alignment_pipeline.v(250) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122354 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122368 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106122369 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1581106122385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122483 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122499 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106122695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122698 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106122698 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(728) " "Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123144 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(765) " "Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123144 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rst_shiftreg" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123238 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst " "Elaborating entity \"reset_controller\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rc_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_engine_classic.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123245 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reset_controller.v(101) " "Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_controller.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106123247 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_controller.v" "rst_counter" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_controller.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123258 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de5:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de5.v" "riffa_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/riffa_wrapper_de5.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 riffa.v(290) " "Verilog HDL assignment warning at riffa.v(290): truncated value with size 56 to match size of target (32)" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123302 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\"" {  } { { "../../../../riffa_hdl/riffa.v" "txc_meta_hold" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_extender riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst " "Elaborating entity \"reset_extender\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reset_extender_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_extender.v" "rst_counter" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reset_extender.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123415 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reorder_queue_input.v(149) " "Verilog HDL assignment warning at reorder_queue_input.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123544 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123547 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123548 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "posRam" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue_input.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(162) " "Verilog HDL or VHDL warning at registers.v(162): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106123722 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 registers.v(235) " "Verilog HDL assignment warning at registers.v(235): truncated value with size 72 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106123730 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(237) " "Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 237 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1581106123730 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31..16\] 0 registers.v(160) " "Net \"__wRdMemory\[31..16\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106123814 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(160) " "Net \"__wRdMemory\[7..0\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581106123814 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106123914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/registers.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de5:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106124115 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106124115 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/interrupt.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst " "Elaborating entity \"tx_multiplexer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux_128_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_128.v(129) " "Verilog HDL or VHDL warning at tx_multiplexer_128.v(129): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106124213 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_128.v(129) " "Verilog HDL assignment warning at tx_multiplexer_128.v(129): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106124214 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_128.v(251) " "Verilog HDL Case Statement information at tx_multiplexer_128.v(251): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106124231 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_multiplexer_128.v(399) " "Verilog HDL assignment warning at tx_multiplexer_128.v(399): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106124237 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_multiplexer_128.v(405) " "Verilog HDL assignment warning at tx_multiplexer_128.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106124237 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "selRd" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/riffa.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel " "Elaborating entity \"channel_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort " "Elaborating entity \"rx_port_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "rxPort" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_128.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker " "Elaborating entity \"fifo_packer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifoPacker" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxFifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxReq" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124909 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106124915 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "requesterMux" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader " "Elaborating entity \"sg_list_reader_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgListReader" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106124977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "reader" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125001 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106125006 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106125011 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "gate" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort " "Elaborating entity \"tx_port_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "txPort" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/channel_128.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate " "Elaborating entity \"tx_port_channel_gate_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "gate" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "fifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor " "Elaborating entity \"tx_port_monitor_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "monitor" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125317 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_128.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_128.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_monitor_128.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106125321 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer " "Elaborating entity \"tx_port_buffer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "buffer" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_port_buffer_128.v(198) " "Verilog HDL assignment warning at tx_port_buffer_128.v(198): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106125356 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "fifo" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "writer" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_128.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125482 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(217) " "Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106125487 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(279) " "Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106125491 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(348) " "Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_writer.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581106125494 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_do_nothing_tx_channel rx_do_nothing_tx_channel:p0 " "Elaborating entity \"rx_do_nothing_tx_channel\" for hierarchy \"rx_do_nothing_tx_channel:p0\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "p0" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pop_r_delayed rx_do_nothing_tx_channel.v(40) " "Verilog HDL or VHDL warning at rx_do_nothing_tx_channel.v(40): object \"pop_r_delayed\" assigned a value but never read" {  } { { "../hdl/rx_do_nothing_tx_channel.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/rx_do_nothing_tx_channel.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581106125579 "|RIFFA_Gen3_4|rx_do_nothing_tx_channel:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1 rx_do_nothing_tx_channel:p0\|fifo1:fifo_in " "Elaborating entity \"fifo1\" for hierarchy \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\"" {  } { { "../hdl/rx_do_nothing_tx_channel.v" "fifo_in" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/rx_do_nothing_tx_channel.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106125606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106125628 "|RIFFA_Gen3_4|rx_do_nothing_tx_channel:p0|fifo1:fifo_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.v(32) " "Verilog HDL assignment warning at fifo.v(32): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/fifo.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581106125628 "|RIFFA_Gen3_4|rx_do_nothing_tx_channel:p0|fifo1:fifo_in"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1581106130068 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 2 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1581106130076 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1581106130076 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1581106130076 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "Top " "Partition \"Top\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1581106133258 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1581106133258 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1581106133259 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1581106136356 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1581106136356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581106140813 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|mem_rtl_0 " "Inferred RAM node \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1581106140924 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem_rtl_0 " "Inferred RAM node \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1581106140927 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 129 " "Parameter WIDTH_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 129 " "Parameter WIDTH_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 123 " "Parameter WIDTH_A set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 123 " "Parameter WIDTH_B set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif " "Parameter INIT_FILE set to db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|rDataShift_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|rDataShift_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 54 " "Parameter WIDTH set to 54" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581106147845 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581106147845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106147914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106147914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106147914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ct1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ct1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ct1 " "Found entity 1: altsyncram_5ct1" {  } { { "db/altsyncram_5ct1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_5ct1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106148016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106148016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106148120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 129 " "Parameter \"WIDTH_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 129 " "Parameter \"WIDTH_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106148120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hr1 " "Found entity 1: altsyncram_6hr1" {  } { { "db/altsyncram_6hr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_6hr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106148218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106148218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106148314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106148314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aau1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aau1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aau1 " "Found entity 1: altsyncram_aau1" {  } { { "db/altsyncram_aau1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_aau1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106148388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106148388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106148442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148442 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106148442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8v62 " "Found entity 1: altsyncram_8v62" {  } { { "db/altsyncram_8v62.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_8v62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106148524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106148524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106148657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106148657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usr1 " "Found entity 1: altsyncram_usr1" {  } { { "db/altsyncram_usr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_usr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106148757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106148757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106148997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 54 " "Parameter \"WIDTH\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106148997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106148997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nc31 " "Found entity 1: shift_taps_nc31" {  } { { "db/shift_taps_nc31.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/shift_taps_nc31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f9e1 " "Found entity 1: altsyncram_f9e1" {  } { { "db/altsyncram_f9e1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_f9e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qif " "Found entity 1: cntr_qif" {  } { { "db/cntr_qif.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cntr_qif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cmpr_cac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106149405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 94 " "Parameter \"WIDTH_A\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 94 " "Parameter \"WIDTH_B\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149405 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106149405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qr1 " "Found entity 1: altsyncram_2qr1" {  } { { "db/altsyncram_2qr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_2qr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106149583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149584 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106149584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdu1 " "Found entity 1: altsyncram_qdu1" {  } { { "db/altsyncram_qdu1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_qdu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106149737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149737 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106149737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6st1 " "Found entity 1: altsyncram_6st1" {  } { { "db/altsyncram_6st1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_6st1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106149819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106149819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106149966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106149966 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106149966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hu1 " "Found entity 1: altsyncram_2hu1" {  } { { "db/altsyncram_2hu1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_2hu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106150110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 123 " "Parameter \"WIDTH_A\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 123 " "Parameter \"WIDTH_B\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150110 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106150110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgu1 " "Found entity 1: altsyncram_mgu1" {  } { { "db/altsyncram_mgu1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_mgu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106150304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106150304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdr1 " "Found entity 1: altsyncram_sdr1" {  } { { "db/altsyncram_sdr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_sdr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106150501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150501 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106150501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_be31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_be31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_be31 " "Found entity 1: shift_taps_be31" {  } { { "db/shift_taps_be31.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/shift_taps_be31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pce1 " "Found entity 1: altsyncram_pce1" {  } { { "db/altsyncram_pce1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_pce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tif " "Found entity 1: cntr_tif" {  } { { "db/cntr_tif.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cntr_tif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dac " "Found entity 1: cmpr_dac" {  } { { "db/cmpr_dac.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cmpr_dac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106150849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106150849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106150905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150905 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106150905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106150962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106150962 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106150962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odr1 " "Found entity 1: altsyncram_odr1" {  } { { "db/altsyncram_odr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_odr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106151039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106151039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106151088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151088 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106151088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igr1 " "Found entity 1: altsyncram_igr1" {  } { { "db/altsyncram_igr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_igr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106151167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106151167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106151260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151260 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106151260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipr1 " "Found entity 1: altsyncram_ipr1" {  } { { "db/altsyncram_ipr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_ipr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106151341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106151341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106151525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106151525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnr1 " "Found entity 1: altsyncram_gnr1" {  } { { "db/altsyncram_gnr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_gnr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106151622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106151622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581106151845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106151845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581106151845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggr1 " "Found entity 1: altsyncram_ggr1" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/altsyncram_ggr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581106151926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106151926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581106152620 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1581106152793 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" 579 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1581106155371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1581106155371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581106160966 "|RIFFA_Gen3_4|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1581106160966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "268 " "268 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581106173892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18309 " "Implemented 18309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581106174368 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581106174368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16435 " "Implemented 16435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581106174368 ""} { "Info" "ICUT_CUT_TM_RAMS" "1763 " "Implemented 1763 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581106174368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581106174368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/bit/DE5QGen3x4If128.map.smsg " "Generated suppressed messages file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/bit/DE5QGen3x4If128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106175544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5345 " "Peak virtual memory: 5345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106176761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:09:36 2020 " "Processing ended: Fri Feb 07 23:09:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106176761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106176761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106176761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581106176761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581106192384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106192389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:09:46 2020 " "Processing started: Fri Feb 07 23:09:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106192389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1581106192389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1581106192389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1581106192718 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_POST_FIT_MISSING" "Top " "Previously generated Fitter netlist for partition \"Top\" does not exist -- using previously generated Synthesis netlist instead" {  } {  } 0 35009 "Previously generated Fitter netlist for partition \"%1!s!\" does not exist -- using previously generated Synthesis netlist instead" 0 0 "Design Software" 0 -1 1581106193822 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1581106193822 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1581106194972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "112 0 0 0 0 " "Adding 112 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581106195552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1581106195552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_BANK3D_50MHZ " "No output dependent on input pin \"OSC_BANK3D_50MHZ\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581106200410 "|RIFFA_Gen3_4|OSC_BANK3D_50MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1581106200410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18308 " "Implemented 18308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581106200464 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581106200464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16434 " "Implemented 16434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581106200464 ""} { "Info" "ICUT_CUT_TM_RAMS" "1763 " "Implemented 1763 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581106200464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1581106200464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106201486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:10:01 2020 " "Processing ended: Fri Feb 07 23:10:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106201486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106201486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106201486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1581106201486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581106213451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106213457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:10:03 2020 " "Processing started: Fri Feb 07 23:10:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106213457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581106213457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581106213457 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581106213626 ""}
{ "Info" "0" "" "Project  = DE5QGen3x4If128" {  } {  } 0 0 "Project  = DE5QGen3x4If128" 0 0 "Fitter" 0 0 1581106213626 ""}
{ "Info" "0" "" "Revision = DE5QGen3x4If128" {  } {  } 0 0 "Revision = DE5QGen3x4If128" 0 0 "Fitter" 0 0 1581106213627 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1581106215302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581106215336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581106215336 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE5QGen3x4If128 5SGSMD5K2F40C2 " "Selected device 5SGSMD5K2F40C2 for design \"DE5QGen3x4If128\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581106215648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581106215711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581106215711 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_8v62:auto_generated\|ram_block1a3 " "Atom \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_8v62:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1581106215939 "|RIFFA_Gen3_4|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_8v62:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1581106215939 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1581106217710 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AP33 " "Pin ~ALTERA_DATA0~ is reserved at location AP33" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 90964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581106219967 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581106219967 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1581106219982 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581106219993 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581106221013 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106240839 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[0\] PCIE_TX_OUT\[0\](n) " "differential I/O pin \"PCIE_TX_OUT\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } { 0 "PCIE_TX_OUT\[0\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[1\] PCIE_TX_OUT\[1\](n) " "differential I/O pin \"PCIE_TX_OUT\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } { 0 "PCIE_TX_OUT\[1\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[2\] PCIE_TX_OUT\[2\](n) " "differential I/O pin \"PCIE_TX_OUT\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } { 0 "PCIE_TX_OUT\[2\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[3\] PCIE_TX_OUT\[3\](n) " "differential I/O pin \"PCIE_TX_OUT\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } { 0 "PCIE_TX_OUT\[3\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK PCIE_REFCLK(n) " "differential I/O pin \"PCIE_REFCLK\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_REFCLK(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } { 0 "PCIE_REFCLK(n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[3\] PCIE_RX_IN\[3\](n) " "differential I/O pin \"PCIE_RX_IN\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } { 0 "PCIE_RX_IN\[3\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[2\] PCIE_RX_IN\[2\](n) " "differential I/O pin \"PCIE_RX_IN\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } { 0 "PCIE_RX_IN\[2\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[1\] PCIE_RX_IN\[1\](n) " "differential I/O pin \"PCIE_RX_IN\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } { 0 "PCIE_RX_IN\[1\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[0\] PCIE_RX_IN\[0\](n) " "differential I/O pin \"PCIE_RX_IN\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } { 0 "PCIE_RX_IN\[0\](n)" } } } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1581106240910 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1581106240910 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106241261 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1581106241819 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106242180 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106243598 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 12791 global CLKCTRL_G3 " "QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 with 12791 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1581106244040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581106244040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 1279 global CLKCTRL_G2 " "PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 with 1279 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581106244040 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581106244040 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106244042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581106245377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581106245413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581106245501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581106245571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581106245572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581106245608 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581106249583 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581106249583 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581106249583 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE5QGen3x4If128.sdc " "Reading SDC File: '../constr/DE5QGen3x4If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581106249861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 53 *\|reset_sync_pldclk_r\[*\] register " "Ignored filter at DE5QGen3x4If128.sdc(53): *\|reset_sync_pldclk_r\[*\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106249915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\] " "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106249915 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106249915 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106250017 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1581106250017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1581106250024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 68 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250030 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 72 *hip_ctrl* pin " "Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250224 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250225 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250226 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250226 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250227 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250228 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250229 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 89 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(89): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250231 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 91 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(91): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250231 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 93 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(93): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250232 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 95 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(95): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250233 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 97 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(97): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106250233 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581106250233 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581106250234 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581106250256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581106250305 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581106250305 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581106250338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106250513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1581106250513 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106250513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1581106250513 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106250613 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1581106250613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581106251077 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581106251107 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 70 clocks " "Found 70 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    osc_50MHz " "  20.000    osc_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  PCIE_REFCLK " "  10.000  PCIE_REFCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.250 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g " "   0.250 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581106251108 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581106251108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581106255413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "629 Block RAM " "Packed 629 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581106255452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581106255452 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1581106256472 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581106261706 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581106268877 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581106268894 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 60 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 60 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581106275959 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581106275960 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581106283349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581106283369 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581106287244 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:36 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:36" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1581106292455 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106292751 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106293929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581106293957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581106293997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581106294082 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581106294159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581106294159 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581106294190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581106294660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581106294707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581106294707 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106295464 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106295697 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcie_smbclk " "Node \"pcie_smbclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_smbclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581106296099 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcie_smbdata " "Node \"pcie_smbdata\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_smbdata" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581106296099 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcie_wake " "Node \"pcie_wake\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_wake" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1581106296099 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1581106296099 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:17 " "Fitter preparation operations ending: elapsed time is 00:01:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106296099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581106311761 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106311994 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1581106329175 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "246 " "Fitter has implemented the following 246 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1581106365712 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1581106365712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "246 " "Fitter has implemented the following 246 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1581106365712 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1581106365712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:53 " "Fitter placement preparation operations ending: elapsed time is 00:00:53" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106365712 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1581106392979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581106393462 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581106438756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106438756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581106449319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y36 X22_Y47 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y36 to location X22_Y47" {  } { { "loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y36 to location X22_Y47"} { { 12 { 0 ""} 11 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581106486324 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581106486324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:05 " "Fitter routing operations ending: elapsed time is 00:01:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106528895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 72.39 " "Total time spent on timing analysis during the Fitter is 72.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581106542237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581106542346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581106544628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581106544770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581106547147 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581106558977 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581106560341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/bit/DE5QGen3x4If128.fit.smsg " "Generated suppressed messages file D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/bit/DE5QGen3x4If128.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581106562194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9032 " "Peak virtual memory: 9032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106568360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:16:08 2020 " "Processing ended: Fri Feb 07 23:16:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106568360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:05 " "Elapsed time: 00:06:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106568360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:09 " "Total CPU time (on all processors): 00:11:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106568360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581106568360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581106572457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106572463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:16:12 2020 " "Processing started: Fri Feb 07 23:16:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106572463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581106572463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581106572463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1581106573666 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 445 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 884 0 0 } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 236 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1581106605901 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 445 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 884 0 0 } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 236 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1581106605904 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 445 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 884 0 0 } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 236 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1581106605904 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_tx_pma.sv" 231 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_pma.sv" 445 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } } { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/qsysde5qgen3x4if128.v" 884 0 0 } } { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 236 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1581106605904 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581106606236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5319 " "Peak virtual memory: 5319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106621861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:17:01 2020 " "Processing ended: Fri Feb 07 23:17:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106621861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106621861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106621861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581106621861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581106624506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106624513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:17:04 2020 " "Processing started: Fri Feb 07 23:17:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106624513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1581106624513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1581106624513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1581106625996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1581106626068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1581106626068 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581106632189 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581106632189 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1581106632189 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE5QGen3x4If128.sdc " "Reading SDC File: '../constr/DE5QGen3x4If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1581106632346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 53 *\|reset_sync_pldclk_r\[*\] register " "Ignored filter at DE5QGen3x4If128.sdc(53): *\|reset_sync_pldclk_r\[*\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\] " "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632358 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632358 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106632458 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1581106632458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1581106632466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 68 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632466 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 72 *hip_ctrl* pin " "Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632618 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632618 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632618 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632618 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632622 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632622 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632622 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 89 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(89): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632622 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 91 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(91): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632622 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 93 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(93): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632626 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 95 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(95): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632626 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 97 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(97): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106632626 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1581106632626 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1581106632646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1581106632690 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1581106632690 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1581106632694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106632827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1581106632827 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106632827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1581106632827 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106632876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1581106632876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1581106633104 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1581106633563 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1581106633683 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1581106635072 ""}
{ "Info" "IPUTIL_EXTERNAL_PUTIL_SAF_WRITTEN" "power_signals.saf " "Created Signal Activity File power_signals.saf" {  } {  } 0 221012 "Created Signal Activity File %1!s!" 0 0 "Power Analyzer" 0 -1 1581106635666 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1581106636576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1581106637053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1581106639940 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "39.032 millions of transitions / sec " "Average toggle rate for this design is 39.032 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1581106664445 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "2786.75 mW " "Total thermal power estimate for the design is 2786.75 mW" {  } { { "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1581106665299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5985 " "Peak virtual memory: 5985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106666647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:17:46 2020 " "Processing ended: Fri Feb 07 23:17:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106666647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106666647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106666647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1581106666647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1581106669725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106669732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:17:49 2020 " "Processing started: Fri Feb 07 23:17:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106669732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581106669732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_sta DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581106669732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1581106669883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581106671742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581106671742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106671802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106671802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581106675877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581106675877 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1581106675877 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE5QGen3x4If128.sdc " "Reading SDC File: '../constr/DE5QGen3x4If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581106676047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 53 *\|reset_sync_pldclk_r\[*\] register " "Ignored filter at DE5QGen3x4If128.sdc(53): *\|reset_sync_pldclk_r\[*\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\] " "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676060 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676060 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106676154 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106676154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1581106676162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 68 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676162 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 72 *hip_ctrl* pin " "Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676314 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676315 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676316 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676317 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676318 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676319 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676320 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 89 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(89): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676320 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 91 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(91): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676320 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 93 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(93): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676320 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 95 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(95): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676320 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 97 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(97): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106676324 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676324 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581106676326 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581106676348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581106676393 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581106676398 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581106676408 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106676541 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106676541 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106676541 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106676541 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106676725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581106676725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106676858 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581106676874 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581106677011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.706 " "Worst-case setup slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.706               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 PCIE_REFCLK  " "    3.896               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.437               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.437               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.494               0.000 n/a  " "   11.494               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106677406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.091               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 PCIE_REFCLK  " "    0.132               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 sv_reconfig_pma_testbus_clk_0  " "    0.685               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.881               0.000 n/a  " "   12.881               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106677489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.590 " "Worst-case recovery slack is 1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.590               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.757               0.000 PCIE_REFCLK  " "    6.757               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106677526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.188 " "Worst-case removal slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.188               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 PCIE_REFCLK  " "    0.423               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106677562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.157 " "Worst-case minimum pulse width slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.157               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    0.871               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.954               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    0.979               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.050               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.962               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.188               0.000 PCIE_REFCLK  " "    4.188               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.220               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.220               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]  " "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106677576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106677576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.111 ns " "Worst Case Available Settling Time: 3.111 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106677672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.706 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.706" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.706  " "Path #1: Setup slack is 0.706 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\|rCtrValue\[1\] " "From Node    : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\|rCtrValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\] " "To Node      : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.980      4.980  R                    clock network delay " "     4.980      4.980  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.980      0.000     uTco              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\|rCtrValue\[1\] " "     4.980      0.000     uTco              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\|rCtrValue\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.980      0.000 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|pktctr_inst\|rCtrValue\[1\]\|q " "     4.980      0.000 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|pktctr_inst\|rCtrValue\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.344      0.364 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~33\|dataf " "     5.344      0.364 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~33\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.347 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~33\|cout " "     5.691      0.347 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.000 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~29\|cin " "     5.691      0.000 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.795      0.104 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~29\|sumout " "     5.795      0.104 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|Add1~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.145      0.350 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~1\|datac " "     6.145      0.350 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.315      0.170 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~1\|combout " "     6.315      0.170 RR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.447      0.132 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~13\|datab " "     6.447      0.132 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.708      0.261 RF  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~13\|combout " "     6.708      0.261 RF  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|LessThan2~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.825      0.117 FF    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|WR_DATA_READY\|dataf " "     6.825      0.117 FF    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|WR_DATA_READY\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.876      0.051 FR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|WR_DATA_READY\|combout " "     6.876      0.051 FR  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|WR_DATA_READY\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.750      0.874 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|rData\[1\]\[146\]\|ena " "     7.750      0.874 RR    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txr_engine_inst\|txr_engine_inst\|tx_alignment_inst\|compute_reg\|pipeline_inst\|rData\[1\]\[146\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.268      0.518 RR  CELL   Low Power  riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\] " "     8.268      0.518 RR  CELL   Low Power  riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.905      3.905  R                    clock network delay " "     7.905      3.905  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.912      1.007                       clock pessimism removed " "     8.912      1.007                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.812     -0.100                       clock uncertainty " "     8.812     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.974      0.162     uTsu              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\] " "     8.974      0.162     uTsu              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|rData\[1\]\[146\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.268 " "Data Arrival Time  :     8.268" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.974 " "Data Required Time :     8.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.706  " "Slack              :     0.706 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.896 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.896" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.896  " "Path #1: Setup slack is 3.896 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      2.471  R                    clock network delay " "     2.471      2.471  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\] " "     2.471      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[10\]\|q " "     2.471      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.629 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|dataa " "     3.100      0.629 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.230 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     3.330      0.230 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.998      0.668 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa " "     3.998      0.668 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.246      0.248 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout " "     4.246      0.248 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.754 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab " "     5.000      0.754 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.240      0.240 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout " "     5.240      0.240 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.881      0.641 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab " "     5.881      0.641 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.115      0.234 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout " "     6.115      0.234 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.749      0.634 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad " "     6.749      0.634 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.884      0.135 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout " "     6.884      0.135 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.079      0.195 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa " "     7.079      0.195 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.336      0.257 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout " "     7.336      0.257 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.078      0.742 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[9\]\|ena " "     8.078      0.742 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[9\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.683      0.605 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\] " "     8.683      0.605 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.351      2.351  R                    clock network delay " "    12.351      2.351  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.421      0.070                       clock pessimism removed " "    12.421      0.070                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.351     -0.070                       clock uncertainty " "    12.351     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.579      0.228     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\] " "    12.579      0.228     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.683 " "Data Arrival Time  :     8.683" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.579 " "Data Required Time :    12.579" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.896  " "Slack              :     3.896 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.437 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.437" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.437  " "Path #1: Setup slack is 8.437 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      4.100  R                    clock network delay " "     4.100      4.100  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     4.100      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     4.100      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.131      1.031 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     5.131      1.031 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.373      0.242 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     5.373      0.242 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.575      3.575  R                    clock network delay " "    13.575      3.575  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.130                       clock pessimism removed " "    13.705      0.130                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.635     -0.070                       clock uncertainty " "    13.635     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.810      0.175     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "    13.810      0.175     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.373 " "Data Arrival Time  :     5.373" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.810 " "Data Required Time :    13.810" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.437  " "Slack              :     8.437 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.494 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.494" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.494  " "Path #1: Setup slack is 11.494 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 20.000 " "Max Delay Exception      : 20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      4.873  R                    clock network delay " "     4.873      4.873  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "     4.873      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.972      0.099 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q " "     4.972      0.099 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.079      1.107 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab " "     6.079      1.107 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.303      0.224 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout " "     6.303      0.224 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.992      0.689 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae " "     6.992      0.689 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.157      0.165 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout " "     7.157      0.165 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      1.349 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     8.506      1.349 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     8.506      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000                       latch edge time " "    20.000     20.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R                    clock network delay " "    20.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.506 " "Data Arrival Time  :     8.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.000 " "Data Required Time :    20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.494  " "Slack              :    11.494 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.091 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.091" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.091  " "Path #1: Hold slack is 0.091 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[65\] " "From Node    : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[65\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\] " "To Node      : riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.829      3.829  R                    clock network delay " "     3.829      3.829  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.829      0.000     uTco              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[65\] " "     3.829      0.000     uTco              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[65\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.829      0.000 FF  CELL  High Speed  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txc_engine_inst\|txc_engine_inst\|tx_alignment_inst\|output_register_inst\|pipeline_inst\|rData\[1\]\[65\]\|q " "     3.829      0.000 FF  CELL  High Speed  riffa\|engine_layer_inst\|tx_engine_classic_inst\|txc_engine_inst\|txc_engine_inst\|tx_alignment_inst\|output_register_inst\|pipeline_inst\|rData\[1\]\[65\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.351 FF    IC       Mixed  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_phi_inst\|mux_inst\|mux_select_inst\|MUX_OUTPUT\[68\]~61\|dataf " "     4.180      0.351 FF    IC       Mixed  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_phi_inst\|mux_inst\|mux_select_inst\|MUX_OUTPUT\[68\]~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.211      0.031 FF  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_phi_inst\|mux_inst\|mux_select_inst\|MUX_OUTPUT\[68\]~61\|combout " "     4.211      0.031 FF  CELL   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_phi_inst\|mux_inst\|mux_select_inst\|MUX_OUTPUT\[68\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.211      0.000 FF    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_output_inst\|pipeline_inst\|rData\[1\]\[67\]\|d " "     4.211      0.000 FF    IC   Low Power  riffa\|engine_layer_inst\|tx_engine_classic_inst\|tx_mux_inst\|tx_output_inst\|pipeline_inst\|rData\[1\]\[67\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.303      0.092 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\] " "     4.303      0.092 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.975      4.975  R                    clock network delay " "     4.975      4.975  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.025     -0.950                       clock pessimism removed " "     4.025     -0.950                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.025      0.000                       clock uncertainty " "     4.025      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.212      0.187      uTh              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\] " "     4.212      0.187      uTh              riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|rData\[1\]\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.303 " "Data Arrival Time  :     4.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.212 " "Data Required Time :     4.212" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.091  " "Slack              :     0.091 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.132 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.132" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.132  " "Path #1: Hold slack is 0.132 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      2.244  R                    clock network delay " "     2.244      2.244  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\] " "     2.244      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|ctrl_writedata\[13\]\|q " "     2.244      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|ctrl_writedata\[13\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      0.331 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|dataf " "     2.575      0.331 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.031 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|combout " "     2.606      0.031 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.000 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata\[13\]\|d " "     2.606      0.000 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata\[13\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.092 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "     2.698      0.092 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.449      2.449  R                    clock network delay " "     2.449      2.449  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.379     -0.070                       clock pessimism removed " "     2.379     -0.070                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.379      0.000                       clock uncertainty " "     2.379      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.566      0.187      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "     2.566      0.187      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.698 " "Data Arrival Time  :     2.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.566 " "Data Required Time :     2.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.132  " "Slack              :     0.132 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.685 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.685" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.685  " "Path #1: Hold slack is 0.685 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      3.574  R                    clock network delay " "     3.574      3.574  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     3.574      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     3.574      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.349      0.775 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     4.349      0.775 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.179 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     4.528      0.179 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      4.101  R                    clock network delay " "     4.101      4.101  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.687     -0.414                       clock pessimism removed " "     3.687     -0.414                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.687      0.000                       clock uncertainty " "     3.687      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.156      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     3.843      0.156      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.528 " "Data Arrival Time  :     4.528" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.843 " "Data Required Time :     3.843" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.685  " "Slack              :     0.685 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.881 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 12.881  " "Path #1: Hold slack is 12.881 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Min Delay Exception      : -10.000 " "Min Delay Exception      : -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      2.398  R                    clock network delay " "     2.398      2.398  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "     2.398      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q " "     2.398      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.218 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf " "     2.616      0.218 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.657      0.041 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout " "     2.657      0.041 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      0.224 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     2.881      0.224 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     2.881      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000    -10.000                       latch edge time " "   -10.000    -10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R                    clock network delay " "   -10.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.881 " "Data Arrival Time  :     2.881" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   -10.000 " "Data Required Time :   -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.881  " "Slack              :    12.881 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677875 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.590 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.590  " "Path #1: Recovery slack is 1.590 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.954      4.954  R                    clock network delay " "     4.954      4.954  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.954      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "     4.954      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.954      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q " "     4.954      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.875      1.921 FF    IC       Mixed  p0\|fifo_out\|Dout\[56\]\|clrn " "     6.875      1.921 FF    IC       Mixed  p0\|fifo_out\|Dout\[56\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.215      0.340 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "     7.215      0.340 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.780      3.780  R                    clock network delay " "     7.780      3.780  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      0.950                       clock pessimism removed " "     8.730      0.950                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.630     -0.100                       clock uncertainty " "     8.630     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.805      0.175     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "     8.805      0.175     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.215 " "Data Arrival Time  :     7.215" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.805 " "Data Required Time :     8.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.590  " "Slack              :     1.590 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.757 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.757  " "Path #1: Recovery slack is 6.757 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      2.381  R                    clock network delay " "     2.381      2.381  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "     2.381      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q " "     2.381      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.355      2.974 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn " "     5.355      2.974 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.369 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "     5.724      0.369 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.357      2.357  R                    clock network delay " "    12.357      2.357  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.427      0.070                       clock pessimism removed " "    12.427      0.070                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.357     -0.070                       clock uncertainty " "    12.357     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.481      0.124     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "    12.481      0.124     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.724 " "Data Arrival Time  :     5.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.481 " "Data Required Time :    12.481" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.757  " "Slack              :     6.757 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.188  " "Path #1: Removal slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      3.850  R                    clock network delay " "     3.850      3.850  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "     3.850      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q " "     3.850      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.984      0.134 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn " "     3.984      0.134 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.272      0.288 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     4.272      0.288 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.912      4.912  R                    clock network delay " "     4.912      4.912  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897     -1.015                       clock pessimism removed " "     3.897     -1.015                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.000                       clock uncertainty " "     3.897      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.084      0.187      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     4.084      0.187      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.272 " "Data Arrival Time  :     4.272" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.084 " "Data Required Time :     4.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.423 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.423" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.423  " "Path #1: Removal slack is 0.423 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      2.266  R                    clock network delay " "     2.266      2.266  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.266      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q " "     2.266      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.624      0.358 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn " "     2.624      0.358 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.266 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.890      0.266 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392      2.392  R                    clock network delay " "     2.392      2.392  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311     -0.081                       clock pessimism removed " "     2.311     -0.081                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000                       clock uncertainty " "     2.311      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.467      0.156      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.467      0.156      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.890 " "Data Arrival Time  :     2.890" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.467 " "Data Required Time :     2.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.423  " "Slack              :     0.423 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106677938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106677938 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581106678336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581106678457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581106683885 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106685336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106685336 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106685336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106685336 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106685480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581106685480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106685484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.780 " "Worst-case setup slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.780               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.802               0.000 PCIE_REFCLK  " "    3.802               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.540               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.540               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.750               0.000 n/a  " "   11.750               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106685713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.137               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 PCIE_REFCLK  " "    0.212               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 sv_reconfig_pma_testbus_clk_0  " "    0.662               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.813               0.000 n/a  " "   12.813               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106685789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.822 " "Worst-case recovery slack is 1.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.822               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.822               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.032               0.000 PCIE_REFCLK  " "    7.032               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106685817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.234 " "Worst-case removal slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.234               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 PCIE_REFCLK  " "    0.467               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106685847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.158 " "Worst-case minimum pulse width slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.158               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    0.846               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    0.979               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.157               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.959               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.227               0.000 PCIE_REFCLK  " "    4.227               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.229               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.229               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]  " "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106685860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106685860 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.176 ns " "Worst Case Available Settling Time: 3.176 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106685973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106685973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.780 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.780" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.780  " "Path #1: Setup slack is 0.780 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG124 " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG124" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\] " "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.864      5.864  R                    clock network delay " "     5.864      5.864  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.864      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG124 " "     5.864      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG124" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.083      1.219 RR  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgctl\[23\] " "     7.083      1.219 RR  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgctl\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.908      0.825 RR    IC   Low Power  riffa\|trans\|rTlCfgCtl\[23\]~feeder\|dataf " "     7.908      0.825 RR    IC   Low Power  riffa\|trans\|rTlCfgCtl\[23\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.954      0.046 RR  CELL   Low Power  riffa\|trans\|rTlCfgCtl\[23\]~feeder\|combout " "     7.954      0.046 RR  CELL   Low Power  riffa\|trans\|rTlCfgCtl\[23\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.954      0.000 RR    IC   Low Power  riffa\|trans\|rTlCfgCtl\[23\]\|d " "     7.954      0.000 RR    IC   Low Power  riffa\|trans\|rTlCfgCtl\[23\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.088      0.134 RR  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\] " "     8.088      0.134 RR  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.765      3.765  R                    clock network delay " "     7.765      3.765  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.740      0.975                       clock pessimism removed " "     8.740      0.975                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640     -0.100                       clock uncertainty " "     8.640     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.868      0.228     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\] " "     8.868      0.228     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgCtl\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.088 " "Data Arrival Time  :     8.088" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.868 " "Data Required Time :     8.868" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.780  " "Slack              :     0.780 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686041 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686041 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.802 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.802" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.802  " "Path #1: Setup slack is 3.802 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|pif_interface_sel " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|pif_interface_sel" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5 " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.362      2.362  R                    clock network delay " "     2.362      2.362  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.362      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|pif_interface_sel " "     2.362      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|pif_interface_sel" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.362      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel\|q " "     2.362      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.599      0.237 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel~_wirecell\|dataf " "     2.599      0.237 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel~_wirecell\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.052 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel~_wirecell\|combout " "     2.651      0.052 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|pif_interface_sel~_wirecell\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      0.788 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|interfacesel " "     3.439      0.788 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|interfacesel" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.604      5.165 FR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5 " "     8.604      5.165 FR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.462      2.462  R                    clock network delay " "    12.462      2.462  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.476      0.014                       clock pessimism removed " "    12.476      0.014                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.406     -0.070                       clock uncertainty " "    12.406     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.406      0.000     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5 " "    12.406      0.000     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.604 " "Data Arrival Time  :     8.604" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.406 " "Data Required Time :    12.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.802  " "Slack              :     3.802 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686061 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.540 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.540  " "Path #1: Setup slack is 8.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      3.928  R                    clock network delay " "     3.928      3.928  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     3.928      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     3.928      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.891      0.963 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     4.891      0.963 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.137      0.246 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     5.137      0.246 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.518      3.518  R                    clock network delay " "    13.518      3.518  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.572      0.054                       clock pessimism removed " "    13.572      0.054                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.502     -0.070                       clock uncertainty " "    13.502     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.677      0.175     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "    13.677      0.175     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.137 " "Data Arrival Time  :     5.137" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.677 " "Data Required Time :    13.677" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.540  " "Slack              :     8.540 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.750 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.750" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686067 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686067 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.750  " "Path #1: Setup slack is 11.750 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 20.000 " "Max Delay Exception      : 20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.751      4.751  R                    clock network delay " "     4.751      4.751  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.751      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "     4.751      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.852      0.101 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q " "     4.852      0.101 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      1.048 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab " "     5.900      1.048 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      0.243 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout " "     6.143      0.243 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.797      0.654 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae " "     6.797      0.654 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.965      0.168 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout " "     6.965      0.168 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.250      1.285 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     8.250      1.285 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.250      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     8.250      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000                       latch edge time " "    20.000     20.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R                    clock network delay " "    20.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.250 " "Data Arrival Time  :     8.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.000 " "Data Required Time :    20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.750  " "Slack              :    11.750 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686068 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.137  " "Path #1: Hold slack is 0.137 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[3\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3 " "To Node      : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      3.732  R                    clock network delay " "     3.732      3.732  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[3\] " "     3.732      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      0.000 FF  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[3\]\|q " "     3.732      0.000 FF  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.224 FF    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|fifo\|mem\|rRAM_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\] " "     3.956      0.224 FF    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|fifo\|mem\|rRAM_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.960      0.004 FF  CELL  High Speed  riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3 " "     3.960      0.004 FF  CELL  High Speed  riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.853      4.853  R                    clock network delay " "     4.853      4.853  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823     -1.030                       clock pessimism removed " "     3.823     -1.030                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      0.000                       clock uncertainty " "     3.823      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      0.000      uTh              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3 " "     3.823      0.000      uTh              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\|altsyncram_6hr1:auto_generated\|ram_block1a0~porta_datain_reg3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.960 " "Data Arrival Time  :     3.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.823 " "Data Required Time :     3.823" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.137  " "Slack              :     0.137 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.212 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.212" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.212  " "Path #1: Hold slack is 0.212 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.228      2.228  R                    clock network delay " "     2.228      2.228  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.228      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\] " "     2.228      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|ctrl_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.228      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|ctrl_writedata\[13\]\|q " "     2.228      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|ctrl_writedata\[13\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540      0.312 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|dataf " "     2.540      0.312 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      0.033 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|combout " "     2.573      0.033 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      0.000 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata\[13\]\|d " "     2.573      0.000 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|master_writedata\[13\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      0.096 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "     2.669      0.096 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      2.338  R                    clock network delay " "     2.338      2.338  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279     -0.059                       clock pessimism removed " "     2.279     -0.059                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279      0.000                       clock uncertainty " "     2.279      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.457      0.178      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\] " "     2.457      0.178      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_writedata\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.669 " "Data Arrival Time  :     2.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.457 " "Data Required Time :     2.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.212  " "Slack              :     0.212 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.662 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.662  " "Path #1: Hold slack is 0.662 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      3.517  R                    clock network delay " "     3.517      3.517  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     3.517      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     3.517      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.250      0.733 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     4.250      0.733 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.191 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     4.441      0.191 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      3.929  R                    clock network delay " "     3.929      3.929  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.624     -0.305                       clock pessimism removed " "     3.624     -0.305                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.624      0.000                       clock uncertainty " "     3.624      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.779      0.155      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     3.779      0.155      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.441 " "Data Arrival Time  :     4.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.779 " "Data Required Time :     3.779" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.662  " "Slack              :     0.662 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.813 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.813" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 12.813  " "Path #1: Hold slack is 12.813 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Min Delay Exception      : -10.000 " "Min Delay Exception      : -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      2.353  R                    clock network delay " "     2.353      2.353  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "     2.353      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q " "     2.353      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.552      0.199 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf " "     2.552      0.199 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.587      0.035 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout " "     2.587      0.035 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      0.226 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     2.813      0.226 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     2.813      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000    -10.000                       latch edge time " "   -10.000    -10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R                    clock network delay " "   -10.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "   -10.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.813 " "Data Arrival Time  :     2.813" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   -10.000 " "Data Required Time :   -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.813  " "Slack              :    12.813 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.822 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.822" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.822  " "Path #1: Recovery slack is 1.822 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\] " "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.824      4.824  R                    clock network delay " "     4.824      4.824  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.824      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "     4.824      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.824      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q " "     4.824      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.609      1.785 FF    IC       Mixed  p0\|fifo_out\|Dout\[34\]\|clrn " "     6.609      1.785 FF    IC       Mixed  p0\|fifo_out\|Dout\[34\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.966      0.357 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\] " "     6.966      0.357 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.738      3.738  R                    clock network delay " "     7.738      3.738  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.713      0.975                       clock pessimism removed " "     8.713      0.975                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.613     -0.100                       clock uncertainty " "     8.613     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.788      0.175     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\] " "     8.788      0.175     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[34\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.966 " "Data Arrival Time  :     6.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.788 " "Data Required Time :     8.788" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.822  " "Slack              :     1.822 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.032 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.032" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.032  " "Path #1: Recovery slack is 7.032 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      2.293  R                    clock network delay " "     2.293      2.293  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "     2.293      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q " "     2.293      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.038      2.745 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn " "     5.038      2.745 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.394      0.356 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "     5.394      0.356 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.313      2.313  R                    clock network delay " "    12.313      2.313  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.372      0.059                       clock pessimism removed " "    12.372      0.059                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.302     -0.070                       clock uncertainty " "    12.302     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.426      0.124     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "    12.426      0.124     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.394 " "Data Arrival Time  :     5.394" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.426 " "Data Required Time :    12.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.032  " "Slack              :     7.032 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686189 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.234 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.234" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.234  " "Path #1: Removal slack is 0.234 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      3.768  R                    clock network delay " "     3.768      3.768  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "     3.768      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q " "     3.768      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.886      0.118 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn " "     3.886      0.118 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167      0.281 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     4.167      0.281 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.785      4.785  R                    clock network delay " "     4.785      4.785  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.755     -1.030                       clock pessimism removed " "     3.755     -1.030                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.755      0.000                       clock uncertainty " "     3.755      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.933      0.178      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     3.933      0.178      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.167 " "Data Arrival Time  :     4.167" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.933 " "Data Required Time :     3.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.234  " "Slack              :     0.234 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.467 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.467" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.467  " "Path #1: Removal slack is 0.467 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      2.251  R                    clock network delay " "     2.251      2.251  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.251      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q " "     2.251      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.584      0.333 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn " "     2.584      0.333 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.857      0.273 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.857      0.273 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.303      2.303  R                    clock network delay " "     2.303      2.303  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235     -0.068                       clock pessimism removed " "     2.235     -0.068                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      0.000                       clock uncertainty " "     2.235      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.155      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.390      0.155      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.857 " "Data Arrival Time  :     2.857" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.390 " "Data Required Time :     2.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.467  " "Slack              :     0.467 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106686219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106686219 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581106686314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581106686685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581106691593 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106693011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106693011 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106693011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106693011 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106693155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581106693155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.817 " "Worst-case setup slack is 1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.817               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.817               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.152               0.000 PCIE_REFCLK  " "    6.152               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.915               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.915               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.441               0.000 n/a  " "   13.441               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106693256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.084               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 PCIE_REFCLK  " "    0.085               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 sv_reconfig_pma_testbus_clk_0  " "    0.469               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.115               0.000 n/a  " "   12.115               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106693342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.415 " "Worst-case recovery slack is 2.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.415               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    2.415               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.769               0.000 PCIE_REFCLK  " "    7.769               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106693374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.140 " "Worst-case removal slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.140               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 PCIE_REFCLK  " "    0.300               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106693404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.182 " "Worst-case minimum pulse width slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.182               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    0.950               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    0.991               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.096               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.184               0.000 PCIE_REFCLK  " "    4.184               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.510               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.510               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]  " "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106693418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106693418 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.483 ns " "Worst Case Available Settling Time: 3.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106693530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.817 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.817" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.817  " "Path #1: Setup slack is 1.817 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125 " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.546      4.546  R                    clock network delay " "     4.546      4.546  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.546      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125 " "     4.546      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.576      0.030 RF  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgsts\[36\] " "     4.576      0.030 RF  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgsts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.097      1.521 FF    IC   Low Power  riffa\|trans\|rTlCfgSts\[36\]\|asdata " "     6.097      1.521 FF    IC   Low Power  riffa\|trans\|rTlCfgSts\[36\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.265      0.168 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "     6.265      0.168 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.077      3.077  R                    clock network delay " "     7.077      3.077  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.023      0.946                       clock pessimism removed " "     8.023      0.946                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923     -0.100                       clock uncertainty " "     7.923     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.082      0.159     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "     8.082      0.159     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.265 " "Data Arrival Time  :     6.265" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.082 " "Data Required Time :     8.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.817  " "Slack              :     1.817 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.152 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.152" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.152  " "Path #1: Setup slack is 6.152 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[8\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      1.806  R                    clock network delay " "     1.806      1.806  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[8\] " "     1.806      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[8\]\|q " "     1.806      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.303      0.497 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|datae " "     2.303      0.497 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      0.056 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     2.359      0.056 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.800      0.441 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa " "     2.800      0.441 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.136 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout " "     2.936      0.136 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.498 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab " "     3.434      0.498 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.566      0.132 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout " "     3.566      0.132 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.425 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab " "     3.991      0.425 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.124      0.133 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout " "     4.124      0.133 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.560      0.436 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad " "     4.560      0.436 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.635      0.075 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout " "     4.635      0.075 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.111 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa " "     4.746      0.111 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.137 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout " "     4.883      0.137 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.478 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[13\]\|ena " "     5.361      0.478 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[13\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.642      0.281 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "     5.642      0.281 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.691      1.691  R                    clock network delay " "    11.691      1.691  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.741      0.050                       clock pessimism removed " "    11.741      0.050                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.671     -0.070                       clock uncertainty " "    11.671     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.794      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "    11.794      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.642 " "Data Arrival Time  :     5.642" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.794 " "Data Required Time :    11.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.152  " "Slack              :     6.152 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.915 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.915" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.915  " "Path #1: Setup slack is 8.915 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      2.918  R                    clock network delay " "     2.918      2.918  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     2.918      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     2.918      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.701 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     3.619      0.701 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.149 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     3.768      0.149 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.544      2.544  R                    clock network delay " "    12.544      2.544  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.630      0.086                       clock pessimism removed " "    12.630      0.086                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.560     -0.070                       clock uncertainty " "    12.560     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.683      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "    12.683      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.768 " "Data Arrival Time  :     3.768" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.683 " "Data Required Time :    12.683" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.915  " "Slack              :     8.915 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.441 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.441" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.441  " "Path #1: Setup slack is 13.441 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 20.000 " "Max Delay Exception      : 20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      3.991  R                    clock network delay " "     3.991      3.991  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "     3.991      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.059      0.068 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q " "     4.059      0.068 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.852      0.793 FF    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab " "     4.852      0.793 FF    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.978      0.126 FF  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout " "     4.978      0.126 FF  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.511      0.533 FF    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae " "     5.511      0.533 FF    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.595      0.084 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout " "     5.595      0.084 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.559      0.964 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     6.559      0.964 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.559      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     6.559      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000                       latch edge time " "    20.000     20.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R                    clock network delay " "    20.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "    20.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.559 " "Data Arrival Time  :     6.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.000 " "Data Required Time :    20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.441  " "Slack              :    13.441 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\] " "To Node      : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      3.030  R                    clock network delay " "     3.030      3.030  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\] " "     3.030      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      0.000 RR  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[32\]\|q " "     3.030      0.000 RR  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[32\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.030      0.000 RR    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|Selector101~0\|datae " "     3.030      0.000 RR    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|Selector101~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.134 RR  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|Selector101~0\|combout " "     3.164      0.134 RR  CELL  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|Selector101~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000 RR    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[32\]\|d " "     3.164      0.000 RR    IC  High Speed  riffa\|riffa_inst\|channels\[0\].channel\|channel\|txPort\|gate\|rFifoData\[32\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.218      0.054 RR  CELL  High Speed  riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\] " "     3.218      0.054 RR  CELL  High Speed  riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.999      3.999  R                    clock network delay " "     3.999      3.999  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053     -0.946                       clock pessimism removed " "     3.053     -0.946                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053      0.000                       clock uncertainty " "     3.053      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.081      uTh              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\] " "     3.134      0.081      uTh              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rFifoData\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.218 " "Data Arrival Time  :     3.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.134 " "Data Required Time :     3.134" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.085  " "Path #1: Hold slack is 0.085 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      1.703  R                    clock network delay " "     1.703      1.703  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.703      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|q " "     1.703      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|datae " "     1.703      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.135 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|combout " "     1.838      0.135 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|d " "     1.838      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.054 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.892      0.054 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      1.780  R                    clock network delay " "     1.780      1.780  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726     -0.054                       clock pessimism removed " "     1.726     -0.054                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.000                       clock uncertainty " "     1.726      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.807      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.807      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.892 " "Data Arrival Time  :     1.892" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.807 " "Data Required Time :     1.807" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.085  " "Slack              :     0.085 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.469 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.469" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.469  " "Path #1: Hold slack is 0.469 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R                    clock network delay " "     2.513      2.513  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose " "     2.513      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_rose\|q " "     2.513      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.047      0.534 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_toggled\|asdata " "     3.047      0.534 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.106 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "     3.153      0.106 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.874      2.874  R                    clock network delay " "     2.874      2.874  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603     -0.271                       clock pessimism removed " "     2.603     -0.271                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603      0.000                       clock uncertainty " "     2.603      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "     2.684      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.153 " "Data Arrival Time  :     3.153" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.684 " "Data Required Time :     2.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.469  " "Slack              :     0.469 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.115 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.115" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 12.115  " "Path #1: Hold slack is 12.115 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Min Delay Exception      : -10.000 " "Min Delay Exception      : -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      1.772  R                    clock network delay " "     1.772      1.772  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "     1.772      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q " "     1.772      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.140 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf " "     1.912      0.140 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.937      0.025 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout " "     1.937      0.025 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.178 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     2.115      0.178 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     2.115      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000    -10.000                       latch edge time " "   -10.000    -10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R                    clock network delay " "   -10.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.115 " "Data Arrival Time  :     2.115" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   -10.000 " "Data Required Time :   -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.115  " "Slack              :    12.115 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.415 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.415" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.415  " "Path #1: Recovery slack is 2.415 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      4.045  R                    clock network delay " "     4.045      4.045  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "     4.045      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q " "     4.045      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.324      1.279 FF    IC       Mixed  p0\|fifo_out\|Dout\[56\]\|clrn " "     5.324      1.279 FF    IC       Mixed  p0\|fifo_out\|Dout\[56\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.537      0.213 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "     5.537      0.213 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.027      3.027  R                    clock network delay " "     7.027      3.027  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.929      0.902                       clock pessimism removed " "     7.929      0.902                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.829     -0.100                       clock uncertainty " "     7.829     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.952      0.123     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\] " "     7.952      0.123     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[56\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.537 " "Data Arrival Time  :     5.537" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.952 " "Data Required Time :     7.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.415  " "Slack              :     2.415 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.769 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.769  " "Path #1: Recovery slack is 7.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      1.776  R                    clock network delay " "     1.776      1.776  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "     1.776      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q " "     1.776      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.814      2.038 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn " "     3.814      2.038 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.033      0.219 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "     4.033      0.219 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.735      1.735  R                    clock network delay " "    11.735      1.735  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.785      0.050                       clock pessimism removed " "    11.785      0.050                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.715     -0.070                       clock uncertainty " "    11.715     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.802      0.087     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "    11.802      0.087     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.033 " "Data Arrival Time  :     4.033" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.802 " "Data Required Time :    11.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.769  " "Slack              :     7.769 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693733 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693733 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.140  " "Path #1: Removal slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      3.038  R                    clock network delay " "     3.038      3.038  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "     3.038      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.038      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q " "     3.038      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.123      0.085 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn " "     3.123      0.085 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.293      0.170 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     3.293      0.170 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      4.011  R                    clock network delay " "     4.011      4.011  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.066     -0.945                       clock pessimism removed " "     3.066     -0.945                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.066      0.000                       clock uncertainty " "     3.066      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.087      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     3.153      0.087      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.293 " "Data Arrival Time  :     3.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.153 " "Data Required Time :     3.153" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.300 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693765 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.300  " "Path #1: Removal slack is 0.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      1.700  R                    clock network delay " "     1.700      1.700  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.700      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q " "     1.700      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.946      0.246 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn " "     1.946      0.246 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.111      0.165 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.111      0.165 FR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R                    clock network delay " "     1.784      1.784  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730     -0.054                       clock pessimism removed " "     1.730     -0.054                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730      0.000                       clock uncertainty " "     1.730      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.811      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     1.811      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.111 " "Data Arrival Time  :     2.111" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.811 " "Data Required Time :     1.811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.300  " "Slack              :     0.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106693765 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106693765 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581106693874 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106695165 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106695165 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106695165 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1581106695165 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106695349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581106695349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.890 " "Worst-case setup slack is 1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.890               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.890               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.414               0.000 PCIE_REFCLK  " "    6.414               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.975               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.975               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.676               0.000 n/a  " "   13.676               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106695441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.124               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 PCIE_REFCLK  " "    0.126               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 sv_reconfig_pma_testbus_clk_0  " "    0.444               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.045               0.000 n/a  " "   12.045               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106695517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.547 " "Worst-case recovery slack is 2.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.547               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    2.547               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.930               0.000 PCIE_REFCLK  " "    7.930               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106695561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.163 " "Worst-case removal slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    0.163               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 PCIE_REFCLK  " "    0.318               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106695603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.182 " "Worst-case minimum pulse width slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.182               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.200               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    0.949               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    0.986               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    0.991               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    1.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout  " "    1.168               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  " "    2.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  " "    3.970               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]  " "    4.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.219               0.000 PCIE_REFCLK  " "    4.219               0.000 PCIE_REFCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.531               0.000 sv_reconfig_pma_testbus_clk_0  " "    4.531               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]  " "    5.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]  " "    8.000               0.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581106695638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581106695638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.895" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.556 ns " "Worst Case Available Settling Time: 3.556 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581106695750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.890 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.890" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.890  " "Path #1: Setup slack is 1.890 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125 " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "To Node      : riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      4.481  R                    clock network delay " "     4.481      4.481  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125 " "     4.481      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.508      0.027 RF  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgsts\[36\] " "     4.508      0.027 RF  CELL              pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|tlcfgsts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.952      1.444 FF    IC   Low Power  riffa\|trans\|rTlCfgSts\[36\]\|asdata " "     5.952      1.444 FF    IC   Low Power  riffa\|trans\|rTlCfgSts\[36\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.112      0.160 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "     6.112      0.160 FF  CELL   Low Power  riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.997      2.997  R                    clock network delay " "     6.997      2.997  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.943      0.946                       clock pessimism removed " "     7.943      0.946                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.843     -0.100                       clock uncertainty " "     7.843     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.159     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\] " "     8.002      0.159     uTsu              riffa_wrapper_de5:riffa\|translation_altera:trans\|rTlCfgSts\[36\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.112 " "Data Arrival Time  :     6.112" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.002 " "Data Required Time :     8.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.890  " "Slack              :     1.890 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.414 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.414" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.414  " "Path #1: Setup slack is 6.414 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.710      1.710  R                    clock network delay " "     1.710      1.710  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.710      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\] " "     1.710      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.710      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[10\]\|q " "     1.710      0.000 RR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|reconfig_cpu\|W_alu_result\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.091      0.381 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|dataa " "     2.091      0.381 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221      0.130 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     2.221      0.130 RF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.408 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa " "     2.629      0.408 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.134 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout " "     2.763      0.134 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|ctrl_local_write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.468 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab " "     3.231      0.468 FF    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      0.130 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout " "     3.361      0.130 FF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|basic_reconfig_waitrequest~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.760      0.399 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab " "     3.760      0.399 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.892      0.132 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout " "     3.892      0.132 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.301      0.409 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad " "     4.301      0.409 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.371      0.070 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout " "     4.371      0.070 FR  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|Selector12~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.104 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa " "     4.475      0.104 RR    IC   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.136 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout " "     4.611      0.136 RF  CELL   Low Power  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[15\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.066      0.455 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[13\]\|ena " "     5.066      0.455 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_alt_xreconf_cif\|inst_basic_acq\|readdata_for_user\[13\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.273 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "     5.339      0.273 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.653      1.653  R                    clock network delay " "    11.653      1.653  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.700      0.047                       clock pessimism removed " "    11.700      0.047                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.630     -0.070                       clock uncertainty " "    11.630     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.753      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\] " "    11.753      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|readdata_for_user\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.339 " "Data Arrival Time  :     5.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.753 " "Data Required Time :    11.753" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.414  " "Slack              :     6.414 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.975 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.975" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.975  " "Path #1: Setup slack is 8.975 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.751      2.751  R                    clock network delay " "     2.751      2.751  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.751      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose " "     2.751      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.751      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q " "     2.751      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      0.665 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata " "     3.416      0.665 FF    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_lf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.556      0.140 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "     3.556      0.140 FF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.443      2.443  R                    clock network delay " "    12.443      2.443  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.478      0.035                       clock pessimism removed " "    12.478      0.035                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.408     -0.070                       clock uncertainty " "    12.408     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.531      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled " "    12.531      0.123     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_lf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.556 " "Data Arrival Time  :     3.556" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.531 " "Data Required Time :    12.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.975  " "Slack              :     8.975 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.676 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.676" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.676  " "Path #1: Setup slack is 13.676 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 20.000 " "Max Delay Exception      : 20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      3.865  R                    clock network delay " "     3.865      3.865  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE " "     3.865      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      0.070 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q " "     3.935      0.070 RR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|sd_state\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.665      0.730 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab " "     4.665      0.730 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.794      0.129 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout " "     4.794      0.129 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.252      0.458 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae " "     5.252      0.458 RR    IC       Mixed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.348      0.096 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout " "     5.348      0.096 RF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.976 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     6.324      0.976 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     6.324      0.000 FF  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000                       latch edge time " "    20.000     20.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R                    clock network delay " "    20.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "    20.000      0.000  F  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.324 " "Data Arrival Time  :     6.324" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.000 " "Data Required Time :    20.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.676  " "Slack              :    13.676 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.124  " "Path #1: Hold slack is 0.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      2.941  R                    clock network delay " "     2.941      2.941  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT " "     2.941      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      0.000 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT\|q " "     2.941      0.000 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      0.000 RR    IC  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|Selector6~0\|datae " "     2.941      0.000 RR    IC  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|Selector6~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.071      0.130 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|Selector6~0\|combout " "     3.071      0.130 RR  CELL  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|Selector6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.071      0.000 RR    IC  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT\|d " "     3.071      0.000 RR    IC  High Speed  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.126      0.055 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT " "     3.126      0.055 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.862      3.862  R                    clock network delay " "     3.862      3.862  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921     -0.941                       clock pessimism removed " "     2.921     -0.941                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.000                       clock uncertainty " "     2.921      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.002      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT " "     3.002      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|g2g3_hold_ltssm.hold_state.INACT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.126 " "Data Arrival Time  :     3.126" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.002 " "Data Required Time :     3.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.124  " "Slack              :     0.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.126  " "Path #1: Hold slack is 0.126 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      1.663  R                    clock network delay " "     1.663      1.663  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.663      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|q " "     1.663      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|datae " "     1.663      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.794      0.131 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|combout " "     1.794      0.131 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.794      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|d " "     1.794      0.000 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|basic\|s5\|lif\[0\].logical_if\|lif_csr\|reg_lch\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.054 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.848      0.054 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      1.694  R                    clock network delay " "     1.694      1.694  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641     -0.053                       clock pessimism removed " "     1.641     -0.053                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      0.000                       clock uncertainty " "     1.641      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\] " "     1.722      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reg_lch\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.848 " "Data Arrival Time  :     1.848" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.722 " "Data Required Time :     1.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.126  " "Slack              :     0.126 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\] " "-to_clock \[get_clocks \{sv_reconfig_pma_testbus_clk_0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.444  " "Path #1: Hold slack is 0.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sv_reconfig_pma_testbus_clk_0 " "Launch Clock : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sv_reconfig_pma_testbus_clk_0 " "Latch Clock  : sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.403      2.403  R                    clock network delay " "     2.403      2.403  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.403      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose " "     2.403      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_rose" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.403      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_rose\|q " "     2.403      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_rose\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.906      0.503 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_toggled\|asdata " "     2.906      0.503 RR    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|adce.sc_adce\|stratixv.adce_sv\|adce_datactrl\|up_dnn_hf_toggled\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.105 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "     3.011      0.105 RR  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      2.706  R                    clock network delay " "     2.706      2.706  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486     -0.220                       clock pessimism removed " "     2.486     -0.220                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486      0.000                       clock uncertainty " "     2.486      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.567      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled " "     2.567      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|up_dnn_hf_toggled" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.011 " "Data Arrival Time  :     3.011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.567 " "Data Required Time :     2.567" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.444  " "Slack              :     0.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.045 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.045" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock n/a " "-to_clock n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 12.045  " "Path #1: Hold slack is 12.045 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : n/a " "Latch Clock  : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Min Delay Exception      : -10.000 " "Min Delay Exception      : -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      1.721  R                    clock network delay " "     1.721      1.721  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr " "     1.721      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q " "     1.721      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[2\].sv_xcvr_avmm_csr_inst\|gen_rstctl_reg_rx.r_rx_rst_ovr\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.852      0.131 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf " "     1.852      0.131 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.025 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout " "     1.877      0.025 FR  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|out_pld_8g_rxurstpcs_n\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.168 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn " "     2.045      0.168 RR    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_rx_pld_pcs_interface\|wys\|pld8grxurstpcsn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "     2.045      0.000 RR  CELL              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000    -10.000                       latch edge time " "   -10.000    -10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R                    clock network delay " "   -10.000      0.000  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain " "   -10.000      0.000  R  oExt              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.045 " "Data Arrival Time  :     2.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   -10.000 " "Data Required Time :   -10.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.045  " "Slack              :    12.045 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695905 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695905 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.547 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.547" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.547  " "Path #1: Recovery slack is 2.547 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "From Node    : riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\] " "To Node      : rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      3.916  R                    clock network delay " "     3.916      3.916  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "     3.916      0.000     uTco              riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q " "     3.916      0.000 FF  CELL   Low Power  riffa\|riffa_inst\|reset_extender_inst\|rst_shiftreg\|rDataShift\[3\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.145      1.229 FF    IC       Mixed  p0\|fifo_out\|Dout\[121\]\|clrn " "     5.145      1.229 FF    IC       Mixed  p0\|fifo_out\|Dout\[121\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.353      0.208 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\] " "     5.353      0.208 FR  CELL  High Speed  rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000                       latch edge time " "     4.000      4.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.978      2.978  R                    clock network delay " "     6.978      2.978  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.877      0.899                       clock pessimism removed " "     7.877      0.899                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.777     -0.100                       clock uncertainty " "     7.777     -0.100                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.900      0.123     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\] " "     7.900      0.123     uTsu              rx_do_nothing_tx_channel:p0\|fifo1:fifo_out\|Dout\[121\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.353 " "Data Arrival Time  :     5.353" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.900 " "Data Required Time :     7.900" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.547  " "Slack              :     2.547 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.930 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.930" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.930  " "Path #1: Recovery slack is 7.930 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      1.690  R                    clock network delay " "     1.690      1.690  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "     1.690      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q " "     1.690      0.000 FF  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|ifsel_notdone_resync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      1.929 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn " "     3.619      1.929 FF    IC       Mixed  pcie_system_inst\|xcvrctrlgen3x4\|analog.sc_analog\|reconfig_analog_sv\|inst_xreconf_cif\|inst_basic_acq\|master_address\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.200 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "     3.819      0.200 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000                       latch edge time " "    10.000     10.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.685      1.685  R                    clock network delay " "    11.685      1.685  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.732      0.047                       clock pessimism removed " "    11.732      0.047                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.662     -0.070                       clock uncertainty " "    11.662     -0.070                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.749      0.087     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\] " "    11.749      0.087     uTsu              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\|master_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.819 " "Data Arrival Time  :     3.819" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.749 " "Data Required Time :    11.749" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.930  " "Slack              :     7.930 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.163 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\] " "-to_clock \[get_clocks \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.163  " "Path #1: Removal slack is 0.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Launch Clock : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "Latch Clock  : pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.957      2.957  R                    clock network delay " "     2.957      2.957  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.957      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "     2.957      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.957      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q " "     2.957      0.000 FF  CELL   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.035      0.078 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn " "     3.035      0.078 FF    IC   Low Power  pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      0.157 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     3.192      0.157 FF  CELL   Low Power  QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      3.883  R                    clock network delay " "     3.883      3.883  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942     -0.941                       clock pessimism removed " "     2.942     -0.941                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      0.000                       clock uncertainty " "     2.942      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.087      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\] " "     3.029      0.087      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|rx_sd_idl_cnt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.192 " "Data Arrival Time  :     3.192" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.029 " "Data Required Time :     3.029" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.163  " "Slack              :     0.163 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.318 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PCIE_REFCLK\}\] " "-to_clock \[get_clocks \{PCIE_REFCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695968 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.318  " "Path #1: Removal slack is 0.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "To Node      : QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PCIE_REFCLK " "Launch Clock : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PCIE_REFCLK " "Latch Clock  : PCIE_REFCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.661      1.661  R                    clock network delay " "     1.661      1.661  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.661      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.661      0.000     uTco              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.661      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q " "     1.661      0.000 RR  CELL  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.900      0.239 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn " "     1.900      0.239 RR    IC  High Speed  pcie_system_inst\|xcvrctrlgen3x4\|soc.sc_soc\|alt_xcvr_reconfig_cpu_inst\|mm_interconnect_0\|reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.142 RF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     2.042      0.142 RF  CELL  High Speed  QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      1.696  R                    clock network delay " "     1.696      1.696  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.643     -0.053                       clock pessimism removed " "     1.643     -0.053                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.643      0.000                       clock uncertainty " "     1.643      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\] " "     1.724      0.081      uTh              QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|av_readdata_pre\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.042 " "Data Arrival Time  :     2.042" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.724 " "Data Required Time :     1.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.318  " "Slack              :     0.318 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1581106695968 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581106695968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581106697145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581106697146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 50 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6031 " "Peak virtual memory: 6031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106697654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:18:17 2020 " "Processing ended: Fri Feb 07 23:18:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106697654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106697654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106697654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581106697654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1581106700375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106700383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:18:20 2020 " "Processing started: Fri Feb 07 23:18:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106700383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1581106700383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_drc DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1581106700383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1581106702355 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581106703891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581106703891 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1581106703891 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE5QGen3x4If128.sdc " "Reading SDC File: '../constr/DE5QGen3x4If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1581106704059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 53 *\|reset_sync_pldclk_r\[*\] register " "Ignored filter at DE5QGen3x4If128.sdc(53): *\|reset_sync_pldclk_r\[*\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\] " "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704071 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704071 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581106704179 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1581106704179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1581106704187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 68 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704187 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 72 *hip_ctrl* pin " "Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704343 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704344 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704345 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704347 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704348 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704350 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704351 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 89 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(89): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704352 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 91 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(91): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704353 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 93 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(93): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704354 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 95 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(95): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704354 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 97 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(97): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] could not be matched with a keeper" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\]" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581106704355 ""}  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1581106704355 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1581106704355 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1581106704387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1581106704435 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1581106704439 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/share1/riffa_arria10_sample_channel/fpga/altera/de5/de5qgen3x4if128stratixv/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1581106704447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106704579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1581106704579 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581106704579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1581106704579 "|RIFFA_Gen3_4|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581106704631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1581106704631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1581106704872 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 2 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 3 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|comb~4 " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|comb~4\"" {  } { { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 47691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 2 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 4516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 2 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Warning" "WDRC_NODES_WARNING" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PCIE_REFCLK " "Node  \"PCIE_REFCLK\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|clear_up_dnn_hf_toggled " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|clear_up_dnn_hf_toggled\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 332 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 247 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 247 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 " "Node  \"PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 90970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reco_addr\[11\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reco_addr\[11\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" 386 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 9405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|basic_reconfig_waitrequest~3 " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|basic_reconfig_waitrequest~3\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/sv_xrbasic_lif_csr.sv" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 39288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|wbasic_address\[6\]\[1\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|wbasic_address\[6\]\[1\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 184 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 987 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|wbasic_address\[6\]\[0\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|wbasic_address\[6\]\[0\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 184 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|wr_done " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|wr_done\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|Equal0~3 " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|Equal0~3\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 517 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 40647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|channel\[2\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\|channel\[2\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 489 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 9818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|F_valid~1 " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|F_valid~1\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 599 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 40257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_ld " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_ld\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 10696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 90968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 54106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|pipeline:output_reg_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|pipeline:output_reg_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 26862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|arst_r\[2\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|arst_r\[2\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 1896 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 19413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 26685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|shiftreg:sop_shiftreg_inst\|rDataShift\[0\]\[0\] " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|shiftreg:sop_shiftreg_inst\|rDataShift\[0\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 29776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|rRST " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|rRST\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rxr_engine_classic.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 8900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[45\]~DUPLICATE " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[45\]~DUPLICATE\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 122536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[46\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[46\]\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 6546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[47\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[47\]\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 6547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 26999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 27136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 27715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\] " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 7921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 28044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|rMainState " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|rMainState\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 6220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|Decoder4~0 " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|Decoder4~0\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_multiplexer_128.v" 251 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 46195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708455 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1581106708455 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1581106708455 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_hip_256_pipen1b.v" 809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 90968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 " "Node  \"PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0\"" {  } { { "../hdl/RIFFA_Gen3_4.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/RIFFA_Gen3_4.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 90970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 26685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/rx_port_128.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 5648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 54106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\] " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 7921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|ifsel_notdone_resync\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_reconfig.sv" 987 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 9818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedCount\[2\]~DUPLICATE " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedCount\[2\]~DUPLICATE\"" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 122391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/alt_xcvr_resync.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 11526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[6\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[6\]\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:sgTxFifoPacker\|rPackedCount\[2\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:sgTxFifoPacker\|rPackedCount\[2\]\"" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 25841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[7\]~DUPLICATE " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[7\]~DUPLICATE\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 122728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[8\]~DUPLICATE " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rConsumedHist\[8\]~DUPLICATE\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 122725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:sgRxFifoPacker\|rPackedCount\[2\]~DUPLICATE " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:sgRxFifoPacker\|rPackedCount\[2\]~DUPLICATE\"" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 122262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedCount\[0\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedCount\[0\]\"" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/fifo_packer_128.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 5632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|empty~0 " "Node  \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|empty~0\"" {  } { { "../hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/fifo.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 47609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rCountHist\[6\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|rCountHist\[6\]\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_buffer_128.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " rx_do_nothing_tx_channel:p0\|pop_s~0 " "Node  \"rx_do_nothing_tx_channel:p0\|pop_s~0\"" {  } { { "../hdl/rx_do_nothing_tx_channel.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/rx_do_nothing_tx_channel.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 45703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 27136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 8282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\] " "Node  \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\|arst_r\[2\]\"" {  } { { "db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/ip/qsysde5qgen3x4if128/submodules/altpcie_rs_serdes.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 19069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\|rFull " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\|rFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/async_fifo.v" 301 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 2474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 27715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rState~3 " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|rState~3\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/tx_port_channel_gate_128.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 38669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\|shift_taps_be31:auto_generated\|cntr_tif:cntr1\|counter_reg_bit\[0\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\|shift_taps_be31:auto_generated\|cntr_tif:cntr1\|counter_reg_bit\[0\]\"" {  } { { "db/cntr_tif.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cntr_tif.tdf" 34 17 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 35575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\|shift_taps_be31:auto_generated\|cntr_tif:cntr1\|counter_reg_bit\[1\] " "Node  \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\|shift_taps_be31:auto_generated\|cntr_tif:cntr1\|counter_reg_bit\[1\]\"" {  } { { "db/cntr_tif.tdf" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/db/cntr_tif.tdf" 34 17 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 35574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 26999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 28939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_NODES_INFO" " rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem~135 " "Node  \"rx_do_nothing_tx_channel:p0\|fifo1:fifo_in\|mem~135\"" {  } { { "../hdl/fifo.v" "" { Text "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/hdl/fifo.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/" { { 0 { 0 ""} 0 47809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1581106708471 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1581106708471 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1581106708471 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "297 11 " "Design Assistant information: finished post-fitting analysis of current design -- generated 297 information messages and 11 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1581106708471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 61 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106709104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:18:29 2020 " "Processing ended: Fri Feb 07 23:18:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106709104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106709104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106709104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1581106709104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1581106712061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106712066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:18:31 2020 " "Processing started: Fri Feb 07 23:18:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106712066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581106712066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581106712066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1581106714350 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1581106714647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE5QGen3x4If128.vo D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/simulation/modelsim/ simulation " "Generated file DE5QGen3x4If128.vo in folder \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581106726389 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_85c_board_slow.mod D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_85c_board_slow.data " "Generated files \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_85c_board_slow.mod\" and \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1581106726500 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_0c_board_slow.mod D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_0c_board_slow.data " "Generated files \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_0c_board_slow.mod\" and \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_2_h2_900mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1581106726502 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_0c_board_fast.mod D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_0c_board_fast.data " "Generated files \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_0c_board_fast.mod\" and \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1581106726503 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_85c_board_fast.mod D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_85c_board_fast.data " "Generated files \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_85c_board_fast.mod\" and \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_min_900mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1581106726505 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_board.mod D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_board.data " "Generated files \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_board.mod\" and \"D:/Share1/riffa_arria10_sample_channel/fpga/altera/de5/DE5QGen3x4If128StratixV/prj/timing/stamp//DE5QGen3x4If128_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1581106726506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5048 " "Peak virtual memory: 5048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106727182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:18:47 2020 " "Processing ended: Fri Feb 07 23:18:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106727182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106727182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106727182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581106727182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1581106729001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106729009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:18:48 2020 " "Processing started: Fri Feb 07 23:18:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106729009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106729009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=sgate " "Command: quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106729009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1581106729549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106735179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:18:55 2020 " "Processing ended: Fri Feb 07 23:18:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106735179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106735179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106735179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106735179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106736186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106736191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:18:56 2020 " "Processing started: Fri Feb 07 23:18:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106736191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106736191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=atom_map " "Command: quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106736192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1581106736793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106739921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:18:59 2020 " "Processing ended: Fri Feb 07 23:18:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106739921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106739921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106739921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106739921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106740896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581106740902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 23:19:00 2020 " "Processing started: Fri Feb 07 23:19:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581106740902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106740902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=atom_fit " "Command: quartus_npp DE5QGen3x4If128 -c DE5QGen3x4If128 --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106740902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1581106741798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581106745078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 23:19:05 2020 " "Processing ended: Fri Feb 07 23:19:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581106745078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581106745078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581106745078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106745078 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 411 s " "Quartus Prime Full Compilation was successful. 0 errors, 411 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1581106745863 ""}
