;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 1, 20
	SUB @-127, 100
	MOV @-827, 100
	CMP #0, -80
	SUB #726, 933
	SUB #726, 933
	JMZ @13, <250
	SUB <7, @2
	SUB 13, @250
	JMZ @13, <250
	CMP 300, 90
	ADD -1, -820
	JMN <205, 90
	SUB 20, @112
	JMP 0, -80
	SUB #726, 933
	SPL 0, <806
	SUB <77, <2
	CMP #-250, <1
	ADD #-270, <1
	MOV 287, @430
	MOV 287, @430
	DJN 6, @-20
	MOV -7, <-20
	DJN 6, @-20
	DJN 6, @-20
	JMN 0, <806
	SUB @-127, 100
	CMP <502, 49
	JMN @12, #200
	CMP -207, <-120
	JMN @12, #200
	DJN 20, #112
	MOV 287, @430
	MOV -7, <-20
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <806
	SUB <77, <2
	ADD #-250, <1
	ADD #-271, 1
	MOV -1, <-20
	MOV -7, <-20
	JMN -207, @-120
	SUB @-127, 100
