<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn220703102331"></A><B><U><big>pn220703102331</big></U></B>
#Start recording tcl command: 7/3/2022 09:56:21
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project new -name "clkdivtwo" -impl "clkdivtwo" -dev LFE5U-25F-6MG285C -synthesis "lse"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clk_div_2.vhd"
prj_project save
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clktest.vhd"
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
rvl_project new
rvl_project close -force
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Map -impl clkdivtwo
prj_run PAR -impl clkdivtwo
prj_run Map -impl clkdivtwo
#Stop recording: 7/3/2022 10:23:31



<A name="pn220703102733"></A><B><U><big>pn220703102733</big></U></B>
#Start recording tcl command: 7/3/2022 10:23:56
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run Map -impl clkdivtwo
prj_run Map -impl clkdivtwo
#Stop recording: 7/3/2022 10:27:33



<A name="pn220703103116"></A><B><U><big>pn220703103116</big></U></B>
#Start recording tcl command: 7/3/2022 10:28:09
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run Map -impl clkdivtwo
prj_run PAR -impl clkdivtwo
prj_run Map -impl clkdivtwo -task MapVHDLSimFile
source "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/hdle_generate_Symbol.tcl"
prj_run Map -impl clkdivtwo
#Stop recording: 7/3/2022 10:31:16



<A name="pn220703103208"></A><B><U><big>pn220703103208</big></U></B>
#Start recording tcl command: 7/3/2022 10:31:58
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run Map -impl clkdivtwo
#Stop recording: 7/3/2022 10:32:08



<A name="pn220703111901"></A><B><U><big>pn220703111901</big></U></B>
#Start recording tcl command: 7/3/2022 10:58:24
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run Map -impl clkdivtwo
prj_run PAR -impl clkdivtwo
prj_run Export -impl clkdivtwo
prj_run Map -impl clkdivtwo -task MapTrace
prj_run Map -impl clkdivtwo
prj_run Map -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo -forceAll
prj_run Map -impl clkdivtwo
prj_run PAR -impl clkdivtwo
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
#Stop recording: 7/3/2022 11:19:01



<A name="pn220703115352"></A><B><U><big>pn220703115352</big></U></B>
#Start recording tcl command: 7/3/2022 11:19:10
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
launch_synplify_prj clkdivtwo
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
#Stop recording: 7/3/2022 11:53:52



<A name="pn220703121551"></A><B><U><big>pn220703121551</big></U></B>
#Start recording tcl command: 7/3/2022 11:54:03
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_run Map -impl clkdivtwo
prj_run Synthesis -impl clkdivtwo
prj_src add "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clksim/clksim.spf"
#Stop recording: 7/3/2022 12:15:51



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
