[Enter `^Ec?' for help]
[DL] 00000000 00000000 010701
F0: 102B 0000
F3: 1006 0033 [0200]
F3: 4001 00E0 [0200]
F3: 0000 0000
V0: 0000 0000 [0001]
00: 1027 0002
01: 0000 0000
BP: 0C00 0251 [0000]
G0: 1182 0000
EC: 0004 0000 [0001]
S7: 0000 0000 [0000]
CC: 0000 0000 [0001]
T0: 0000 00DB [000F]
Jump to BL
coreboot-v1.9308_26_0.0.22-10565-g8487d48179 Sun Jan 30 03:25:20 UTC 2022 verstage starting (log level: 8)...
ARM64: Exception handlers installed.
ARM64: Testing exception
ARM64: Done test exception
WDT: Last reset was cold boot
SPI0(PAD0) initialized at 992727 Hz
FMAP: area RW_NVRAM found @ 554000 (8192 bytes)
Manufacturer: ef
SF: Detected W25Q64DW with sector size 0x1000, total 0x800000
Probing TPM: . done!
TPM ready after 0 ms
Connected to device vid:did:rid of 1ae0:0028:00
Firmware version: B2-C:0 RO_A:0.0.12/bf248b9d RW_B:0.5.171/cr50_v2.94_mp.164-2fb1dd676c
Initialized TPM device CR50 revision 0
tlcl_send_startup: Startup return code is 0
TPM: setup succeeded
src/security/tpm/tss/tcg-2.0/tss.c:223 index 0x1007 return code 0
out: cmd=0xd: 03 f0 0d 00 00 00 00 00
in-header: 03 19 00 00 08 00 00 00
in-data: a2 e0 47 00 13 00 00 00
Chrome EC: UHEPI supported
out: cmd=0xa4: 03 5d a4 00 00 00 0c 00 00 01 00 00 f4 fb 00 00 00 00 00 00
in-header: 03 a1 00 00 08 00 00 00
in-data: 84 60 60 10 00 00 00 00
Phase 1
FMAP: area GBB found @ 3f5000 (12032 bytes)
VB2:vb2_check_recovery() Recovery reason from previous boot: 0x0 / 0x0
VB2:vb2_check_recovery() Recovery was requested manually
VB2:vb2_check_recovery() We have a recovery request: 0x2 / 0x0
Recovery requested (1009000e)
tlcl_extend: response is 0
tlcl_extend: response is 0
coreboot-v1.9308_26_0.0.22-10565-g8487d48179 Sun Jan 30 03:25:20 UTC 2022 romstage starting (log level: 8)...
ARM64: Exception handlers installed.
ARM64: Testing exception
ARM64: Done test exception
[RTC]rtc_enable_dcxo,41: con=0x482, osc32con=0xea6b, sec=0x2016
[RTC]rtc_check_state,142: con=482, pwrkey1=a357, pwrkey2=67d2
[RTC]rtc_eosc_cali,157: PMIC_RG_FQMTR_CKSEL=0x4a
[RTC]rtc_get_frequency_meter,134: input=0xf, output=865
[RTC]rtc_get_frequency_meter,134: input=0x7, output=733
[RTC]rtc_get_frequency_meter,134: input=0xb, output=795
[RTC]rtc_osc_init,208: EOSC32 cali val = 0xea6b
[RTC]rtc_boot_common,186: irqsta=0, bbpu=0, con=482
[RTC]rtc_bbpu_power_on,373: rtc_write_trigger=1
[RTC]rtc_bbpu_power_on,376: done BBPU=0x9
out: cmd=0xd: 03 f0 0d 00 00 00 00 00
in-header: 03 19 00 00 08 00 00 00
in-data: a2 e0 47 00 13 00 00 00
Chrome EC: UHEPI supported
out: cmd=0xa4: 03 5d a4 00 00 00 0c 00 00 01 00 00 f4 fb 00 00 00 00 00 00
in-header: 03 a1 00 00 08 00 00 00
in-data: 84 60 60 10 00 00 00 00
Skip loading cached calibration data
out: cmd=0xa4: 03 7f a4 00 00 00 0c 00 00 01 00 00 d0 ff ff ff 00 00 00 00
in-header: 03 a1 00 00 08 00 00 00
in-data: 84 60 60 10 00 00 00 00
out: cmd=0xa4: 03 79 a4 00 00 00 0c 00 00 01 00 00 f0 7e 11 00 84 60 60 10
in-header: 03 a1 00 00 08 00 00 00
in-data: 84 60 60 10 00 00 00 00
ADC[3]: Raw value=1037832 ID=8
Manufacturer: ef
SF: Detected W25Q64DW with sector size 0x1000, total 0x800000
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB'
CBFS: Found @ offset 3c880 size 4b
DRAM-K: Full Calibration
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'fallback/dram'
CBFS: Found @ offset 24b00 size 12268
read SPI 0x45b44 0x1224c: 22774 us, 3263 KB/s, 26.104 Mbps
ddr_geometry: 1, config: 0x0
header.status = 0x0
header.magic = 0x44524d4b (expected: 0x44524d4b)
header.version = 0x5 (expected: 0x5)
header.size = 0x8f0 (expected: 0x8f0)
header.config = 0x0
header.flags = 0x0
header.checksum = 0x0
dram_init: MediaTek DRAM firmware version: 1.5.0, accepting param version 5
Set DRAM voltage: vdram1 = 1125000, vddq = 600000
Get DRAM voltage to vdram1 = 1125000, vddq = 600000
ddr_geometry:1
[EMI] new MDL number = 1
dram_cbt_mode_extern: 0
dram_cbt_mode [RK0]: 0, [RK1]: 0
Rank info: 0 emi_setting_index: 1 CONA[0xf053f154]
[Bianco] ETT version 0.0.0.1
dram_type 6, R0 cbt_mode 0, R1 cbt_mode 0 VENDOR=6
vSetVcoreByFreq with vcore:762500, freq=1600
[DramcInit]
AutoRefreshCKEOff AutoREF OFF
DDRPhyPLLSetting-CKEOFF
DDRPhyPLLSetting-CKEON
Enable WDQS
[ModeRegInit_LP4] CH0 RK0
Write Rank0 MR13 =0x18
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x1a
Write Rank0 MR11 =0x0
Write Rank0 MR22 =0x38
Write Rank0 MR14 =0x5d
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0x58
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x2d
Write Rank0 MR11 =0x23
Write Rank0 MR22 =0x34
Write Rank0 MR14 =0x10
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0xd8
[ModeRegInit_LP4] CH0 RK1
Write Rank1 MR13 =0x18
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x1a
Write Rank1 MR11 =0x0
Write Rank1 MR22 =0x38
Write Rank1 MR14 =0x5d
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0x58
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x2d
Write Rank1 MR11 =0x23
Write Rank1 MR22 =0x34
Write Rank1 MR14 =0x10
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0xd8
[ModeRegInit_LP4] CH1 RK0
Write Rank0 MR13 =0x18
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x1a
Write Rank0 MR11 =0x0
Write Rank0 MR22 =0x38
Write Rank0 MR14 =0x5d
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0x58
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x2d
Write Rank0 MR11 =0x23
Write Rank0 MR22 =0x34
Write Rank0 MR14 =0x10
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0xd8
[ModeRegInit_LP4] CH1 RK1
Write Rank1 MR13 =0x18
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x1a
Write Rank1 MR11 =0x0
Write Rank1 MR22 =0x38
Write Rank1 MR14 =0x5d
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0x58
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x2d
Write Rank1 MR11 =0x23
Write Rank1 MR22 =0x34
Write Rank1 MR14 =0x10
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0xd8
match AC timing 3
[DdrUpdateACTimingReg] Freq = 1600, tRFCab = 141, tRFCab_05T = 0, TXREFCNT = 159, tRFCpb = 65, tRFCpb_05T = 0
[MiockJmeterHQA]
vSetVcoreByFreq with vcore:762500, freq=1600
MIOCK jitter meter?ch=0
1T = (99-17) = 82 dly cells
Clock freq = 1599 MHz, period = 625 ps, 1 dly cell = 762/100 ps
vSetVcoreByFreq with vcore:725000, freq=1200
MIOCK jitter meter?ch=0
1T = (94-16) = 78 dly cells
Clock freq = 1599 MHz, period = 625 ps, 1 dly cell = 801/100 ps
vSetVcoreByFreq with vcore:725000, freq=800
MIOCK jitter meter?ch=0
1T = (94-16) = 78 dly cells
Clock freq = 1599 MHz, period = 625 ps, 1 dly cell = 801/100 ps
vSetVcoreByFreq with vcore:762500, freq=1600
vSetVcoreByFreq with vcore:762500, freq=1600
K DRVP
1. OCD DRVP=0 CALOUT=0
1. OCD DRVP=1 CALOUT=0
1. OCD DRVP=2 CALOUT=0
1. OCD DRVP=3 CALOUT=0
1. OCD DRVP=4 CALOUT=0
1. OCD DRVP=5 CALOUT=0
1. OCD DRVP=6 CALOUT=0
1. OCD DRVP=7 CALOUT=0
1. OCD DRVP=8 CALOUT=0
1. OCD DRVP=9 CALOUT=1
1. OCD DRVP calibration OK! DRVP=9
K ODTN
3. OCD ODTN=0 ,CALOUT=1
3. OCD ODTN=1 ,CALOUT=1
3. OCD ODTN=2 ,CALOUT=1
3. OCD ODTN=3 ,CALOUT=1
3. OCD ODTN=4 ,CALOUT=1
3. OCD ODTN=5 ,CALOUT=1
3. OCD ODTN=6 ,CALOUT=1
3. OCD ODTN=7 ,CALOUT=0
3. OCD ODTN calibration OK! ODTN=7
[SwImpedanceCal] DRVP=9, DRVN=9, ODTN=7
term_option=0, Reg: DRVP=9, DRVN=7, ODTN=15
term_option=0, Reg: DRVP=9, DRVN=7, ODTN=15 (After Adjust)
K DRVP
1. OCD DRVP=0 CALOUT=0
1. OCD DRVP=1 CALOUT=0
1. OCD DRVP=2 CALOUT=0
1. OCD DRVP=3 CALOUT=0
1. OCD DRVP=4 CALOUT=0
1. OCD DRVP=5 CALOUT=0
1. OCD DRVP=6 CALOUT=0
1. OCD DRVP=7 CALOUT=0
1. OCD DRVP=8 CALOUT=0
1. OCD DRVP=9 CALOUT=0
1. OCD DRVP=10 CALOUT=1
1. OCD DRVP calibration OK! DRVP=10
K ODTN
3. OCD ODTN=0 ,CALOUT=1
3. OCD ODTN=1 ,CALOUT=1
3. OCD ODTN=2 ,CALOUT=1
3. OCD ODTN=3 ,CALOUT=1
3. OCD ODTN=4 ,CALOUT=1
3. OCD ODTN=5 ,CALOUT=1
3. OCD ODTN=6 ,CALOUT=1
3. OCD ODTN=7 ,CALOUT=1
3. OCD ODTN=8 ,CALOUT=1
3. OCD ODTN=9 ,CALOUT=1
3. OCD ODTN=10 ,CALOUT=1
3. OCD ODTN=11 ,CALOUT=1
3. OCD ODTN=12 ,CALOUT=1
3. OCD ODTN=13 ,CALOUT=1
3. OCD ODTN=14 ,CALOUT=0
3. OCD ODTN calibration OK! ODTN=14
[SwImpedanceCal] DRVP=10, DRVN=9, ODTN=14
term_option=1, Reg: DRVP=10, DRVN=9, ODTN=14
term_option=1, Reg: DRVP=10, DRVN=9, ODTN=14 (After Adjust)
[DramcInit]
AutoRefreshCKEOff AutoREF OFF
DDRPhyPLLSetting-CKEOFF
DDRPhyPLLSetting-CKEON
Enable WDQS
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[Duty_Offset_Calibration]
===========================
B0:0?B1:1?CA:1
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[Duty_Offset_Calibration]
===========================
B0:1?B1:2?CA:0
[ModeRegInit_LP4] CH0 RK0
Write Rank0 MR13 =0x18
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x1a
Write Rank0 MR11 =0x0
Write Rank0 MR22 =0x38
Write Rank0 MR14 =0x5d
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0x58
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x2d
Write Rank0 MR11 =0x23
Write Rank0 MR22 =0x34
Write Rank0 MR14 =0x10
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0xd8
[ModeRegInit_LP4] CH0 RK1
Write Rank1 MR13 =0x18
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x1a
Write Rank1 MR11 =0x0
Write Rank1 MR22 =0x38
Write Rank1 MR14 =0x5d
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0x58
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x2d
Write Rank1 MR11 =0x23
Write Rank1 MR22 =0x34
Write Rank1 MR14 =0x10
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0xd8
[ModeRegInit_LP4] CH1 RK0
Write Rank0 MR13 =0x18
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x1a
Write Rank0 MR11 =0x0
Write Rank0 MR22 =0x38
Write Rank0 MR14 =0x5d
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0x58
Write Rank0 MR12 =0x5d
Write Rank0 MR1 =0x56
Write Rank0 MR2 =0x2d
Write Rank0 MR11 =0x23
Write Rank0 MR22 =0x34
Write Rank0 MR14 =0x10
Write Rank0 MR3 =0x30
Write Rank0 MR13 =0xd8
[ModeRegInit_LP4] CH1 RK1
Write Rank1 MR13 =0x18
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x1a
Write Rank1 MR11 =0x0
Write Rank1 MR22 =0x38
Write Rank1 MR14 =0x5d
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0x58
Write Rank1 MR12 =0x5d
Write Rank1 MR1 =0x56
Write Rank1 MR2 =0x2d
Write Rank1 MR11 =0x23
Write Rank1 MR22 =0x34
Write Rank1 MR14 =0x10
Write Rank1 MR3 =0x30
Write Rank1 MR13 =0xd8
match AC timing 3
[DdrUpdateACTimingReg] Freq = 1600, tRFCab = 141, tRFCab_05T = 0, TXREFCNT = 159, tRFCpb = 65, tRFCpb_05T = 0
DramC Write-DBI off
DramC Read-DBI off
Write Rank0 MR13 =0x59
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
=== u2Vref_new: 0x56 --> 0x2d
=== u2Vref_new: 0x58 --> 0x38
=== u2Vref_new: 0x5a --> 0x39
=== u2Vref_new: 0x5c --> 0x3c
=== u2Vref_new: 0x5e --> 0x3d
=== u2Vref_new: 0x60 --> 0xa0
[CA 0] Center 33 (4~63) winsize 60
[CA 1] Center 34 (5~63) winsize 59
[CA 2] Center 29 (1~57) winsize 57
[CA 3] Center 24 (-3~51) winsize 55
[CA 4] Center 25 (-2~52) winsize 55
[CA 5] Center 30 (2~58) winsize 57
[CATrainingPosCal] consider 1 rank data
u2DelayCellTimex100 = 762/100 ps
CA0 delay=33 (4~63),Diff = 9 PI (11 cell)
CA1 delay=34 (5~63),Diff = 10 PI (12 cell)
CA2 delay=29 (1~57),Diff = 5 PI (6 cell)
CA3 delay=24 (-3~51),Diff = 0 PI (0 cell)
CA4 delay=25 (-2~52),Diff = 1 PI (1 cell)
CA5 delay=30 (2~58),Diff = 6 PI (7 cell)
CA PerBit enable=1, Macro0, CA PI delay=24
=== u2Vref_new: 0x56 --> 0x2d
Vref(ca) range 1: 22
CS Dly= 10 (41-0-32)
Write Rank0 MR13 =0xd8
Write Rank0 MR13 =0xd8
Write Rank0 MR12 =0x56
Write Rank1 MR13 =0x59
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
=== u2Vref_new: 0x56 --> 0x2d
=== u2Vref_new: 0x58 --> 0x38
=== u2Vref_new: 0x5a --> 0x39
=== u2Vref_new: 0x5c --> 0x3c
=== u2Vref_new: 0x5e --> 0x3d
=== u2Vref_new: 0x60 --> 0xa0
[CA 0] Center 34 (5~63) winsize 59
[CA 1] Center 34 (6~63) winsize 58
[CA 2] Center 29 (1~58) winsize 58
[CA 3] Center 23 (-4~51) winsize 56
[CA 4] Center 24 (-3~52) winsize 56
[CA 5] Center 30 (1~59) winsize 59
[CATrainingPosCal] consider 2 rank data
u2DelayCellTimex100 = 762/100 ps
CA0 delay=34 (5~63),Diff = 10 PI (12 cell)
CA1 delay=34 (6~63),Diff = 10 PI (12 cell)
CA2 delay=29 (1~57),Diff = 5 PI (6 cell)
CA3 delay=24 (-3~51),Diff = 0 PI (0 cell)
CA4 delay=25 (-2~52),Diff = 1 PI (1 cell)
CA5 delay=30 (2~58),Diff = 6 PI (7 cell)
CA PerBit enable=1, Macro0, CA PI delay=24
=== u2Vref_new: 0x56 --> 0x2d
Vref(ca) range 1: 22
CS Dly= 11 (42-0-32)
Write Rank1 MR13 =0xd8
Write Rank1 MR13 =0xd8
Write Rank1 MR12 =0x56
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank0 MR2 =0xad
[Write Leveling]
delay  byte0  byte1  byte2  byte3
10    0   0
11    0   0
12    0   0
13    0   0
14    0   0
15    0   0
16    0   0
17    0   0
18    0   0
19    0   0
20    0   0
21    0   0
22    0   0
23    0   0
24    0   0
25    0   0
26    0   ff
27    0   ff
28    0   ff
29    0   ff
30    0   ff
31    0   ff
32    ff   ff
33    ff   ff
34    ff   ff
35    ff   ff
36    ff   ff
37    ff   ff
38    ff   ff
pass bytecount = 0xff (0xff: all bytes pass)
DQS0 dly: 32
DQS1 dly: 26
Write Rank0 MR2 =0x2d
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank0 MR1 =0xd6
[Gating]
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
3 1 0 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 4 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 8 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 12 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 16 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 20 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 24 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 28 |2c2c 2c2b  |(11 0)(11 11) |(0 0)(1 0)| 0
3 2 0 |201 2c2b  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 4 |3534 404  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 8 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 12 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 16 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 20 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 24 |3534 3534  |(11 11)(11 11) |(1 1)(0 0)| 0
3 2 28 |3534 3534  |(11 11)(11 11) |(1 1)(0 0)| 0
3 3 0 |3534 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 4 |3534 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 8 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 12 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 16 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 20 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 24 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 28 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 4 0 |403 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 4 4 |3d3d 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 8 |3d3d 707  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 24 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 28 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 0 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag falling Transition (3, 5, 20)
3 5 24 |3d3d 3d3d  |(11 11)(11 11) |(1 0)(1 1)| 0
[Byte 1] Lead/lag falling Transition (3, 5, 24)
3 5 28 |3e3d 3d3d  |(11 11)(11 11) |(1 0)(1 0)| 0
[Byte 0] Lead/lag Transition tap number (3)
[Byte 1] Lead/lag Transition tap number (2)
3 6 0 |606 3e3d  |(1 1)(11 11) |(0 0)(0 0)| 0
3 6 4 |4646 202  |(0 0)(11 11) |(0 0)(0 0)| 0
[Byte 0]First pass (3, 6, 4)
3 6 8 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
[Byte 1]First pass (3, 6, 8)
3 6 12 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 16 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 20 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 24 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 28 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 0 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 8 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
All bytes gating window > 1UI, Early break!
best DQS0 dly(2T, 0.5T, PI) = (3, 5, 26)
best DQS1 dly(2T, 0.5T, PI) = (3, 5, 28)
best DQS0 P1 dly(2T, 0.5T, PI) = (4, 1, 26)
best DQS1 P1 dly(2T, 0.5T, PI) = (4, 1, 28)
Write Rank0 MR1 =0x56
best RODT dly(2T, 0.5T) = (2, 2)
best RODT dly(2T, 0.5T) = (2, 2)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =0
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxxxxxx xxxxxxxx [MSB]
-1, [0] xxxxxxxx xxxxxxxx [MSB]
0, [0] xxxoxoxx xxxxxxxx [MSB]
1, [0] xxxoxoxx xxxoxxxx [MSB]
2, [0] xxxoxoxo xxxoxoox [MSB]
3, [0] xxxoxooo oxxoxoox [MSB]
4, [0] xxxoxooo oxxoxoox [MSB]
5, [0] xxxoxooo ooxooooo [MSB]
6, [0] xxxooooo ooxooooo [MSB]
7, [0] xooooooo oooooooo [MSB]
8, [0] xooooooo oooooooo [MSB]
9, [0] xooooooo oooooooo [MSB]
10, [0] xooooooo oooooooo [MSB]
32, [0] oooxoooo oooooooo [MSB]
33, [0] oooxoooo oooooxoo [MSB]
34, [0] oooxoxoo oooooxxo [MSB]
35, [0] oooxoxxx xooooxxo [MSB]
36, [0] oooxoxxx xooxoxxo [MSB]
37, [0] oooxoxxx xxoxxxxx [MSB]
38, [0] oooxoxxx xxoxxxxx [MSB]
39, [0] oooxoxxx xxoxxxxx [MSB]
40, [0] oooxxxxx xxoxxxxx [MSB]
41, [0] xoxxxxxx xxoxxxxx [MSB]
42, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=42, Bit 0, Center 25 (11 ~ 40) 30
iDelay=42, Bit 1, Center 24 (7 ~ 41) 35
iDelay=42, Bit 2, Center 23 (7 ~ 40) 34
iDelay=42, Bit 3, Center 15 (0 ~ 31) 32
iDelay=42, Bit 4, Center 22 (6 ~ 39) 34
iDelay=42, Bit 5, Center 16 (0 ~ 33) 34
iDelay=42, Bit 6, Center 18 (3 ~ 34) 32
iDelay=42, Bit 7, Center 18 (2 ~ 34) 33
iDelay=42, Bit 8, Center 18 (3 ~ 34) 32
iDelay=42, Bit 9, Center 20 (5 ~ 36) 32
iDelay=42, Bit 10, Center 24 (7 ~ 41) 35
iDelay=42, Bit 11, Center 18 (1 ~ 35) 35
iDelay=42, Bit 12, Center 20 (5 ~ 36) 32
iDelay=42, Bit 13, Center 17 (2 ~ 32) 31
iDelay=42, Bit 14, Center 17 (2 ~ 33) 32
iDelay=42, Bit 15, Center 20 (5 ~ 36) 32
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =25, DQ1 =24, DQ2 =23, DQ3 =15
DQ4 =22, DQ5 =16, DQ6 =18, DQ7 =18
DQ8 =18, DQ9 =20, DQ10 =24, DQ11 =18
DQ12 =20, DQ13 =17, DQ14 =17, DQ15 =20
DramC Write-DBI off
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=2, VrefScanEnable 0
Begin, DQ Scan Range 922~1178
TX Vref Scan disable
922 |3 4 26|[0] xxxxxxxx xxxxxxxx [MSB]
923 |3 4 27|[0] xxxxxxxx xxxxxxxx [MSB]
924 |3 4 28|[0] xxxxxxxx xxxxxxxx [MSB]
925 |3 4 29|[0] xxxxxxxx xxxxxxxx [MSB]
926 |3 4 30|[0] xxxxxxxx xxxxxxxx [MSB]
927 |3 4 31|[0] xxxxxxxx xxxxxxxx [MSB]
928 |3 4 32|[0] xxxxxxxx xxxxxxxx [MSB]
929 |3 4 33|[0] xxxxxxxx xxxxxxxx [MSB]
930 |3 4 34|[0] xxxxxxxx xxxxxxxx [MSB]
931 |3 4 35|[0] xxxxxxxx xxxxxxxx [MSB]
932 |3 4 36|[0] xxxxxxxx xxxxxxxx [MSB]
933 |3 4 37|[0] xxxxxxxx xxxxxxxx [MSB]
934 |3 4 38|[0] xxxxxxxx xxxxxxxx [MSB]
935 |3 4 39|[0] xxxxxxxx xxxxxxxx [MSB]
936 |3 4 40|[0] xxxxxxxx xxxxxxxx [MSB]
937 |3 4 41|[0] xxxxxxxx xxxxxxxx [MSB]
938 |3 4 42|[0] xxxxxxxx xxxxxxxx [MSB]
939 |3 4 43|[0] xxxxxxxx xxxxxxxx [MSB]
940 |3 4 44|[0] xxxxxxxx xxxxxxxx [MSB]
941 |3 4 45|[0] xxxxxxxx xxxxxxxx [MSB]
942 |3 4 46|[0] xxxxxxxx xxxxxxxx [MSB]
943 |3 4 47|[0] xxxxxxxx xxxxxxxx [MSB]
944 |3 4 48|[0] xxxxxxxx xxxxxxxx [MSB]
945 |3 4 49|[0] xxxxxxxx xxxxxxxx [MSB]
946 |3 4 50|[0] xxxxxxxx xxxxxxxx [MSB]
947 |3 4 51|[0] xxxxxxxx xxxxxxxx [MSB]
948 |3 4 52|[0] xxxxxxxx xxxxxxxx [MSB]
949 |3 4 53|[0] xxxxxxxx xxxxxxxx [MSB]
950 |3 4 54|[0] xxxxxxxx xxxxxxxx [MSB]
951 |3 4 55|[0] xxxxxxxx xxxxxxxx [MSB]
952 |3 4 56|[0] xxxxxxxx xxxxxxxx [MSB]
953 |3 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
954 |3 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
955 |3 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
956 |3 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
957 |3 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
958 |3 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
959 |3 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
960 |3 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
961 |3 6 1|[0] xxxxxxxx oxxxxxxx [MSB]
962 |3 6 2|[0] xxxxxxxx oxxoxoxx [MSB]
963 |3 6 3|[0] xxxxxxxx ooxoooox [MSB]
964 |3 6 4|[0] xxxxxxxx ooxoooox [MSB]
965 |3 6 5|[0] xxxxxxxx ooxoooox [MSB]
966 |3 6 6|[0] xxxxxxxx ooxoooox [MSB]
967 |3 6 7|[0] xxxxxxxx ooxooooo [MSB]
968 |3 6 8|[0] xxxoxxxx oooooooo [MSB]
969 |3 6 9|[0] xxxoxoox oooooooo [MSB]
970 |3 6 10|[0] xxxoxoox oooooooo [MSB]
971 |3 6 11|[0] xxxoxoox oooooooo [MSB]
972 |3 6 12|[0] xxxoooox oooooooo [MSB]
973 |3 6 13|[0] xxxooooo oooooooo [MSB]
974 |3 6 14|[0] xxoooooo oooooooo [MSB]
975 |3 6 15|[0] xooooooo oooooooo [MSB]
986 |3 6 26|[0] oooooooo xxxxxxxx [MSB]
987 |3 6 27|[0] oooooooo xxxxxxxx [MSB]
988 |3 6 28|[0] oooooooo xxxxxxxx [MSB]
989 |3 6 29|[0] oooooooo xxxxxxxx [MSB]
990 |3 6 30|[0] oooxoooo xxxxxxxx [MSB]
991 |3 6 31|[0] oooxoooo xxxxxxxx [MSB]
992 |3 6 32|[0] oooxoxxo xxxxxxxx [MSB]
993 |3 6 33|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=981, DQM PI dly= 981
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 21)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 21)
Byte1, DQ PI dly=974, DQM PI dly= 974
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 14)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 14)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=0, VrefScanEnable 1
Begin, DQ Scan Range 950~1014
Write Rank0 MR14 =0x0
CH=0, VrefRange= 0, VrefLevel = 0
TX Bit0 (977~993) 17 985,   Bit8 (963~983) 21 973,
TX Bit1 (976~992) 17 984,   Bit9 (966~983) 18 974,
TX Bit2 (976~992) 17 984,   Bit10 (969~989) 21 979,
TX Bit3 (969~985) 17 977,   Bit11 (964~982) 19 973,
TX Bit4 (975~992) 18 983,   Bit12 (966~983) 18 974,
TX Bit5 (971~986) 16 978,   Bit13 (965~982) 18 973,
TX Bit6 (973~987) 15 980,   Bit14 (966~983) 18 974,
TX Bit7 (976~990) 15 983,   Bit15 (969~984) 16 976,
Write Rank0 MR14 =0x2
CH=0, VrefRange= 0, VrefLevel = 2
TX Bit0 (977~993) 17 985,   Bit8 (963~984) 22 973,
TX Bit1 (976~992) 17 984,   Bit9 (965~983) 19 974,
TX Bit2 (975~992) 18 983,   Bit10 (969~989) 21 979,
TX Bit3 (969~985) 17 977,   Bit11 (963~983) 21 973,
TX Bit4 (975~993) 19 984,   Bit12 (966~983) 18 974,
TX Bit5 (971~987) 17 979,   Bit13 (965~983) 19 974,
TX Bit6 (972~987) 16 979,   Bit14 (966~984) 19 975,
TX Bit7 (976~990) 15 983,   Bit15 (968~984) 17 976,
Write Rank0 MR14 =0x4
CH=0, VrefRange= 0, VrefLevel = 4
TX Bit0 (977~993) 17 985,   Bit8 (963~984) 22 973,
TX Bit1 (976~993) 18 984,   Bit9 (966~984) 19 975,
TX Bit2 (975~992) 18 983,   Bit10 (969~989) 21 979,
TX Bit3 (969~986) 18 977,   Bit11 (963~983) 21 973,
TX Bit4 (974~993) 20 983,   Bit12 (965~984) 20 974,
TX Bit5 (970~987) 18 978,   Bit13 (964~983) 20 973,
TX Bit6 (972~988) 17 980,   Bit14 (965~984) 20 974,
TX Bit7 (976~991) 16 983,   Bit15 (968~985) 18 976,
Write Rank0 MR14 =0x6
CH=0, VrefRange= 0, VrefLevel = 6
TX Bit0 (977~994) 18 985,   Bit8 (962~984) 23 973,
TX Bit1 (976~993) 18 984,   Bit9 (965~984) 20 974,
TX Bit2 (975~992) 18 983,   Bit10 (969~989) 21 979,
TX Bit3 (969~986) 18 977,   Bit11 (963~983) 21 973,
TX Bit4 (974~993) 20 983,   Bit12 (965~984) 20 974,
TX Bit5 (970~988) 19 979,   Bit13 (964~983) 20 973,
TX Bit6 (971~988) 18 979,   Bit14 (966~985) 20 975,
TX Bit7 (976~991) 16 983,   Bit15 (968~986) 19 977,
Write Rank0 MR14 =0x8
CH=0, VrefRange= 0, VrefLevel = 8
TX Bit0 (976~994) 19 985,   Bit8 (962~985) 24 973,
TX Bit1 (976~993) 18 984,   Bit9 (964~985) 22 974,
TX Bit2 (975~993) 19 984,   Bit10 (968~990) 23 979,
TX Bit3 (969~987) 19 978,   Bit11 (963~984) 22 973,
TX Bit4 (974~993) 20 983,   Bit12 (964~985) 22 974,
TX Bit5 (970~988) 19 979,   Bit13 (963~983) 21 973,
TX Bit6 (970~989) 20 979,   Bit14 (964~985) 22 974,
TX Bit7 (975~991) 17 983,   Bit15 (968~986) 19 977,
wait MRW command Rank0 MR14 =0xa fired (1)
Write Rank0 MR14 =0xa
CH=0, VrefRange= 0, VrefLevel = 10
TX Bit0 (976~994) 19 985,   Bit8 (962~985) 24 973,
TX Bit1 (976~993) 18 984,   Bit9 (964~985) 22 974,
TX Bit2 (975~993) 19 984,   Bit10 (968~990) 23 979,
TX Bit3 (968~987) 20 977,   Bit11 (962~984) 23 973,
TX Bit4 (974~994) 21 984,   Bit12 (964~986) 23 975,
TX Bit5 (970~989) 20 979,   Bit13 (962~984) 23 973,
TX Bit6 (970~990) 21 980,   Bit14 (964~986) 23 975,
TX Bit7 (975~992) 18 983,   Bit15 (967~987) 21 977,
Write Rank0 MR14 =0xc
CH=0, VrefRange= 0, VrefLevel = 12
TX Bit0 (976~995) 20 985,   Bit8 (962~986) 25 974,
TX Bit1 (975~994) 20 984,   Bit9 (964~986) 23 975,
TX Bit2 (975~993) 19 984,   Bit10 (968~990) 23 979,
TX Bit3 (968~988) 21 978,   Bit11 (962~985) 24 973,
TX Bit4 (973~994) 22 983,   Bit12 (964~986) 23 975,
TX Bit5 (969~989) 21 979,   Bit13 (963~984) 22 973,
TX Bit6 (970~991) 22 980,   Bit14 (964~987) 24 975,
TX Bit7 (974~992) 19 983,   Bit15 (967~988) 22 977,
Write Rank0 MR14 =0xe
CH=0, VrefRange= 0, VrefLevel = 14
TX Bit0 (976~995) 20 985,   Bit8 (962~986) 25 974,
TX Bit1 (975~994) 20 984,   Bit9 (963~987) 25 975,
TX Bit2 (974~994) 21 984,   Bit10 (968~990) 23 979,
TX Bit3 (968~988) 21 978,   Bit11 (962~985) 24 973,
TX Bit4 (972~995) 24 983,   Bit12 (963~987) 25 975,
TX Bit5 (969~990) 22 979,   Bit13 (962~985) 24 973,
TX Bit6 (970~991) 22 980,   Bit14 (963~987) 25 975,
TX Bit7 (973~992) 20 982,   Bit15 (967~988) 22 977,
Write Rank0 MR14 =0x10
CH=0, VrefRange= 0, VrefLevel = 16
TX Bit0 (975~996) 22 985,   Bit8 (961~987) 27 974,
TX Bit1 (975~994) 20 984,   Bit9 (963~987) 25 975,
TX Bit2 (974~994) 21 984,   Bit10 (968~991) 24 979,
TX Bit3 (968~989) 22 978,   Bit11 (962~986) 25 974,
TX Bit4 (972~995) 24 983,   Bit12 (963~987) 25 975,
TX Bit5 (969~991) 23 980,   Bit13 (962~985) 24 973,
TX Bit6 (970~991) 22 980,   Bit14 (963~987) 25 975,
TX Bit7 (972~993) 22 982,   Bit15 (967~989) 23 978,
Write Rank0 MR14 =0x12
CH=0, VrefRange= 0, VrefLevel = 18
TX Bit0 (974~996) 23 985,   Bit8 (961~988) 28 974,
TX Bit1 (974~994) 21 984,   Bit9 (962~988) 27 975,
TX Bit2 (974~994) 21 984,   Bit10 (967~991) 25 979,
TX Bit3 (968~989) 22 978,   Bit11 (961~986) 26 973,
TX Bit4 (971~995) 25 983,   Bit12 (963~987) 25 975,
TX Bit5 (969~991) 23 980,   Bit13 (962~986) 25 974,
TX Bit6 (969~992) 24 980,   Bit14 (963~989) 27 976,
TX Bit7 (973~993) 21 983,   Bit15 (966~989) 24 977,
Write Rank0 MR14 =0x14
CH=0, VrefRange= 0, VrefLevel = 20
TX Bit0 (974~997) 24 985,   Bit8 (961~987) 27 974,
TX Bit1 (974~995) 22 984,   Bit9 (963~988) 26 975,
TX Bit2 (973~994) 22 983,   Bit10 (967~991) 25 979,
TX Bit3 (967~990) 24 978,   Bit11 (961~986) 26 973,
TX Bit4 (971~996) 26 983,   Bit12 (962~988) 27 975,
TX Bit5 (969~991) 23 980,   Bit13 (962~986) 25 974,
TX Bit6 (969~992) 24 980,   Bit14 (962~989) 28 975,
TX Bit7 (972~993) 22 982,   Bit15 (966~989) 24 977,
Write Rank0 MR14 =0x16
CH=0, VrefRange= 0, VrefLevel = 22
TX Bit0 (974~998) 25 986,   Bit8 (961~987) 27 974,
TX Bit1 (974~995) 22 984,   Bit9 (962~989) 28 975,
TX Bit2 (973~995) 23 984,   Bit10 (967~991) 25 979,
TX Bit3 (967~991) 25 979,   Bit11 (961~987) 27 974,
TX Bit4 (972~996) 25 984,   Bit12 (962~988) 27 975,
TX Bit5 (968~992) 25 980,   Bit13 (962~987) 26 974,
TX Bit6 (969~992) 24 980,   Bit14 (962~988) 27 975,
TX Bit7 (971~994) 24 982,   Bit15 (965~990) 26 977,
Write Rank0 MR14 =0x18
CH=0, VrefRange= 0, VrefLevel = 24
TX Bit0 (974~998) 25 986,   Bit8 (961~986) 26 973,
TX Bit1 (973~996) 24 984,   Bit9 (962~988) 27 975,
TX Bit2 (973~995) 23 984,   Bit10 (967~991) 25 979,
TX Bit3 (967~991) 25 979,   Bit11 (961~986) 26 973,
TX Bit4 (972~996) 25 984,   Bit12 (962~988) 27 975,
TX Bit5 (968~991) 24 979,   Bit13 (961~986) 26 973,
TX Bit6 (969~993) 25 981,   Bit14 (962~988) 27 975,
TX Bit7 (971~994) 24 982,   Bit15 (965~990) 26 977,
Write Rank0 MR14 =0x1a
CH=0, VrefRange= 0, VrefLevel = 26
TX Bit0 (974~998) 25 986,   Bit8 (961~985) 25 973,
TX Bit1 (973~996) 24 984,   Bit9 (962~988) 27 975,
TX Bit2 (973~996) 24 984,   Bit10 (968~991) 24 979,
TX Bit3 (968~991) 24 979,   Bit11 (961~986) 26 973,
TX Bit4 (973~996) 24 984,   Bit12 (962~987) 26 974,
TX Bit5 (968~992) 25 980,   Bit13 (961~986) 26 973,
TX Bit6 (969~992) 24 980,   Bit14 (962~987) 26 974,
TX Bit7 (971~994) 24 982,   Bit15 (965~990) 26 977,
Write Rank0 MR14 =0x1c
CH=0, VrefRange= 0, VrefLevel = 28
TX Bit0 (974~998) 25 986,   Bit8 (961~985) 25 973,
TX Bit1 (973~996) 24 984,   Bit9 (962~988) 27 975,
TX Bit2 (973~996) 24 984,   Bit10 (968~991) 24 979,
TX Bit3 (968~991) 24 979,   Bit11 (961~986) 26 973,
TX Bit4 (973~996) 24 984,   Bit12 (962~987) 26 974,
TX Bit5 (968~992) 25 980,   Bit13 (961~986) 26 973,
TX Bit6 (969~992) 24 980,   Bit14 (962~987) 26 974,
TX Bit7 (971~994) 24 982,   Bit15 (965~990) 26 977,
Write Rank0 MR14 =0x1e
CH=0, VrefRange= 0, VrefLevel = 30
TX Bit0 (974~998) 25 986,   Bit8 (961~985) 25 973,
TX Bit1 (973~996) 24 984,   Bit9 (962~988) 27 975,
TX Bit2 (973~996) 24 984,   Bit10 (968~991) 24 979,
TX Bit3 (968~991) 24 979,   Bit11 (961~986) 26 973,
TX Bit4 (973~996) 24 984,   Bit12 (962~987) 26 974,
TX Bit5 (968~992) 25 980,   Bit13 (961~986) 26 973,
TX Bit6 (969~992) 24 980,   Bit14 (962~987) 26 974,
TX Bit7 (971~994) 24 982,   Bit15 (965~990) 26 977,
TX Vref found, early break! 378< 380
[TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =762/100 ps
u1DelayCellOfst[0]=8 cells (7 PI)
u1DelayCellOfst[1]=6 cells (5 PI)
u1DelayCellOfst[2]=6 cells (5 PI)
u1DelayCellOfst[3]=0 cells (0 PI)
u1DelayCellOfst[4]=6 cells (5 PI)
u1DelayCellOfst[5]=1 cells (1 PI)
u1DelayCellOfst[6]=1 cells (1 PI)
u1DelayCellOfst[7]=3 cells (3 PI)
Byte0, DQ PI dly=979, DQM PI dly= 982
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 19)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 19)
u1DelayCellOfst[8]=0 cells (0 PI)
u1DelayCellOfst[9]=2 cells (2 PI)
u1DelayCellOfst[10]=7 cells (6 PI)
u1DelayCellOfst[11]=0 cells (0 PI)
u1DelayCellOfst[12]=1 cells (1 PI)
u1DelayCellOfst[13]=0 cells (0 PI)
u1DelayCellOfst[14]=1 cells (1 PI)
u1DelayCellOfst[15]=5 cells (4 PI)
Byte1, DQ PI dly=973, DQM PI dly= 976
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 13)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 13)
Write Rank0 MR14 =0x1a
Final TX Range 0 Vref 26
[TX_K_DQM_WITH_WDBI] Step1: K DQM with DBI_ON, and check DQM window spec.
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank0 MR3 =0xb0
DramC Write-DBI on
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=1, VrefScanEnable 0
Begin, DQ Scan Range 696~760
TX Vref Scan disable
696 |2 4 56|[0] xxxxxxxx xxxxxxxx [MSB]
697 |2 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
698 |2 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
699 |2 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
700 |2 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
701 |2 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
702 |2 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
703 |2 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
704 |2 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
705 |2 6 1|[0] xxxxxxxx oooooooo [MSB]
706 |2 6 2|[0] xxxxxxxx oooooooo [MSB]
707 |2 6 3|[0] xxxxxxxx oooooooo [MSB]
708 |2 6 4|[0] xxxxxxxx oooooooo [MSB]
709 |2 6 5|[0] xxxxxxxx oooooooo [MSB]
710 |2 6 6|[0] xxxxxxxx oooooooo [MSB]
711 |2 6 7|[0] xxxxxxxx oooooooo [MSB]
712 |2 6 8|[0] xxxxxxxx oooooooo [MSB]
713 |2 6 9|[0] xxxxxxxx oooooooo [MSB]
733 |2 6 29|[0] oooooooo xxxxxxxx [MSB]
734 |2 6 30|[0] oooooooo xxxxxxxx [MSB]
735 |2 6 31|[0] oooooooo xxxxxxxx [MSB]
736 |2 6 32|[0] oooooooo xxxxxxxx [MSB]
737 |2 6 33|[0] oooooooo xxxxxxxx [MSB]
738 |2 6 34|[0] oooooooo xxxxxxxx [MSB]
739 |2 6 35|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=726, DQM PI dly= 726
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 22)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 22)
Byte1, DQ PI dly=718, DQM PI dly= 718
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 14)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 14)
Before -1MCK, ucdq_final_ui_large_dqs0 = 2, ucdq_final_ui_large_dqs1 = 2
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
Write Rank0 MR3 =0x30
DramC Write-DBI off
[DATLAT]
Freq=1600, CH0 RK0, use_rxtx_scan=0
DATLAT Default: 0xf
7, 0xFFFF, sum=0
8, 0xFFFF, sum=0
9, 0xFFFF, sum=0
10, 0xFFFF, sum=0
11, 0xFFFF, sum=0
12, 0xFFFF, sum=0
13, 0xFFFF, sum=0
14, 0x0, sum=1
15, 0x0, sum=2
16, 0x0, sum=3
17, 0x0, sum=4
pattern=2 first_step=14 total pass=5 best_step=16
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =1
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 1
RX Vref found, early break!
Final RX Vref 12, apply to both rank0 and 1
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 18
DQ Delay:
DQ0 =25, DQ1 =24, DQ2 =24, DQ3 =15
DQ4 =22, DQ5 =16, DQ6 =18, DQ7 =18
DQ8 =18, DQ9 =19, DQ10 =24, DQ11 =16
DQ12 =20, DQ13 =16, DQ14 =18, DQ15 =20
[DramC_TX_OE_Calibration] TA2
Original DQ_B0 (3 6) =30, OEN = 27
Original DQ_B1 (3 6) =30, OEN = 27
23, 0x0, End_B0=23 End_B1=23
24, 0x0, End_B0=24 End_B1=24
25, 0x0, End_B0=25 End_B1=25
26, 0x0, End_B0=26 End_B1=26
27, 0x0, End_B0=27 End_B1=27
28, 0x0, End_B0=28 End_B1=28
29, 0x0, End_B0=29 End_B1=29
30, 0x0, End_B0=30 End_B1=30
31, 0xFFFF, End_B0=30 End_B1=30
Byte0 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Byte1 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Write Rank0 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK0, (LSB)MR18= 0xac, (MSB)MR19= 0x3, tDQSOscB0 = 335 ps tDQSOscB1 = 0 ps
CH0_RK0: MR19=0x3, MR18=0xAC, DQSOSC=335, MR23=63, INC=21, DEC=32
Write Rank0 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK0, (LSB)MR18= 0xac, (MSB)MR19= 0x3, tDQSOscB0 = 335 ps tDQSOscB1 = 0 ps
CH0 RK0: MR19=3, MR18=AC
[RankSwap] Rank num 2, (Multi 1), Rank 1
Write Rank0 MR2 =0xad
[Write Leveling]
delay  byte0  byte1  byte2  byte3
10    0   0
11    0   0
12    0   0
13    0   0
14    0   0
15    0   0
16    0   0
17    0   0
18    0   0
19    0   0
20    0   0
21    0   0
22    0   0
23    0   0
24    0   0
25    0   0
26    0   0
27    0   0
28    0   0
29    0   ff
30    0   ff
31    0   ff
32    0   ff
33    ff   ff
34    ff   ff
35    ff   ff
36    ff   ff
37    ff   ff
38    ff   ff
39    ff   ff
pass bytecount = 0xff (0xff: all bytes pass)
DQS0 dly: 33
DQS1 dly: 29
Write Rank0 MR2 =0x2d
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank1 MR1 =0xd6
[Gating]
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
3 1 0 |2c2b 2c2b  |(11 11)(11 11) |(1 1)(1 1)| 0
3 1 4 |2c2b 2c2b  |(11 11)(11 11) |(0 0)(0 0)| 0
3 1 8 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 12 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 16 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 20 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 24 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 1 28 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 2 0 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 2 4 |2c2b 2c2b  |(11 11)(11 11) |(1 0)(1 0)| 0
3 2 8 |404 2c2b  |(11 11)(11 11) |(0 0)(1 0)| 0
3 2 12 |3534 404  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 16 |3534 201  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 20 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 24 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 2 28 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 3 0 |3534 3534  |(11 11)(11 11) |(1 1)(0 0)| 0
3 3 4 |3534 3534  |(11 11)(11 11) |(0 0)(0 0)| 0
3 3 8 |3534 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 12 |3534 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 16 |3534 3534  |(11 11)(11 11) |(0 0)(1 1)| 0
3 3 20 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 24 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 3 28 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 4 0 |3534 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 4 4 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 4 8 |3534 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 4 12 |403 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 16 |3d3d 201  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 24 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 28 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 0 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 24 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 28 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 6 0 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag falling Transition (3, 6, 0)
3 6 4 |3d3d 3d3d  |(11 11)(11 11) |(1 0)(1 1)| 0
[Byte 0] Lead/lag Transition tap number (2)
[Byte 1] Lead/lag falling Transition (3, 6, 4)
3 6 8 |3e3d 3d3d  |(11 11)(11 11) |(0 0)(1 0)| 0
[Byte 1] Lead/lag Transition tap number (2)
3 6 12 |202 3e3d  |(1 1)(11 11) |(0 0)(0 0)| 0
3 6 16 |4646 606  |(0 0)(11 11) |(0 0)(0 0)| 0
[Byte 0]First pass (3, 6, 16)
3 6 20 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
[Byte 1]First pass (3, 6, 20)
3 6 24 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 28 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 0 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 8 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 12 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 16 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 20 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
All bytes gating window > 1UI, Early break!
best DQS0 dly(2T, 0.5T, PI) = (3, 6, 4)
best DQS1 dly(2T, 0.5T, PI) = (3, 6, 8)
best DQS0 P1 dly(2T, 0.5T, PI) = (4, 2, 4)
best DQS1 P1 dly(2T, 0.5T, PI) = (4, 2, 8)
Write Rank1 MR1 =0x56
best RODT dly(2T, 0.5T) = (2, 3)
best RODT dly(2T, 0.5T) = (2, 3)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =0
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxxxxxx xxxxxxxx [MSB]
-1, [0] xxxxxxxx xxxxxxxx [MSB]
0, [0] xxxoxoxx xxxoxoxx [MSB]
1, [0] xxxoxoxx oxxoxoxx [MSB]
2, [0] xxxoxoxx oxxoxoox [MSB]
3, [0] xxxoxooo ooxoooox [MSB]
4, [0] xxxoxooo ooxooooo [MSB]
5, [0] xxxoxooo ooxooooo [MSB]
6, [0] xxxooooo oooooooo [MSB]
7, [0] xoxooooo oooooooo [MSB]
8, [0] xooooooo oooooooo [MSB]
9, [0] xooooooo oooooooo [MSB]
33, [0] oooooooo oooooooo [MSB]
34, [0] oooxoooo oooooooo [MSB]
35, [0] oooxooxo oooooxxo [MSB]
36, [0] oooxooxx xooxoxxo [MSB]
37, [0] oooxoxxx xxoxxxxo [MSB]
38, [0] oooxoxxx xxoxxxxo [MSB]
39, [0] oooxoxxx xxoxxxxx [MSB]
40, [0] oooxoxxx xxoxxxxx [MSB]
41, [0] xooxxxxx xxoxxxxx [MSB]
42, [0] xoxxxxxx xxoxxxxx [MSB]
43, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=43, Bit 0, Center 25 (10 ~ 40) 31
iDelay=43, Bit 1, Center 24 (7 ~ 42) 36
iDelay=43, Bit 2, Center 24 (8 ~ 41) 34
iDelay=43, Bit 3, Center 16 (0 ~ 33) 34
iDelay=43, Bit 4, Center 23 (6 ~ 40) 35
iDelay=43, Bit 5, Center 18 (0 ~ 36) 37
iDelay=43, Bit 6, Center 18 (3 ~ 34) 32
iDelay=43, Bit 7, Center 19 (3 ~ 35) 33
iDelay=43, Bit 8, Center 18 (1 ~ 35) 35
iDelay=43, Bit 9, Center 19 (3 ~ 36) 34
iDelay=43, Bit 10, Center 24 (6 ~ 42) 37
iDelay=43, Bit 11, Center 17 (0 ~ 35) 36
iDelay=43, Bit 12, Center 19 (3 ~ 36) 34
iDelay=43, Bit 13, Center 17 (0 ~ 34) 35
iDelay=43, Bit 14, Center 18 (2 ~ 34) 33
iDelay=43, Bit 15, Center 21 (4 ~ 38) 35
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =25, DQ1 =24, DQ2 =24, DQ3 =16
DQ4 =23, DQ5 =18, DQ6 =18, DQ7 =19
DQ8 =18, DQ9 =19, DQ10 =24, DQ11 =17
DQ12 =19, DQ13 =17, DQ14 =18, DQ15 =21
DramC Write-DBI off
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=2, VrefScanEnable 0
Begin, DQ Scan Range 925~1181
TX Vref Scan disable
925 |3 4 29|[0] xxxxxxxx xxxxxxxx [MSB]
926 |3 4 30|[0] xxxxxxxx xxxxxxxx [MSB]
927 |3 4 31|[0] xxxxxxxx xxxxxxxx [MSB]
928 |3 4 32|[0] xxxxxxxx xxxxxxxx [MSB]
929 |3 4 33|[0] xxxxxxxx xxxxxxxx [MSB]
930 |3 4 34|[0] xxxxxxxx xxxxxxxx [MSB]
931 |3 4 35|[0] xxxxxxxx xxxxxxxx [MSB]
932 |3 4 36|[0] xxxxxxxx xxxxxxxx [MSB]
933 |3 4 37|[0] xxxxxxxx xxxxxxxx [MSB]
934 |3 4 38|[0] xxxxxxxx xxxxxxxx [MSB]
935 |3 4 39|[0] xxxxxxxx xxxxxxxx [MSB]
936 |3 4 40|[0] xxxxxxxx xxxxxxxx [MSB]
937 |3 4 41|[0] xxxxxxxx xxxxxxxx [MSB]
938 |3 4 42|[0] xxxxxxxx xxxxxxxx [MSB]
939 |3 4 43|[0] xxxxxxxx xxxxxxxx [MSB]
940 |3 4 44|[0] xxxxxxxx xxxxxxxx [MSB]
941 |3 4 45|[0] xxxxxxxx xxxxxxxx [MSB]
942 |3 4 46|[0] xxxxxxxx xxxxxxxx [MSB]
943 |3 4 47|[0] xxxxxxxx xxxxxxxx [MSB]
944 |3 4 48|[0] xxxxxxxx xxxxxxxx [MSB]
945 |3 4 49|[0] xxxxxxxx xxxxxxxx [MSB]
946 |3 4 50|[0] xxxxxxxx xxxxxxxx [MSB]
947 |3 4 51|[0] xxxxxxxx xxxxxxxx [MSB]
948 |3 4 52|[0] xxxxxxxx xxxxxxxx [MSB]
949 |3 4 53|[0] xxxxxxxx xxxxxxxx [MSB]
950 |3 4 54|[0] xxxxxxxx xxxxxxxx [MSB]
951 |3 4 55|[0] xxxxxxxx xxxxxxxx [MSB]
952 |3 4 56|[0] xxxxxxxx xxxxxxxx [MSB]
953 |3 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
954 |3 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
955 |3 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
956 |3 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
957 |3 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
958 |3 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
959 |3 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
960 |3 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
961 |3 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
962 |3 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
963 |3 6 3|[0] xxxxxxxx xxxxxxxx [MSB]
964 |3 6 4|[0] xxxxxxxx xxxxxxxx [MSB]
965 |3 6 5|[0] xxxxxxxx xxxxxxxx [MSB]
966 |3 6 6|[0] xxxxxxxx xxxxxxxx [MSB]
967 |3 6 7|[0] xxxxxxxx oxxoxoxx [MSB]
968 |3 6 8|[0] xxxxxxxx oxxoooox [MSB]
969 |3 6 9|[0] xxxxxxxx ooxoooox [MSB]
970 |3 6 10|[0] xxxxxxxx ooxooooo [MSB]
971 |3 6 11|[0] xxxoxxxx ooxooooo [MSB]
972 |3 6 12|[0] xxxoxoox oooooooo [MSB]
973 |3 6 13|[0] xxxoxoox oooooooo [MSB]
974 |3 6 14|[0] xxxoxoox oooooooo [MSB]
975 |3 6 15|[0] xxxoxooo oooooooo [MSB]
976 |3 6 16|[0] xxxooooo oooooooo [MSB]
990 |3 6 30|[0] oooooooo xooxoxoo [MSB]
991 |3 6 31|[0] oooooooo xxxxxxxx [MSB]
992 |3 6 32|[0] oooooooo xxxxxxxx [MSB]
993 |3 6 33|[0] oooooxoo xxxxxxxx [MSB]
994 |3 6 34|[0] oooxoxoo xxxxxxxx [MSB]
995 |3 6 35|[0] oooxoxxo xxxxxxxx [MSB]
996 |3 6 36|[0] oxxxxxxx xxxxxxxx [MSB]
997 |3 6 37|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=984, DQM PI dly= 984
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 24)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 24)
Byte1, DQ PI dly=979, DQM PI dly= 979
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 19)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 19)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=0, VrefScanEnable 1
Begin, DQ Scan Range 955~1019
Write Rank1 MR14 =0x0
CH=0, VrefRange= 0, VrefLevel = 0
TX Bit0 (979~997) 19 988,   Bit8 (969~986) 18 977,
TX Bit1 (978~994) 17 986,   Bit9 (969~986) 18 977,
TX Bit2 (978~994) 17 986,   Bit10 (975~990) 16 982,
TX Bit3 (973~991) 19 982,   Bit11 (969~985) 17 977,
TX Bit4 (978~995) 18 986,   Bit12 (969~986) 18 977,
TX Bit5 (976~990) 15 983,   Bit13 (969~984) 16 976,
TX Bit6 (975~991) 17 983,   Bit14 (969~985) 17 977,
TX Bit7 (977~992) 16 984,   Bit15 (974~989) 16 981,
Write Rank1 MR14 =0x2
CH=0, VrefRange= 0, VrefLevel = 2
TX Bit0 (979~998) 20 988,   Bit8 (969~986) 18 977,
TX Bit1 (978~995) 18 986,   Bit9 (969~987) 19 978,
TX Bit2 (978~995) 18 986,   Bit10 (975~990) 16 982,
TX Bit3 (972~991) 20 981,   Bit11 (968~986) 19 977,
TX Bit4 (978~996) 19 987,   Bit12 (969~987) 19 978,
TX Bit5 (975~990) 16 982,   Bit13 (968~985) 18 976,
TX Bit6 (976~992) 17 984,   Bit14 (969~986) 18 977,
TX Bit7 (977~993) 17 985,   Bit15 (973~989) 17 981,
Write Rank1 MR14 =0x4
CH=0, VrefRange= 0, VrefLevel = 4
TX Bit0 (979~998) 20 988,   Bit8 (969~987) 19 978,
TX Bit1 (978~995) 18 986,   Bit9 (969~987) 19 978,
TX Bit2 (978~995) 18 986,   Bit10 (974~991) 18 982,
TX Bit3 (972~991) 20 981,   Bit11 (968~986) 19 977,
TX Bit4 (978~996) 19 987,   Bit12 (969~987) 19 978,
TX Bit5 (975~991) 17 983,   Bit13 (968~986) 19 977,
TX Bit6 (975~992) 18 983,   Bit14 (969~987) 19 978,
TX Bit7 (977~993) 17 985,   Bit15 (972~990) 19 981,
Write Rank1 MR14 =0x6
CH=0, VrefRange= 0, VrefLevel = 6
TX Bit0 (978~998) 21 988,   Bit8 (969~987) 19 978,
TX Bit1 (977~996) 20 986,   Bit9 (969~988) 20 978,
TX Bit2 (977~996) 20 986,   Bit10 (974~991) 18 982,
TX Bit3 (971~991) 21 981,   Bit11 (968~987) 20 977,
TX Bit4 (977~997) 21 987,   Bit12 (969~988) 20 978,
TX Bit5 (975~991) 17 983,   Bit13 (968~986) 19 977,
TX Bit6 (974~992) 19 983,   Bit14 (969~987) 19 978,
TX Bit7 (977~993) 17 985,   Bit15 (972~990) 19 981,
Write Rank1 MR14 =0x8
CH=0, VrefRange= 0, VrefLevel = 8
TX Bit0 (978~998) 21 988,   Bit8 (968~988) 21 978,
TX Bit1 (977~997) 21 987,   Bit9 (969~989) 21 979,
TX Bit2 (978~996) 19 987,   Bit10 (973~991) 19 982,
TX Bit3 (971~992) 22 981,   Bit11 (968~987) 20 977,
TX Bit4 (977~998) 22 987,   Bit12 (968~989) 22 978,
TX Bit5 (975~991) 17 983,   Bit13 (968~987) 20 977,
TX Bit6 (974~993) 20 983,   Bit14 (969~988) 20 978,
TX Bit7 (977~994) 18 985,   Bit15 (971~990) 20 980,
Write Rank1 MR14 =0xa
CH=0, VrefRange= 0, VrefLevel = 10
TX Bit0 (978~999) 22 988,   Bit8 (968~989) 22 978,
TX Bit1 (977~998) 22 987,   Bit9 (968~989) 22 978,
TX Bit2 (977~997) 21 987,   Bit10 (973~991) 19 982,
TX Bit3 (970~992) 23 981,   Bit11 (968~988) 21 978,
TX Bit4 (977~998) 22 987,   Bit12 (968~989) 22 978,
TX Bit5 (974~991) 18 982,   Bit13 (968~987) 20 977,
TX Bit6 (974~993) 20 983,   Bit14 (969~989) 21 979,
TX Bit7 (976~994) 19 985,   Bit15 (971~990) 20 980,
Write Rank1 MR14 =0xc
CH=0, VrefRange= 0, VrefLevel = 12
TX Bit0 (978~999) 22 988,   Bit8 (968~989) 22 978,
TX Bit1 (977~998) 22 987,   Bit9 (968~989) 22 978,
TX Bit2 (977~997) 21 987,   Bit10 (972~992) 21 982,
TX Bit3 (970~992) 23 981,   Bit11 (967~989) 23 978,
TX Bit4 (977~998) 22 987,   Bit12 (968~989) 22 978,
TX Bit5 (974~992) 19 983,   Bit13 (967~988) 22 977,
TX Bit6 (973~993) 21 983,   Bit14 (968~989) 22 978,
TX Bit7 (976~995) 20 985,   Bit15 (970~991) 22 980,
Write Rank1 MR14 =0xe
CH=0, VrefRange= 0, VrefLevel = 14
TX Bit0 (977~1000) 24 988,   Bit8 (968~989) 22 978,
TX Bit1 (977~998) 22 987,   Bit9 (968~990) 23 979,
TX Bit2 (977~998) 22 987,   Bit10 (972~992) 21 982,
TX Bit3 (970~993) 24 981,   Bit11 (967~989) 23 978,
TX Bit4 (977~999) 23 988,   Bit12 (968~990) 23 979,
TX Bit5 (972~992) 21 982,   Bit13 (967~989) 23 978,
TX Bit6 (973~993) 21 983,   Bit14 (968~989) 22 978,
TX Bit7 (976~996) 21 986,   Bit15 (970~991) 22 980,
Write Rank1 MR14 =0x10
CH=0, VrefRange= 0, VrefLevel = 16
TX Bit0 (977~1000) 24 988,   Bit8 (967~990) 24 978,
TX Bit1 (977~999) 23 988,   Bit9 (968~990) 23 979,
TX Bit2 (977~998) 22 987,   Bit10 (972~992) 21 982,
TX Bit3 (969~993) 25 981,   Bit11 (967~989) 23 978,
TX Bit4 (977~999) 23 988,   Bit12 (968~990) 23 979,
TX Bit5 (972~992) 21 982,   Bit13 (967~989) 23 978,
TX Bit6 (972~994) 23 983,   Bit14 (968~990) 23 979,
TX Bit7 (976~996) 21 986,   Bit15 (970~991) 22 980,
Write Rank1 MR14 =0x12
CH=0, VrefRange= 0, VrefLevel = 18
TX Bit0 (977~1000) 24 988,   Bit8 (967~990) 24 978,
TX Bit1 (977~999) 23 988,   Bit9 (968~990) 23 979,
TX Bit2 (976~999) 24 987,   Bit10 (971~993) 23 982,
TX Bit3 (969~993) 25 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~999) 24 987,   Bit12 (968~990) 23 979,
TX Bit5 (972~993) 22 982,   Bit13 (967~989) 23 978,
TX Bit6 (972~995) 24 983,   Bit14 (968~990) 23 979,
TX Bit7 (976~996) 21 986,   Bit15 (969~991) 23 980,
Write Rank1 MR14 =0x14
CH=0, VrefRange= 0, VrefLevel = 20
TX Bit0 (977~1000) 24 988,   Bit8 (967~990) 24 978,
TX Bit1 (977~999) 23 988,   Bit9 (968~990) 23 979,
TX Bit2 (977~999) 23 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~994) 26 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~999) 24 987,   Bit12 (967~990) 24 978,
TX Bit5 (971~993) 23 982,   Bit13 (966~990) 25 978,
TX Bit6 (972~995) 24 983,   Bit14 (967~990) 24 978,
TX Bit7 (975~997) 23 986,   Bit15 (970~992) 23 981,
Write Rank1 MR14 =0x16
CH=0, VrefRange= 0, VrefLevel = 22
TX Bit0 (977~1001) 25 989,   Bit8 (967~990) 24 978,
TX Bit1 (976~999) 24 987,   Bit9 (967~990) 24 978,
TX Bit2 (977~999) 23 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~994) 26 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~1000) 25 988,   Bit12 (967~990) 24 978,
TX Bit5 (971~994) 24 982,   Bit13 (965~989) 25 977,
TX Bit6 (971~995) 25 983,   Bit14 (968~990) 23 979,
TX Bit7 (975~998) 24 986,   Bit15 (969~991) 23 980,
Write Rank1 MR14 =0x18
CH=0, VrefRange= 0, VrefLevel = 24
TX Bit0 (977~1001) 25 989,   Bit8 (966~990) 25 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (976~1000) 25 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~993) 25 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~1000) 25 988,   Bit12 (967~990) 24 978,
TX Bit5 (970~994) 25 982,   Bit13 (966~988) 23 977,
TX Bit6 (971~996) 26 983,   Bit14 (967~990) 24 978,
TX Bit7 (973~998) 26 985,   Bit15 (969~991) 23 980,
Write Rank1 MR14 =0x1a
CH=0, VrefRange= 0, VrefLevel = 26
TX Bit0 (977~1001) 25 989,   Bit8 (966~990) 25 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (976~1000) 25 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~993) 25 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~1000) 25 988,   Bit12 (967~990) 24 978,
TX Bit5 (970~994) 25 982,   Bit13 (966~988) 23 977,
TX Bit6 (971~996) 26 983,   Bit14 (967~990) 24 978,
TX Bit7 (973~998) 26 985,   Bit15 (969~991) 23 980,
Write Rank1 MR14 =0x1c
CH=0, VrefRange= 0, VrefLevel = 28
TX Bit0 (977~1001) 25 989,   Bit8 (966~990) 25 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (976~1000) 25 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~993) 25 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~1000) 25 988,   Bit12 (967~990) 24 978,
TX Bit5 (970~994) 25 982,   Bit13 (966~988) 23 977,
TX Bit6 (971~996) 26 983,   Bit14 (967~990) 24 978,
TX Bit7 (973~998) 26 985,   Bit15 (969~991) 23 980,
Write Rank1 MR14 =0x1e
CH=0, VrefRange= 0, VrefLevel = 30
TX Bit0 (977~1001) 25 989,   Bit8 (966~990) 25 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (976~1000) 25 988,   Bit10 (970~993) 24 981,
TX Bit3 (969~993) 25 981,   Bit11 (966~990) 25 978,
TX Bit4 (976~1000) 25 988,   Bit12 (967~990) 24 978,
TX Bit5 (970~994) 25 982,   Bit13 (966~988) 23 977,
TX Bit6 (971~996) 26 983,   Bit14 (967~990) 24 978,
TX Bit7 (973~998) 26 985,   Bit15 (969~991) 23 980,
TX Vref found, early break! 373< 374
[TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =762/100 ps
u1DelayCellOfst[0]=10 cells (8 PI)
u1DelayCellOfst[1]=8 cells (7 PI)
u1DelayCellOfst[2]=8 cells (7 PI)
u1DelayCellOfst[3]=0 cells (0 PI)
u1DelayCellOfst[4]=8 cells (7 PI)
u1DelayCellOfst[5]=1 cells (1 PI)
u1DelayCellOfst[6]=2 cells (2 PI)
u1DelayCellOfst[7]=5 cells (4 PI)
Byte0, DQ PI dly=981, DQM PI dly= 985
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 21)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 21)
u1DelayCellOfst[8]=1 cells (1 PI)
u1DelayCellOfst[9]=1 cells (1 PI)
u1DelayCellOfst[10]=5 cells (4 PI)
u1DelayCellOfst[11]=1 cells (1 PI)
u1DelayCellOfst[12]=1 cells (1 PI)
u1DelayCellOfst[13]=0 cells (0 PI)
u1DelayCellOfst[14]=1 cells (1 PI)
u1DelayCellOfst[15]=3 cells (3 PI)
Byte1, DQ PI dly=977, DQM PI dly= 979
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 17)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 17)
Write Rank1 MR14 =0x18
Final TX Range 0 Vref 24
[TX_K_DQM_WITH_WDBI] Step1: K DQM with DBI_ON, and check DQM window spec.
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank1 MR3 =0xb0
DramC Write-DBI on
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=1, VrefScanEnable 0
Begin, DQ Scan Range 699~763
TX Vref Scan disable
699 |2 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
700 |2 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
701 |2 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
702 |2 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
703 |2 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
704 |2 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
705 |2 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
706 |2 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
707 |2 6 3|[0] xxxxxxxx xxxxxxxx [MSB]
708 |2 6 4|[0] xxxxxxxx oooooooo [MSB]
709 |2 6 5|[0] xxxxxxxx oooooooo [MSB]
710 |2 6 6|[0] xxxxxxxx oooooooo [MSB]
711 |2 6 7|[0] xxxxxxxx oooooooo [MSB]
712 |2 6 8|[0] xxxxxxxx oooooooo [MSB]
713 |2 6 9|[0] xxxxxxxx oooooooo [MSB]
714 |2 6 10|[0] xxxxxxxx oooooooo [MSB]
715 |2 6 11|[0] xxxxxxxx oooooooo [MSB]
716 |2 6 12|[0] xxxxxxxx oooooooo [MSB]
735 |2 6 31|[0] oooooooo xxxxxxxx [MSB]
736 |2 6 32|[0] oooooooo xxxxxxxx [MSB]
737 |2 6 33|[0] oooooooo xxxxxxxx [MSB]
738 |2 6 34|[0] oooooooo xxxxxxxx [MSB]
739 |2 6 35|[0] oooooooo xxxxxxxx [MSB]
740 |2 6 36|[0] oooooooo xxxxxxxx [MSB]
741 |2 6 37|[0] oooooooo xxxxxxxx [MSB]
742 |2 6 38|[0] oooooooo xxxxxxxx [MSB]
743 |2 6 39|[0] oooooooo xxxxxxxx [MSB]
744 |2 6 40|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=730, DQM PI dly= 730
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 26)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 26)
Byte1, DQ PI dly=721, DQM PI dly= 721
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 17)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 17)
Before -1MCK, ucdq_final_ui_large_dqs0 = 2, ucdq_final_ui_large_dqs1 = 2
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
Write Rank1 MR3 =0x30
DramC Write-DBI off
[DATLAT]
Freq=1600, CH0 RK1, use_rxtx_scan=0
DATLAT Default: 0x10
7, 0xFFFF, sum=0
8, 0xFFFF, sum=0
9, 0xFFFF, sum=0
10, 0xFFFF, sum=0
11, 0xFFFF, sum=0
12, 0xFFFF, sum=0
13, 0xFFFF, sum=0
14, 0x0, sum=1
15, 0x0, sum=2
16, 0x0, sum=3
17, 0x0, sum=4
pattern=2 first_step=14 total pass=5 best_step=16
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =1
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxxxxxx xxxxxxxx [MSB]
-1, [0] xxxoxxxx xxxxxxxx [MSB]
0, [0] xxxoxoxx oxxoxoxx [MSB]
1, [0] xxxoxoxx oxxoxoxx [MSB]
2, [0] xxxoxoxx ooxoxoox [MSB]
3, [0] xxxoxooo ooxoooox [MSB]
4, [0] xxxoxooo ooxooooo [MSB]
5, [0] xxxoxooo ooxooooo [MSB]
6, [0] xxxooooo oooooooo [MSB]
7, [0] xoxooooo oooooooo [MSB]
8, [0] xooooooo oooooooo [MSB]
33, [0] oooxoooo oooooooo [MSB]
34, [0] oooxoooo oooooxoo [MSB]
35, [0] oooxoooo oooxoxoo [MSB]
36, [0] oooxoxox oooxoxxo [MSB]
37, [0] oooxoxxx xooxoxxo [MSB]
38, [0] oooxoxxx xxoxxxxx [MSB]
39, [0] oooxoxxx xxoxxxxx [MSB]
40, [0] oooxoxxx xxoxxxxx [MSB]
41, [0] oooxxxxx xxoxxxxx [MSB]
42, [0] oooxxxxx xxoxxxxx [MSB]
43, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=43, Bit 0, Center 25 (9 ~ 42) 34
iDelay=43, Bit 1, Center 24 (7 ~ 42) 36
iDelay=43, Bit 2, Center 25 (8 ~ 42) 35
iDelay=43, Bit 3, Center 15 (-1 ~ 32) 34
iDelay=43, Bit 4, Center 23 (6 ~ 40) 35
iDelay=43, Bit 5, Center 17 (0 ~ 35) 36
iDelay=43, Bit 6, Center 19 (3 ~ 36) 34
iDelay=43, Bit 7, Center 19 (3 ~ 35) 33
iDelay=43, Bit 8, Center 18 (0 ~ 36) 37
iDelay=43, Bit 9, Center 19 (2 ~ 37) 36
iDelay=43, Bit 10, Center 24 (6 ~ 42) 37
iDelay=43, Bit 11, Center 17 (0 ~ 34) 35
iDelay=43, Bit 12, Center 20 (3 ~ 37) 35
iDelay=43, Bit 13, Center 16 (0 ~ 33) 34
iDelay=43, Bit 14, Center 18 (2 ~ 35) 34
iDelay=43, Bit 15, Center 20 (4 ~ 37) 34
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_0, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =25, DQ1 =24, DQ2 =25, DQ3 =15
DQ4 =23, DQ5 =17, DQ6 =19, DQ7 =19
DQ8 =18, DQ9 =19, DQ10 =24, DQ11 =17
DQ12 =20, DQ13 =16, DQ14 =18, DQ15 =20
[DramC_TX_OE_Calibration] TA2
Original DQ_B0 (3 6) =30, OEN = 27
Original DQ_B1 (3 6) =30, OEN = 27
23, 0x0, End_B0=23 End_B1=23
24, 0x0, End_B0=24 End_B1=24
25, 0x0, End_B0=25 End_B1=25
26, 0x0, End_B0=26 End_B1=26
27, 0x0, End_B0=27 End_B1=27
28, 0x0, End_B0=28 End_B1=28
29, 0x0, End_B0=29 End_B1=29
30, 0x0, End_B0=30 End_B1=30
31, 0xFFFF, End_B0=30 End_B1=30
Byte0 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Byte1 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Write Rank1 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK1, (LSB)MR18= 0x79, (MSB)MR19= 0x3, tDQSOscB0 = 354 ps tDQSOscB1 = 0 ps
CH0_RK1: MR19=0x3, MR18=0x79, DQSOSC=354, MR23=63, INC=19, DEC=29
Write Rank1 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK1, (LSB)MR18= 0x79, (MSB)MR19= 0x3, tDQSOscB0 = 354 ps tDQSOscB1 = 0 ps
CH0 RK1: MR19=3, MR18=79
[RxdqsGatingPostProcess] freq 1600
ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3
Rank: 0
best DQS0 dly(2T, 0.5T) = (2, 5)
best DQS1 dly(2T, 0.5T) = (2, 5)
best DQS0 P1 dly(2T, 0.5T) = (3, 1)
best DQS1 P1 dly(2T, 0.5T) = (3, 1)
Rank: 1
best DQS0 dly(2T, 0.5T) = (2, 6)
best DQS1 dly(2T, 0.5T) = (2, 6)
best DQS0 P1 dly(2T, 0.5T) = (3, 2)
best DQS1 P1 dly(2T, 0.5T) = (3, 2)
TX_dly_DQSgated check: min 2  max 3, ChangeDQSINCTL=-1
DQSINCTL=5, RANKINCTL=3, u4XRTR2R=9
[DualRankRxdatlatCal] RK0: 16, RK1: 16, Final_Datlat 16
Write Rank0 MR13 =0x59
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
=== u2Vref_new: 0x56 --> 0x3a
=== u2Vref_new: 0x58 --> 0x58
=== u2Vref_new: 0x5a --> 0x5a
=== u2Vref_new: 0x5c --> 0x78
=== u2Vref_new: 0x5e --> 0x7a
=== u2Vref_new: 0x60 --> 0x90
[CA 0] Center 36 (9~63) winsize 55
[CA 1] Center 35 (7~63) winsize 57
[CA 2] Center 32 (3~61) winsize 59
[CA 3] Center 32 (2~63) winsize 62
[CA 4] Center 33 (4~63) winsize 60
[CA 5] Center 26 (-1~53) winsize 55
[CATrainingPosCal] consider 1 rank data
u2DelayCellTimex100 = 762/100 ps
CA0 delay=36 (9~63),Diff = 10 PI (12 cell)
CA1 delay=35 (7~63),Diff = 9 PI (11 cell)
CA2 delay=32 (3~61),Diff = 6 PI (7 cell)
CA3 delay=32 (2~63),Diff = 6 PI (7 cell)
CA4 delay=33 (4~63),Diff = 7 PI (8 cell)
CA5 delay=26 (-1~53),Diff = 0 PI (0 cell)
CA PerBit enable=1, Macro0, CA PI delay=26
=== u2Vref_new: 0x58 --> 0x58
Vref(ca) range 1: 24
CS Dly= 10 (41-0-32)
Write Rank0 MR13 =0xd8
Write Rank0 MR13 =0xd8
Write Rank0 MR12 =0x58
Write Rank1 MR13 =0x59
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
=== u2Vref_new: 0x56 --> 0x3a
=== u2Vref_new: 0x58 --> 0x58
=== u2Vref_new: 0x5a --> 0x5a
=== u2Vref_new: 0x5c --> 0x78
=== u2Vref_new: 0x5e --> 0x7a
=== u2Vref_new: 0x60 --> 0x90
[CA 0] Center 36 (10~63) winsize 54
[CA 1] Center 35 (8~63) winsize 56
[CA 2] Center 33 (3~63) winsize 61
[CA 3] Center 32 (3~62) winsize 60
[CA 4] Center 33 (4~63) winsize 60
[CA 5] Center 25 (-2~53) winsize 56
[CATrainingPosCal] consider 2 rank data
u2DelayCellTimex100 = 762/100 ps
CA0 delay=36 (10~63),Diff = 10 PI (12 cell)
CA1 delay=35 (8~63),Diff = 9 PI (11 cell)
CA2 delay=32 (3~61),Diff = 6 PI (7 cell)
CA3 delay=32 (3~62),Diff = 6 PI (7 cell)
CA4 delay=33 (4~63),Diff = 7 PI (8 cell)
CA5 delay=26 (-1~53),Diff = 0 PI (0 cell)
CA PerBit enable=1, Macro0, CA PI delay=26
=== u2Vref_new: 0x56 --> 0x3a
Vref(ca) range 1: 22
CS Dly= 11 (42-0-32)
Write Rank1 MR13 =0xd8
Write Rank1 MR13 =0xd8
Write Rank1 MR12 =0x56
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank0 MR2 =0xad
[Write Leveling]
delay  byte0  byte1  byte2  byte3
10    0   0
11    0   0
12    0   0
13    0   0
14    0   0
15    0   0
16    0   0
17    0   0
18    0   0
19    0   0
20    0   0
21    0   0
22    0   0
23    0   0
24    0   0
25    0   0
26    0   0
27    0   0
28    0   0
29    0   0
30    0   0
31    0   ff
32    0   ff
33    0   ff
34    0   ff
35    0   ff
36    ff   ff
37    ff   ff
38    ff   ff
39    ff   ff
40    ff   ff
41    ff   ff
42    ff   ff
pass bytecount = 0xff (0xff: all bytes pass)
DQS0 dly: 36
DQS1 dly: 31
Write Rank0 MR2 =0x2d
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank0 MR1 =0xd6
[Gating]
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
3 1 0 |2d2c 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 1 4 |3534 3534  |(11 11)(11 11) |(0 1)(1 1)| 0
3 1 8 |3433 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 1 12 |3434 3534  |(0 0)(11 11) |(0 1)(0 1)| 0
3 1 16 |d0c 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 1 20 |3434 3534  |(0 0)(11 11) |(1 0)(0 1)| 0
3 1 24 |e0d 3534  |(11 11)(11 11) |(1 0)(0 1)| 0
3 1 28 |201 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 2 0 |3837 201  |(11 11)(11 11) |(0 0)(1 1)| 0
3 2 4 |3231 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 8 |3c3c 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 12 |e0d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag Transition tap number (1)
3 2 16 |2928 3d3d  |(11 11)(11 11) |(0 0)(1 1)| 0
3 2 20 |1918 3d3d  |(1 1)(11 11) |(1 1)(1 1)| 0
3 2 24 |3938 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 28 |2e2e 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 0 |504 3d3d  |(11 11)(11 11) |(0 1)(1 1)| 0
3 3 4 |3534 202  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 8 |3534 1d1c  |(11 11)(11 11) |(0 1)(1 1)| 0
[Byte 1] Lead/lag falling Transition (3, 3, 8)
3 3 12 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 16 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 20 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 24 |3534 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 3 28 |403 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 4 0 |3d3d 201  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 24 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 28 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 0 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag falling Transition (3, 5, 16)
3 5 20 |3d3d 3d3d  |(11 11)(11 11) |(1 0)(1 1)| 0
[Byte 0] Lead/lag Transition tap number (2)
3 5 24 |3e3d 3d3d  |(11 11)(11 11) |(0 0)(1 1)| 0
[Byte 1] Lead/lag Transition tap number (1)
3 5 28 |605 3d3d  |(11 11)(11 11) |(0 0)(0 0)| 0
3 6 0 |4646 403  |(0 0)(11 11) |(0 0)(0 0)| 0
[Byte 0]First pass (3, 6, 0)
3 6 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
[Byte 1]First pass (3, 6, 4)
3 6 8 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 12 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 16 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 20 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 24 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 28 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 0 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
All bytes gating window > 1UI, Early break!
best DQS0 dly(2T, 0.5T, PI) = (3, 5, 20)
best DQS1 dly(2T, 0.5T, PI) = (3, 5, 26)
best DQS0 P1 dly(2T, 0.5T, PI) = (4, 1, 20)
best DQS1 P1 dly(2T, 0.5T, PI) = (4, 1, 26)
Write Rank0 MR1 =0x56
best RODT dly(2T, 0.5T) = (2, 2)
best RODT dly(2T, 0.5T) = (2, 2)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =0
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxxxxxx xxxxxxxx [MSB]
-1, [0] xxxoxxxx xxxxxxxx [MSB]
0, [0] xxxoxxxx xxxxxxxx [MSB]
1, [0] xxxoxxxx xxxxxxxo [MSB]
2, [0] xxooxxxo xxxxxxxo [MSB]
3, [0] xxoooxxo oxoxxoxo [MSB]
4, [0] xxoooxxo oooxooxo [MSB]
5, [0] xxoooxxo oooooooo [MSB]
6, [0] xooooxxo oooooooo [MSB]
7, [0] xoooooxo oooooooo [MSB]
8, [0] xoooooxo oooooooo [MSB]
32, [0] ooxxoooo oooooooo [MSB]
33, [0] ooxxoooo ooooooox [MSB]
34, [0] ooxxoooo ooooooox [MSB]
35, [0] ooxxxooo ooxoooox [MSB]
36, [0] ooxxxooo xoxoooox [MSB]
37, [0] ooxxxoox xxxxoxxx [MSB]
38, [0] ooxxxoox xxxxoxxx [MSB]
39, [0] ooxxxoox xxxxxxxx [MSB]
40, [0] oxxxxoox xxxxxxxx [MSB]
41, [0] xxxxxoxx xxxxxxxx [MSB]
42, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=42, Bit 0, Center 24 (9 ~ 40) 32
iDelay=42, Bit 1, Center 22 (6 ~ 39) 34
iDelay=42, Bit 2, Center 16 (2 ~ 31) 30
iDelay=42, Bit 3, Center 15 (-1 ~ 31) 33
iDelay=42, Bit 4, Center 18 (3 ~ 34) 32
iDelay=42, Bit 5, Center 24 (7 ~ 41) 35
iDelay=42, Bit 6, Center 24 (9 ~ 40) 32
iDelay=42, Bit 7, Center 19 (2 ~ 36) 35
iDelay=42, Bit 8, Center 19 (3 ~ 35) 33
iDelay=42, Bit 9, Center 20 (4 ~ 36) 33
iDelay=42, Bit 10, Center 18 (3 ~ 34) 32
iDelay=42, Bit 11, Center 20 (5 ~ 36) 32
iDelay=42, Bit 12, Center 21 (4 ~ 38) 35
iDelay=42, Bit 13, Center 19 (3 ~ 36) 34
iDelay=42, Bit 14, Center 20 (5 ~ 36) 32
iDelay=42, Bit 15, Center 16 (1 ~ 32) 32
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =24, DQ1 =22, DQ2 =16, DQ3 =15
DQ4 =18, DQ5 =24, DQ6 =24, DQ7 =19
DQ8 =19, DQ9 =20, DQ10 =18, DQ11 =20
DQ12 =21, DQ13 =19, DQ14 =20, DQ15 =16
DramC Write-DBI off
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=2, VrefScanEnable 0
Begin, DQ Scan Range 927~1183
TX Vref Scan disable
927 |3 4 31|[0] xxxxxxxx xxxxxxxx [MSB]
928 |3 4 32|[0] xxxxxxxx xxxxxxxx [MSB]
929 |3 4 33|[0] xxxxxxxx xxxxxxxx [MSB]
930 |3 4 34|[0] xxxxxxxx xxxxxxxx [MSB]
931 |3 4 35|[0] xxxxxxxx xxxxxxxx [MSB]
932 |3 4 36|[0] xxxxxxxx xxxxxxxx [MSB]
933 |3 4 37|[0] xxxxxxxx xxxxxxxx [MSB]
934 |3 4 38|[0] xxxxxxxx xxxxxxxx [MSB]
935 |3 4 39|[0] xxxxxxxx xxxxxxxx [MSB]
936 |3 4 40|[0] xxxxxxxx xxxxxxxx [MSB]
937 |3 4 41|[0] xxxxxxxx xxxxxxxx [MSB]
938 |3 4 42|[0] xxxxxxxx xxxxxxxx [MSB]
939 |3 4 43|[0] xxxxxxxx xxxxxxxx [MSB]
940 |3 4 44|[0] xxxxxxxx xxxxxxxx [MSB]
941 |3 4 45|[0] xxxxxxxx xxxxxxxx [MSB]
942 |3 4 46|[0] xxxxxxxx xxxxxxxx [MSB]
943 |3 4 47|[0] xxxxxxxx xxxxxxxx [MSB]
944 |3 4 48|[0] xxxxxxxx xxxxxxxx [MSB]
945 |3 4 49|[0] xxxxxxxx xxxxxxxx [MSB]
946 |3 4 50|[0] xxxxxxxx xxxxxxxx [MSB]
947 |3 4 51|[0] xxxxxxxx xxxxxxxx [MSB]
948 |3 4 52|[0] xxxxxxxx xxxxxxxx [MSB]
949 |3 4 53|[0] xxxxxxxx xxxxxxxx [MSB]
950 |3 4 54|[0] xxxxxxxx xxxxxxxx [MSB]
951 |3 4 55|[0] xxxxxxxx xxxxxxxx [MSB]
952 |3 4 56|[0] xxxxxxxx xxxxxxxx [MSB]
953 |3 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
954 |3 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
955 |3 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
956 |3 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
957 |3 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
958 |3 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
959 |3 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
960 |3 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
961 |3 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
962 |3 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
963 |3 6 3|[0] xxxxxxxx xxxxxxxx [MSB]
964 |3 6 4|[0] xxxxxxxx xxxxxxxo [MSB]
965 |3 6 5|[0] xxxxxxxx xxxxxxxo [MSB]
966 |3 6 6|[0] xxxxxxxx xxxxxxxo [MSB]
967 |3 6 7|[0] xxxxxxxx ooxxxxxo [MSB]
968 |3 6 8|[0] xxxxxxxx oooxxxoo [MSB]
969 |3 6 9|[0] xxxxxxxx oooooxoo [MSB]
970 |3 6 10|[0] xxxxxxxx oooooooo [MSB]
971 |3 6 11|[0] xxxxxxxx oooooooo [MSB]
972 |3 6 12|[0] xxxxxxxx oooooooo [MSB]
973 |3 6 13|[0] xxxxxxxx oooooooo [MSB]
974 |3 6 14|[0] xxxxxxxx oooooooo [MSB]
975 |3 6 15|[0] xxooxxxx oooooooo [MSB]
976 |3 6 16|[0] xooooxxo oooooooo [MSB]
977 |3 6 17|[0] ooooooxo oooooooo [MSB]
989 |3 6 29|[0] oooooooo ooooooox [MSB]
990 |3 6 30|[0] oooooooo xxooooox [MSB]
991 |3 6 31|[0] oooooooo xxxxxxxx [MSB]
992 |3 6 32|[0] oooooooo xxxxxxxx [MSB]
993 |3 6 33|[0] oooooooo xxxxxxxx [MSB]
994 |3 6 34|[0] oooooooo xxxxxxxx [MSB]
995 |3 6 35|[0] oooxoooo xxxxxxxx [MSB]
996 |3 6 36|[0] oooxoooo xxxxxxxx [MSB]
997 |3 6 37|[0] ooxxoooo xxxxxxxx [MSB]
998 |3 6 38|[0] ooxxooox xxxxxxxx [MSB]
999 |3 6 39|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=986, DQM PI dly= 986
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 26)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 26)
Byte1, DQ PI dly=978, DQM PI dly= 978
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 18)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 18)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=0, VrefScanEnable 1
Begin, DQ Scan Range 954~1018
Write Rank0 MR14 =0x0
CH=1, VrefRange= 0, VrefLevel = 0
TX Bit0 (979~998) 20 988,   Bit8 (969~985) 17 977,
TX Bit1 (978~996) 19 987,   Bit9 (968~985) 18 976,
TX Bit2 (977~991) 15 984,   Bit10 (970~985) 16 977,
TX Bit3 (976~990) 15 983,   Bit11 (971~988) 18 979,
TX Bit4 (977~993) 17 985,   Bit12 (970~988) 19 979,
TX Bit5 (978~998) 21 988,   Bit13 (972~988) 17 980,
TX Bit6 (979~998) 20 988,   Bit14 (971~986) 16 978,
TX Bit7 (977~991) 15 984,   Bit15 (967~985) 19 976,
wait MRW command Rank0 MR14 =0x2 fired (1)
Write Rank0 MR14 =0x2
CH=1, VrefRange= 0, VrefLevel = 2
TX Bit0 (978~998) 21 988,   Bit8 (969~985) 17 977,
TX Bit1 (978~997) 20 987,   Bit9 (969~985) 17 977,
TX Bit2 (977~992) 16 984,   Bit10 (969~986) 18 977,
TX Bit3 (975~990) 16 982,   Bit11 (971~989) 19 980,
TX Bit4 (978~994) 17 986,   Bit12 (970~989) 20 979,
TX Bit5 (978~998) 21 988,   Bit13 (971~988) 18 979,
TX Bit6 (979~998) 20 988,   Bit14 (970~986) 17 978,
TX Bit7 (977~992) 16 984,   Bit15 (967~985) 19 976,
Write Rank0 MR14 =0x4
CH=1, VrefRange= 0, VrefLevel = 4
TX Bit0 (978~998) 21 988,   Bit8 (968~986) 19 977,
TX Bit1 (977~997) 21 987,   Bit9 (968~986) 19 977,
TX Bit2 (977~992) 16 984,   Bit10 (969~986) 18 977,
TX Bit3 (975~991) 17 983,   Bit11 (971~989) 19 980,
TX Bit4 (977~994) 18 985,   Bit12 (970~989) 20 979,
TX Bit5 (978~998) 21 988,   Bit13 (971~989) 19 980,
TX Bit6 (979~998) 20 988,   Bit14 (970~987) 18 978,
TX Bit7 (977~993) 17 985,   Bit15 (966~985) 20 975,
Write Rank0 MR14 =0x6
CH=1, VrefRange= 0, VrefLevel = 6
TX Bit0 (978~999) 22 988,   Bit8 (968~986) 19 977,
TX Bit1 (977~998) 22 987,   Bit9 (968~986) 19 977,
TX Bit2 (976~993) 18 984,   Bit10 (969~987) 19 978,
TX Bit3 (974~991) 18 982,   Bit11 (970~989) 20 979,
TX Bit4 (977~995) 19 986,   Bit12 (970~990) 21 980,
TX Bit5 (978~998) 21 988,   Bit13 (970~989) 20 979,
TX Bit6 (979~998) 20 988,   Bit14 (970~988) 19 979,
TX Bit7 (977~993) 17 985,   Bit15 (966~986) 21 976,
Write Rank0 MR14 =0x8
CH=1, VrefRange= 0, VrefLevel = 8
TX Bit0 (978~999) 22 988,   Bit8 (968~987) 20 977,
TX Bit1 (977~998) 22 987,   Bit9 (968~987) 20 977,
TX Bit2 (976~994) 19 985,   Bit10 (969~987) 19 978,
TX Bit3 (974~992) 19 983,   Bit11 (970~990) 21 980,
TX Bit4 (977~996) 20 986,   Bit12 (969~990) 22 979,
TX Bit5 (978~999) 22 988,   Bit13 (970~990) 21 980,
TX Bit6 (979~999) 21 989,   Bit14 (969~988) 20 978,
TX Bit7 (977~994) 18 985,   Bit15 (966~986) 21 976,
Write Rank0 MR14 =0xa
CH=1, VrefRange= 0, VrefLevel = 10
TX Bit0 (978~999) 22 988,   Bit8 (968~988) 21 978,
TX Bit1 (977~998) 22 987,   Bit9 (968~987) 20 977,
TX Bit2 (976~994) 19 985,   Bit10 (969~988) 20 978,
TX Bit3 (974~992) 19 983,   Bit11 (970~991) 22 980,
TX Bit4 (977~997) 21 987,   Bit12 (969~991) 23 980,
TX Bit5 (977~999) 23 988,   Bit13 (970~991) 22 980,
TX Bit6 (978~999) 22 988,   Bit14 (969~989) 21 979,
TX Bit7 (977~994) 18 985,   Bit15 (966~986) 21 976,
Write Rank0 MR14 =0xc
CH=1, VrefRange= 0, VrefLevel = 12
TX Bit0 (978~999) 22 988,   Bit8 (968~988) 21 978,
TX Bit1 (977~998) 22 987,   Bit9 (968~988) 21 978,
TX Bit2 (976~994) 19 985,   Bit10 (968~990) 23 979,
TX Bit3 (973~992) 20 982,   Bit11 (970~991) 22 980,
TX Bit4 (976~997) 22 986,   Bit12 (969~991) 23 980,
TX Bit5 (977~999) 23 988,   Bit13 (970~991) 22 980,
TX Bit6 (978~999) 22 988,   Bit14 (969~990) 22 979,
TX Bit7 (976~995) 20 985,   Bit15 (966~987) 22 976,
Write Rank0 MR14 =0xe
CH=1, VrefRange= 0, VrefLevel = 14
TX Bit0 (977~1000) 24 988,   Bit8 (967~988) 22 977,
TX Bit1 (976~998) 23 987,   Bit9 (967~989) 23 978,
TX Bit2 (975~996) 22 985,   Bit10 (968~990) 23 979,
TX Bit3 (973~993) 21 983,   Bit11 (969~991) 23 980,
TX Bit4 (976~997) 22 986,   Bit12 (969~991) 23 980,
TX Bit5 (977~999) 23 988,   Bit13 (970~991) 22 980,
TX Bit6 (978~999) 22 988,   Bit14 (969~990) 22 979,
TX Bit7 (976~996) 21 986,   Bit15 (965~987) 23 976,
Write Rank0 MR14 =0x10
CH=1, VrefRange= 0, VrefLevel = 16
TX Bit0 (978~1000) 23 989,   Bit8 (967~990) 24 978,
TX Bit1 (976~999) 24 987,   Bit9 (967~989) 23 978,
TX Bit2 (975~996) 22 985,   Bit10 (968~990) 23 979,
TX Bit3 (972~993) 22 982,   Bit11 (969~991) 23 980,
TX Bit4 (976~998) 23 987,   Bit12 (969~991) 23 980,
TX Bit5 (977~1000) 24 988,   Bit13 (969~991) 23 980,
TX Bit6 (978~1000) 23 989,   Bit14 (969~991) 23 980,
TX Bit7 (976~997) 22 986,   Bit15 (965~988) 24 976,
Write Rank0 MR14 =0x12
CH=1, VrefRange= 0, VrefLevel = 18
TX Bit0 (977~1000) 24 988,   Bit8 (967~990) 24 978,
TX Bit1 (977~999) 23 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~997) 24 985,   Bit10 (969~990) 22 979,
TX Bit3 (972~994) 23 983,   Bit11 (969~992) 24 980,
TX Bit4 (976~998) 23 987,   Bit12 (968~992) 25 980,
TX Bit5 (977~1000) 24 988,   Bit13 (969~991) 23 980,
TX Bit6 (977~1000) 24 988,   Bit14 (969~991) 23 980,
TX Bit7 (976~997) 22 986,   Bit15 (964~988) 25 976,
Write Rank0 MR14 =0x14
CH=1, VrefRange= 0, VrefLevel = 20
TX Bit0 (977~1001) 25 989,   Bit8 (967~991) 25 979,
TX Bit1 (976~999) 24 987,   Bit9 (967~990) 24 978,
TX Bit2 (974~997) 24 985,   Bit10 (967~991) 25 979,
TX Bit3 (971~994) 24 982,   Bit11 (968~992) 25 980,
TX Bit4 (976~998) 23 987,   Bit12 (968~992) 25 980,
TX Bit5 (977~1000) 24 988,   Bit13 (969~991) 23 980,
TX Bit6 (977~1000) 24 988,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (964~988) 25 976,
Write Rank0 MR14 =0x16
CH=1, VrefRange= 0, VrefLevel = 22
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
Write Rank0 MR14 =0x18
CH=1, VrefRange= 0, VrefLevel = 24
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
Write Rank0 MR14 =0x1a
CH=1, VrefRange= 0, VrefLevel = 26
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
Write Rank0 MR14 =0x1c
CH=1, VrefRange= 0, VrefLevel = 28
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
Write Rank0 MR14 =0x1e
CH=1, VrefRange= 0, VrefLevel = 30
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
Write Rank0 MR14 =0x20
CH=1, VrefRange= 0, VrefLevel = 32
TX Bit0 (977~1001) 25 989,   Bit8 (966~991) 26 978,
TX Bit1 (976~1000) 25 988,   Bit9 (967~990) 24 978,
TX Bit2 (974~998) 25 986,   Bit10 (967~991) 25 979,
TX Bit3 (971~995) 25 983,   Bit11 (968~992) 25 980,
TX Bit4 (975~998) 24 986,   Bit12 (968~992) 25 980,
TX Bit5 (976~1001) 26 988,   Bit13 (968~991) 24 979,
TX Bit6 (978~1001) 24 989,   Bit14 (968~991) 24 979,
TX Bit7 (975~998) 24 986,   Bit15 (963~988) 26 975,
TX Vref found, early break! 372< 377
[TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =762/100 ps
u1DelayCellOfst[0]=7 cells (6 PI)
u1DelayCellOfst[1]=6 cells (5 PI)
u1DelayCellOfst[2]=3 cells (3 PI)
u1DelayCellOfst[3]=0 cells (0 PI)
u1DelayCellOfst[4]=3 cells (3 PI)
u1DelayCellOfst[5]=6 cells (5 PI)
u1DelayCellOfst[6]=7 cells (6 PI)
u1DelayCellOfst[7]=3 cells (3 PI)
Byte0, DQ PI dly=983, DQM PI dly= 986
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 23)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 23)
u1DelayCellOfst[8]=3 cells (3 PI)
u1DelayCellOfst[9]=3 cells (3 PI)
u1DelayCellOfst[10]=5 cells (4 PI)
u1DelayCellOfst[11]=6 cells (5 PI)
u1DelayCellOfst[12]=6 cells (5 PI)
u1DelayCellOfst[13]=5 cells (4 PI)
u1DelayCellOfst[14]=5 cells (4 PI)
u1DelayCellOfst[15]=0 cells (0 PI)
Byte1, DQ PI dly=975, DQM PI dly= 977
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 15)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 15)
Write Rank0 MR14 =0x16
Final TX Range 0 Vref 22
[TX_K_DQM_WITH_WDBI] Step1: K DQM with DBI_ON, and check DQM window spec.
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank0 MR3 =0xb0
DramC Write-DBI on
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=1, VrefScanEnable 0
Begin, DQ Scan Range 697~761
TX Vref Scan disable
697 |2 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
698 |2 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
699 |2 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
700 |2 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
701 |2 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
702 |2 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
703 |2 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
704 |2 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
705 |2 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
706 |2 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
707 |2 6 3|[0] xxxxxxxx oooooooo [MSB]
708 |2 6 4|[0] xxxxxxxx oooooooo [MSB]
709 |2 6 5|[0] xxxxxxxx oooooooo [MSB]
710 |2 6 6|[0] xxxxxxxx oooooooo [MSB]
711 |2 6 7|[0] xxxxxxxx oooooooo [MSB]
712 |2 6 8|[0] xxxxxxxx oooooooo [MSB]
713 |2 6 9|[0] xxxxxxxx oooooooo [MSB]
714 |2 6 10|[0] xxxxxxxx oooooooo [MSB]
715 |2 6 11|[0] xxxxxxxx oooooooo [MSB]
716 |2 6 12|[0] xxxxxxxx oooooooo [MSB]
717 |2 6 13|[0] xxxxxxxx oooooooo [MSB]
718 |2 6 14|[0] xxxxxxxx oooooooo [MSB]
736 |2 6 32|[0] oooooooo xxxxxxxx [MSB]
737 |2 6 33|[0] oooooooo xxxxxxxx [MSB]
738 |2 6 34|[0] oooooooo xxxxxxxx [MSB]
739 |2 6 35|[0] oooooooo xxxxxxxx [MSB]
740 |2 6 36|[0] oooooooo xxxxxxxx [MSB]
741 |2 6 37|[0] oooooooo xxxxxxxx [MSB]
742 |2 6 38|[0] oooooooo xxxxxxxx [MSB]
743 |2 6 39|[0] oooooooo xxxxxxxx [MSB]
744 |2 6 40|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=731, DQM PI dly= 731
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 27)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 27)
Byte1, DQ PI dly=721, DQM PI dly= 721
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 17)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 17)
Before -1MCK, ucdq_final_ui_large_dqs0 = 2, ucdq_final_ui_large_dqs1 = 2
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
Write Rank0 MR3 =0x30
DramC Write-DBI off
[DATLAT]
Freq=1600, CH1 RK0, use_rxtx_scan=0
DATLAT Default: 0xf
7, 0xFFFF, sum=0
8, 0xFFFF, sum=0
9, 0xFFFF, sum=0
10, 0xFFFF, sum=0
11, 0xFFFF, sum=0
12, 0xFFFF, sum=0
13, 0xFFFF, sum=0
14, 0x0, sum=1
15, 0x0, sum=2
16, 0x0, sum=3
17, 0x0, sum=4
pattern=2 first_step=14 total pass=5 best_step=16
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =1
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 1
RX Vref found, early break!
Final RX Vref 12, apply to both rank0 and 1
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 0
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 18
DQ Delay:
DQ0 =24, DQ1 =23, DQ2 =16, DQ3 =15
DQ4 =18, DQ5 =23, DQ6 =24, DQ7 =19
DQ8 =19, DQ9 =19, DQ10 =18, DQ11 =20
DQ12 =20, DQ13 =19, DQ14 =19, DQ15 =17
[DramC_TX_OE_Calibration] TA2
Original DQ_B0 (3 6) =30, OEN = 27
Original DQ_B1 (3 6) =30, OEN = 27
23, 0x0, End_B0=23 End_B1=23
24, 0x0, End_B0=24 End_B1=24
25, 0x0, End_B0=25 End_B1=25
26, 0x0, End_B0=26 End_B1=26
27, 0x0, End_B0=27 End_B1=27
28, 0x0, End_B0=28 End_B1=28
29, 0x0, End_B0=29 End_B1=29
30, 0x0, End_B0=30 End_B1=30
31, 0xFFFF, End_B0=30 End_B1=30
Byte0 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Byte1 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Write Rank0 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK0, (LSB)MR18= 0xbb, (MSB)MR19= 0x3, tDQSOscB0 = 329 ps tDQSOscB1 = 0 ps
CH1_RK0: MR19=0x3, MR18=0xBB, DQSOSC=329, MR23=63, INC=22, DEC=34
Write Rank0 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK0, (LSB)MR18= 0xba, (MSB)MR19= 0x3, tDQSOscB0 = 330 ps tDQSOscB1 = 0 ps
CH1 RK0: MR19=3, MR18=BA
[RankSwap] Rank num 2, (Multi 1), Rank 1
Write Rank0 MR2 =0xad
[Write Leveling]
delay  byte0  byte1  byte2  byte3
10    0   0
11    0   0
12    0   0
13    0   0
14    0   0
15    0   0
16    0   0
17    0   0
18    0   0
19    0   0
20    0   0
21    0   0
22    0   0
23    0   0
24    0   0
25    0   0
26    0   0
27    0   0
28    0   0
29    0   0
30    0   0
31    0   0
32    0   ff
33    0   ff
34    ff   ff
35    ff   ff
36    ff   ff
37    ff   ff
38    ff   ff
39    ff   ff
40    ff   ff
pass bytecount = 0xff (0xff: all bytes pass)
DQS0 dly: 34
DQS1 dly: 32
Write Rank0 MR2 =0x2d
[RankSwap] Rank num 2, (Multi 1), Rank 0
Write Rank1 MR1 =0xd6
[Gating]
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
3 1 0 |3635 3534  |(11 11)(11 11) |(1 1)(1 1)| 0
3 1 4 |2b2a 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 1 8 |1f1e 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 1 12 |1211 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 1 16 |3434 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 1 20 |1514 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 1 24 |3231 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 1 28 |201 3534  |(11 11)(11 11) |(0 0)(0 1)| 0
3 2 0 |3333 201  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 4 |3938 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 8 |2f2f 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 2 12 |808 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag Transition tap number (1)
3 2 16 |3837 3d3d  |(11 11)(11 11) |(0 0)(1 1)| 0
3 2 20 |3636 3d3d  |(11 11)(11 11) |(0 0)(1 1)| 0
3 2 24 |3838 3d3d  |(0 0)(11 11) |(1 1)(1 1)| 0
3 2 28 |403 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 3 0 |1110 3d3d  |(11 11)(11 11) |(0 1)(1 1)| 0
3 3 4 |3534 202  |(11 11)(11 11) |(0 1)(1 1)| 0
3 3 8 |3534 201  |(11 11)(11 11) |(0 1)(1 1)| 0
[Byte 1] Lead/lag falling Transition (3, 3, 8)
3 3 12 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 16 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 20 |3534 3534  |(11 11)(11 11) |(0 1)(0 1)| 0
3 3 24 |3534 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 3 28 |201 3534  |(11 11)(11 11) |(1 1)(0 1)| 0
3 4 0 |3d3d 505  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 20 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 24 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 4 28 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 0 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 4 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 8 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 12 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
3 5 16 |3d3d 3d3d  |(11 11)(11 11) |(1 1)(1 1)| 0
[Byte 0] Lead/lag falling Transition (3, 5, 16)
3 5 20 |3d3d 3d3d  |(11 11)(11 11) |(1 0)(1 1)| 0
[Byte 0] Lead/lag Transition tap number (2)
3 5 24 |3d3d 3d3d  |(11 11)(11 11) |(0 0)(1 1)| 0
[Byte 1] Lead/lag Transition tap number (1)
3 5 28 |202 3d3d  |(11 11)(11 11) |(0 0)(0 0)| 0
3 6 0 |4646 202  |(0 0)(11 11) |(0 0)(0 0)| 0
[Byte 0]First pass (3, 6, 0)
3 6 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
[Byte 1]First pass (3, 6, 4)
3 6 8 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 12 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 16 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 20 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 24 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 6 28 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 0 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
3 7 4 |4646 4646  |(0 0)(0 0) |(0 0)(0 0)| 0
All bytes gating window > 1UI, Early break!
best DQS0 dly(2T, 0.5T, PI) = (3, 5, 20)
best DQS1 dly(2T, 0.5T, PI) = (3, 5, 26)
best DQS0 P1 dly(2T, 0.5T, PI) = (4, 1, 20)
best DQS1 P1 dly(2T, 0.5T, PI) = (4, 1, 26)
Write Rank1 MR1 =0x56
best RODT dly(2T, 0.5T) = (2, 2)
best RODT dly(2T, 0.5T) = (2, 2)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =0
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxxxxxx xxxxxxxx [MSB]
-1, [0] xxxoxxxx xxxxxxxx [MSB]
0, [0] xxxoxxxx xxxxxxxo [MSB]
1, [0] xxooxxxx xxxxxxxo [MSB]
2, [0] xxoooxxo xxxxxxxo [MSB]
3, [0] xxoooxxo oooxxoxo [MSB]
4, [0] xxoooxxo oooxxooo [MSB]
5, [0] xooooxxo oooooooo [MSB]
6, [0] xoooooxo oooooooo [MSB]
7, [0] xoooooxo oooooooo [MSB]
33, [0] ooxxoooo oooooooo [MSB]
34, [0] ooxxoooo ooooooox [MSB]
35, [0] ooxxoooo ooooooox [MSB]
36, [0] ooxxoooo ooxoooox [MSB]
37, [0] ooxxxoox xoxoooxx [MSB]
38, [0] ooxxxoox xxxooxxx [MSB]
39, [0] ooxxxoox xxxxoxxx [MSB]
40, [0] ooxxxoox xxxxoxxx [MSB]
41, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=41, Bit 0, Center 24 (8 ~ 40) 33
iDelay=41, Bit 1, Center 22 (5 ~ 40) 36
iDelay=41, Bit 2, Center 16 (1 ~ 32) 32
iDelay=41, Bit 3, Center 15 (-1 ~ 32) 34
iDelay=41, Bit 4, Center 19 (2 ~ 36) 35
iDelay=41, Bit 5, Center 23 (6 ~ 40) 35
iDelay=41, Bit 6, Center 24 (8 ~ 40) 33
iDelay=41, Bit 7, Center 19 (2 ~ 36) 35
iDelay=41, Bit 8, Center 19 (3 ~ 36) 34
iDelay=41, Bit 9, Center 20 (3 ~ 37) 35
iDelay=41, Bit 10, Center 19 (3 ~ 35) 33
iDelay=41, Bit 11, Center 21 (5 ~ 38) 34
iDelay=41, Bit 12, Center 22 (5 ~ 40) 36
iDelay=41, Bit 13, Center 20 (3 ~ 37) 35
iDelay=41, Bit 14, Center 20 (4 ~ 36) 33
iDelay=41, Bit 15, Center 16 (0 ~ 33) 34
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =24, DQ1 =22, DQ2 =16, DQ3 =15
DQ4 =19, DQ5 =23, DQ6 =24, DQ7 =19
DQ8 =19, DQ9 =20, DQ10 =19, DQ11 =21
DQ12 =22, DQ13 =20, DQ14 =20, DQ15 =16
DramC Write-DBI off
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=2, VrefScanEnable 0
Begin, DQ Scan Range 928~1184
TX Vref Scan disable
928 |3 4 32|[0] xxxxxxxx xxxxxxxx [MSB]
929 |3 4 33|[0] xxxxxxxx xxxxxxxx [MSB]
930 |3 4 34|[0] xxxxxxxx xxxxxxxx [MSB]
931 |3 4 35|[0] xxxxxxxx xxxxxxxx [MSB]
932 |3 4 36|[0] xxxxxxxx xxxxxxxx [MSB]
933 |3 4 37|[0] xxxxxxxx xxxxxxxx [MSB]
934 |3 4 38|[0] xxxxxxxx xxxxxxxx [MSB]
935 |3 4 39|[0] xxxxxxxx xxxxxxxx [MSB]
936 |3 4 40|[0] xxxxxxxx xxxxxxxx [MSB]
937 |3 4 41|[0] xxxxxxxx xxxxxxxx [MSB]
938 |3 4 42|[0] xxxxxxxx xxxxxxxx [MSB]
939 |3 4 43|[0] xxxxxxxx xxxxxxxx [MSB]
940 |3 4 44|[0] xxxxxxxx xxxxxxxx [MSB]
941 |3 4 45|[0] xxxxxxxx xxxxxxxx [MSB]
942 |3 4 46|[0] xxxxxxxx xxxxxxxx [MSB]
943 |3 4 47|[0] xxxxxxxx xxxxxxxx [MSB]
944 |3 4 48|[0] xxxxxxxx xxxxxxxx [MSB]
945 |3 4 49|[0] xxxxxxxx xxxxxxxx [MSB]
946 |3 4 50|[0] xxxxxxxx xxxxxxxx [MSB]
947 |3 4 51|[0] xxxxxxxx xxxxxxxx [MSB]
948 |3 4 52|[0] xxxxxxxx xxxxxxxx [MSB]
949 |3 4 53|[0] xxxxxxxx xxxxxxxx [MSB]
950 |3 4 54|[0] xxxxxxxx xxxxxxxx [MSB]
951 |3 4 55|[0] xxxxxxxx xxxxxxxx [MSB]
952 |3 4 56|[0] xxxxxxxx xxxxxxxx [MSB]
953 |3 4 57|[0] xxxxxxxx xxxxxxxx [MSB]
954 |3 4 58|[0] xxxxxxxx xxxxxxxx [MSB]
955 |3 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
956 |3 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
957 |3 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
958 |3 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
959 |3 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
960 |3 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
961 |3 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
962 |3 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
963 |3 6 3|[0] xxxxxxxx xxxxxxxx [MSB]
964 |3 6 4|[0] xxxxxxxx xxxxxxxx [MSB]
965 |3 6 5|[0] xxxxxxxx xxxxxxxx [MSB]
966 |3 6 6|[0] xxxxxxxx xxxxxxxx [MSB]
967 |3 6 7|[0] xxxxxxxx xxxxxxxo [MSB]
968 |3 6 8|[0] xxxxxxxx xxxxxxxo [MSB]
969 |3 6 9|[0] xxxxxxxx ooxxxxxo [MSB]
970 |3 6 10|[0] xxxxxxxx oooooooo [MSB]
971 |3 6 11|[0] xxxxxxxx oooooooo [MSB]
972 |3 6 12|[0] xxooxxxx oooooooo [MSB]
973 |3 6 13|[0] xxooxxxx oooooooo [MSB]
974 |3 6 14|[0] xxoooxxx oooooooo [MSB]
975 |3 6 15|[0] xxoooxxo oooooooo [MSB]
976 |3 6 16|[0] xooooooo oooooooo [MSB]
988 |3 6 28|[0] oooooooo ooooooox [MSB]
989 |3 6 29|[0] oooooooo ooooooox [MSB]
990 |3 6 30|[0] oooooooo ooooooox [MSB]
991 |3 6 31|[0] oooooooo xxxxxxxx [MSB]
992 |3 6 32|[0] oooooooo xxxxxxxx [MSB]
993 |3 6 33|[0] oooooooo xxxxxxxx [MSB]
994 |3 6 34|[0] ooxxoooo xxxxxxxx [MSB]
995 |3 6 35|[0] ooxxoooo xxxxxxxx [MSB]
996 |3 6 36|[0] ooxxxoox xxxxxxxx [MSB]
997 |3 6 37|[0] ooxxxoox xxxxxxxx [MSB]
998 |3 6 38|[0] xoxxxxxx xxxxxxxx [MSB]
999 |3 6 39|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=984, DQM PI dly= 984
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 24)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 24)
Byte1, DQ PI dly=978, DQM PI dly= 978
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 18)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 18)
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=0, VrefScanEnable 1
Begin, DQ Scan Range 954~1018
Write Rank1 MR14 =0x0
CH=1, VrefRange= 0, VrefLevel = 0
TX Bit0 (978~997) 20 987,   Bit8 (971~986) 16 978,
TX Bit1 (978~994) 17 986,   Bit9 (970~986) 17 978,
TX Bit2 (975~991) 17 983,   Bit10 (971~986) 16 978,
TX Bit3 (973~990) 18 981,   Bit11 (974~991) 18 982,
TX Bit4 (976~992) 17 984,   Bit12 (972~988) 17 980,
TX Bit5 (977~995) 19 986,   Bit13 (975~987) 13 981,
TX Bit6 (978~997) 20 987,   Bit14 (973~987) 15 980,
TX Bit7 (977~991) 15 984,   Bit15 (968~985) 18 976,
Write Rank1 MR14 =0x2
CH=1, VrefRange= 0, VrefLevel = 2
TX Bit0 (978~997) 20 987,   Bit8 (971~987) 17 979,
TX Bit1 (978~995) 18 986,   Bit9 (970~987) 18 978,
TX Bit2 (975~991) 17 983,   Bit10 (972~987) 16 979,
TX Bit3 (973~990) 18 981,   Bit11 (974~990) 17 982,
TX Bit4 (976~992) 17 984,   Bit12 (972~988) 17 980,
TX Bit5 (977~996) 20 986,   Bit13 (974~987) 14 980,
TX Bit6 (977~997) 21 987,   Bit14 (972~988) 17 980,
TX Bit7 (977~991) 15 984,   Bit15 (968~985) 18 976,
Write Rank1 MR14 =0x4
CH=1, VrefRange= 0, VrefLevel = 4
TX Bit0 (978~998) 21 988,   Bit8 (970~987) 18 978,
TX Bit1 (978~995) 18 986,   Bit9 (970~987) 18 978,
TX Bit2 (975~991) 17 983,   Bit10 (971~987) 17 979,
TX Bit3 (973~991) 19 982,   Bit11 (973~991) 19 982,
TX Bit4 (976~992) 17 984,   Bit12 (972~989) 18 980,
TX Bit5 (977~996) 20 986,   Bit13 (973~988) 16 980,
TX Bit6 (977~997) 21 987,   Bit14 (972~989) 18 980,
TX Bit7 (977~992) 16 984,   Bit15 (968~985) 18 976,
Write Rank1 MR14 =0x6
CH=1, VrefRange= 0, VrefLevel = 6
TX Bit0 (978~998) 21 988,   Bit8 (970~988) 19 979,
TX Bit1 (977~996) 20 986,   Bit9 (970~987) 18 978,
TX Bit2 (975~991) 17 983,   Bit10 (971~988) 18 979,
TX Bit3 (972~991) 20 981,   Bit11 (973~991) 19 982,
TX Bit4 (975~993) 19 984,   Bit12 (971~990) 20 980,
TX Bit5 (977~997) 21 987,   Bit13 (973~989) 17 981,
TX Bit6 (977~998) 22 987,   Bit14 (971~989) 19 980,
TX Bit7 (976~992) 17 984,   Bit15 (967~986) 20 976,
Write Rank1 MR14 =0x8
CH=1, VrefRange= 0, VrefLevel = 8
TX Bit0 (977~998) 22 987,   Bit8 (970~989) 20 979,
TX Bit1 (977~997) 21 987,   Bit9 (969~987) 19 978,
TX Bit2 (974~992) 19 983,   Bit10 (971~989) 19 980,
TX Bit3 (972~991) 20 981,   Bit11 (972~992) 21 982,
TX Bit4 (975~993) 19 984,   Bit12 (971~991) 21 981,
TX Bit5 (977~997) 21 987,   Bit13 (973~989) 17 981,
TX Bit6 (977~998) 22 987,   Bit14 (971~990) 20 980,
TX Bit7 (976~993) 18 984,   Bit15 (967~986) 20 976,
Write Rank1 MR14 =0xa
CH=1, VrefRange= 0, VrefLevel = 10
TX Bit0 (977~999) 23 988,   Bit8 (970~990) 21 980,
TX Bit1 (977~997) 21 987,   Bit9 (969~989) 21 979,
TX Bit2 (973~992) 20 982,   Bit10 (970~989) 20 979,
TX Bit3 (971~992) 22 981,   Bit11 (972~992) 21 982,
TX Bit4 (975~994) 20 984,   Bit12 (971~991) 21 981,
TX Bit5 (977~998) 22 987,   Bit13 (971~990) 20 980,
TX Bit6 (977~998) 22 987,   Bit14 (971~990) 20 980,
TX Bit7 (976~993) 18 984,   Bit15 (967~986) 20 976,
Write Rank1 MR14 =0xc
CH=1, VrefRange= 0, VrefLevel = 12
TX Bit0 (977~999) 23 988,   Bit8 (969~990) 22 979,
TX Bit1 (977~997) 21 987,   Bit9 (969~989) 21 979,
TX Bit2 (973~992) 20 982,   Bit10 (970~990) 21 980,
TX Bit3 (971~992) 22 981,   Bit11 (971~992) 22 981,
TX Bit4 (974~995) 22 984,   Bit12 (970~991) 22 980,
TX Bit5 (977~998) 22 987,   Bit13 (972~991) 20 981,
TX Bit6 (977~999) 23 988,   Bit14 (969~991) 23 980,
TX Bit7 (976~994) 19 985,   Bit15 (967~987) 21 977,
Write Rank1 MR14 =0xe
CH=1, VrefRange= 0, VrefLevel = 14
TX Bit0 (977~999) 23 988,   Bit8 (969~991) 23 980,
TX Bit1 (977~998) 22 987,   Bit9 (969~990) 22 979,
TX Bit2 (973~993) 21 983,   Bit10 (969~991) 23 980,
TX Bit3 (970~992) 23 981,   Bit11 (970~992) 23 981,
TX Bit4 (974~995) 22 984,   Bit12 (970~991) 22 980,
TX Bit5 (977~998) 22 987,   Bit13 (971~991) 21 981,
TX Bit6 (977~999) 23 988,   Bit14 (970~991) 22 980,
TX Bit7 (976~994) 19 985,   Bit15 (967~987) 21 977,
Write Rank1 MR14 =0x10
CH=1, VrefRange= 0, VrefLevel = 16
TX Bit0 (977~999) 23 988,   Bit8 (969~991) 23 980,
TX Bit1 (976~998) 23 987,   Bit9 (969~990) 22 979,
TX Bit2 (972~993) 22 982,   Bit10 (969~991) 23 980,
TX Bit3 (970~993) 24 981,   Bit11 (970~992) 23 981,
TX Bit4 (974~996) 23 985,   Bit12 (970~992) 23 981,
TX Bit5 (976~998) 23 987,   Bit13 (971~991) 21 981,
TX Bit6 (977~999) 23 988,   Bit14 (970~991) 22 980,
TX Bit7 (976~995) 20 985,   Bit15 (967~987) 21 977,
Write Rank1 MR14 =0x12
CH=1, VrefRange= 0, VrefLevel = 18
TX Bit0 (977~1000) 24 988,   Bit8 (969~991) 23 980,
TX Bit1 (976~998) 23 987,   Bit9 (969~991) 23 980,
TX Bit2 (971~994) 24 982,   Bit10 (969~991) 23 980,
TX Bit3 (970~993) 24 981,   Bit11 (970~993) 24 981,
TX Bit4 (974~996) 23 985,   Bit12 (970~992) 23 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~999) 24 987,   Bit14 (970~992) 23 981,
TX Bit7 (975~995) 21 985,   Bit15 (967~988) 22 977,
Write Rank1 MR14 =0x14
CH=1, VrefRange= 0, VrefLevel = 20
TX Bit0 (976~1000) 25 988,   Bit8 (969~992) 24 980,
TX Bit1 (977~999) 23 988,   Bit9 (968~991) 24 979,
TX Bit2 (971~994) 24 982,   Bit10 (968~991) 24 979,
TX Bit3 (969~994) 26 981,   Bit11 (970~993) 24 981,
TX Bit4 (973~997) 25 985,   Bit12 (969~992) 24 980,
TX Bit5 (976~999) 24 987,   Bit13 (971~992) 22 981,
TX Bit6 (976~999) 24 987,   Bit14 (970~992) 23 981,
TX Bit7 (975~996) 22 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x16
CH=1, VrefRange= 0, VrefLevel = 22
TX Bit0 (977~1001) 25 989,   Bit8 (969~991) 23 980,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (971~995) 25 983,   Bit10 (968~991) 24 979,
TX Bit3 (969~994) 26 981,   Bit11 (969~993) 25 981,
TX Bit4 (972~997) 26 984,   Bit12 (969~992) 24 980,
TX Bit5 (976~999) 24 987,   Bit13 (970~992) 23 981,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (975~996) 22 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x18
CH=1, VrefRange= 0, VrefLevel = 24
TX Bit0 (976~1001) 26 988,   Bit8 (968~991) 24 979,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (970~995) 26 982,   Bit10 (969~991) 23 980,
TX Bit3 (969~994) 26 981,   Bit11 (969~992) 24 980,
TX Bit4 (972~998) 27 985,   Bit12 (969~993) 25 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (974~997) 24 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x1a
CH=1, VrefRange= 0, VrefLevel = 26
TX Bit0 (976~1001) 26 988,   Bit8 (968~991) 24 979,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (970~995) 26 982,   Bit10 (969~991) 23 980,
TX Bit3 (969~994) 26 981,   Bit11 (969~992) 24 980,
TX Bit4 (972~998) 27 985,   Bit12 (969~993) 25 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (974~997) 24 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x1c
CH=1, VrefRange= 0, VrefLevel = 28
TX Bit0 (976~1001) 26 988,   Bit8 (968~991) 24 979,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (970~995) 26 982,   Bit10 (969~991) 23 980,
TX Bit3 (969~994) 26 981,   Bit11 (969~992) 24 980,
TX Bit4 (972~998) 27 985,   Bit12 (969~993) 25 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (974~997) 24 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x1e
CH=1, VrefRange= 0, VrefLevel = 30
TX Bit0 (976~1001) 26 988,   Bit8 (968~991) 24 979,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (970~995) 26 982,   Bit10 (969~991) 23 980,
TX Bit3 (969~994) 26 981,   Bit11 (969~992) 24 980,
TX Bit4 (972~998) 27 985,   Bit12 (969~993) 25 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (974~997) 24 985,   Bit15 (966~989) 24 977,
Write Rank1 MR14 =0x20
CH=1, VrefRange= 0, VrefLevel = 32
TX Bit0 (976~1001) 26 988,   Bit8 (968~991) 24 979,
TX Bit1 (976~999) 24 987,   Bit9 (968~991) 24 979,
TX Bit2 (970~995) 26 982,   Bit10 (969~991) 23 980,
TX Bit3 (969~994) 26 981,   Bit11 (969~992) 24 980,
TX Bit4 (972~998) 27 985,   Bit12 (969~993) 25 981,
TX Bit5 (976~999) 24 987,   Bit13 (970~991) 22 980,
TX Bit6 (976~1000) 25 988,   Bit14 (969~992) 24 980,
TX Bit7 (974~997) 24 985,   Bit15 (966~989) 24 977,
TX Vref found, early break! 361< 372
[TX_PER_BIT_DELAY_CELL] DelayCellTimex100 =762/100 ps
u1DelayCellOfst[0]=8 cells (7 PI)
u1DelayCellOfst[1]=7 cells (6 PI)
u1DelayCellOfst[2]=1 cells (1 PI)
u1DelayCellOfst[3]=0 cells (0 PI)
u1DelayCellOfst[4]=5 cells (4 PI)
u1DelayCellOfst[5]=7 cells (6 PI)
u1DelayCellOfst[6]=8 cells (7 PI)
u1DelayCellOfst[7]=5 cells (4 PI)
Byte0, DQ PI dly=981, DQM PI dly= 984
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 21)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 21)
u1DelayCellOfst[8]=2 cells (2 PI)
u1DelayCellOfst[9]=2 cells (2 PI)
u1DelayCellOfst[10]=3 cells (3 PI)
u1DelayCellOfst[11]=3 cells (3 PI)
u1DelayCellOfst[12]=5 cells (4 PI)
u1DelayCellOfst[13]=3 cells (3 PI)
u1DelayCellOfst[14]=3 cells (3 PI)
u1DelayCellOfst[15]=0 cells (0 PI)
Byte1, DQ PI dly=977, DQM PI dly= 979
Final DQ PI dly(LargeUI, SmallUI, PI) =(3 ,6, 17)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(3 ,3, 17)
Write Rank1 MR14 =0x18
Final TX Range 0 Vref 24
[TX_K_DQM_WITH_WDBI] Step1: K DQM with DBI_ON, and check DQM window spec.
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank1 MR3 =0xb0
DramC Write-DBI on
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
[TxWindowPerbitCal] calType=1, VrefScanEnable 0
Begin, DQ Scan Range 699~763
TX Vref Scan disable
699 |2 4 59|[0] xxxxxxxx xxxxxxxx [MSB]
700 |2 4 60|[0] xxxxxxxx xxxxxxxx [MSB]
701 |2 4 61|[0] xxxxxxxx xxxxxxxx [MSB]
702 |2 4 62|[0] xxxxxxxx xxxxxxxx [MSB]
703 |2 4 63|[0] xxxxxxxx xxxxxxxx [MSB]
704 |2 6 0|[0] xxxxxxxx xxxxxxxx [MSB]
705 |2 6 1|[0] xxxxxxxx xxxxxxxx [MSB]
706 |2 6 2|[0] xxxxxxxx xxxxxxxx [MSB]
707 |2 6 3|[0] xxxxxxxx xxxxxxxx [MSB]
708 |2 6 4|[0] xxxxxxxx xxxxxxxx [MSB]
709 |2 6 5|[0] xxxxxxxx xxxxxxxx [MSB]
710 |2 6 6|[0] xxxxxxxx xxxxxxxx [MSB]
711 |2 6 7|[0] xxxxxxxx oooooooo [MSB]
712 |2 6 8|[0] xxxxxxxx oooooooo [MSB]
713 |2 6 9|[0] xxxxxxxx oooooooo [MSB]
714 |2 6 10|[0] xxxxxxxx oooooooo [MSB]
715 |2 6 11|[0] xxxxxxxx oooooooo [MSB]
716 |2 6 12|[0] xxxxxxxx oooooooo [MSB]
736 |2 6 32|[0] oooooooo xxxxxxxx [MSB]
737 |2 6 33|[0] oooooooo xxxxxxxx [MSB]
738 |2 6 34|[0] oooooooo xxxxxxxx [MSB]
739 |2 6 35|[0] oooooooo xxxxxxxx [MSB]
740 |2 6 36|[0] oooooooo xxxxxxxx [MSB]
741 |2 6 37|[0] oooooooo xxxxxxxx [MSB]
742 |2 6 38|[0] oooooooo xxxxxxxx [MSB]
743 |2 6 39|[0] oooooooo xxxxxxxx [MSB]
744 |2 6 40|[0] xxxxxxxx xxxxxxxx [MSB]
Byte0, DQ PI dly=730, DQM PI dly= 730
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 26)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 26)
Byte1, DQ PI dly=723, DQM PI dly= 723
Final DQ PI dly(LargeUI, SmallUI, PI) =(2 ,6, 19)
OEN DQ PI dly(LargeUI, SmallUI, PI) =(2 ,3, 19)
Before -1MCK, ucdq_final_ui_large_dqs0 = 2, ucdq_final_ui_large_dqs1 = 2
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
Write Rank1 MR3 =0x30
DramC Write-DBI off
[DATLAT]
Freq=1600, CH1 RK1, use_rxtx_scan=0
DATLAT Default: 0x10
7, 0xFFFF, sum=0
8, 0xFFFF, sum=0
9, 0xFFFF, sum=0
10, 0xFFFF, sum=0
11, 0xFFFF, sum=0
12, 0xFFFF, sum=0
13, 0xFFFF, sum=0
14, 0x0, sum=1
15, 0x0, sum=2
16, 0x0, sum=3
17, 0x0, sum=4
pattern=2 first_step=14 total pass=5 best_step=16
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
Start DQ dly to find pass range UseTestEngine =1
x-axis: bit #, y-axis: DQ dly (-127~63)
RX Vref Scan = 0
-26, [0] xxxxxxxx xxxxxxxx [MSB]
-25, [0] xxxxxxxx xxxxxxxx [MSB]
-24, [0] xxxxxxxx xxxxxxxx [MSB]
-23, [0] xxxxxxxx xxxxxxxx [MSB]
-22, [0] xxxxxxxx xxxxxxxx [MSB]
-21, [0] xxxxxxxx xxxxxxxx [MSB]
-20, [0] xxxxxxxx xxxxxxxx [MSB]
-19, [0] xxxxxxxx xxxxxxxx [MSB]
-18, [0] xxxxxxxx xxxxxxxx [MSB]
-17, [0] xxxxxxxx xxxxxxxx [MSB]
-16, [0] xxxxxxxx xxxxxxxx [MSB]
-15, [0] xxxxxxxx xxxxxxxx [MSB]
-14, [0] xxxxxxxx xxxxxxxx [MSB]
-13, [0] xxxxxxxx xxxxxxxx [MSB]
-12, [0] xxxxxxxx xxxxxxxx [MSB]
-11, [0] xxxxxxxx xxxxxxxx [MSB]
-10, [0] xxxxxxxx xxxxxxxx [MSB]
-9, [0] xxxxxxxx xxxxxxxx [MSB]
-8, [0] xxxxxxxx xxxxxxxx [MSB]
-7, [0] xxxxxxxx xxxxxxxx [MSB]
-6, [0] xxxxxxxx xxxxxxxx [MSB]
-5, [0] xxxxxxxx xxxxxxxx [MSB]
-4, [0] xxxxxxxx xxxxxxxx [MSB]
-3, [0] xxxxxxxx xxxxxxxx [MSB]
-2, [0] xxxoxxxx xxxxxxxx [MSB]
-1, [0] xxxoxxxx xxxxxxxx [MSB]
0, [0] xxxoxxxx xxxxxxxx [MSB]
1, [0] xxooxxxx xxxxxxxo [MSB]
2, [0] xxoooxxo ooxxxxxo [MSB]
3, [0] xxoooxxo oooxxoxo [MSB]
4, [0] xxoooxxo ooooxooo [MSB]
5, [0] xoooooxo oooooooo [MSB]
6, [0] xoooooxo oooooooo [MSB]
7, [0] ooooooxo oooooooo [MSB]
8, [0] ooooooxo oooooooo [MSB]
33, [0] oooxoooo oooooooo [MSB]
34, [0] oooxoooo ooooooox [MSB]
35, [0] ooxxoooo ooxoooox [MSB]
36, [0] ooxxoooo ooxoooox [MSB]
37, [0] ooxxxoox oxxoooxx [MSB]
38, [0] ooxxxoox xxxooxxx [MSB]
39, [0] ooxxxoox xxxxoxxx [MSB]
40, [0] ooxxxoox xxxxoxxx [MSB]
41, [0] ooxxxxox xxxxxxxx [MSB]
42, [0] xxxxxxxx xxxxxxxx [MSB]
iDelay=42, Bit 0, Center 24 (7 ~ 41) 35
iDelay=42, Bit 1, Center 23 (5 ~ 41) 37
iDelay=42, Bit 2, Center 17 (1 ~ 34) 34
iDelay=42, Bit 3, Center 15 (-2 ~ 32) 35
iDelay=42, Bit 4, Center 19 (2 ~ 36) 35
iDelay=42, Bit 5, Center 22 (5 ~ 40) 36
iDelay=42, Bit 6, Center 25 (9 ~ 41) 33
iDelay=42, Bit 7, Center 19 (2 ~ 36) 35
iDelay=42, Bit 8, Center 19 (2 ~ 37) 36
iDelay=42, Bit 9, Center 19 (2 ~ 36) 35
iDelay=42, Bit 10, Center 18 (3 ~ 34) 32
iDelay=42, Bit 11, Center 21 (4 ~ 38) 35
iDelay=42, Bit 12, Center 22 (5 ~ 40) 36
iDelay=42, Bit 13, Center 20 (3 ~ 37) 35
iDelay=42, Bit 14, Center 20 (4 ~ 36) 33
iDelay=42, Bit 15, Center 17 (1 ~ 33) 33
==
Dram Type= 6, Freq= 1596, FreqGroup= 1600, CH_1, rank 1
fsp= 1, odt_onoff= 1, Byte mode= 0
==
DQS Delay:
DQS0 = 0, DQS1 = 0
DQM Delay:
DQM0 = 20, DQM1 = 19
DQ Delay:
DQ0 =24, DQ1 =23, DQ2 =17, DQ3 =15
DQ4 =19, DQ5 =22, DQ6 =25, DQ7 =19
DQ8 =19, DQ9 =19, DQ10 =18, DQ11 =21
DQ12 =22, DQ13 =20, DQ14 =20, DQ15 =17
[DramC_TX_OE_Calibration] TA2
Original DQ_B0 (3 6) =30, OEN = 27
Original DQ_B1 (3 6) =30, OEN = 27
23, 0x0, End_B0=23 End_B1=23
24, 0x0, End_B0=24 End_B1=24
25, 0x0, End_B0=25 End_B1=25
26, 0x0, End_B0=26 End_B1=26
27, 0x0, End_B0=27 End_B1=27
28, 0x0, End_B0=28 End_B1=28
29, 0x0, End_B0=29 End_B1=29
30, 0x0, End_B0=30 End_B1=30
31, 0xFFFF, End_B0=30 End_B1=30
Byte0 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Byte1 end_step=30  best_step=27 Final TX OE(2T, 0.5T) = (3, 3)
Write Rank1 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK1, (LSB)MR18= 0xb5, (MSB)MR19= 0x3, tDQSOscB0 = 331 ps tDQSOscB1 = 0 ps
CH1_RK1: MR19=0x3, MR18=0xB5, DQSOSC=331, MR23=63, INC=22, DEC=33
Write Rank1 MR23 =0x3f
[DQSOSC]
[DQSOSCAuto] RK1, (LSB)MR18= 0xb0, (MSB)MR19= 0x3, tDQSOscB0 = 333 ps tDQSOscB1 = 0 ps
CH1 RK1: MR19=3, MR18=B0
[RxdqsGatingPostProcess] freq 1600
ChangeDQSINCTL -1, reg_TX_dly_DQSgated_min 2, u1TXDLY_Cal_min 3
Rank: 0
best DQS0 dly(2T, 0.5T) = (2, 5)
best DQS1 dly(2T, 0.5T) = (2, 5)
best DQS0 P1 dly(2T, 0.5T) = (3, 1)
best DQS1 P1 dly(2T, 0.5T) = (3, 1)
Rank: 1
best DQS0 dly(2T, 0.5T) = (2, 5)
best DQS1 dly(2T, 0.5T) = (2, 5)
best DQS0 P1 dly(2T, 0.5T) = (3, 1)
best DQS1 P1 dly(2T, 0.5T) = (3, 1)
TX_dly_DQSgated check: min 2  max 3, ChangeDQSINCTL=-1
DQSINCTL=5, RANKINCTL=3, u4XRTR2R=9
[DualRankRxdatlatCal] RK0: 16, RK1: 16, Final_Datlat 16
[Calibration Summary] Freqency 1600
CH 0, Rank 0
All Pass.
CH 0, Rank 1
All Pass.
CH 1, Rank 0
All Pass.
CH 1, Rank 1
All Pass.
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank0 MR3 =0xb0
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank1 MR3 =0xb0
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank0 MR3 =0xb0
Before -1MCK, ucdq_final_ui_large_dqs0 = 3, ucdq_final_ui_large_dqs1 = 3
Before -1MCK, ucdq_final_dqm_ui_large_dqs0 = 3, ucdq_final_dqm_ui_large_dqs1 = 3
After  -1MCK, ucdq_final_dqm_ui_large_dqs0 = 2, ucdq_final_dqm_ui_large_dqs1 = 2
Write Rank1 MR3 =0xb0
DramC Write-DBI on
[GetDramInforAfterCalByMRR] Vendor 1.
[GetDramInforAfterCalByMRR] Revision 7.
MR8 12
CH0, RK0, DieNum 1, Density 80000000, RKsize 80000000.
MR8 12
CH0, RK1, DieNum 1, Density 80000000, RKsize 80000000.
MR8 12
CH1, RK0, DieNum 1, Density 80000000, RKsize 80000000.
MR8 12
CH1, RK1, DieNum 1, Density 80000000, RKsize 80000000.
[ACTimingOptimize]Density (MR8 OP[5:2]) 4, TRFC 100, TRFC_05T 0, TXREFCNT 119, TRFCpb 44, TRFCpb_05T 0
Write Rank0 MR13 =0xd0
Write Rank1 MR13 =0xd0
Write Rank0 MR13 =0xd0
Write Rank1 MR13 =0xd0
Save calibration result to emmc
[DramcModeReg_Check] Freq_1600, FSP_1
FSP_1, CH_0, RK0
Write Rank0 MR13 =0xd8
MR12 = 0x56 (global = 0x56)?match
MR14 = 0x1a (global = 0x1a)?match
FSP_1, CH_0, RK1
Write Rank1 MR13 =0xd8
MR12 = 0x56 (global = 0x56)?match
MR14 = 0x18 (global = 0x18)?match
FSP_1, CH_1, RK0
Write Rank0 MR13 =0xd8
MR12 = 0x58 (global = 0x58)?match
MR14 = 0x16 (global = 0x16)?match
FSP_1, CH_1, RK1
Write Rank1 MR13 =0xd8
MR12 = 0x56 (global = 0x56)?match
MR14 = 0x18 (global = 0x18)?match
[MEM_TEST] 02: After DFS, before run time config
[MEM_TEST] Rank 0 OK.(uiFixedAddr 0x40000000, Pass count =16384, Fail count =0)
[TA2_TEST]
=== TA2 HW
TA2 PAT: XTALK
HW channel(0) Rank(0), TA2 pass, pass_cnt:1, err_cnt:0
HW channel(0) Rank(1), TA2 pass, pass_cnt:2, err_cnt:0
HW channel(1) Rank(0), TA2 pass, pass_cnt:3, err_cnt:0
HW channel(1) Rank(1), TA2 pass, pass_cnt:4, err_cnt:0
Settings after calibration
[DramcRunTimeConfig]
TransferPLLToSPMControl - MODE SW PHYPLL
TX_TRACKING: ON
RX_TRACKING: ON
HW_GATING: ON
HW_GATING DBG: OFF
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
ddr_geometry:1
High Freq DUMMY_READ_FOR_TRACKING: ON
ZQCS_ENABLE_LP4: OFF
LOWPOWER_GOLDEN_SETTINGS(DCM): ON
DUMMY_READ_FOR_DQS_GATING_RETRY: OFF
SPM_CONTROL_AFTERK: ON
IMPEDANCE_TRACKING: ON
TEMP_SENSOR: ON
PER_BANK_REFRESH: ON
HW_SAVE_FOR_SR: ON
SET_CKE_2_RANK_INDEPENDENT_RUN_TIME: ON
CLK_FREE_FUN_FOR_DRAMC_PSEL: ON
PA_IMPROVEMENT_FOR_DRAMC_ACTIVE_POWER: ON
Read ODT Tracking: ON
=========================
[TA2_TEST]
=== TA2 HW
HW channel(0) Rank(0), TA2 pass, pass_cnt:5, err_cnt:0
HW channel(0) Rank(1), TA2 pass, pass_cnt:6, err_cnt:0
HW channel(1) Rank(0), TA2 pass, pass_cnt:7, err_cnt:0
HW channel(1) Rank(1), TA2 pass, pass_cnt:8, err_cnt:0
[MEM_TEST] 03: After run time config
[MEM_TEST] Rank 0 OK.(uiFixedAddr 0x40000000, Pass count =16384, Fail count =0)
[complex_mem_test] start addr:0x40024000, len:131072
1st complex R/W mem test pass
save_calibration_params with freq_sel:1, frequency:1600, _MappingFreqArray:0
sync preloader write leveling
sync preloader cbt_mr12
sync preloader cbt_clk_dly
sync preloader cbt_cmd_dly
sync preloader cbt_cs
sync preloader cbt_ca_perbit_delay
sync preloader clk_delay
sync preloader dqs_delay
sync preloader u1Gating2T_Save
sync preloader u1Gating05T_Save
sync preloader u1Gatingfine_tune_Save
sync preloader u1Gatingucpass_count_Save
sync preloader u1TxWindowPerbitVref_Save
sync preloader u1TxCenter_min_Save
sync preloader u1TxCenter_max_Save
sync preloader u1Txwin_center_Save
sync preloader u1Txfirst_pass_Save
sync preloader u1Txlast_pass_Save
sync preloader u1RxDatlat_Save
sync preloader u1RxWinPerbitVref_Save
sync preloader u1RxWinPerbitDQ_firsbypass_Save
sync preloader u1RxWinPerbitDQ_lastbypass_Save
sync preloader delay_cell_unit
save_calibration_params with freq_sel:3, frequency:1200, _MappingFreqArray:1
sync preloader write leveling
sync preloader cbt_mr12
sync preloader cbt_clk_dly
sync preloader cbt_cmd_dly
sync preloader cbt_cs
sync preloader cbt_ca_perbit_delay
sync preloader clk_delay
sync preloader dqs_delay
sync preloader u1Gating2T_Save
sync preloader u1Gating05T_Save
sync preloader u1Gatingfine_tune_Save
sync preloader u1Gatingucpass_count_Save
sync preloader u1TxWindowPerbitVref_Save
sync preloader u1TxCenter_min_Save
sync preloader u1TxCenter_max_Save
sync preloader u1Txwin_center_Save
sync preloader u1Txfirst_pass_Save
sync preloader u1Txlast_pass_Save
sync preloader u1RxDatlat_Save
sync preloader u1RxWinPerbitVref_Save
sync preloader u1RxWinPerbitDQ_firsbypass_Save
sync preloader u1RxWinPerbitDQ_lastbypass_Save
sync preloader delay_cell_unit
save_calibration_params with freq_sel:5, frequency:800, _MappingFreqArray:2
sync preloader write leveling
sync preloader cbt_mr12
sync preloader cbt_clk_dly
sync preloader cbt_cmd_dly
sync preloader cbt_cs
sync preloader cbt_ca_perbit_delay
sync preloader clk_delay
sync preloader dqs_delay
sync preloader u1Gating2T_Save
sync preloader u1Gating05T_Save
sync preloader u1Gatingfine_tune_Save
sync preloader u1Gatingucpass_count_Save
sync preloader u1TxWindowPerbitVref_Save
sync preloader u1TxCenter_min_Save
sync preloader u1TxCenter_max_Save
sync preloader u1Txwin_center_Save
sync preloader u1Txfirst_pass_Save
sync preloader u1Txlast_pass_Save
sync preloader u1RxDatlat_Save
sync preloader u1RxWinPerbitVref_Save
sync preloader u1RxWinPerbitDQ_firsbypass_Save
sync preloader u1RxWinPerbitDQ_lastbypass_Save
sync preloader delay_cell_unit
just_for_test_dump_coreboot_params dump all params
dump source = 0x0
dump params frequency:1600
dump params rank number:2
dump params write leveling
write leveling[0][0][0] = 0x20
write leveling[0][0][1] = 0x1a
write leveling[0][1][0] = 0x21
write leveling[0][1][1] = 0x1d
write leveling[1][0][0] = 0x24
write leveling[1][0][1] = 0x1f
write leveling[1][1][0] = 0x22
write leveling[1][1][1] = 0x20
dump params cbt_cs
cbt_cs[0][0] = 0xa
cbt_cs[0][1] = 0xa
cbt_cs[1][0] = 0xa
cbt_cs[1][1] = 0xa
dump params cbt_mr12
cbt_mr12[0][0] = 0x16
cbt_mr12[0][1] = 0x16
cbt_mr12[1][0] = 0x18
cbt_mr12[1][1] = 0x16
dump params tx window
tx_center_min[0][0][0] = 979
tx_center_max[0][0][0] =  986
tx_center_min[0][0][1] = 973
tx_center_max[0][0][1] =  979
tx_center_min[0][1][0] = 981
tx_center_max[0][1][0] =  989
tx_center_min[0][1][1] = 977
tx_center_max[0][1][1] =  981
tx_center_min[1][0][0] = 983
tx_center_max[1][0][0] =  989
tx_center_min[1][0][1] = 975
tx_center_max[1][0][1] =  980
tx_center_min[1][1][0] = 981
tx_center_max[1][1][0] =  988
tx_center_min[1][1][1] = 977
tx_center_max[1][1][1] =  981
dump params tx window
tx_win_center[0][0][0] = 986
tx_first_pass[0][0][0] =  974
tx_last_pass[0][0][0] =?998
tx_win_center[0][0][1] = 984
tx_first_pass[0][0][1] =  973
tx_last_pass[0][0][1] =?996
tx_win_center[0][0][2] = 984
tx_first_pass[0][0][2] =  973
tx_last_pass[0][0][2] =?996
tx_win_center[0][0][3] = 979
tx_first_pass[0][0][3] =  968
tx_last_pass[0][0][3] =?991
tx_win_center[0][0][4] = 984
tx_first_pass[0][0][4] =  973
tx_last_pass[0][0][4] =?996
tx_win_center[0][0][5] = 980
tx_first_pass[0][0][5] =  968
tx_last_pass[0][0][5] =?992
tx_win_center[0][0][6] = 980
tx_first_pass[0][0][6] =  969
tx_last_pass[0][0][6] =?992
tx_win_center[0][0][7] = 982
tx_first_pass[0][0][7] =  971
tx_last_pass[0][0][7] =?994
tx_win_center[0][0][8] = 973
tx_first_pass[0][0][8] =  961
tx_last_pass[0][0][8] =?985
tx_win_center[0][0][9] = 975
tx_first_pass[0][0][9] =  962
tx_last_pass[0][0][9] =?988
tx_win_center[0][0][10] = 979
tx_first_pass[0][0][10] =  968
tx_last_pass[0][0][10] =?991
tx_win_center[0][0][11] = 973
tx_first_pass[0][0][11] =  961
tx_last_pass[0][0][11] =?986
tx_win_center[0][0][12] = 974
tx_first_pass[0][0][12] =  962
tx_last_pass[0][0][12] =?987
tx_win_center[0][0][13] = 973
tx_first_pass[0][0][13] =  961
tx_last_pass[0][0][13] =?986
tx_win_center[0][0][14] = 974
tx_first_pass[0][0][14] =  962
tx_last_pass[0][0][14] =?987
tx_win_center[0][0][15] = 977
tx_first_pass[0][0][15] =  965
tx_last_pass[0][0][15] =?990
tx_win_center[0][1][0] = 989
tx_first_pass[0][1][0] =  977
tx_last_pass[0][1][0] =?1001
tx_win_center[0][1][1] = 988
tx_first_pass[0][1][1] =  976
tx_last_pass[0][1][1] =?1000
tx_win_center[0][1][2] = 988
tx_first_pass[0][1][2] =  976
tx_last_pass[0][1][2] =?1000
tx_win_center[0][1][3] = 981
tx_first_pass[0][1][3] =  969
tx_last_pass[0][1][3] =?993
tx_win_center[0][1][4] = 988
tx_first_pass[0][1][4] =  976
tx_last_pass[0][1][4] =?1000
tx_win_center[0][1][5] = 982
tx_first_pass[0][1][5] =  970
tx_last_pass[0][1][5] =?994
tx_win_center[0][1][6] = 983
tx_first_pass[0][1][6] =  971
tx_last_pass[0][1][6] =?996
tx_win_center[0][1][7] = 985
tx_first_pass[0][1][7] =  973
tx_last_pass[0][1][7] =?998
tx_win_center[0][1][8] = 978
tx_first_pass[0][1][8] =  966
tx_last_pass[0][1][8] =?990
tx_win_center[0][1][9] = 978
tx_first_pass[0][1][9] =  967
tx_last_pass[0][1][9] =?990
tx_win_center[0][1][10] = 981
tx_first_pass[0][1][10] =  970
tx_last_pass[0][1][10] =?993
tx_win_center[0][1][11] = 978
tx_first_pass[0][1][11] =  966
tx_last_pass[0][1][11] =?990
tx_win_center[0][1][12] = 978
tx_first_pass[0][1][12] =  967
tx_last_pass[0][1][12] =?990
tx_win_center[0][1][13] = 977
tx_first_pass[0][1][13] =  966
tx_last_pass[0][1][13] =?988
tx_win_center[0][1][14] = 978
tx_first_pass[0][1][14] =  967
tx_last_pass[0][1][14] =?990
tx_win_center[0][1][15] = 980
tx_first_pass[0][1][15] =  969
tx_last_pass[0][1][15] =?991
tx_win_center[1][0][0] = 989
tx_first_pass[1][0][0] =  977
tx_last_pass[1][0][0] =?1001
tx_win_center[1][0][1] = 988
tx_first_pass[1][0][1] =  976
tx_last_pass[1][0][1] =?1000
tx_win_center[1][0][2] = 986
tx_first_pass[1][0][2] =  974
tx_last_pass[1][0][2] =?998
tx_win_center[1][0][3] = 983
tx_first_pass[1][0][3] =  971
tx_last_pass[1][0][3] =?995
tx_win_center[1][0][4] = 986
tx_first_pass[1][0][4] =  975
tx_last_pass[1][0][4] =?998
tx_win_center[1][0][5] = 988
tx_first_pass[1][0][5] =  976
tx_last_pass[1][0][5] =?1001
tx_win_center[1][0][6] = 989
tx_first_pass[1][0][6] =  978
tx_last_pass[1][0][6] =?1001
tx_win_center[1][0][7] = 986
tx_first_pass[1][0][7] =  975
tx_last_pass[1][0][7] =?998
tx_win_center[1][0][8] = 978
tx_first_pass[1][0][8] =  966
tx_last_pass[1][0][8] =?991
tx_win_center[1][0][9] = 978
tx_first_pass[1][0][9] =  967
tx_last_pass[1][0][9] =?990
tx_win_center[1][0][10] = 979
tx_first_pass[1][0][10] =  967
tx_last_pass[1][0][10] =?991
tx_win_center[1][0][11] = 980
tx_first_pass[1][0][11] =  968
tx_last_pass[1][0][11] =?992
tx_win_center[1][0][12] = 980
tx_first_pass[1][0][12] =  968
tx_last_pass[1][0][12] =?992
tx_win_center[1][0][13] = 979
tx_first_pass[1][0][13] =  968
tx_last_pass[1][0][13] =?991
tx_win_center[1][0][14] = 979
tx_first_pass[1][0][14] =  968
tx_last_pass[1][0][14] =?991
tx_win_center[1][0][15] = 975
tx_first_pass[1][0][15] =  963
tx_last_pass[1][0][15] =?988
tx_win_center[1][1][0] = 988
tx_first_pass[1][1][0] =  976
tx_last_pass[1][1][0] =?1001
tx_win_center[1][1][1] = 987
tx_first_pass[1][1][1] =  976
tx_last_pass[1][1][1] =?999
tx_win_center[1][1][2] = 982
tx_first_pass[1][1][2] =  970
tx_last_pass[1][1][2] =?995
tx_win_center[1][1][3] = 981
tx_first_pass[1][1][3] =  969
tx_last_pass[1][1][3] =?994
tx_win_center[1][1][4] = 985
tx_first_pass[1][1][4] =  972
tx_last_pass[1][1][4] =?998
tx_win_center[1][1][5] = 987
tx_first_pass[1][1][5] =  976
tx_last_pass[1][1][5] =?999
tx_win_center[1][1][6] = 988
tx_first_pass[1][1][6] =  976
tx_last_pass[1][1][6] =?1000
tx_win_center[1][1][7] = 985
tx_first_pass[1][1][7] =  974
tx_last_pass[1][1][7] =?997
tx_win_center[1][1][8] = 979
tx_first_pass[1][1][8] =  968
tx_last_pass[1][1][8] =?991
tx_win_center[1][1][9] = 979
tx_first_pass[1][1][9] =  968
tx_last_pass[1][1][9] =?991
tx_win_center[1][1][10] = 980
tx_first_pass[1][1][10] =  969
tx_last_pass[1][1][10] =?991
tx_win_center[1][1][11] = 980
tx_first_pass[1][1][11] =  969
tx_last_pass[1][1][11] =?992
tx_win_center[1][1][12] = 981
tx_first_pass[1][1][12] =  969
tx_last_pass[1][1][12] =?993
tx_win_center[1][1][13] = 980
tx_first_pass[1][1][13] =  970
tx_last_pass[1][1][13] =?991
tx_win_center[1][1][14] = 980
tx_first_pass[1][1][14] =  969
tx_last_pass[1][1][14] =?992
tx_win_center[1][1][15] = 977
tx_first_pass[1][1][15] =  966
tx_last_pass[1][1][15] =?989
dump params rx window
rx_firspass[0][0][0] = 9
rx_lastpass[0][0][0] =  42
rx_firspass[0][0][1] = 8
rx_lastpass[0][0][1] =  40
rx_firspass[0][0][2] = 9
rx_lastpass[0][0][2] =  40
rx_firspass[0][0][3] = -2
rx_lastpass[0][0][3] =  32
rx_firspass[0][0][4] = 7
rx_lastpass[0][0][4] =  40
rx_firspass[0][0][5] = 2
rx_lastpass[0][0][5] =  30
rx_firspass[0][0][6] = 1
rx_lastpass[0][0][6] =  34
rx_firspass[0][0][7] = 3
rx_lastpass[0][0][7] =  35
rx_firspass[0][0][8] = 1
rx_lastpass[0][0][8] =  34
rx_firspass[0][0][9] = 4
rx_lastpass[0][0][9] =  36
rx_firspass[0][0][10] = 8
rx_lastpass[0][0][10] =  39
rx_firspass[0][0][11] = 2
rx_lastpass[0][0][11] =  31
rx_firspass[0][0][12] = 4
rx_lastpass[0][0][12] =  35
rx_firspass[0][0][13] = 1
rx_lastpass[0][0][13] =  32
rx_firspass[0][0][14] = 2
rx_lastpass[0][0][14] =  34
rx_firspass[0][0][15] = 3
rx_lastpass[0][0][15] =  36
rx_firspass[0][1][0] = 9
rx_lastpass[0][1][0] =  42
rx_firspass[0][1][1] = 7
rx_lastpass[0][1][1] =  42
rx_firspass[0][1][2] = 8
rx_lastpass[0][1][2] =  42
rx_firspass[0][1][3] = -1
rx_lastpass[0][1][3] =  32
rx_firspass[0][1][4] = 6
rx_lastpass[0][1][4] =  40
rx_firspass[0][1][5] = 0
rx_lastpass[0][1][5] =  35
rx_firspass[0][1][6] = 3
rx_lastpass[0][1][6] =  36
rx_firspass[0][1][7] = 3
rx_lastpass[0][1][7] =  35
rx_firspass[0][1][8] = 0
rx_lastpass[0][1][8] =  36
rx_firspass[0][1][9] = 2
rx_lastpass[0][1][9] =  37
rx_firspass[0][1][10] = 6
rx_lastpass[0][1][10] =  42
rx_firspass[0][1][11] = 0
rx_lastpass[0][1][11] =  34
rx_firspass[0][1][12] = 3
rx_lastpass[0][1][12] =  37
rx_firspass[0][1][13] = 0
rx_lastpass[0][1][13] =  33
rx_firspass[0][1][14] = 2
rx_lastpass[0][1][14] =  35
rx_firspass[0][1][15] = 4
rx_lastpass[0][1][15] =  37
rx_firspass[1][0][0] = 7
rx_lastpass[1][0][0] =  42
rx_firspass[1][0][1] = 6
rx_lastpass[1][0][1] =  39
rx_firspass[1][0][2] = 0
rx_lastpass[1][0][2] =  33
rx_firspass[1][0][3] = -1
rx_lastpass[1][0][3] =  32
rx_firspass[1][0][4] = 3
rx_lastpass[1][0][4] =  34
rx_firspass[1][0][5] = 8
rx_lastpass[1][0][5] =  40
rx_firspass[1][0][6] = 9
rx_lastpass[1][0][6] =  41
rx_firspass[1][0][7] = 4
rx_lastpass[1][0][7] =  34
rx_firspass[1][0][8] = 2
rx_lastpass[1][0][8] =  36
rx_firspass[1][0][9] = 3
rx_lastpass[1][0][9] =  36
rx_firspass[1][0][10] = 1
rx_lastpass[1][0][10] =  35
rx_firspass[1][0][11] = 3
rx_lastpass[1][0][11] =  36
rx_firspass[1][0][12] = 4
rx_lastpass[1][0][12] =  36
rx_firspass[1][0][13] = 4
rx_lastpass[1][0][13] =  34
rx_firspass[1][0][14] = 3
rx_lastpass[1][0][14] =  35
rx_firspass[1][0][15] = 0
rx_lastpass[1][0][15] =  33
rx_firspass[1][1][0] = 7
rx_lastpass[1][1][0] =  41
rx_firspass[1][1][1] = 5
rx_lastpass[1][1][1] =  41
rx_firspass[1][1][2] = 1
rx_lastpass[1][1][2] =  34
rx_firspass[1][1][3] = -2
rx_lastpass[1][1][3] =  32
rx_firspass[1][1][4] = 2
rx_lastpass[1][1][4] =  36
rx_firspass[1][1][5] = 5
rx_lastpass[1][1][5] =  40
rx_firspass[1][1][6] = 9
rx_lastpass[1][1][6] =  41
rx_firspass[1][1][7] = 2
rx_lastpass[1][1][7] =  36
rx_firspass[1][1][8] = 2
rx_lastpass[1][1][8] =  37
rx_firspass[1][1][9] = 2
rx_lastpass[1][1][9] =  36
rx_firspass[1][1][10] = 3
rx_lastpass[1][1][10] =  34
rx_firspass[1][1][11] = 4
rx_lastpass[1][1][11] =  38
rx_firspass[1][1][12] = 5
rx_lastpass[1][1][12] =  40
rx_firspass[1][1][13] = 3
rx_lastpass[1][1][13] =  37
rx_firspass[1][1][14] = 4
rx_lastpass[1][1][14] =  36
rx_firspass[1][1][15] = 1
rx_lastpass[1][1][15] =  33
dump params clk_delay
clk_delay[0] = -1
clk_delay[1] = 0
dump params dqs_delay
dqs_delay[0][0] = -1
dqs_delay[0][1] = -1
dqs_delay[1][0] = -1
dqs_delay[1][1] = 0
dump params delay_cell_unit = 762
dump source = 0x0
dump params frequency:1200
dump params rank number:2
dump params write leveling
write leveling[0][0][0] = 0x0
write leveling[0][0][1] = 0x0
write leveling[0][1][0] = 0x0
write leveling[0][1][1] = 0x0
write leveling[1][0][0] = 0x0
write leveling[1][0][1] = 0x0
write leveling[1][1][0] = 0x0
write leveling[1][1][1] = 0x0
dump params cbt_cs
cbt_cs[0][0] = 0x0
cbt_cs[0][1] = 0x0
cbt_cs[1][0] = 0x0
cbt_cs[1][1] = 0x0
dump params cbt_mr12
cbt_mr12[0][0] = 0x0
cbt_mr12[0][1] = 0x0
cbt_mr12[1][0] = 0x0
cbt_mr12[1][1] = 0x0
dump params tx window
tx_center_min[0][0][0] = 0
tx_center_max[0][0][0] =  0
tx_center_min[0][0][1] = 0
tx_center_max[0][0][1] =  0
tx_center_min[0][1][0] = 0
tx_center_max[0][1][0] =  0
tx_center_min[0][1][1] = 0
tx_center_max[0][1][1] =  0
tx_center_min[1][0][0] = 0
tx_center_max[1][0][0] =  0
tx_center_min[1][0][1] = 0
tx_center_max[1][0][1] =  0
tx_center_min[1][1][0] = 0
tx_center_max[1][1][0] =  0
tx_center_min[1][1][1] = 0
tx_center_max[1][1][1] =  0
dump params tx window
tx_win_center[0][0][0] = 0
tx_first_pass[0][0][0] =  0
tx_last_pass[0][0][0] =?0
tx_win_center[0][0][1] = 0
tx_first_pass[0][0][1] =  0
tx_last_pass[0][0][1] =?0
tx_win_center[0][0][2] = 0
tx_first_pass[0][0][2] =  0
tx_last_pass[0][0][2] =?0
tx_win_center[0][0][3] = 0
tx_first_pass[0][0][3] =  0
tx_last_pass[0][0][3] =?0
tx_win_center[0][0][4] = 0
tx_first_pass[0][0][4] =  0
tx_last_pass[0][0][4] =?0
tx_win_center[0][0][5] = 0
tx_first_pass[0][0][5] =  0
tx_last_pass[0][0][5] =?0
tx_win_center[0][0][6] = 0
tx_first_pass[0][0][6] =  0
tx_last_pass[0][0][6] =?0
tx_win_center[0][0][7] = 0
tx_first_pass[0][0][7] =  0
tx_last_pass[0][0][7] =?0
tx_win_center[0][0][8] = 0
tx_first_pass[0][0][8] =  0
tx_last_pass[0][0][8] =?0
tx_win_center[0][0][9] = 0
tx_first_pass[0][0][9] =  0
tx_last_pass[0][0][9] =?0
tx_win_center[0][0][10] = 0
tx_first_pass[0][0][10] =  0
tx_last_pass[0][0][10] =?0
tx_win_center[0][0][11] = 0
tx_first_pass[0][0][11] =  0
tx_last_pass[0][0][11] =?0
tx_win_center[0][0][12] = 0
tx_first_pass[0][0][12] =  0
tx_last_pass[0][0][12] =?0
tx_win_center[0][0][13] = 0
tx_first_pass[0][0][13] =  0
tx_last_pass[0][0][13] =?0
tx_win_center[0][0][14] = 0
tx_first_pass[0][0][14] =  0
tx_last_pass[0][0][14] =?0
tx_win_center[0][0][15] = 0
tx_first_pass[0][0][15] =  0
tx_last_pass[0][0][15] =?0
tx_win_center[0][1][0] = 0
tx_first_pass[0][1][0] =  0
tx_last_pass[0][1][0] =?0
tx_win_center[0][1][1] = 0
tx_first_pass[0][1][1] =  0
tx_last_pass[0][1][1] =?0
tx_win_center[0][1][2] = 0
tx_first_pass[0][1][2] =  0
tx_last_pass[0][1][2] =?0
tx_win_center[0][1][3] = 0
tx_first_pass[0][1][3] =  0
tx_last_pass[0][1][3] =?0
tx_win_center[0][1][4] = 0
tx_first_pass[0][1][4] =  0
tx_last_pass[0][1][4] =?0
tx_win_center[0][1][5] = 0
tx_first_pass[0][1][5] =  0
tx_last_pass[0][1][5] =?0
tx_win_center[0][1][6] = 0
tx_first_pass[0][1][6] =  0
tx_last_pass[0][1][6] =?0
tx_win_center[0][1][7] = 0
tx_first_pass[0][1][7] =  0
tx_last_pass[0][1][7] =?0
tx_win_center[0][1][8] = 0
tx_first_pass[0][1][8] =  0
tx_last_pass[0][1][8] =?0
tx_win_center[0][1][9] = 0
tx_first_pass[0][1][9] =  0
tx_last_pass[0][1][9] =?0
tx_win_center[0][1][10] = 0
tx_first_pass[0][1][10] =  0
tx_last_pass[0][1][10] =?0
tx_win_center[0][1][11] = 0
tx_first_pass[0][1][11] =  0
tx_last_pass[0][1][11] =?0
tx_win_center[0][1][12] = 0
tx_first_pass[0][1][12] =  0
tx_last_pass[0][1][12] =?0
tx_win_center[0][1][13] = 0
tx_first_pass[0][1][13] =  0
tx_last_pass[0][1][13] =?0
tx_win_center[0][1][14] = 0
tx_first_pass[0][1][14] =  0
tx_last_pass[0][1][14] =?0
tx_win_center[0][1][15] = 0
tx_first_pass[0][1][15] =  0
tx_last_pass[0][1][15] =?0
tx_win_center[1][0][0] = 0
tx_first_pass[1][0][0] =  0
tx_last_pass[1][0][0] =?0
tx_win_center[1][0][1] = 0
tx_first_pass[1][0][1] =  0
tx_last_pass[1][0][1] =?0
tx_win_center[1][0][2] = 0
tx_first_pass[1][0][2] =  0
tx_last_pass[1][0][2] =?0
tx_win_center[1][0][3] = 0
tx_first_pass[1][0][3] =  0
tx_last_pass[1][0][3] =?0
tx_win_center[1][0][4] = 0
tx_first_pass[1][0][4] =  0
tx_last_pass[1][0][4] =?0
tx_win_center[1][0][5] = 0
tx_first_pass[1][0][5] =  0
tx_last_pass[1][0][5] =?0
tx_win_center[1][0][6] = 0
tx_first_pass[1][0][6] =  0
tx_last_pass[1][0][6] =?0
tx_win_center[1][0][7] = 0
tx_first_pass[1][0][7] =  0
tx_last_pass[1][0][7] =?0
tx_win_center[1][0][8] = 0
tx_first_pass[1][0][8] =  0
tx_last_pass[1][0][8] =?0
tx_win_center[1][0][9] = 0
tx_first_pass[1][0][9] =  0
tx_last_pass[1][0][9] =?0
tx_win_center[1][0][10] = 0
tx_first_pass[1][0][10] =  0
tx_last_pass[1][0][10] =?0
tx_win_center[1][0][11] = 0
tx_first_pass[1][0][11] =  0
tx_last_pass[1][0][11] =?0
tx_win_center[1][0][12] = 0
tx_first_pass[1][0][12] =  0
tx_last_pass[1][0][12] =?0
tx_win_center[1][0][13] = 0
tx_first_pass[1][0][13] =  0
tx_last_pass[1][0][13] =?0
tx_win_center[1][0][14] = 0
tx_first_pass[1][0][14] =  0
tx_last_pass[1][0][14] =?0
tx_win_center[1][0][15] = 0
tx_first_pass[1][0][15] =  0
tx_last_pass[1][0][15] =?0
tx_win_center[1][1][0] = 0
tx_first_pass[1][1][0] =  0
tx_last_pass[1][1][0] =?0
tx_win_center[1][1][1] = 0
tx_first_pass[1][1][1] =  0
tx_last_pass[1][1][1] =?0
tx_win_center[1][1][2] = 0
tx_first_pass[1][1][2] =  0
tx_last_pass[1][1][2] =?0
tx_win_center[1][1][3] = 0
tx_first_pass[1][1][3] =  0
tx_last_pass[1][1][3] =?0
tx_win_center[1][1][4] = 0
tx_first_pass[1][1][4] =  0
tx_last_pass[1][1][4] =?0
tx_win_center[1][1][5] = 0
tx_first_pass[1][1][5] =  0
tx_last_pass[1][1][5] =?0
tx_win_center[1][1][6] = 0
tx_first_pass[1][1][6] =  0
tx_last_pass[1][1][6] =?0
tx_win_center[1][1][7] = 0
tx_first_pass[1][1][7] =  0
tx_last_pass[1][1][7] =?0
tx_win_center[1][1][8] = 0
tx_first_pass[1][1][8] =  0
tx_last_pass[1][1][8] =?0
tx_win_center[1][1][9] = 0
tx_first_pass[1][1][9] =  0
tx_last_pass[1][1][9] =?0
tx_win_center[1][1][10] = 0
tx_first_pass[1][1][10] =  0
tx_last_pass[1][1][10] =?0
tx_win_center[1][1][11] = 0
tx_first_pass[1][1][11] =  0
tx_last_pass[1][1][11] =?0
tx_win_center[1][1][12] = 0
tx_first_pass[1][1][12] =  0
tx_last_pass[1][1][12] =?0
tx_win_center[1][1][13] = 0
tx_first_pass[1][1][13] =  0
tx_last_pass[1][1][13] =?0
tx_win_center[1][1][14] = 0
tx_first_pass[1][1][14] =  0
tx_last_pass[1][1][14] =?0
tx_win_center[1][1][15] = 0
tx_first_pass[1][1][15] =  0
tx_last_pass[1][1][15] =?0
dump params rx window
rx_firspass[0][0][0] = 0
rx_lastpass[0][0][0] =  0
rx_firspass[0][0][1] = 0
rx_lastpass[0][0][1] =  0
rx_firspass[0][0][2] = 0
rx_lastpass[0][0][2] =  0
rx_firspass[0][0][3] = 0
rx_lastpass[0][0][3] =  0
rx_firspass[0][0][4] = 0
rx_lastpass[0][0][4] =  0
rx_firspass[0][0][5] = 0
rx_lastpass[0][0][5] =  0
rx_firspass[0][0][6] = 0
rx_lastpass[0][0][6] =  0
rx_firspass[0][0][7] = 0
rx_lastpass[0][0][7] =  0
rx_firspass[0][0][8] = 0
rx_lastpass[0][0][8] =  0
rx_firspass[0][0][9] = 0
rx_lastpass[0][0][9] =  0
rx_firspass[0][0][10] = 0
rx_lastpass[0][0][10] =  0
rx_firspass[0][0][11] = 0
rx_lastpass[0][0][11] =  0
rx_firspass[0][0][12] = 0
rx_lastpass[0][0][12] =  0
rx_firspass[0][0][13] = 0
rx_lastpass[0][0][13] =  0
rx_firspass[0][0][14] = 0
rx_lastpass[0][0][14] =  0
rx_firspass[0][0][15] = 0
rx_lastpass[0][0][15] =  0
rx_firspass[0][1][0] = 0
rx_lastpass[0][1][0] =  0
rx_firspass[0][1][1] = 0
rx_lastpass[0][1][1] =  0
rx_firspass[0][1][2] = 0
rx_lastpass[0][1][2] =  0
rx_firspass[0][1][3] = 0
rx_lastpass[0][1][3] =  0
rx_firspass[0][1][4] = 0
rx_lastpass[0][1][4] =  0
rx_firspass[0][1][5] = 0
rx_lastpass[0][1][5] =  0
rx_firspass[0][1][6] = 0
rx_lastpass[0][1][6] =  0
rx_firspass[0][1][7] = 0
rx_lastpass[0][1][7] =  0
rx_firspass[0][1][8] = 0
rx_lastpass[0][1][8] =  0
rx_firspass[0][1][9] = 0
rx_lastpass[0][1][9] =  0
rx_firspass[0][1][10] = 0
rx_lastpass[0][1][10] =  0
rx_firspass[0][1][11] = 0
rx_lastpass[0][1][11] =  0
rx_firspass[0][1][12] = 0
rx_lastpass[0][1][12] =  0
rx_firspass[0][1][13] = 0
rx_lastpass[0][1][13] =  0
rx_firspass[0][1][14] = 0
rx_lastpass[0][1][14] =  0
rx_firspass[0][1][15] = 0
rx_lastpass[0][1][15] =  0
rx_firspass[1][0][0] = 0
rx_lastpass[1][0][0] =  0
rx_firspass[1][0][1] = 0
rx_lastpass[1][0][1] =  0
rx_firspass[1][0][2] = 0
rx_lastpass[1][0][2] =  0
rx_firspass[1][0][3] = 0
rx_lastpass[1][0][3] =  0
rx_firspass[1][0][4] = 0
rx_lastpass[1][0][4] =  0
rx_firspass[1][0][5] = 0
rx_lastpass[1][0][5] =  0
rx_firspass[1][0][6] = 0
rx_lastpass[1][0][6] =  0
rx_firspass[1][0][7] = 0
rx_lastpass[1][0][7] =  0
rx_firspass[1][0][8] = 0
rx_lastpass[1][0][8] =  0
rx_firspass[1][0][9] = 0
rx_lastpass[1][0][9] =  0
rx_firspass[1][0][10] = 0
rx_lastpass[1][0][10] =  0
rx_firspass[1][0][11] = 0
rx_lastpass[1][0][11] =  0
rx_firspass[1][0][12] = 0
rx_lastpass[1][0][12] =  0
rx_firspass[1][0][13] = 0
rx_lastpass[1][0][13] =  0
rx_firspass[1][0][14] = 0
rx_lastpass[1][0][14] =  0
rx_firspass[1][0][15] = 0
rx_lastpass[1][0][15] =  0
rx_firspass[1][1][0] = 0
rx_lastpass[1][1][0] =  0
rx_firspass[1][1][1] = 0
rx_lastpass[1][1][1] =  0
rx_firspass[1][1][2] = 0
rx_lastpass[1][1][2] =  0
rx_firspass[1][1][3] = 0
rx_lastpass[1][1][3] =  0
rx_firspass[1][1][4] = 0
rx_lastpass[1][1][4] =  0
rx_firspass[1][1][5] = 0
rx_lastpass[1][1][5] =  0
rx_firspass[1][1][6] = 0
rx_lastpass[1][1][6] =  0
rx_firspass[1][1][7] = 0
rx_lastpass[1][1][7] =  0
rx_firspass[1][1][8] = 0
rx_lastpass[1][1][8] =  0
rx_firspass[1][1][9] = 0
rx_lastpass[1][1][9] =  0
rx_firspass[1][1][10] = 0
rx_lastpass[1][1][10] =  0
rx_firspass[1][1][11] = 0
rx_lastpass[1][1][11] =  0
rx_firspass[1][1][12] = 0
rx_lastpass[1][1][12] =  0
rx_firspass[1][1][13] = 0
rx_lastpass[1][1][13] =  0
rx_firspass[1][1][14] = 0
rx_lastpass[1][1][14] =  0
rx_firspass[1][1][15] = 0
rx_lastpass[1][1][15] =  0
dump params clk_delay
clk_delay[0] = 0
clk_delay[1] = 0
dump params dqs_delay
dqs_delay[0][0] = 0
dqs_delay[0][1] = 0
dqs_delay[1][0] = 0
dqs_delay[1][1] = 0
dump params delay_cell_unit = 762
dump source = 0x0
dump params frequency:800
dump params rank number:2
dump params write leveling
write leveling[0][0][0] = 0x0
write leveling[0][0][1] = 0x0
write leveling[0][1][0] = 0x0
write leveling[0][1][1] = 0x0
write leveling[1][0][0] = 0x0
write leveling[1][0][1] = 0x0
write leveling[1][1][0] = 0x0
write leveling[1][1][1] = 0x0
dump params cbt_cs
cbt_cs[0][0] = 0x0
cbt_cs[0][1] = 0x0
cbt_cs[1][0] = 0x0
cbt_cs[1][1] = 0x0
dump params cbt_mr12
cbt_mr12[0][0] = 0x0
cbt_mr12[0][1] = 0x0
cbt_mr12[1][0] = 0x0
cbt_mr12[1][1] = 0x0
dump params tx window
tx_center_min[0][0][0] = 0
tx_center_max[0][0][0] =  0
tx_center_min[0][0][1] = 0
tx_center_max[0][0][1] =  0
tx_center_min[0][1][0] = 0
tx_center_max[0][1][0] =  0
tx_center_min[0][1][1] = 0
tx_center_max[0][1][1] =  0
tx_center_min[1][0][0] = 0
tx_center_max[1][0][0] =  0
tx_center_min[1][0][1] = 0
tx_center_max[1][0][1] =  0
tx_center_min[1][1][0] = 0
tx_center_max[1][1][0] =  0
tx_center_min[1][1][1] = 0
tx_center_max[1][1][1] =  0
dump params tx window
tx_win_center[0][0][0] = 0
tx_first_pass[0][0][0] =  0
tx_last_pass[0][0][0] =?0
tx_win_center[0][0][1] = 0
tx_first_pass[0][0][1] =  0
tx_last_pass[0][0][1] =?0
tx_win_center[0][0][2] = 0
tx_first_pass[0][0][2] =  0
tx_last_pass[0][0][2] =?0
tx_win_center[0][0][3] = 0
tx_first_pass[0][0][3] =  0
tx_last_pass[0][0][3] =?0
tx_win_center[0][0][4] = 0
tx_first_pass[0][0][4] =  0
tx_last_pass[0][0][4] =?0
tx_win_center[0][0][5] = 0
tx_first_pass[0][0][5] =  0
tx_last_pass[0][0][5] =?0
tx_win_center[0][0][6] = 0
tx_first_pass[0][0][6] =  0
tx_last_pass[0][0][6] =?0
tx_win_center[0][0][7] = 0
tx_first_pass[0][0][7] =  0
tx_last_pass[0][0][7] =?0
tx_win_center[0][0][8] = 0
tx_first_pass[0][0][8] =  0
tx_last_pass[0][0][8] =?0
tx_win_center[0][0][9] = 0
tx_first_pass[0][0][9] =  0
tx_last_pass[0][0][9] =?0
tx_win_center[0][0][10] = 0
tx_first_pass[0][0][10] =  0
tx_last_pass[0][0][10] =?0
tx_win_center[0][0][11] = 0
tx_first_pass[0][0][11] =  0
tx_last_pass[0][0][11] =?0
tx_win_center[0][0][12] = 0
tx_first_pass[0][0][12] =  0
tx_last_pass[0][0][12] =?0
tx_win_center[0][0][13] = 0
tx_first_pass[0][0][13] =  0
tx_last_pass[0][0][13] =?0
tx_win_center[0][0][14] = 0
tx_first_pass[0][0][14] =  0
tx_last_pass[0][0][14] =?0
tx_win_center[0][0][15] = 0
tx_first_pass[0][0][15] =  0
tx_last_pass[0][0][15] =?0
tx_win_center[0][1][0] = 0
tx_first_pass[0][1][0] =  0
tx_last_pass[0][1][0] =?0
tx_win_center[0][1][1] = 0
tx_first_pass[0][1][1] =  0
tx_last_pass[0][1][1] =?0
tx_win_center[0][1][2] = 0
tx_first_pass[0][1][2] =  0
tx_last_pass[0][1][2] =?0
tx_win_center[0][1][3] = 0
tx_first_pass[0][1][3] =  0
tx_last_pass[0][1][3] =?0
tx_win_center[0][1][4] = 0
tx_first_pass[0][1][4] =  0
tx_last_pass[0][1][4] =?0
tx_win_center[0][1][5] = 0
tx_first_pass[0][1][5] =  0
tx_last_pass[0][1][5] =?0
tx_win_center[0][1][6] = 0
tx_first_pass[0][1][6] =  0
tx_last_pass[0][1][6] =?0
tx_win_center[0][1][7] = 0
tx_first_pass[0][1][7] =  0
tx_last_pass[0][1][7] =?0
tx_win_center[0][1][8] = 0
tx_first_pass[0][1][8] =  0
tx_last_pass[0][1][8] =?0
tx_win_center[0][1][9] = 0
tx_first_pass[0][1][9] =  0
tx_last_pass[0][1][9] =?0
tx_win_center[0][1][10] = 0
tx_first_pass[0][1][10] =  0
tx_last_pass[0][1][10] =?0
tx_win_center[0][1][11] = 0
tx_first_pass[0][1][11] =  0
tx_last_pass[0][1][11] =?0
tx_win_center[0][1][12] = 0
tx_first_pass[0][1][12] =  0
tx_last_pass[0][1][12] =?0
tx_win_center[0][1][13] = 0
tx_first_pass[0][1][13] =  0
tx_last_pass[0][1][13] =?0
tx_win_center[0][1][14] = 0
tx_first_pass[0][1][14] =  0
tx_last_pass[0][1][14] =?0
tx_win_center[0][1][15] = 0
tx_first_pass[0][1][15] =  0
tx_last_pass[0][1][15] =?0
tx_win_center[1][0][0] = 0
tx_first_pass[1][0][0] =  0
tx_last_pass[1][0][0] =?0
tx_win_center[1][0][1] = 0
tx_first_pass[1][0][1] =  0
tx_last_pass[1][0][1] =?0
tx_win_center[1][0][2] = 0
tx_first_pass[1][0][2] =  0
tx_last_pass[1][0][2] =?0
tx_win_center[1][0][3] = 0
tx_first_pass[1][0][3] =  0
tx_last_pass[1][0][3] =?0
tx_win_center[1][0][4] = 0
tx_first_pass[1][0][4] =  0
tx_last_pass[1][0][4] =?0
tx_win_center[1][0][5] = 0
tx_first_pass[1][0][5] =  0
tx_last_pass[1][0][5] =?0
tx_win_center[1][0][6] = 0
tx_first_pass[1][0][6] =  0
tx_last_pass[1][0][6] =?0
tx_win_center[1][0][7] = 0
tx_first_pass[1][0][7] =  0
tx_last_pass[1][0][7] =?0
tx_win_center[1][0][8] = 0
tx_first_pass[1][0][8] =  0
tx_last_pass[1][0][8] =?0
tx_win_center[1][0][9] = 0
tx_first_pass[1][0][9] =  0
tx_last_pass[1][0][9] =?0
tx_win_center[1][0][10] = 0
tx_first_pass[1][0][10] =  0
tx_last_pass[1][0][10] =?0
tx_win_center[1][0][11] = 0
tx_first_pass[1][0][11] =  0
tx_last_pass[1][0][11] =?0
tx_win_center[1][0][12] = 0
tx_first_pass[1][0][12] =  0
tx_last_pass[1][0][12] =?0
tx_win_center[1][0][13] = 0
tx_first_pass[1][0][13] =  0
tx_last_pass[1][0][13] =?0
tx_win_center[1][0][14] = 0
tx_first_pass[1][0][14] =  0
tx_last_pass[1][0][14] =?0
tx_win_center[1][0][15] = 0
tx_first_pass[1][0][15] =  0
tx_last_pass[1][0][15] =?0
tx_win_center[1][1][0] = 0
tx_first_pass[1][1][0] =  0
tx_last_pass[1][1][0] =?0
tx_win_center[1][1][1] = 0
tx_first_pass[1][1][1] =  0
tx_last_pass[1][1][1] =?0
tx_win_center[1][1][2] = 0
tx_first_pass[1][1][2] =  0
tx_last_pass[1][1][2] =?0
tx_win_center[1][1][3] = 0
tx_first_pass[1][1][3] =  0
tx_last_pass[1][1][3] =?0
tx_win_center[1][1][4] = 0
tx_first_pass[1][1][4] =  0
tx_last_pass[1][1][4] =?0
tx_win_center[1][1][5] = 0
tx_first_pass[1][1][5] =  0
tx_last_pass[1][1][5] =?0
tx_win_center[1][1][6] = 0
tx_first_pass[1][1][6] =  0
tx_last_pass[1][1][6] =?0
tx_win_center[1][1][7] = 0
tx_first_pass[1][1][7] =  0
tx_last_pass[1][1][7] =?0
tx_win_center[1][1][8] = 0
tx_first_pass[1][1][8] =  0
tx_last_pass[1][1][8] =?0
tx_win_center[1][1][9] = 0
tx_first_pass[1][1][9] =  0
tx_last_pass[1][1][9] =?0
tx_win_center[1][1][10] = 0
tx_first_pass[1][1][10] =  0
tx_last_pass[1][1][10] =?0
tx_win_center[1][1][11] = 0
tx_first_pass[1][1][11] =  0
tx_last_pass[1][1][11] =?0
tx_win_center[1][1][12] = 0
tx_first_pass[1][1][12] =  0
tx_last_pass[1][1][12] =?0
tx_win_center[1][1][13] = 0
tx_first_pass[1][1][13] =  0
tx_last_pass[1][1][13] =?0
tx_win_center[1][1][14] = 0
tx_first_pass[1][1][14] =  0
tx_last_pass[1][1][14] =?0
tx_win_center[1][1][15] = 0
tx_first_pass[1][1][15] =  0
tx_last_pass[1][1][15] =?0
dump params rx window
rx_firspass[0][0][0] = 0
rx_lastpass[0][0][0] =  0
rx_firspass[0][0][1] = 0
rx_lastpass[0][0][1] =  0
rx_firspass[0][0][2] = 0
rx_lastpass[0][0][2] =  0
rx_firspass[0][0][3] = 0
rx_lastpass[0][0][3] =  0
rx_firspass[0][0][4] = 0
rx_lastpass[0][0][4] =  0
rx_firspass[0][0][5] = 0
rx_lastpass[0][0][5] =  0
rx_firspass[0][0][6] = 0
rx_lastpass[0][0][6] =  0
rx_firspass[0][0][7] = 0
rx_lastpass[0][0][7] =  0
rx_firspass[0][0][8] = 0
rx_lastpass[0][0][8] =  0
rx_firspass[0][0][9] = 0
rx_lastpass[0][0][9] =  0
rx_firspass[0][0][10] = 0
rx_lastpass[0][0][10] =  0
rx_firspass[0][0][11] = 0
rx_lastpass[0][0][11] =  0
rx_firspass[0][0][12] = 0
rx_lastpass[0][0][12] =  0
rx_firspass[0][0][13] = 0
rx_lastpass[0][0][13] =  0
rx_firspass[0][0][14] = 0
rx_lastpass[0][0][14] =  0
rx_firspass[0][0][15] = 0
rx_lastpass[0][0][15] =  0
rx_firspass[0][1][0] = 0
rx_lastpass[0][1][0] =  0
rx_firspass[0][1][1] = 0
rx_lastpass[0][1][1] =  0
rx_firspass[0][1][2] = 0
rx_lastpass[0][1][2] =  0
rx_firspass[0][1][3] = 0
rx_lastpass[0][1][3] =  0
rx_firspass[0][1][4] = 0
rx_lastpass[0][1][4] =  0
rx_firspass[0][1][5] = 0
rx_lastpass[0][1][5] =  0
rx_firspass[0][1][6] = 0
rx_lastpass[0][1][6] =  0
rx_firspass[0][1][7] = 0
rx_lastpass[0][1][7] =  0
rx_firspass[0][1][8] = 0
rx_lastpass[0][1][8] =  0
rx_firspass[0][1][9] = 0
rx_lastpass[0][1][9] =  0
rx_firspass[0][1][10] = 0
rx_lastpass[0][1][10] =  0
rx_firspass[0][1][11] = 0
rx_lastpass[0][1][11] =  0
rx_firspass[0][1][12] = 0
rx_lastpass[0][1][12] =  0
rx_firspass[0][1][13] = 0
rx_lastpass[0][1][13] =  0
rx_firspass[0][1][14] = 0
rx_lastpass[0][1][14] =  0
rx_firspass[0][1][15] = 0
rx_lastpass[0][1][15] =  0
rx_firspass[1][0][0] = 0
rx_lastpass[1][0][0] =  0
rx_firspass[1][0][1] = 0
rx_lastpass[1][0][1] =  0
rx_firspass[1][0][2] = 0
rx_lastpass[1][0][2] =  0
rx_firspass[1][0][3] = 0
rx_lastpass[1][0][3] =  0
rx_firspass[1][0][4] = 0
rx_lastpass[1][0][4] =  0
rx_firspass[1][0][5] = 0
rx_lastpass[1][0][5] =  0
rx_firspass[1][0][6] = 0
rx_lastpass[1][0][6] =  0
rx_firspass[1][0][7] = 0
rx_lastpass[1][0][7] =  0
rx_firspass[1][0][8] = 0
rx_lastpass[1][0][8] =  0
rx_firspass[1][0][9] = 0
rx_lastpass[1][0][9] =  0
rx_firspass[1][0][10] = 0
rx_lastpass[1][0][10] =  0
rx_firspass[1][0][11] = 0
rx_lastpass[1][0][11] =  0
rx_firspass[1][0][12] = 0
rx_lastpass[1][0][12] =  0
rx_firspass[1][0][13] = 0
rx_lastpass[1][0][13] =  0
rx_firspass[1][0][14] = 0
rx_lastpass[1][0][14] =  0
rx_firspass[1][0][15] = 0
rx_lastpass[1][0][15] =  0
rx_firspass[1][1][0] = 0
rx_lastpass[1][1][0] =  0
rx_firspass[1][1][1] = 0
rx_lastpass[1][1][1] =  0
rx_firspass[1][1][2] = 0
rx_lastpass[1][1][2] =  0
rx_firspass[1][1][3] = 0
rx_lastpass[1][1][3] =  0
rx_firspass[1][1][4] = 0
rx_lastpass[1][1][4] =  0
rx_firspass[1][1][5] = 0
rx_lastpass[1][1][5] =  0
rx_firspass[1][1][6] = 0
rx_lastpass[1][1][6] =  0
rx_firspass[1][1][7] = 0
rx_lastpass[1][1][7] =  0
rx_firspass[1][1][8] = 0
rx_lastpass[1][1][8] =  0
rx_firspass[1][1][9] = 0
rx_lastpass[1][1][9] =  0
rx_firspass[1][1][10] = 0
rx_lastpass[1][1][10] =  0
rx_firspass[1][1][11] = 0
rx_lastpass[1][1][11] =  0
rx_firspass[1][1][12] = 0
rx_lastpass[1][1][12] =  0
rx_firspass[1][1][13] = 0
rx_lastpass[1][1][13] =  0
rx_firspass[1][1][14] = 0
rx_lastpass[1][1][14] =  0
rx_firspass[1][1][15] = 0
rx_lastpass[1][1][15] =  0
dump params clk_delay
clk_delay[0] = 0
clk_delay[1] = 0
dump params dqs_delay
dqs_delay[0][0] = 0
dqs_delay[0][1] = 0
dqs_delay[1][0] = 0
dqs_delay[1][1] = 0
dump params delay_cell_unit = 762
mt_set_emi_preloader end
[mt_mem_init] dram size: 0x100000000, rank number: 2
[complex_mem_test] start addr:0x40000000, len:20480
[mt_mem_init] preloader addr:0x40000000 complex R/W mem test pass : 0
[complex_mem_test] start addr:0x80000000, len:20480
[mt_mem_init] preloader addr:0x80000000 complex R/W mem test pass : 0
[complex_mem_test] start addr:0xc0000000, len:20480
[mt_mem_init] preloader addr:0xc0000000 complex R/W mem test pass : 0
[complex_mem_test] start addr:0x56000000, len:8192
[MEM] 1st complex R/W mem test pass (start addr:0x56000000)
ddr_geometry:1
[complex_mem_test] start addr:0x80000000, len:8192
[MEM] 2nd complex R/W mem test pass (start addr:0x80000000, 0x0 @Rank1)
dram_init: dram init end (result: 0)
Successfully loaded DRAM blobs and ran DRAM calibration
Mapping address range [0000000040000000:0000000140000000) as     cacheable | read-write | non-secure | normal
CBMEM:
IMD: root @ 00000000fffff000 254 entries.
IMD: root @ 00000000ffffec00 62 entries.
VBOOT: copying vboot_working_data (256 bytes) to CBMEM...
out: cmd=0xa4: 03 6c a4 00 00 00 0c 00 00 01 00 00 50 7f 11 00 00 00 00 00
in-header: 03 a1 00 00 08 00 00 00
in-data: 84 60 60 10 00 00 00 00
Chrome EC: clear events_b mask to 0x0000000020004000
out: cmd=0xa4: 03 ea a4 00 00 00 0c 00 02 01 00 00 00 40 00 20 00 00 00 00
in-header: 03 fd 00 00 00 00 00 00
in-data:
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 10d40 size d563
read SPI 0x31d94 0xd547: 16640 us, 3281 KB/s, 26.248 Mbps
Accumulated console time in romstage 12782 ms
coreboot-v1.9308_26_0.0.22-10565-g8487d48179 Sun Jan 30 03:25:20 UTC 2022 ramstage starting (log level: 8)...
ARM64: Exception handlers installed.
ARM64: Testing exception
ARM64: Done test exception
FMAP: area RO_VPD found @ 3f8000 (32768 bytes)
Manufacturer: ef
SF: Detected W25Q64DW with sector size 0x1000, total 0x800000
WARNING: RO_VPD is uninitialized or empty.
FMAP: area RW_VPD found @ 550000 (16384 bytes)
FMAP: area RW_VPD found @ 550000 (16384 bytes)
read SPI 0x550600 0x3a00: 4532 us, 3276 KB/s, 26.208 Mbps
BS: BS_PRE_DEVICE times (ms): entry 0 run 0 exit 0
BS: BS_DEV_INIT_CHIPS times (ms): entry 0 run 0 exit 0
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
CPU: 00: enabled 1
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
CPU: 00: enabled 1
Root Device scanning...
root_dev_scan_bus for Root Device
CPU_CLUSTER: 0 enabled
root_dev_scan_bus for Root Device done
scan_bus: scanning of bus Root Device took 10689 usecs
done
BS: BS_DEV_ENUMERATE times (ms): entry 0 run 0 exit 0
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU: 00 missing read_resources
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 CPU: 00
CPU_CLUSTER: 0 resource base 40000000 size 100000000 align 0 gran 0 limit 0 flags e0004200 index 0
CPU: 00
Setting resources...
Root Device assign_resources, bus 0 link: 0
CPU_CLUSTER: 0 missing set_resources
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 CPU: 00
CPU_CLUSTER: 0 resource base 40000000 size 100000000 align 0 gran 0 limit 0 flags e0004200 index 0
CPU: 00
Done allocating resources.
BS: BS_DEV_RESOURCES times (ms): entry 0 run 0 exit 0
Enabling resources...
done.
BS: BS_DEV_ENABLE times (ms): entry 0 run 0 exit 0
Initializing devices...
Root Device init ...
mainboard_init: Starting display init.
ADC[4]: Raw value=76494 ID=0
anx7625_power_on_init: Init interface.
anx7625_disable_pd_protocol: Disabled PD feature.
anx7625_power_on_init: Firmware: ver 0x13, rev 0x0.
anx7625_start_dp_work: Secure OCM version=00
anx7625_hpd_change_detect: HPD received 0x7e:0x45=0x91
sp_tx_get_edid_block: EDID Block = 1
Extracted contents:
header:          00 ff ff ff ff ff ff 00
serial number:   06 af 5c 14 00 00 00 00 00 1a
version:         01 04
basic params:    95 1a 0e 78 02
chroma info:     99 85 95 55 56 92 28 22 50 54
established:     00 00 00
standard:        01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01
descriptor 1:    ce 1d 56 ea 50 00 1a 30 30 20 46 00 00 90 10 00 00 18
descriptor 2:    00 00 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 20
descriptor 3:    00 00 00 fe 00 41 55 4f 0a 20 20 20 20 20 20 20 20 20
descriptor 4:    00 00 00 fe 00 42 31 31 36 58 41 42 30 31 2e 34 20 0a
extensions:      00
checksum:        ae
Manufacturer: AUO Model 145c Serial Number 0
Made week 0 of 2016
EDID version: 1.4
Digital display
6 bits per primary color channel
DisplayPort interface
Maximum image size: 26 cm x 14 cm
Gamma: 220%
Check DPMS levels
Supported color formats: RGB 4:4:4
First detailed timing is preferred timing
Established timings supported:
Standard timings supported:
Detailed timings
Hex of detail: ce1d56ea50001a3030204600009010000018
Detailed mode (IN HEX): Clock 76300 KHz, 100 mm x 90 mm
0556 0586 05a6 0640 hborder 0
0300 0304 030a 031a vborder 0
-hsync -vsync
Did detailed timing
Hex of detail: 0000000f0000000000000000000000000020
Manufacturer-specified data, tag 15
Hex of detail: 000000fe0041554f0a202020202020202020
ASCII string: AUO
Hex of detail: 000000fe004231313658414230312e34200a
ASCII string: B116XAB01.4
Checksum
Checksum: 0xae (valid)
get_active_panel: Found ID 1: 'AUO B116XAB01.4 ' 1366x768@0Hz
DSI data_rate: 457800000 bps
anx7625_parse_edid: set default k value to 0x3d for panel
anx7625_parse_edid: pixelclock(76300).
hactive(1366), hsync(32), hfp(48), hbp(154)
vactive(768), vsync(6), vfp(4), vbp(16)
anx7625_dsi_config: config dsi.
anx7625_dsi_video_config: compute M(12500992), N(552960), divider(8).
anx7625_dsi_config: success to config DSI
anx7625_dp_start: MIPI phy setup OK.
[SSUSB] Setting up USB HOST controller...
[SSUSB] u3phy_ports_enable u2p:1, u3p:0
[SSUSB] phy power-on done.
out: cmd=0xf: 03 da 0f 00 00 00 04 00 10 00 00 00
in-header: 03 fc 01 00 00 00 00 00
in-data:
handle_proto3_response: EC response with error code: 1
SPM: pcm index = 1
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'pcm_allinone_lp4_3200.bin'
CBFS: Found @ offset 1e7c0 size 1026
read SPI 0x3f808 0x1026: 1271 us, 3252 KB/s, 26.016 Mbps
SPM: binary array size = 2988
SPM: version = pcm_allinone_v1.17.2_20180829
SPM binary loaded in 32 msecs
spm_kick_im_to_fetch: ptr = 000000004021eec2
spm_kick_im_to_fetch: len = 2988
SPM: spm_kick_pcm_to_run
SPM: spm_kick_pcm_to_run done
SPM: spm_init done in 52 msecs
Root Device init finished in 494989 usecs
CPU_CLUSTER: 0 init ...
Mapping address range [0000000000200000:0000000000280000) as     cacheable | read-write |     secure | device
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'sspm.bin'
CBFS: Found @ offset 208c0 size 41cb
read SPI 0x418f8 0x41cb: 5141 us, 3276 KB/s, 26.208 Mbps
CPU_CLUSTER: 0 init finished in 42799 usecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
CPU: 00: enabled 1
BS: BS_DEV_INIT times (ms): entry 0 run 224 exit 0
FMAP: area RW_ELOG found @ 558000 (4096 bytes)
ELOG: NV offset 0x558000 size 0x1000
read SPI 0x558000 0x1000: 1259 us, 3253 KB/s, 26.024 Mbps
ELOG: area is 4096 bytes, full threshold 3842, shrink size 1024
ELOG: Event(17) added with size 13 at 2024-06-11 06:36:51 UTC
out: cmd=0x121: 03 db 21 01 00 00 00 00
in-header: 03 85 00 00 2c 00 00 00
in-data: dc 47 00 00 00 00 00 00 02 10 00 00 06 80 00 00 7f f8 00 00 08 00 00 00 75 34 04 00 06 80 00 00 3e 31 08 00 06 80 00 00 86 0e 4e 00
out: cmd=0xd: 03 f0 0d 00 00 00 00 00
in-header: 03 19 00 00 08 00 00 00
in-data: a2 e0 47 00 13 00 00 00
Chrome EC: UHEPI supported
out: cmd=0xa4: 03 54 a4 00 00 00 0c 00 00 01 00 00 f8 ff 01 00 00 00 00 00
in-header: 03 e1 00 00 08 00 00 00
in-data: 84 20 60 10 00 00 00 00
FMAP: area RW_NVRAM found @ 554000 (8192 bytes)
out: cmd=0xa4: 03 c9 a4 00 00 00 0c 00 00 01 00 00 00 20 23 40 00 00 00 00
in-header: 03 e1 00 00 08 00 00 00
in-data: 84 20 60 10 00 00 00 00
ELOG: Event(A1) added with size 10 at 2024-06-11 06:36:51 UTC
elog_add_boot_reason: Logged recovery mode boot (Dev-switch on), reason: 0x02
ELOG: Event(A0) added with size 9 at 2024-06-11 06:36:52 UTC
elog_add_boot_reason: Logged dev mode boot
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE times (ms): entry 2 run 0 exit 0
BS: BS_OS_RESUME_CHECK times (ms): entry 0 run 0 exit 0
ELOG: Event(91) added with size 10 at 2024-06-11 06:36:52 UTC
Writing coreboot table at 0xffeda000
0. 0000000000114000-000000000011efff: RAMSTAGE
1. 0000000040000000-000000004023cfff: RAMSTAGE
2. 000000004023d000-00000000545fffff: RAM
3. 0000000054600000-000000005465ffff: BL31
4. 0000000054660000-00000000ffed9fff: RAM
5. 00000000ffeda000-00000000ffffffff: CONFIGURATION TABLES
6. 0000000100000000-000000013fffffff: RAM
Passing 5 GPIOs to payload:
NAME |       PORT | POLARITY |     VALUE
write protect | 0x00000096 |      low |      high
EC in RW | 0x000000b1 |     high | undefined
EC interrupt | 0x00000097 |      low | undefined
TPM interrupt | 0x00000099 |     high | undefined
speaker enable | 0x000000af |     high | undefined
out: cmd=0x6: 03 f7 06 00 00 00 00 00
in-header: 03 f7 00 00 02 00 00 00
in-data: 04 00
Board ID: 4
ADC[3]: Raw value=1034629 ID=8
RAM code: 8
SKU ID: 16
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
Wrote coreboot table at: 00000000ffeda000, 0x394 bytes, checksum cad9
coreboot table: 940 bytes.
IMD ROOT    0. 00000000fffff000 00001000
IMD SMALL   1. 00000000ffffe000 00001000
CONSOLE     2. 00000000fffde000 00020000
FMAP        3. 00000000fffdd000 0000047c
TIME STAMP  4. 00000000fffdc000 00000910
RAMOOPS     5. 00000000ffedc000 00100000
COREBOOT    6. 00000000ffeda000 00002000
IMD small region:
IMD ROOT    0. 00000000ffffec00 00000400
VBOOT WORK  1. 00000000ffffeb00 00000100
EC HOSTEVENT 2. 00000000ffffeae0 00000008
VPD         3. 00000000ffffea60 0000006c
BS: BS_WRITE_TABLES times (ms): entry 0 run 0 exit 0
out: cmd=0xa4: 03 95 a4 00 00 00 0c 00 00 01 00 00 24 32 21 40 00 00 00 00
in-header: 03 e1 00 00 08 00 00 00
in-data: 84 20 60 10 00 00 00 00
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset dc040 size 439a0
read SPI 0xfd078 0x439a0: 84379 us, 3281 KB/s, 26.248 Mbps
Checking segment from ROM address 0x0000000040003a00
Checking segment from ROM address 0x0000000040003a1c
Loading segment from ROM address 0x0000000040003a00
code (compression=0)
New segment dstaddr 0x0000000080000000 memsize 0x11994a0 srcaddr 0x0000000040003a38 filesize 0x43968
Loading Segment: addr: 0x0000000080000000 memsz: 0x00000000011994a0 filesz: 0x0000000000043968
it's not compressed!
[ 0x80000000, 80043968, 0x811994a0) <- 40003a38
Clearing Segment: addr: 0x0000000080043968 memsz: 0x0000000001155b38
Loading segment from ROM address 0x0000000040003a1c
Entry Point 0x0000000080000000
Loaded segments
BS: BS_PAYLOAD_LOAD times (ms): entry 0 run 92 exit 0
Jumping to boot code at 0000000080000000(00000000ffeda000)
CPU0: stack: 0000000000114000 - 0000000000118000, lowest used address 0000000000117540, stack used: 2752 bytes
FMAP: area COREBOOT found @ 21000 (4014080 bytes)
CBFS @ 21000 size 3d4000
CBFS: 'Master Header Locator' located CBFS at [21000:3f5000)
CBFS: Locating 'fallback/bl31'
CBFS: Found @ offset 36dc0 size 5820
read SPI 0x57de8 0x5820: 6880 us, 3279 KB/s, 26.232 Mbps
Checking segment from ROM address 0x0000000040003a00
Checking segment from ROM address 0x0000000040003a1c
Loading segment from ROM address 0x0000000040003a00
code (compression=1)
New segment dstaddr 0x0000000054600000 memsize 0x29000 srcaddr 0x0000000040003a38 filesize 0x57e8
Loading Segment: addr: 0x0000000054600000 memsz: 0x0000000000029000 filesz: 0x00000000000057e8
using LZMA
[ 0x54600000, 5460f420, 0x54629000) <- 40003a38
Clearing Segment: addr: 0x000000005460f420 memsz: 0x0000000000019be0
Loading segment from ROM address 0x0000000040003a1c
Entry Point 0x0000000054601000
Loaded segments
NOTICE:  MT8183 bl31_setup
NOTICE:  BL31: v2.1(debug):v2.1-806-g3addeb68c
NOTICE:  BL31: Built : Sun Jan 30 03:25:20 UTC 2022
INFO:    [DEVAPC] dump DEVAPC registers:
INFO:    [DEVAPC] (INFRA)D0_APC_0 = 0x0, (INFRA)D1_APC_0 = 0xfcfffffc, (INFRA)D2_APC_0 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_1 = 0x0, (INFRA)D1_APC_1 = 0xffffffff, (INFRA)D2_APC_1 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_2 = 0x0, (INFRA)D1_APC_2 = 0xffffffff, (INFRA)D2_APC_2 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_3 = 0x0, (INFRA)D1_APC_3 = 0xffffffff, (INFRA)D2_APC_3 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_4 = 0x80000000, (INFRA)D1_APC_4 = 0xffffffff, (INFRA)D2_APC_4 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_5 = 0x2aaa, (INFRA)D1_APC_5 = 0xfcff3fff, (INFRA)D2_APC_5 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_6 = 0x0, (INFRA)D1_APC_6 = 0xffffffff, (INFRA)D2_APC_6 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_7 = 0x0, (INFRA)D1_APC_7 = 0xffffffff, (INFRA)D2_APC_7 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_8 = 0x0, (INFRA)D1_APC_8 = 0xffffffff, (INFRA)D2_APC_8 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_9 = 0x0, (INFRA)D1_APC_9 = 0xffffffff, (INFRA)D2_APC_9 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_10 = 0x0, (INFRA)D1_APC_10 = 0xffffffff, (INFRA)D2_APC_10 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_11 = 0x0, (INFRA)D1_APC_11 = 0xffffffff, (INFRA)D2_APC_11 = 0x0
INFO:    [DEVAPC] (INFRA)D0_APC_12 = 0x0, (INFRA)D1_APC_12 = 0xff, (INFRA)D2_APC_12 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_0 = 0x0, (MM)D1_APC_0 = 0xffc000ff, (MM)D2_APC_0 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_1 = 0x0, (MM)D1_APC_1 = 0x3fffffff, (MM)D2_APC_1 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_2 = 0x0, (MM)D1_APC_2 = 0xcffff33c, (MM)D2_APC_2 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_3 = 0x0, (MM)D1_APC_3 = 0x3ccfc0ff, (MM)D2_APC_3 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_4 = 0x0, (MM)D1_APC_4 = 0xffff0000, (MM)D2_APC_4 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_5 = 0x0, (MM)D1_APC_5 = 0xffffffff, (MM)D2_APC_5 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_6 = 0x0, (MM)D1_APC_6 = 0xffffffff, (MM)D2_APC_6 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_7 = 0x0, (MM)D1_APC_7 = 0xffffffff, (MM)D2_APC_7 = 0x0
INFO:    [DEVAPC] (MM)D0_APC_8 = 0x0, (MM)D1_APC_8 = 0x3ffffff, (MM)D2_APC_8 = 0x0
INFO:    [DEVAPC] MAS_DOM_0 = 0x1
INFO:    [DEVAPC] MAS_DOM_1 = 0x200
INFO:    [DEVAPC] MAS_DOM_2 = 0x0
INFO:    [DEVAPC] MAS_DOM_3 = 0x2000
INFO:    [DEVAPC] MAS_SEC_0 = 0x8000000
INFO:    [DEVAPC]  (INFRA)MAS_DOMAIN_REMAP_0 = 0x88, (INFRA)MAS_DOMAIN_REMAP_1 = 0x0
INFO:    [DEVAPC]  (MM)MAS_DOMAIN_REMAP_0 = 0x24
WARNING: region 0:
WARNING: ?apc:0x168, sa:0x0, ea:0xfff
WARNING: region 1:
WARNING: ?apc:0x140, sa:0x1000, ea:0x128f
WARNING: region 2:
WARNING: ?apc:0x168, sa:0x1290, ea:0x1fff
WARNING: region 3:
WARNING: ?apc:0x168, sa:0x2000, ea:0xbfff
WARNING: region 4:
WARNING: ?apc:0x168, sa:0xc000, ea:0x1ffff
WARNING: region 5:
WARNING: ?apc:0x0, sa:0x0, ea:0x0
WARNING: region 6:
WARNING: ?apc:0x0, sa:0x0, ea:0x0
WARNING: region 7:
WARNING: ?apc:0x0, sa:0x0, ea:0x0
INFO:    GICv3 without legacy support detected. ARM GICv3 driver initialized in EL3
INFO:    SPM: enable SPMC mode
NOTICE:  spm_boot_init() start
NOTICE:  spm_boot_init() end
INFO:    BL31: Initializing runtime services
INFO:    BL31: cortex_a53: CPU workaround for 855873 was applied
INFO:    BL31: Preparing for EL3 exit to normal world
INFO:    Entry point address = 0x80000000
INFO:    SPSR = 0x8
Starting depthcharge on Juniper...
vboot_handoff: creating legacy vboot_handoff structure
ec_init(0): CrosEC protocol v3 supported (544, 544)
Wipe memory regions:
[0x00000040000000, 0x00000054600000)
[0x00000054660000, 0x00000080000000)
[0x000000811994a0, 0x000000ffeda000)
[0x00000100000000, 0x00000140000000)
Initializing XHCI USB controller at 0x11200000.
[firmware-jacuzzi-12573.B-collabora] Jun  8 2022 08:18:54
jacuzzi: tftpboot 192.168.201.1 14282427/tftp-deploy-irvtw7gi/kernel/image.itb 14282427/tftp-deploy-irvtw7gi/kernel/cmdline
tftpboot 192.168.201.1 14282427/tftp-deploy-irvtw7gi/kernel/image.itp-deploy-irvtw7gi/kernel/cmdline
Waiting for link
R8152: Initializing
Version 9 (ocp_data = 6010)
R8152: Done initializing
Adding net device
done.
MAC: 00:e0:4c:71:a7:1f
Sending DHCP discover... done.
Waiting for reply... done.
Sending DHCP request... done.
Waiting for reply... done.
My ip is 192.168.201.23
The DHCP server ip is 192.168.201.1
TFTP server IP predefined by user: 192.168.201.1
Bootfile predefined by user: 14282427/tftp-deploy-irvtw7gi/kernel/image.itb
Sending tftp read request... done.
Waiting for the transfer...
00000000 ################################################################
00080000 ################################################################
00100000 ################################################################
00180000 ################################################################
00200000 ################################################################
00280000 ################################################################
00300000 ################################################################
00380000 ################################################################
00400000 ################################################################
00480000 ################################################################
00500000 ################################################################
00580000 ################################################################
00600000 ################################################################
00680000 ################################################################
00700000 ################################################################
00780000 ################################################################
00800000 ################################################################
00880000 ################################################################
00900000 ################################################################
00980000 ################################################################
00a00000 ################################################################
00a80000 ################################################################
00b00000 ################################################################
00b80000 ################################################################
00c00000 ################################################################
00c80000 ################################################################
00d00000 ################################################################
00d80000 ################################################################
00e00000 ################################################################
00e80000 ################################################################
00f00000 ################################################################
00f80000 ################################################################
01000000 ################################################################
01080000 ################################################################
01100000 ################################################################
01180000 ################################################################
01200000 ################################################################
01280000 ################################################################
01300000 ################################################################
01380000 ################################################################
01400000 ################################################################
01480000 ################################################################
01500000 ###################################################### done.
The bootfile was 22461294 bytes long.
Sending tftp read request... done.
Waiting for the transfer...
00000000 # done.
Command line loaded dynamically from TFTP file: 14282427/tftp-deploy-irvtw7gi/kernel/cmdline
The command line is: earlyprintk=ttyS0,115200n8 console=tty1  console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1
Loading FIT.
Image ramdisk-1 has 12982430 bytes.
Image fdt-1 has 60440 bytes.
Image kernel-1 has 9416376 bytes.
Compat preference: google,juniper-rev4-sku16 google,juniper-sku16 google,juniper-rev4 google,juniper
Config conf-1 (default), kernel kernel-1, fdt fdt-1, ramdisk ramdisk-1, compat google,juniper-sku16 (match) google,juniper mediatek,mt8183
Choosing best match conf-1 for compat google,juniper-sku16.
Connected to device vid:did:rid of 1ae0:0028:00
tpm_get_response: command 0x17b, return code 0x0
tpm_cleanup: add release locality here.
Shutting down all USB controllers.
Removing current net device
Exiting depthcharge with code 4 at timestamp: 29103473
LZMA decompressing kernel-1 to 0x80193568
LZMA decompressing kernel-1 to 0x40000000
jumping to kernel
[    0.000000] Booting Linux on physical CPU 0x0000000000 [0x410fd034]
[    0.000000] Linux version 6.10.0-rc3-next-20240611 (kernelci@kci-6667ecbf3f57810c99cb4f30-kbuild-gcc-10-arm64-chro-7pxhqwzch) (aarch64-linux-gnu-gcc (Debian 10.2.1-6) 10.2.1 20210110, GNU ld (GNU Binutils for Debian) 2.35.2) #1 SMP PREEMPT Tue Jun 11 06:30:11 UTC 2024
[    0.000000] KASLR enabled
[    0.000000] random: crng init done
[    0.000000] Machine model: Google juniper sku16 board
[    0.000000] Reserved memory: created DMA memory pool at 0x0000000050000000, size 41 MiB
[    0.000000] OF: reserved mem: initialized node memory@50000000, compatible id shared-dma-pool
[    0.000000] OF: reserved mem: 0x0000000050000000..0x00000000528fffff (41984 KiB) nomap non-reusable memory@50000000
[    0.000000] OF: reserved mem: 0x00000000ffedc000..0x00000000fffdbfff (1024 KiB) map non-reusable ramoops
[    0.000000] Zone ranges:
[    0.000000]   DMA      [mem 0x0000000040000000-0x00000000ffffffff]
[    0.000000]   DMA32    empty
[    0.000000]   Normal   [mem 0x0000000100000000-0x000000013fffffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000040000000-0x000000004fffffff]
[    0.000000]   node   0: [mem 0x0000000050000000-0x00000000528fffff]
[    0.000000]   node   0: [mem 0x0000000052900000-0x00000000545fffff]
[    0.000000]   node   0: [mem 0x0000000054700000-0x00000000ffdfffff]
[    0.000000]   node   0: [mem 0x0000000100000000-0x000000013fffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000013fffffff]
[    0.000000] On node 0, zone DMA: 256 pages in unavailable ranges
[    0.000000] On node 0, zone Normal: 512 pages in unavailable ranges
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.1 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] psci: SMC Calling Convention v1.1
[    0.000000] percpu: Embedded 33 pages/cpu s97064 r8192 d29912 u135168
[    0.000000] Detected VIPT I-cache on CPU0
[    0.000000] CPU features: detected: GIC system register CPU interface
[    0.000000] CPU features: kernel page table isolation forced ON by KASLR
[    0.000000] CPU features: detected: Kernel page table isolation (KPTI)
[    0.000000] CPU features: detected: ARM erratum 845719
[    0.000000] alternatives: applying boot alternatives
[    0.000000] Kernel command line: earlyprintk=ttyS0,115200n8 console=tty1  console=ttyS0,115200n8 root=/dev/ram0 ip=dhcp tftpserverip=192.168.201.1
[    0.000000] Unknown kernel command line parameters "earlyprintk=ttyS0,115200n8 ip=dhcp tftpserverip=192.168.201.1", will be passed to user space.
[    0.000000] Dentry cache hash table entries: 524288 (order: 10, 4194304 bytes, linear)
[    0.000000] Inode-cache hash table entries: 262144 (order: 9, 2097152 bytes, linear)
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 1047808
[    0.000000] mem auto-init: stack:off, heap alloc:on, heap free:off
[    0.000000] software IO TLB: area num 8.
[    0.000000] software IO TLB: mapped [mem 0x00000000fbe00000-0x00000000ffe00000] (64MB)
[    0.000000] Memory: 3945660K/4191232K available (12544K kernel code, 2948K rwdata, 17188K rodata, 6400K init, 667K bss, 245572K reserved, 0K cma-reserved)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=8, Nodes=1
[    0.000000] ftrace: allocating 53052 entries in 208 pages
[    0.000000] ftrace: allocated 208 pages with 3 groups
[    0.000000] trace event string verifier disabled
[    0.000000] rcu: Preemptible hierarchical RCU implementation.
[    0.000000] ?Trampoline variant of Tasks RCU enabled.
[    0.000000] ?Rude variant of Tasks RCU enabled.
[    0.000000] ?Tracing variant of Tasks RCU enabled.
[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 100 jiffies.
[    0.000000] RCU Tasks: Setting shift to 3 and lim to 1 rcu_task_cb_adjust=1.
[    0.000000] RCU Tasks Rude: Setting shift to 3 and lim to 1 rcu_task_cb_adjust=1.
[    0.000000] RCU Tasks Trace: Setting shift to 3 and lim to 1 rcu_task_cb_adjust=1.
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GICv3: GIC: Using split EOI/Deactivate mode
[    0.000000] GICv3: 640 SPIs implemented
[    0.000000] GICv3: 0 Extended SPIs implemented
[    0.000000] Root IRQ handler: gic_handle_irq
[    0.000000] GICv3: GICv3 features: 16 PPIs
[    0.000000] GICv3: CPU0: found redistributor 0 region 0:0x000000000c100000
[    0.000000] GICv3: GIC: PPI partition interrupt-partition-0[0] { /cpus/cpu@0[0] /cpus/cpu@1[1] /cpus/cpu@2[2] /cpus/cpu@3[3] }
[    0.000000] GICv3: GIC: PPI partition interrupt-partition-1[1] { /cpus/cpu@100[4] /cpus/cpu@101[5] /cpus/cpu@102[6] /cpus/cpu@103[7] }
[    0.000000] rcu: ?Offload RCU callbacks from CPUs: 0-7.
[    0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention.
[    0.000000] arch_timer: cp15 timer(s) running at 13.00MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x2ff89eacb, max_idle_ns: 440795202429 ns
[    0.000001] sched_clock: 56 bits at 13MHz, resolution 76ns, wraps every 4398046511101ns
[    0.000602] kfence: initialized - using 2097152 bytes for 255 objects at 0x(____ptrval____)-0x(____ptrval____)
[    0.000772] Console: colour dummy device 80x25
[    0.000785] printk: legacy console [tty1] enabled
[    0.001440] Calibrating delay loop (skipped), value calculated using timer frequency.. 26.00 BogoMIPS (lpj=13000)
[    0.001461] pid_max: default: 32768 minimum: 301
[    0.001563] LSM: initializing lsm=capability,landlock,yama,loadpin,safesetid,selinux,bpf
[    0.001609] landlock: Up and running.
[    0.001618] Yama: becoming mindful.
[    0.001637] LoadPin: ready to pin (currently enforcing)
[    0.001656] SELinux:  Initializing.
[    0.001748] LSM support for eBPF active
[    0.001887] Mount-cache hash table entries: 8192 (order: 4, 65536 bytes, linear)
[    0.001915] Mountpoint-cache hash table entries: 8192 (order: 4, 65536 bytes, linear)
[    0.004246] rcu: Hierarchical SRCU implementation.
[    0.004261] rcu: ?Max phase no-delay instances is 400.
[    0.005450] smp: Bringing up secondary CPUs ...
[    0.006205] Detected VIPT I-cache on CPU1
[    0.006272] GICv3: CPU1: found redistributor 1 region 0:0x000000000c120000
[    0.006317] CPU1: Booted secondary processor 0x0000000001 [0x410fd034]
[    0.007174] Detected VIPT I-cache on CPU2
[    0.007216] GICv3: CPU2: found redistributor 2 region 0:0x000000000c140000
[    0.007234] CPU2: Booted secondary processor 0x0000000002 [0x410fd034]
[    0.007966] Detected VIPT I-cache on CPU3
[    0.008004] GICv3: CPU3: found redistributor 3 region 0:0x000000000c160000
[    0.008020] CPU3: Booted secondary processor 0x0000000003 [0x410fd034]
[    0.008889] CPU features: detected: Spectre-v2
[    0.008903] CPU features: detected: Spectre-BHB
[    0.008909] CPU features: detected: ARM erratum 858921
[    0.008916] Detected VIPT I-cache on CPU4
[    0.008972] GICv3: CPU4: found redistributor 100 region 0:0x000000000c180000
[    0.008983] arch_timer: Enabling local workaround for ARM erratum 858921
[    0.008998] arch_timer: CPU4: Trapping CNTVCT access
[    0.009010] CPU4: Booted secondary processor 0x0000000100 [0x410fd092]
[    0.009774] Detected VIPT I-cache on CPU5
[    0.009825] GICv3: CPU5: found redistributor 101 region 0:0x000000000c1a0000
[    0.009835] arch_timer: Enabling local workaround for ARM erratum 858921
[    0.009845] arch_timer: CPU5: Trapping CNTVCT access
[    0.009854] CPU5: Booted secondary processor 0x0000000101 [0x410fd092]
[    0.010675] Detected VIPT I-cache on CPU6
[    0.010728] GICv3: CPU6: found redistributor 102 region 0:0x000000000c1c0000
[    0.010738] arch_timer: Enabling local workaround for ARM erratum 858921
[    0.010749] arch_timer: CPU6: Trapping CNTVCT access
[    0.010758] CPU6: Booted secondary processor 0x0000000102 [0x410fd092]
[    0.011575] Detected VIPT I-cache on CPU7
[    0.011629] GICv3: CPU7: found redistributor 103 region 0:0x000000000c1e0000
[    0.011639] arch_timer: Enabling local workaround for ARM erratum 858921
[    0.011649] arch_timer: CPU7: Trapping CNTVCT access
[    0.011658] CPU7: Booted secondary processor 0x0000000103 [0x410fd092]
[    0.011756] smp: Brought up 1 node, 8 CPUs
[    0.012000] SMP: Total of 8 processors activated.
[    0.012011] CPU: All CPU(s) started at EL2
[    0.012030] CPU features: detected: 32-bit EL0 Support
[    0.012040] CPU features: detected: 32-bit EL1 Support
[    0.012052] CPU features: detected: CRC32 instructions
[    0.012126] alternatives: applying system-wide alternatives
[    0.012578] CPU features: emulated: Privileged Access Never (PAN) using TTBR0_EL1 switching
[    0.014223] devtmpfs: initialized
[    0.025502] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 1911260446275000 ns
[    0.025558] futex hash table entries: 2048 (order: 5, 131072 bytes, linear)
[    0.025693] 2G module region forced by RANDOMIZE_MODULE_REGION_FULL
[    0.025708] 0 pages in range for non-PLT usage
[    0.025712] 514288 pages in range for PLT usage
[    0.025881] pinctrl core: initialized pinctrl subsystem
[    0.026773] NET: Registered PF_NETLINK/PF_ROUTE protocol family
[    0.028115] DMA: preallocated 512 KiB GFP_KERNEL pool for atomic allocations
[    0.028282] DMA: preallocated 512 KiB GFP_KERNEL|GFP_DMA pool for atomic allocations
[    0.028432] DMA: preallocated 512 KiB GFP_KERNEL|GFP_DMA32 pool for atomic allocations
[    0.028476] audit: initializing netlink subsys (disabled)
[    0.028598] audit: type=2000 audit(0.028:1): state=initialized audit_enabled=0 res=1
[    0.029438] thermal_sys: Registered thermal governor 'step_wise'
[    0.029443] thermal_sys: Registered thermal governor 'user_space'
[    0.029457] thermal_sys: Registered thermal governor 'power_allocator'
[    0.029505] cpuidle: using governor ladder
[    0.029545] cpuidle: using governor menu
[    0.029604] NET: Registered PF_QIPCRTR protocol family
[    0.029809] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.029971] ASID allocator initialised with 32768 entries
[    0.035843] pstore: Using crash dump compression: deflate
[    0.035862] printk: legacy console [ramoops-1] enabled
[    0.036470] pstore: Registered ramoops as persistent store backend
[    0.036486] ramoops: using 0x100000@0xffedc000, ecc: 0
[    0.060566] platform 14014000.dsi: Fixed dependency cycle(s) with /soc/i2c@11008000/anx7625@58
[    0.068029] cryptd: max_cpu_qlen set to 1000
[    0.068893] iommu: Default domain type: Translated
[    0.068915] iommu: DMA domain TLB invalidation policy: strict mode
[    0.071311] SCSI subsystem initialized
[    0.071517] usbcore: registered new interface driver usbfs
[    0.071558] usbcore: registered new interface driver hub
[    0.071605] usbcore: registered new device driver usb
[    0.071693] mc: Linux media interface: v0.10
[    0.071744] videodev: Linux video capture interface: v2.00
[    0.073492] Advanced Linux Sound Architecture Driver Initialized.
[    0.075511] vgaarb: loaded
[    0.075833] clocksource: Switched to clocksource arch_sys_counter
[    0.076243] VFS: Disk quotas dquot_6.6.0
[    0.076311] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    0.083674] NET: Registered PF_INET protocol family
[    0.083952] IP idents hash table entries: 65536 (order: 7, 524288 bytes, linear)
[    0.087285] tcp_listen_portaddr_hash hash table entries: 2048 (order: 4, 65536 bytes, linear)
[    0.087375] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear)
[    0.087433] TCP established hash table entries: 32768 (order: 6, 262144 bytes, linear)
[    0.087840] TCP bind hash table entries: 32768 (order: 9, 2097152 bytes, linear)
[    0.088492] TCP: Hash tables configured (established 32768 bind 32768)
[    0.088707] UDP hash table entries: 2048 (order: 5, 196608 bytes, linear)
[    0.088859] UDP-Lite hash table entries: 2048 (order: 5, 196608 bytes, linear)
[    0.089350] NET: Registered PF_UNIX/PF_LOCAL protocol family
[    0.089713] RPC: Registered named UNIX socket transport module.
[    0.089734] RPC: Registered udp transport module.
[    0.089748] RPC: Registered tcp transport module.
[    0.089761] RPC: Registered tcp-with-tls transport module.
[    0.089774] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.089794] PCI: CLS 0 bytes, default 64
[    0.090009] Unpacking initramfs...
[    0.096896] kvm [1]: nv: 477 coarse grained trap handlers
[    0.097232] kvm [1]: IPA Size Limit: 40 bits
[    0.100249] kvm [1]: vgic-v2@c420000
[    0.100292] kvm [1]: GIC system register CPU interface enabled
[    0.100334] kvm [1]: vgic interrupt IRQ18
[    0.100369] kvm [1]: Hyp nVHE mode initialized successfully
[    0.509225] Initialise system trusted keyrings
[    0.509389] workingset: timestamp_bits=62 max_order=20 bucket_order=0
[    0.510184] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.510570] NFS: Registering the id_resolver key type
[    0.510608] Key type id_resolver registered
[    0.510623] Key type id_legacy registered
[    0.544129] Key type asymmetric registered
[    0.544172] Asymmetric key parser 'x509' registered
[    0.544295] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 245)
[    0.544426] io scheduler mq-deadline registered
[    0.544444] io scheduler kyber registered
[    0.544496] io scheduler bfq registered
[    0.545477] Freeing initrd memory: 12676K
[    0.570488] mtk-socinfo mtk-socinfo.0.auto: error -ENOENT: Failed to get socinfo data
[    0.570529] mtk-socinfo mtk-socinfo.0.auto: probe with driver mtk-socinfo failed with error -2
[    0.570646] mtk-socinfo mtk-socinfo.1.auto: MediaTek Kompanio 500 (MT8183) SoC detected.
[    0.572176] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
[    0.574205] printk: legacy console [ttyS0] disabled
[    0.594585] 11002000.serial: ttyS0 at MMIO 0x11002000 (irq = 240, base_baud = 1625000) is a ST16650V2
[    0.594659] printk: legacy console [ttyS0] enabled
[    1.868926] 11003000.serial: ttyS1 at MMIO 0x11003000 (irq = 241, base_baud = 1625000) is a ST16650V2
[    1.878356] serial serial0: tty port ttyS1 registered
[    1.884365] SPI driver tpm_tis_spi has no spi_device_id for atmel,attpm20p
[    1.892203] usbcore: registered new interface driver udl
[    1.908548] loop: module loaded
[    1.911793] lkdtm: No crash points registered, enable through debugfs
[    1.919030] mt6359-auxadc: Failed to locate of_node [id: -1]
[    1.925030] platform mt6358-regulator: Fixed dependency cycle(s) with /soc/pwrap@1000d000/pmic/mt6358regulator/buck_vs2
[    1.935855] platform mt6358-regulator: Fixed dependency cycle(s) with /soc/pwrap@1000d000/pmic/mt6358regulator/buck_vdram1
[    1.946921] platform mt6358-regulator: Fixed dependency cycle(s) with /soc/pwrap@1000d000/pmic/mt6358regulator/buck_vs1
[    1.965495] PPP generic driver version 2.4.2
[    1.966861] vsim1: Bringing 1860000uV into 2700000-2700000uV
[    1.967368] tpm_tis_spi spi0.0: TPM ready IRQ confirmed on attempt 2
[    1.981885] tpm_tis_spi spi0.0: 2.0 TPM (device-id 0x28, rev-id 0)
[    1.981978] PPP MPPE Compression module registered
[    1.992933] usbcore: registered new device driver r8152-cfgselector
[    1.999250] usbcore: registered new interface driver r8152
[    2.004773] usbcore: registered new interface driver ax88179_178a
[    2.010897] usbcore: registered new interface driver cdc_ether
[    2.016760] usbcore: registered new interface driver net1080
[    2.022451] usbcore: registered new interface driver cdc_subset
[    2.028402] usbcore: registered new interface driver zaurus
[    2.034013] usbcore: registered new interface driver cdc_ncm
[    2.039706] usbcore: registered new interface driver r8153_ecm
[    2.046820] mtu3 11201000.usb: uwk - reg:0x420, version:101
[    2.052474] mtu3 11201000.usb: supply vbus not found, using dummy regulator
[    2.055758] tpm_tis_spi spi0.0: Cr50 firmware version: B2-C:0 RO_A:0.0.12/bf248b9d RW_B:0.5.171/cr50_v2.94_mp.164-2fb1d
[    2.059516] mtu3 11201000.usb: dr_mode: 1, drd: auto
[    2.075215] mtu3 11201000.usb: u2p_dis_msk: 0, u3p_dis_msk: 0
[    2.081216] mtu3 11201000.usb: usb3-drd: 0
[    2.086015] mtu3 11201000.usb: xHCI platform device register success...
[    2.093894] xhci-mtk 11200000.usb: supply vbus not found, using dummy regulator
[    2.101723] xhci-mtk 11200000.usb: xHCI Host Controller
[    2.107131] xhci-mtk 11200000.usb: new USB bus registered, assigned bus number 1
[    2.114633] xhci-mtk 11200000.usb: USB3 root hub has no ports
[    2.120398] xhci-mtk 11200000.usb: hcc params 0x01400f99 hci version 0x110 quirks 0x0000000000200010
[    2.129585] xhci-mtk 11200000.usb: irq 251, io mem 0x11200000
[    2.135714] usb usb1: New USB device found, idVendor=1d6b, idProduct=0002, bcdDevice= 6.10
[    2.144006] usb usb1: New USB device strings: Mfr=3, Product=2, SerialNumber=1
[    2.151242] usb usb1: Product: xHCI Host Controller
[    2.156128] usb usb1: Manufacturer: Linux 6.10.0-rc3-next-20240611 xhci-hcd
[    2.163098] usb usb1: SerialNumber: 11200000.usb
[    2.168189] hub 1-0:1.0: USB hub found
[    2.172001] hub 1-0:1.0: 1 port detected
[    2.176368] usbcore: registered new interface driver cdc_acm
[    2.182055] cdc_acm: USB Abstract Control Model driver for USB modems and ISDN adapters
[    2.190202] usbcore: registered new interface driver uas
[    2.195570] usbcore: registered new interface driver usb-storage
[    2.203172] mt6397-rtc mt6358-rtc: registered as rtc0
[    2.208445] mt6397-rtc mt6358-rtc: setting system clock to 2024-06-11T06:37:09 UTC (1718087829)
[    2.217219] i2c_dev: i2c /dev entries driver
[    2.223603] platform 14014000.dsi: Fixed dependency cycle(s) with /soc/i2c@11008000/anx7625@58
[    2.232306] i2c 4-0058: Fixed dependency cycle(s) with /soc/i2c@11008000/anx7625@58/aux-bus/panel
[    2.241212] i2c 4-0058: Fixed dependency cycle(s) with /soc/dsi@14014000
[    2.253739] device-mapper: ioctl: 4.48.0-ioctl (2023-03-01) initialised: dm-devel@lists.linux.dev
[    2.266861] cpu cpu0: EM: created perf domain
[    2.271885] cpufreq: cpufreq_online: CPU4: Running at unlisted initial frequency: 1199999 KHz, changing to: 1248000 KHz
[    2.283206] cpu cpu4: EM: created perf domain
[    2.289166] sdhci: Secure Digital Host Controller Interface driver
[    2.295374] sdhci: Copyright(c) Pierre Ossman
[    2.300053] sdhci-pltfm: SDHCI platform and OF driver helper
[    2.305879] mtk-msdc 11240000.mmc: allocated mmc-pwrseq
[    2.307216] hid: raw HID events driver (C) Jiri Kosina
[    2.317005] usbcore: registered new interface driver usbhid
[    2.322611] usbhid: USB HID core driver
[    2.326904] i2c_hid_of 2-002c: supply vdd not found, using dummy regulator
[    2.327231] spi_master spi2: will run message pump with realtime priority
[    2.333938] i2c_hid_of 2-002c: supply vddl not found, using dummy regulator
[    2.341410] mtk-msdc 11240000.mmc: msdc_track_cmd_data: cmd=52 arg=00000C00; host->error=0x00000002
[    2.347761] hw perfevents: enabled with armv8_cortex_a53 PMU driver, 7 counters available
[    2.357407] mtk-msdc 11240000.mmc: msdc_track_cmd_data: cmd=52 arg=80000C08; host->error=0x00000002
[    2.378613] hw perfevents: enabled with armv8_cortex_a73 PMU driver, 7 counters available
[    2.391565] mt6358-sound mt6358-sound: mt6358_platform_driver_probe(), dev name mt6358-sound
[    2.393499] thermal thermal_zone0: power_allocator: sustainable_power will be estimated
[    2.403923] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    2.408172] sbs-battery 12-000b: sbs-battery: battery gas gauge device registered
[    2.415065] mmc1: queuing unknown CIS tuple 0x01 [d9 01 ff] (3 bytes)
[    2.419556] GACT probability NOT on
[    2.424029] mmc1: queuing unknown CIS tuple 0x1a [01 01 00 02 07] (5 bytes)
[    2.428460] mmc1: queuing unknown CIS tuple 0x1b [c1 41 30 30 ff ff 32 00] (8 bytes)
[    2.451712] mmc1: queuing unknown CIS tuple 0x14 [] (0 bytes)
[    2.451973] xt_time: kernel timezone is -0000
[    2.461994] Initializing XFRM netlink socket
[    2.463269] mmc1: new ultra high speed SDR104 SDIO card at address 0001
[    2.466334] NET: Registered PF_INET6 protocol family
[    2.490868] Segment Routing with IPv6
[    2.494575] In-situ OAM (IOAM) with IPv6
[    2.499249] NET: Registered PF_PACKET protocol family
[    2.504463] NET: Registered PF_KEY protocol family
[    2.509295] Key type dns_resolver registered
[    2.514307] NET: Registered PF_VSOCK protocol family
[    2.517701] input: hid-over-i2c 06CB:CDB5 Mouse as /devices/platform/soc/11009000.i2c/i2c-2/2-002c/0018:06CB:CDB5.0001/input/input0
[    2.523736] mtk-msdc 11230000.mmc: Final PAD_DS_TUNE: 0x11c14
[    2.524513] Timer migration: 1 hierarchy levels; 8 children per group; 1 crossnode level
[    2.531858] hid-generic 0018:06CB:CDB5.0001: input,hidraw0: I2C HID v1.00 Mouse [hid-over-i2c 06CB:CDB5] on 2-002c
[    2.538088] registered taskstats version 1
[    2.538739] mmc0: new HS400 MMC card at address 0001
[    2.540144] mmcblk0: mmc0:0001 TB2932 29.2 GiB
[    2.547022]  mmcblk0: p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12
[    2.555469] Loading compiled-in X.509 certificates
[    2.563733] mmcblk0boot0: mmc0:0001 TB2932 4.00 MiB
[    2.569774] Key type .fscrypt registered
[    2.576767] mmcblk0boot1: mmc0:0001 TB2932 4.00 MiB
[    2.579348] Key type fscrypt-provisioning registered
[    2.579558] Key type encrypted registered
[    2.586229] mmcblk0rpmb: mmc0:0001 TB2932 4.00 MiB, chardev (241:0)
[    2.588198] usb 1-1: new high-speed USB device number 2 using xhci-mtk
[    2.595908] input: cros_ec as /devices/platform/soc/11012000.spi/spi_master/spi2/spi2.0/11012000.spi:cros-ec@0:keyboard-controller/input/input2
[    2.613192] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/ovl@14008000
[    2.618683] input: cros_ec_buttons as /devices/platform/soc/11012000.spi/spi_master/spi2/spi2.0/11012000.spi:cros-ec@0:keyboard-controller/input/input3
[    2.627921] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/ovl@14009000
[    2.638022] cros-ec-spi spi2.0: Chrome EC device registered
[    2.649789] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/ovl@1400a000
[    2.672347] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/rdma@1400b000
[    2.680910] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/rdma@1400c000
[    2.689386] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/color@1400e000
[    2.697937] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/ccorr@1400f000
[    2.706489] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/aal@14010000
[    2.714870] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/gamma@14011000
[    2.723564] mediatek-drm mediatek-drm.14.auto: Adding component match for /soc/dsi@14014000
[    2.746937] usb 1-1: New USB device found, idVendor=05e3, idProduct=0610, bcdDevice=60.60
[    2.755164] usb 1-1: New USB device strings: Mfr=0, Product=1, SerialNumber=0
[    2.762302] usb 1-1: Product: USB2.0 Hub
[    2.768157] hub 1-1:1.0: USB hub found
[    2.772746] hub 1-1:1.0: 3 ports detected
[    2.812069] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    2.823375] anx7625 4-0058: Failed to create device link (0x180) with backlight_lcd0
[    2.832175] mtk-iommu 10205000.iommu: bound 14017000.larb (ops 0xffffd6091f310c58)
[    2.839805] mtk-iommu 10205000.iommu: bound 16010000.larb (ops 0xffffd6091f310c58)
[    2.847388] mtk-iommu 10205000.iommu: bound 1502f000.larb (ops 0xffffd6091f310c58)
[    2.854966] mtk-iommu 10205000.iommu: bound 1a002000.larb (ops 0xffffd6091f310c58)
[    2.857189] sbs-battery 12-000b: I2C adapter does not support I2C_FUNC_SMBUS_READ_BLOCK_DATA.
[    2.857189] Fallback method does not support PEC.
[    2.862532] mtk-iommu 10205000.iommu: bound 17010000.larb (ops 0xffffd6091f310c58)
[    2.862538] mtk-iommu 10205000.iommu: bound 15021000.larb (ops 0xffffd6091f310c58)
[    2.881085] power_supply sbs-12-000b: driver failed to report `technology' property: -5
[    2.883300] mtk-iommu 10205000.iommu: bound 1a001000.larb (ops 0xffffd6091f310c58)
[    2.901711] power_supply sbs-12-000b: driver failed to report `technology' property: -5
[    2.906742] mediatek-disp-ovl 14008000.ovl: Adding to iommu group 0
[    2.921532] mediatek-disp-ovl 14009000.ovl: Adding to iommu group 0
[    2.928171] mediatek-disp-ovl 1400a000.ovl: Adding to iommu group 0
[    2.934769] mediatek-disp-rdma 1400b000.rdma: Adding to iommu group 0
[    2.941518] mediatek-disp-rdma 1400c000.rdma: Adding to iommu group 0
[    2.948380] panfrost 13040000.gpu: clock rate = 511999970
[    2.955700] panfrost 13040000.gpu: [drm:panfrost_devfreq_init] Failed to register cooling device
[    2.964843] panfrost 13040000.gpu: mali-g72 id 0x6221 major 0x0 minor 0x3 status 0x0
[    2.972618] panfrost 13040000.gpu: features: 00000000,000004f7, issues: 00000000,00000400
[    2.980806] panfrost 13040000.gpu: Features: L2:0x07120206 Shader:0x00000000 Tiler:0x00000809 Mem:0x1 MMU:0x00002830 AS:0xff JS:0x7
[    2.992640] panfrost 13040000.gpu: shader_present=0x7 l2_present=0x1
[    3.000738] [drm] Initialized panfrost 1.2.0 20180908 for 13040000.gpu on minor 0
[    3.113863] usb 1-1.2: new high-speed USB device number 3 using xhci-mtk
[    3.160133] panel-simple-dp-aux aux-4-0058: Detected AUO B116XAB01.4 (0x145c)
[    3.167874] mediatek-drm mediatek-drm.14.auto: bound 14008000.ovl (ops 0xffffd6091e7af560)
[    3.176149] mediatek-drm mediatek-drm.14.auto: bound 14009000.ovl (ops 0xffffd6091e7af560)
[    3.184416] mediatek-drm mediatek-drm.14.auto: bound 1400a000.ovl (ops 0xffffd6091e7af560)
[    3.192700] mediatek-drm mediatek-drm.14.auto: bound 1400b000.rdma (ops 0xffffd6091e7b06e8)
[    3.201054] mediatek-drm mediatek-drm.14.auto: bound 1400c000.rdma (ops 0xffffd6091e7b06e8)
[    3.209411] mediatek-drm mediatek-drm.14.auto: bound 1400e000.color (ops 0xffffd6091e7aed18)
[    3.213217] usb 1-1.2: New USB device found, idVendor=0bda, idProduct=8153, bcdDevice=31.00
[    3.217848] mediatek-drm mediatek-drm.14.auto: bound 1400f000.ccorr (ops 0xffffd6091e7aeaa8)
[    3.226184] usb 1-1.2: New USB device strings: Mfr=1, Product=2, SerialNumber=6
[    3.234609] mediatek-drm mediatek-drm.14.auto: bound 14010000.aal (ops 0xffffd6091e7ae838)
[    3.241902] usb 1-1.2: Product: USB 10/100/1000 LAN
[    3.250155] mediatek-drm mediatek-drm.14.auto: bound 14011000.gamma (ops 0xffffd6091e7af058)
[    3.255018] usb 1-1.2: Manufacturer: Realtek
[    3.265172] mediatek-drm mediatek-drm.14.auto: bound 14014000.dsi (ops 0xffffd6091e7b4d80)
[    3.267704] usb 1-1.2: SerialNumber: 001000001
[    3.276030] mediatek-drm mediatek-drm.14.auto: Not creating crtc 1 because component 10 is disabled or missing
[    3.293976] [drm] Initialized mediatek 1.0.0 20150513 for mediatek-drm.14.auto on minor 1
[    3.303628] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.316509] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.328323] input: wifi-wakeup as /devices/platform/wifi-wakeup/input/input4
[    3.337003] input: volume-buttons as /devices/platform/volume-buttons/input/input5
[    3.337887] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.345335] clk: Disabling unused clocks
[    3.355692] r8152-cfgselector 1-1.2: reset high-speed USB device number 3 using xhci-mtk
[    3.356468] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.359544] PM: genpd: Disabling unused power domains
[    3.382936] ALSA device list:
[    3.386003]   No soundcards found.
[    3.393009] Freeing unused kernel memory: 6400K
[    3.397627] Run /init as init process
Starting syslogd: OK
Starting klogd: OK
Running sysctl: OK
Populating /dev using udev: [    3.471390] udevd[187]: starting version 3.2.9
[    3.478887] r8152 1-1.2:1.0: Direct firmware load for rtl_nic/rtl8153b-2.fw failed with error -2
[    3.480027] udevd[187]: specified user 'tss' unknown
[    3.487706] r8152 1-1.2:1.0: unable to load firmware patch rtl_nic/rtl8153b-2.fw (-2)
[    3.492713] udevd[187]: specified group 'tss' unknown
[    3.506642] udevd[188]: starting eudev-3.2.9
[    3.513619] udevd[188]: specified user 'tss' unknown
[    3.518649] udevd[188]: specified group 'tss' unknown
[    3.559096] r8152 1-1.2:1.0 eth0: v1.12.13
[    3.566190] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.580307] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.640750] LoadPin: mnt_sb lacks block device, treating as: writable
[    3.647690] LoadPin: kernel-module pinned obj="/lib/modules/6.10.0-rc3-next-20240611/kernel/drivers/watchdog/mtk_wdt.ko" pid=190 cmdline="/sbin/udevd -d"
[    3.654843] thermal_sys: Failed to find 'trips' node
[    3.657138] usb 1-1.3: new high-speed USB device number 4 using xhci-mtk
[    3.673227] thermal_sys: Failed to find trip points for thermal-sensor1 id=0
[    3.680360] generic-adc-thermal thermal-sensor1: Thermal zone sensor register failed: -22
[    3.680695] power_supply sbs-12-000b: driver failed to report `technology' property: -5
[    3.681159] elants_i2c 0-0010: supply vcc33 not found, using dummy regulator
[    3.681286] elants_i2c 0-0010: supply vccio not found, using dummy regulator
[    3.686364] mtk-svs 1100bc00.svs: M_HW_RES0: 0x00120090
[    3.686375] mtk-svs 1100bc00.svs: M_HW_RES1: 0xe2febf1f
[    3.686380] mtk-svs 1100bc00.svs: M_HW_RES2: 0x478f47cb
[    3.686384] mtk-svs 1100bc00.svs: M_HW_RES3: 0xa6fdfb5b
[    3.686389] mtk-svs 1100bc00.svs: M_HW_RES4: 0xe2fea4e8
[    3.686393] mtk-svs 1100bc00.svs: M_HW_RES5: 0x47b84bc1
[    3.686398] mtk-svs 1100bc00.svs: M_HW_RES6: 0xe2fec1ed
[    3.686402] mtk-svs 1100bc00.svs: M_HW_RES7: 0xe2fe6833
[    3.686406] mtk-svs 1100bc00.svs: M_HW_RES8: 0x4bb84be7
[    3.686411] mtk-svs 1100bc00.svs: M_HW_RES9: 0xa6fd0d6a
[    3.686415] mtk-svs 1100bc00.svs: M_HW_RES14: 0x9e8e2d7e
[    3.686420] mtk-svs 1100bc00.svs: M_HW_RES15: 0x01460015
[    3.686425] mtk-svs 1100bc00.svs: M_HW_RES16: 0xe2fe8e1b
[    3.686429] mtk-svs 1100bc00.svs: M_HW_RES17: 0x47b847e7
[    3.686434] mtk-svs 1100bc00.svs: M_HW_RES18: 0xa6fdc140
[    3.686959]  SVSB_GPU: cannot get "gpu-thermal" thermal zone
[    3.686968] mtk-svs 1100bc00.svs: error -ENODEV: svs bank resource setup fail
[    3.688555] generic-adc-thermal thermal-sensor1: probe with driver generic-adc-thermal failed with error -22
[    3.689855] mtk-wdt 10007000.watchdog: Watchdog enabled (timeout=31 sec, nowayout=0)
[    3.696563] synth uevent: /devices/platform/soc/11012000.spi/spi_master/spi2/spi2.0/11012000.spi:cros-ec@0:i2c-tunnel/i2c-12/12-000b/power_supply/sbs-12-000b: failed to send uevent
[    3.696568] power_supply sbs-12-000b: uevent: failed to send synthetic uevent: -5
[    3.704675] thermal_sys: Failed to find 'trips' node
[    3.704721] mt8183-pinctrl 10005000.pinctrl: pin GPIO7 already requested by 2-002c; cannot claim for 2-0015
[    3.704729] mt8183-pinctrl 10005000.pinctrl: error -EINVAL: pin-7 (2-0015)
[    3.704734] mt8183-pinctrl 10005000.pinctrl: error -EINVAL: could not request pin 7 (GPIO7) from group GPIO7  on device pinctrl_paris
[    3.704740] elan_i2c 2-0015: Error applying setting, reverse things back
[    3.763595] usb 1-1.3: New USB device found, idVendor=04f2, idProduct=b567, bcdDevice=32.69
[    3.768594] thermal_sys: Failed to find trip points for thermal-sensor2 id=0
[    3.773880] usb 1-1.3: New USB device strings: Mfr=1, Product=2, SerialNumber=0
[    3.779202] generic-adc-thermal thermal-sensor2: Thermal zone sensor register failed: -22
[    3.779210] generic-adc-thermal thermal-sensor2: probe with driver generic-adc-thermal failed with error -22
[    3.784516] usb 1-1.3: Product: HD WebCam
[    3.791012] mt8183-audio 11220000.audio-controller:mt8183-afe-pcm: No cache defaults, reading back from HW
[    3.796268] usb 1-1.3: Manufacturer: Chicony Electronics Co.,Ltd.
[    3.803276] mt8183-audio 11220000.audio-controller:mt8183-afe-pcm: mtk_afe_combine_sub_dai(), num of dai 20
[    3.814069] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2
[    3.821201] mt8183_mt6358_ts3a227 mt8183-sound: mt8183_mt6358_ts3a227_max98357_dev_probe Can't find pin state wov -19
[    3.830965] input: Elan Touchscreen as /devices/platform/soc/11007000.i2c/i2c-0/0-0010/input/input6
[    3.836535] cfg80211: failed to load regulatory.db
[    3.860947] debugfs: Directory '11220000.audio-controller:mt8183-afe-pcm' with parent 'mt8183_mt6358_ts3a227_max98357' already present!
[    3.866678] mtk-scp 10500000.scp: error -EINVAL: invalid resource (null)
[    3.882166] mt8183_mt6358_ts3a227 mt8183-sound: ASoC: driver name too long 'mt8183_mt6358_ts3a227_max98357' -> 'mt8183_mt6358_t'
[    3.884727] mtk-scp 10500000.scp: assigned reserved memory node memory@50000000
[    3.896143] debugfs: File 'Playback' in directory 'dapm' already present!
[    3.901318] remoteproc remoteproc0: scp is available
[    3.904558] Bluetooth: Core ver 2.22
[    3.904615] NET: Registered PF_BLUETOOTH protocol family
[    3.904618] Bluetooth: HCI device and connection manager initialized
[    3.904631] Bluetooth: HCI socket layer initialized
[    3.904637] Bluetooth: L2CAP socket layer initialized
[    3.904649] Bluetooth: SCO socket layer initialized
[    3.906970] debugfs: File 'Capture' in directory 'dapm' already present!
[    3.915130] remoteproc remoteproc0: powering up scp
[    3.938192] input: mt8183_mt6358_ts3a227_max98357 Headset Jack as /devices/platform/mt8183-sound/sound/card0/input7
[    3.938603] remoteproc remoteproc0: Booting fw image mediatek/mt8183/scp.img, size 1030776
[    3.945450] Bluetooth: HCI UART driver ver 2.3
[    3.946232] mtk-jpeg 17030000.jpeg-encoder: Adding to iommu group 0
[    3.946664] mtk-jpeg 17030000.jpeg-encoder: mtk-jpeg-enc device registered as /dev/video0 (81,0)
[    3.954577] mtk-scp 10500000.scp: IPI buf addr 0x0007bdb0
[    3.963133] Bluetooth: HCI UART protocol H4 registered
[    3.963818] mtk-mdp3 14001000.dma-controller0: Adding to iommu group 0
[    3.964964] mtk-mdp3 14001000.dma-controller0: can't get SCP node
[    3.965321] mtk-mdp3 14001000.dma-controller0: Driver registered as /dev/video1
[    4.037106] Bluetooth: HCI UART protocol Three-wire (H5) registered
[    4.040623] usb 1-1.3: Found UVC 1.00 device HD WebCam (04f2:b567)
[    4.046868] mtk-vcodec-dec 16020000.video-codec: Adding to iommu group 0
[    4.051433] rmi4_f01 rmi4-00.fn01: found RMI device, manufacturer: Synaptics, product: TM3509-001, fw id: 3010219
[    4.052357] Bluetooth: HCI UART protocol QCA registered
[    4.054264] Bluetooth: hci0: setting up ROME/QCA6390
[    4.062845] usbcore: registered new interface driver uvcvideo
[    4.122410] mtk-scp 10500000.scp: creating channel cros-ec-rpmsg addr 0xd
[    4.122526] mtk-scp 10500000.scp: SCP is ready. FW version kukui_scp_v2.0.13324-280b9fce97
[    4.122537] remoteproc remoteproc0: remote processor scp is now up
[    4.193667] ath10k_sdio mmc1:0001:1: qca6174 hw3.2 sdio target 0x05030000 chip_id 0x00000000 sub 0000:0000
[    4.201135] cros-ec-dev cros-ec-dev.15.auto: CrOS System Control Processor MCU detected
[    4.208432] ath10k_sdio mmc1:0001:1: kconfig debug 1 debugfs 1 tracing 1 dfs 0 testmode 1
[    4.208871] ath10k_sdio mmc1:0001:1: firmware ver WLAN.RMH.4.4.1-00174 api 6 features wowlan,ignore-otp,mfp crc32 7319fa77
[    4.218447] cros-ec-rpmsg 10500000.scp.cros-ec-rpmsg.13.-1: Chrome EC device registered
[    4.263371] input: Synaptics TM3509-001 as /devices/platform/soc/11009000.i2c/i2c-2/2-002c/0018:06CB:CDB5.0001/input/input8
[    4.269858] Bluetooth: hci0: Frame reassembly failed (-84)
[    4.275797] hid-rmi 0018:06CB:CDB5.0001: input,hidraw0: I2C HID v1.00 Mouse [hid-over-i2c 06CB:CDB5] on 2-002c
done
Saving random seed: OK
Starting network: OK
[    4.419247] ath10k_sdio mmc1:0001:1: board_file api 2 bmi_id 0:4 crc32 d2863f91
Starting dropbear sshd: OK
/bin/sh: can't access tty; job control turned off
/ #
[    4.522214] Bluetooth: hci0: QCA Product ID   :0x00000008
[    4.527727] Bluetooth: hci0: QCA SOC Version  :0x00000044
[    4.533143] Bluetooth: hci0: QCA ROM Version  :0x00000302
[    4.538549] Bluetooth: hci0: QCA Patch Version:0x00000111
[    4.543992] Bluetooth: hci0: QCA controller version 0x00440302
[    4.549840] Bluetooth: hci0: QCA Downloading qca/rampatch_00440302.bin
[    4.556489] bluetooth hci0: Direct firmware load for qca/rampatch_00440302.bin failed with error -2
/ # [#
4.565596] Bluetooth: hci0: QCA Failed to request file: qca/rampatch_00440302.bin (-2)
[    4.573938] Bluetooth: hci0: QCA Failed to download patch (-2)
#
/ # export SHELL=/bin/sh
export SHELL=/bin/sh
/ # . /lava-14282427/environment
[    4.817107] ath10k_sdio mmc1:0001:1: htt-ver 3.87 wmi-op 4 htt-op 3 cal otp max-sta 32 raw 0 hwcrypto 1
. /lava-14282427/environment[    4.861793] mtk-msdc 11240000.mmc: msdc_track_cmd_data: cmd=52 arg=00000C00; host->error=0x00000002
[    4.871865] mtk-msdc 11240000.mmc: msdc_track_cmd_data: cmd=52 arg=80000C08; host->error=0x00000002
/ # [    4.886528] mtk-msdc 11240000.mmc: msdc_track_cmd_data: cmd=8 arg=000001AA; host->error=0x00000002
/lava-14282427/bin/lava-test-runner /lava-14282427/0
[    4.939353] mmc1: queuing unknown CIS tuple 0x01 [d9 01 ff] (3 bytes)
[    4.963309] mmc1: queuing unknown CIS tuple 0x1a [01 01 00 02 07] (5 bytes)
[    4.977472] mmc1: queuing unknown CIS tuple 0x1b [c1 41 30 30 ff ff 32 00] (8 bytes)
[    4.985642] ttyS ttyS0: 1 input overrun(s)
[    4.986306] mmc1: queuing unknown CIS tuple 0x14 [] (0 bytes)
/lava-14282427/bin/lava-test-run
/bin/sh: /lava-14282427/bin/lava-test-run: not found
/ # [   33.760583] vaux18: disabling
[   33.763746] vio28: disabling
[   62.434166] PDLOG 2024/06/11 06:36:34.852 P0 SNK Charger ??? 5040mV max 5000mV / 500mA
[   62.443502] PDLOG 2024/06/11 06:36:34.910 P0 SNK Charger ??? 5040mV max 5000mV / 2400mA
[   62.453460] PDLOG 2024/06/11 06:36:35.352 P0 SNK (not charging) Charger ??? 5000mV max 5000mV / 1500mA
[   62.464076] PDLOG 2024/06/11 06:36:35.536 P0 SNK Charger ??? 5040mV max 5000mV / 2400mA
