Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 17 20:03:57 2020
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              36 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+
|             Clock Signal             |                    Enable Signal                    |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                       | MULT/design_1_i/servo_0/U0/current_speed[6]_i_1_n_0 |                                                 |                2 |              7 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/servo_0/U0/current_duty_cycle0      |                                                 |                2 |              8 |
|  CLK_IBUF_BUFG                       |                                                     | MULT/design_1_i/clk_div_0/U0/clear              |                3 |              9 |
|  MULT/design_1_i/clk_div_0/U0/clkout |                                                     |                                                 |                4 |             12 |
|  CLK_IBUF_BUFG                       |                                                     |                                                 |               12 |             20 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/servo_0/U0/ap_CS_fsm_reg_n_0_[0]    |                                                 |               10 |             21 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/DeBounce_0/U0/sel0[32]              | MULT/design_1_i/DeBounce_0/U0/count[31]_i_1_n_0 |                8 |             31 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/DeBounce_3/U0/sel0[32]              | MULT/design_1_i/DeBounce_3/U0/count[31]_i_1_n_0 |                8 |             31 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/DeBounce_1/U0/sel0[32]              | MULT/design_1_i/DeBounce_1/U0/count[31]_i_1_n_0 |                8 |             31 |
|  CLK_IBUF_BUFG                       | MULT/design_1_i/DeBounce_2/U0/sel0[32]              | MULT/design_1_i/DeBounce_2/U0/count[31]_i_1_n_0 |                8 |             31 |
+--------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------+----------------+


