{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 22:45:03 2010 " "Info: Processing started: Sat May 15 22:45:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demux2 -c demux2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demux2 -c demux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-behave " "Info: Found design unit 1: demux2-behave" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Info: Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "demux2 " "Info: Elaborating entity \"demux2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y1 demux2.vhd(17) " "Warning (10631): VHDL Process Statement warning at demux2.vhd(17): inferring latch(es) for signal or variable \"Y1\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y2 demux2.vhd(17) " "Warning (10631): VHDL Process Statement warning at demux2.vhd(17): inferring latch(es) for signal or variable \"Y2\", which holds its previous value in one or more paths through the process" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[0\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[0\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[1\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[1\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[2\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[2\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[3\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[3\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[4\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[4\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[5\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[5\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[6\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[6\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[7\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[7\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[8\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[8\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[9\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[9\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[10\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[10\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[11\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[11\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[12\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[12\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[13\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[13\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[14\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[14\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y2\[15\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y2\[15\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[0\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[0\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[1\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[1\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[2\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[2\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[3\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[3\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[4\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[4\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[5\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[5\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[6\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[6\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[7\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[7\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[8\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[8\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[9\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[9\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[10\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[10\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[11\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[11\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[12\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[12\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[13\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[13\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[14\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[14\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y1\[15\] demux2.vhd(17) " "Info (10041): Inferred latch for \"Y1\[15\]\" at demux2.vhd(17)" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[8\]\$latch " "Warning: Latch Y1\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[9\]\$latch " "Warning: Latch Y1\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[10\]\$latch " "Warning: Latch Y1\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[11\]\$latch " "Warning: Latch Y1\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[12\]\$latch " "Warning: Latch Y1\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[13\]\$latch " "Warning: Latch Y1\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[14\]\$latch " "Warning: Latch Y1\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y1\[15\]\$latch " "Warning: Latch Y1\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[1\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[0\]\$latch " "Warning: Latch Y2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[1\]\$latch " "Warning: Latch Y2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[2\]\$latch " "Warning: Latch Y2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[3\]\$latch " "Warning: Latch Y2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[4\]\$latch " "Warning: Latch Y2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[5\]\$latch " "Warning: Latch Y2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[6\]\$latch " "Warning: Latch Y2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y2\[7\]\$latch " "Warning: Latch Y2\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEL\[0\]" {  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demux2.vhd" "" { Text "F:/demux2/demux2.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Info: Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Info: Implemented 59 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 22:45:16 2010 " "Info: Processing ended: Sat May 15 22:45:16 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
