INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'cccc' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'cccc'...
WARNING:sim - A core named 'cccc' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'cccc'...
Delivering associated files for 'cccc'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'cccc'...
Delivered 3 files into directory I:/Controller/ipcore_dir/tmp/_cg/cccc
Delivered 1 file into directory I:/Controller/ipcore_dir/tmp/_cg/cccc
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7a100t.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cccc'...
Generating ISE project...
XCO file found: cccc.xco
XMDF file found: cccc_xmdf.tcl
Adding I:/Controller/ipcore_dir/tmp/_cg/cccc/example_design/cccc_exdes.ucf -view
all -origin_type created
Adding I:/Controller/ipcore_dir/tmp/_cg/cccc/example_design/cccc_exdes.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/Controller/ipcore_dir/tmp/_cg/cccc/example_design/cccc_exdes.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding I:/Controller/ipcore_dir/tmp/_cg/cccc.asy -view all -origin_type imported
Adding I:/Controller/ipcore_dir/tmp/_cg/cccc.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/Controller/ipcore_dir/tmp/_cg/cccc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding I:/Controller/ipcore_dir/tmp/_cg/cccc.veo -view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called "/cccc"
   WARNING: Top level has been set to "/cccc_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cccc'.
