Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Oct  5 19:41:02 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_system_timing_summary_routed.rpt -rpx main_system_timing_summary_routed.rpx
| Design       : main_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clock_counter_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: clock_counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 49 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.010        0.000                      0                  107        0.031        0.000                      0                  107        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.027        0.000                      0                  107        0.274        0.000                      0                  107        4.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.011        0.000                      0                  107        0.274        0.000                      0                  107        4.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.010        0.000                      0                  107        0.031        0.000                      0                  107  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.011        0.000                      0                  107        0.031        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.530    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.226     8.866    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.661    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.530    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.226     8.866    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.661    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.531    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.676    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.531    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.226     8.881    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.676    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.709    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.709    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.709    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.709    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.708    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.708    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.043    -0.167 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[2]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.441    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[4]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.441    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.230    slow_clock_counter[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    slow_clock_counter[2]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105    -0.467    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.042    -0.182 r  slow_clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    slow_clock_counter[1]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.107    -0.465    slow_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[3]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121    -0.451    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[1]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.120    -0.452    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.136 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    pause_counter_reg[4]_i_1_n_7
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  slow_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    slow_clock_counter[0]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.091    -0.481    slow_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.186%)  route 0.139ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172    -0.122 r  pause_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    pause_counter_reg[4]_i_1_n_5
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.325ns (69.982%)  route 0.139ns (30.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184    -0.110 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    pause_counter_reg[4]_i_1_n_6
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y89     bytes_to_send_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y91     data_to_send_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89     bytes_to_send_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89     bytes_to_send_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.531    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.561     9.092    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.531    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism              0.561     9.092    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.532    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.532    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.043    -0.167 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[2]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.441    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[4]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.441    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.230    slow_clock_counter[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    slow_clock_counter[2]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105    -0.467    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.042    -0.182 r  slow_clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    slow_clock_counter[1]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.107    -0.465    slow_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[3]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121    -0.451    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[1]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.120    -0.452    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.136 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    pause_counter_reg[4]_i_1_n_7
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  slow_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    slow_clock_counter[0]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.091    -0.481    slow_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.186%)  route 0.139ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172    -0.122 r  pause_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    pause_counter_reg[4]_i_1_n_5
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.325ns (69.982%)  route 0.139ns (30.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184    -0.110 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    pause_counter_reg[4]_i_1_n_6
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.250    -0.562    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.428    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y89     bytes_to_send_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46     clock_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y91     data_to_send_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89     bytes_to_send_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89     bytes_to_send_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92     FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46     clock_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y91     data_to_send_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y86     pause_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.530    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.530    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.531    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.531    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.575     9.106    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.528    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.527    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.043    -0.167 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[2]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.198    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[4]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.198    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.230    slow_clock_counter[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    slow_clock_counter[2]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105    -0.224    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.042    -0.182 r  slow_clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    slow_clock_counter[1]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.107    -0.222    slow_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[3]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121    -0.208    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[1]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.120    -0.209    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.136 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    pause_counter_reg[4]_i_1_n_7
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  slow_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    slow_clock_counter[0]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.091    -0.238    slow_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.186%)  route 0.139ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172    -0.122 r  pause_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    pause_counter_reg[4]_i_1_n_5
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.325ns (69.982%)  route 0.139ns (30.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184    -0.110 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    pause_counter_reg[4]_i_1_n_6
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.531    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.561     9.092    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.374ns (24.974%)  route 4.128ns (75.026%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.618     4.634    spm_n_4
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.507     8.531    fastclk
    SLICE_X61Y92         FDRE                                         r  FSM_sequential_state_reg[3]/C
                         clock pessimism              0.561     9.092    
                         clock uncertainty           -0.242     8.849    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.644    FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.532    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.374ns (25.239%)  route 4.070ns (74.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 r  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 r  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 r  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.489     2.326    spm/pause_counter_reg[12]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  spm/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.799     3.249    spm/FSM_sequential_state[3]_i_5_n_0
    SLICE_X62Y92         LUT3 (Prop_lut3_I1_O)        0.152     3.401 r  spm/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.283     3.684    spm/FSM_sequential_state[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.332     4.016 r  spm/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.560     4.576    spm_n_4
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.508     8.532    fastclk
    SLICE_X63Y91         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.575     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.659    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[5]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[6]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[7]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.369%)  route 3.964ns (79.631%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.087     4.110    pause_counter[23]_i_2_n_0
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505     8.529    fastclk
    SLICE_X64Y87         FDRE                                         r  pause_counter_reg[8]/C
                         clock pessimism              0.575     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X64Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.692    pause_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 pause_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.014ns (20.404%)  route 3.956ns (79.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.625    -0.868    fastclk
    SLICE_X64Y91         FDRE                                         r  pause_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  pause_counter_reg[23]/Q
                         net (fo=2, routed)           1.142     0.792    pause_counter__0[23]
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124     0.916 f  data_to_send[5]_i_8/O
                         net (fo=1, routed)           0.796     1.712    data_to_send[5]_i_8_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.836 f  data_to_send[5]_i_6/O
                         net (fo=7, routed)           0.494     2.331    data_to_send[5]_i_6_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.455 r  pause_counter[23]_i_4/O
                         net (fo=2, routed)           0.445     2.899    pause_counter
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.023 r  pause_counter[23]_i_2/O
                         net (fo=24, routed)          1.078     4.101    pause_counter[23]_i_2_n_0
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504     8.528    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X64Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.691    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.043    -0.167 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[2]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.198    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lcd_dimmer/p_0_in[4]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.131    -0.198    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.230    slow_clock_counter[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  slow_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    slow_clock_counter[2]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X63Y92         FDRE                                         r  slow_clock_counter_reg[2]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105    -0.224    slow_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.042    -0.182 r  slow_clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    slow_clock_counter[1]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.107    -0.222    slow_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[3]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121    -0.208    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.210    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    lcd_dimmer/p_0_in[1]
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    lcd_dimmer/clk_out1
    SLICE_X64Y92         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.120    -0.209    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.136 r  pause_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    pause_counter_reg[4]_i_1_n_7
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[1]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.592    -0.572    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  slow_clock_counter_reg[0]/Q
                         net (fo=8, routed)           0.207    -0.224    slow_clock_counter[0]
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  slow_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    slow_clock_counter[0]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.808    fastclk
    SLICE_X62Y92         FDRE                                         r  slow_clock_counter_reg[0]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.242    -0.329    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.091    -0.238    slow_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.186%)  route 0.139ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172    -0.122 r  pause_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    pause_counter_reg[4]_i_1_n_5
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[3]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pause_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.325ns (69.982%)  route 0.139ns (30.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.575    fastclk
    SLICE_X65Y86         FDRE                                         r  pause_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pause_counter_reg[0]/Q
                         net (fo=3, routed)           0.139    -0.294    pause_counter__0[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184    -0.110 r  pause_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    pause_counter_reg[4]_i_1_n_6
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=49, routed)          0.858    -0.812    fastclk
    SLICE_X64Y86         FDRE                                         r  pause_counter_reg[2]/C
                         clock pessimism              0.250    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134    -0.185    pause_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.075    





