#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a83731ee60 .scope module, "RISCV_TopModule_tb" "RISCV_TopModule_tb" 2 1;
 .timescale 0 0;
v000001a83742cc40_0 .var "clk", 0 0;
v000001a83742c380_0 .var "reset", 0 0;
S_000001a837316580 .scope module, "u_RISCV_TopModule" "RISCV_TopModule" 2 4, 3 1 0, S_000001a83731ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v000001a837428aa0_0 .net "ALUResult", 31 0, v000001a837387740_0;  1 drivers
v000001a837428b40_0 .net "ALUSrc", 0 0, v000001a8373cd970_0;  1 drivers
v000001a8373cdfb0_0 .net "ALU_Control", 3 0, v000001a8373cc750_0;  1 drivers
v000001a83742b700_0 .net "Carry", 0 0, v000001a837427350_0;  1 drivers
v000001a83742ce20_0 .net "ImmSrc", 1 0, v000001a8373cd510_0;  1 drivers
v000001a83742b3e0_0 .net "Instr", 31 0, L_000001a837384ef0;  1 drivers
v000001a83742d0a0_0 .net "MemWrite", 0 0, v000001a8373cdb50_0;  1 drivers
v000001a83742bd40_0 .net "Negative", 0 0, v000001a837427170_0;  1 drivers
v000001a83742c560_0 .net "Overflow", 0 0, v000001a837426810_0;  1 drivers
v000001a83742c920_0 .net "PC", 31 0, v000001a837427030_0;  1 drivers
v000001a83742bde0_0 .net "PCSrc", 0 0, L_000001a837384e80;  1 drivers
v000001a83742c7e0_0 .net "ReadData", 31 0, L_000001a837385040;  1 drivers
o000001a8373d4998 .functor BUFZ 1, C4<z>; HiZ drive
v000001a83742be80_0 .net "RegSrc", 0 0, o000001a8373d4998;  0 drivers
v000001a83742b480_0 .net "RegWrite", 0 0, v000001a8373cda10_0;  1 drivers
v000001a83742c4c0_0 .net "ResultSrc", 1 0, v000001a8373cc890_0;  1 drivers
v000001a83742b660_0 .net "WriteData", 31 0, L_000001a837385510;  1 drivers
v000001a83742b7a0_0 .net "Zero", 0 0, v000001a837427530_0;  1 drivers
v000001a83742bc00_0 .net "clk", 0 0, v000001a83742cc40_0;  1 drivers
v000001a83742c9c0_0 .net "display_data", 31 0, L_000001a837385190;  1 drivers
v000001a83742b200_0 .net "reset", 0 0, v000001a83742c380_0;  1 drivers
S_000001a837316710 .scope module, "u_Data_Memory" "Data_Memory" 3 24, 4 1 0, S_000001a837316580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_000001a837385040 .functor BUFZ 32, L_000001a837490fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a8373ccf70_0 .net "A", 31 0, v000001a837387740_0;  alias, 1 drivers
v000001a8373cd150_0 .net "RD", 31 0, L_000001a837385040;  alias, 1 drivers
v000001a8373cccf0_0 .net "WD", 31 0, L_000001a837385510;  alias, 1 drivers
v000001a8373cd650_0 .net "WE", 0 0, v000001a8373cdb50_0;  alias, 1 drivers
v000001a8373cc4d0_0 .net *"_ivl_0", 31 0, L_000001a837490fc0;  1 drivers
v000001a8373cc430_0 .net *"_ivl_3", 29 0, L_000001a83748ff80;  1 drivers
v000001a8373ccbb0_0 .net "clk", 0 0, v000001a83742cc40_0;  alias, 1 drivers
v000001a8373cd330_0 .var/i "i", 31 0;
v000001a8373ccc50 .array "mem", 63 0, 31 0;
E_000001a8373a2890 .event posedge, v000001a8373ccbb0_0;
L_000001a837490fc0 .array/port v000001a8373ccc50, L_000001a83748ff80;
L_000001a83748ff80 .part v000001a837387740_0, 2, 30;
S_000001a83734c240 .scope module, "u_Instruction_Memory" "Instruction_Memory" 3 22, 5 1 0, S_000001a837316580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000001a837384ef0 .functor BUFZ 32, L_000001a837490f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a8373cc570_0 .net "A", 31 0, v000001a837427030_0;  alias, 1 drivers
v000001a8373cd470_0 .net "RD", 31 0, L_000001a837384ef0;  alias, 1 drivers
v000001a8373ccb10_0 .net *"_ivl_0", 31 0, L_000001a837490f20;  1 drivers
v000001a8373cce30_0 .net *"_ivl_3", 29 0, L_000001a8374902a0;  1 drivers
v000001a8373cdd30 .array "mem", 10 0, 31 0;
L_000001a837490f20 .array/port v000001a8373cdd30, L_000001a8374902a0;
L_000001a8374902a0 .part v000001a837427030_0, 2, 30;
S_000001a83734c3d0 .scope module, "u_controlpath" "controlpath" 3 20, 6 1 0, S_000001a837316580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALU_Control";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_000001a837384d30 .functor BUFZ 1, v000001a8373cdb50_0, C4<0>, C4<0>, C4<0>;
L_000001a837384e80 .functor AND 1, v000001a8373cc1b0_0, v000001a837427530_0, C4<1>, C4<1>;
v000001a8373cd5b0_0 .net "ALUOp", 1 0, v000001a8373cc6b0_0;  1 drivers
v000001a8373ccd90_0 .net "ALUSrc", 0 0, v000001a8373cd970_0;  alias, 1 drivers
v000001a8373cd6f0_0 .net "ALU_Control", 3 0, v000001a8373cc750_0;  alias, 1 drivers
v000001a8373cc110_0 .net "Branch", 0 0, v000001a8373cc1b0_0;  1 drivers
v000001a8373cd010_0 .net "ImmSrc", 1 0, v000001a8373cd510_0;  alias, 1 drivers
v000001a8373cd1f0_0 .net "Instr", 31 0, L_000001a837384ef0;  alias, 1 drivers
v000001a8373cdbf0_0 .net "Jump", 0 0, v000001a8373cd790_0;  1 drivers
v000001a8373cd0b0_0 .net "MemWrite", 0 0, v000001a8373cdb50_0;  alias, 1 drivers
v000001a8373cdc90_0 .net "PCSrc", 0 0, L_000001a837384e80;  alias, 1 drivers
v000001a8373cd290_0 .net "RegSrc", 0 0, o000001a8373d4998;  alias, 0 drivers
v000001a8373cd830_0 .net "RegWrite", 0 0, v000001a8373cda10_0;  alias, 1 drivers
v000001a8373cd3d0_0 .net "ResultSrc", 1 0, v000001a8373cc890_0;  alias, 1 drivers
v000001a8373cde70_0 .net "WE", 0 0, L_000001a837384d30;  1 drivers
v000001a8373cdf10_0 .net "Zero", 0 0, v000001a837427530_0;  alias, 1 drivers
L_000001a837490840 .part L_000001a837384ef0, 0, 7;
L_000001a837490020 .part L_000001a837384ef0, 12, 3;
L_000001a8374900c0 .part L_000001a837384ef0, 30, 1;
L_000001a83748fee0 .part L_000001a837384ef0, 4, 1;
S_000001a837343660 .scope module, "u_ALUDecoder" "ALUDecoder" 6 27, 7 1 0, S_000001a83734c3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_Control";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "funct7b5";
    .port_info 4 /INPUT 1 "opb5";
v000001a8373cddd0_0 .net "ALUOp", 1 0, v000001a8373cc6b0_0;  alias, 1 drivers
v000001a8373cc750_0 .var "ALU_Control", 3 0;
v000001a8373cc7f0_0 .net "funct3", 2 0, L_000001a837490020;  1 drivers
v000001a8373cced0_0 .net "funct7b5", 0 0, L_000001a8374900c0;  1 drivers
v000001a8373cc610_0 .net "opb5", 0 0, L_000001a83748fee0;  1 drivers
E_000001a8373a4010 .event anyedge, v000001a8373cddd0_0, v000001a8373cc7f0_0, v000001a8373cced0_0, v000001a8373cc610_0;
S_000001a8373437f0 .scope module, "u_Main_Decoder" "Main_Decoder" 6 21, 8 1 0, S_000001a83734c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUop";
    .port_info 8 /OUTPUT 1 "Jump";
v000001a8373cd970_0 .var "ALUSrc", 0 0;
v000001a8373cc6b0_0 .var "ALUop", 1 0;
v000001a8373cc1b0_0 .var "Branch", 0 0;
v000001a8373cd510_0 .var "ImmSrc", 1 0;
v000001a8373cd790_0 .var "Jump", 0 0;
v000001a8373cdb50_0 .var "MemWrite", 0 0;
v000001a8373cda10_0 .var "RegWrite", 0 0;
v000001a8373cc890_0 .var "ResultSrc", 1 0;
v000001a8373cc9d0_0 .net "op", 6 0, L_000001a837490840;  1 drivers
E_000001a8373a3fd0 .event anyedge, v000001a8373cc9d0_0;
S_000001a837351140 .scope module, "u_datapath" "datapath" 3 15, 9 1 0, S_000001a837316580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 2 "ImmSrc";
    .port_info 8 /INPUT 4 "ALU_Control";
    .port_info 9 /INPUT 32 "Instr";
    .port_info 10 /INPUT 32 "ReadData";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "display_data";
    .port_info 16 /OUTPUT 32 "PC";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "WriteData";
L_000001a837385510 .functor BUFZ 32, L_000001a83748fbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a837428280_0 .net "ALUResult", 31 0, v000001a837387740_0;  alias, 1 drivers
v000001a837428320_0 .net "ALUSrc", 0 0, v000001a8373cd970_0;  alias, 1 drivers
v000001a837428be0_0 .net "ALU_Control", 3 0, v000001a8373cc750_0;  alias, 1 drivers
v000001a837428780_0 .net "B", 31 0, L_000001a837490200;  1 drivers
v000001a837428fa0_0 .net "Carry", 0 0, v000001a837427350_0;  alias, 1 drivers
v000001a837428460_0 .net "ImmExt", 31 0, v000001a837427670_0;  1 drivers
v000001a837429040_0 .net "ImmSrc", 1 0, v000001a8373cd510_0;  alias, 1 drivers
v000001a8374281e0_0 .net "Instr", 31 0, L_000001a837384ef0;  alias, 1 drivers
v000001a837428a00_0 .net "Negative", 0 0, v000001a837427170_0;  alias, 1 drivers
v000001a837429b80_0 .net "Overflow", 0 0, v000001a837426810_0;  alias, 1 drivers
v000001a8374292c0_0 .net "PC", 31 0, v000001a837427030_0;  alias, 1 drivers
v000001a837429540_0 .net "PCSrc", 0 0, L_000001a837384e80;  alias, 1 drivers
v000001a837429220_0 .net "PC_Next", 31 0, L_000001a837434a00;  1 drivers
v000001a8374294a0_0 .net "PC_Plus_4", 31 0, L_000001a837434f00;  1 drivers
v000001a837429360_0 .net "PC_Target", 31 0, L_000001a837434960;  1 drivers
v000001a8374297c0_0 .net "RD1", 31 0, L_000001a83748fb20;  1 drivers
v000001a837428c80_0 .net "RD2", 31 0, L_000001a83748fbc0;  1 drivers
v000001a837429400_0 .net "ReadData", 31 0, L_000001a837385040;  alias, 1 drivers
v000001a837429680_0 .net "RegSrc", 0 0, o000001a8373d4998;  alias, 0 drivers
v000001a8374299a0_0 .net "RegWrite", 0 0, v000001a8373cda10_0;  alias, 1 drivers
v000001a837429c20_0 .net "Result", 31 0, L_000001a837490de0;  1 drivers
v000001a837429cc0_0 .net "ResultSrc", 1 0, v000001a8373cc890_0;  alias, 1 drivers
v000001a837429d60_0 .net "WriteData", 31 0, L_000001a837385510;  alias, 1 drivers
v000001a837428500_0 .net "Zero", 0 0, v000001a837427530_0;  alias, 1 drivers
v000001a837429fe0_0 .net "clk", 0 0, v000001a83742cc40_0;  alias, 1 drivers
v000001a83742a080_0 .net "display_data", 31 0, L_000001a837385190;  alias, 1 drivers
v000001a8374283c0_0 .net "reset", 0 0, v000001a83742c380_0;  alias, 1 drivers
L_000001a83748fa80 .part L_000001a837384ef0, 15, 5;
L_000001a83748fe40 .part L_000001a837384ef0, 20, 5;
L_000001a837490ca0 .part L_000001a837384ef0, 7, 5;
S_000001a8373512d0 .scope module, "u_ALU32" "ALU32" 9 35, 10 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Control";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Negative";
    .port_info 7 /OUTPUT 32 "ALUResult";
v000001a8373cc2f0_0 .net "A", 31 0, L_000001a83748fb20;  alias, 1 drivers
v000001a837387740_0 .var "ALUResult", 31 0;
v000001a8373a0800_0 .net "ALU_Control", 3 0, v000001a8373cc750_0;  alias, 1 drivers
v000001a8374268b0_0 .net "B", 31 0, L_000001a837490200;  alias, 1 drivers
v000001a837427350_0 .var "Carry", 0 0;
v000001a837427170_0 .var "Negative", 0 0;
v000001a837426810_0 .var "Overflow", 0 0;
v000001a837427530_0 .var "Zero", 0 0;
v000001a8374272b0_0 .var "slt", 0 0;
v000001a837427e90_0 .var "sltu", 0 0;
v000001a8374275d0_0 .var "sum", 32 0;
E_000001a8373a3990/0 .event anyedge, v000001a8373cc2f0_0, v000001a8374268b0_0, v000001a8373cc750_0, v000001a8374275d0_0;
E_000001a8373a3990/1 .event anyedge, v000001a8373ccf70_0, v000001a8374272b0_0, v000001a837427e90_0;
E_000001a8373a3990 .event/or E_000001a8373a3990/0, E_000001a8373a3990/1;
S_000001a83734d780 .scope module, "u_ALU_Mux" "ALU_Mux" 9 32, 11 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "B";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 32 "ImmExt";
    .port_info 3 /INPUT 1 "ALUSrc";
v000001a8374278f0_0 .net "ALUSrc", 0 0, v000001a8373cd970_0;  alias, 1 drivers
v000001a837427710_0 .net "B", 31 0, L_000001a837490200;  alias, 1 drivers
v000001a837426d10_0 .net "ImmExt", 31 0, v000001a837427670_0;  alias, 1 drivers
v000001a837426a90_0 .net "WD", 31 0, L_000001a83748fbc0;  alias, 1 drivers
L_000001a837490200 .functor MUXZ 32, L_000001a83748fbc0, v000001a837427670_0, v000001a8373cd970_0, C4<>;
S_000001a83734d910 .scope module, "u_Dff" "Dff" 9 23, 12 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v000001a837427030_0 .var "PC", 31 0;
v000001a837426450_0 .net "PC_Next", 31 0, L_000001a837434a00;  alias, 1 drivers
v000001a837426e50_0 .net "clk", 0 0, v000001a83742cc40_0;  alias, 1 drivers
v000001a837426c70_0 .net "reset", 0 0, v000001a83742c380_0;  alias, 1 drivers
E_000001a8373a4350 .event posedge, v000001a837426c70_0, v000001a8373ccbb0_0;
S_000001a837343130 .scope module, "u_Extend" "Extend" 9 21, 13 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ImmExt";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /INPUT 32 "Instr";
v000001a837427670_0 .var "ImmExt", 31 0;
v000001a837428070_0 .net "ImmSrc", 1 0, v000001a8373cd510_0;  alias, 1 drivers
v000001a837426db0_0 .net "Instr", 31 0, L_000001a837384ef0;  alias, 1 drivers
E_000001a8373a42d0 .event anyedge, v000001a8373cd510_0, v000001a8373cd470_0;
S_000001a8373432c0 .scope module, "u_PC_Mux" "PC_Mux" 9 20, 14 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Next";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 1 "PCSrc";
v000001a8374273f0_0 .net "PCSrc", 0 0, L_000001a837384e80;  alias, 1 drivers
v000001a837427df0_0 .net "PC_Next", 31 0, L_000001a837434a00;  alias, 1 drivers
v000001a837426bd0_0 .net "PC_Plus_4", 31 0, L_000001a837434f00;  alias, 1 drivers
v000001a837427990_0 .net "PC_Target", 31 0, L_000001a837434960;  alias, 1 drivers
L_000001a837434a00 .functor MUXZ 32, L_000001a837434f00, L_000001a837434960, L_000001a837384e80, C4<>;
S_000001a837342c00 .scope module, "u_PC_Plus_4" "PC_Plus_4" 9 18, 15 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Plus_4";
    .port_info 1 /INPUT 32 "PC";
v000001a8374277b0_0 .net "PC", 31 0, v000001a837427030_0;  alias, 1 drivers
v000001a837427f30_0 .net "PC_Plus_4", 31 0, L_000001a837434f00;  alias, 1 drivers
L_000001a837435208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a837426270_0 .net/2u *"_ivl_0", 31 0, L_000001a837435208;  1 drivers
L_000001a837434f00 .arith/sum 32, v000001a837427030_0, L_000001a837435208;
S_000001a837342d90 .scope module, "u_PC_Target" "PC_Target" 9 19, 16 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Target";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ImmExt";
v000001a8374270d0_0 .net "ImmExt", 31 0, v000001a837427670_0;  alias, 1 drivers
v000001a837426310_0 .net "PC", 31 0, v000001a837427030_0;  alias, 1 drivers
v000001a837426950_0 .net "PC_Target", 31 0, L_000001a837434960;  alias, 1 drivers
L_000001a837434960 .arith/sum 32, v000001a837427030_0, v000001a837427670_0;
S_000001a8373426d0 .scope module, "u_Register_File" "Register_File" 9 26, 17 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v000001a837428d20_4 .array/port v000001a837428d20, 4;
L_000001a837385190 .functor BUFZ 32, v000001a837428d20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a8374269f0_0 .net "RA1", 4 0, L_000001a83748fa80;  1 drivers
v000001a837426630_0 .net "RA2", 4 0, L_000001a83748fe40;  1 drivers
v000001a8374263b0_0 .net "RD1", 31 0, L_000001a83748fb20;  alias, 1 drivers
v000001a837426590_0 .net "RD2", 31 0, L_000001a83748fbc0;  alias, 1 drivers
v000001a8374264f0_0 .net "WA3", 4 0, L_000001a837490ca0;  1 drivers
v000001a837427490_0 .net "WD3", 31 0, L_000001a837490de0;  alias, 1 drivers
v000001a8374266d0_0 .net "WE3", 0 0, v000001a8373cda10_0;  alias, 1 drivers
v000001a837427850_0 .net *"_ivl_0", 31 0, L_000001a837434fa0;  1 drivers
v000001a837426770_0 .net *"_ivl_10", 31 0, L_000001a83742e750;  1 drivers
v000001a837426b30_0 .net *"_ivl_12", 6 0, L_000001a837490c00;  1 drivers
L_000001a837435328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a837427a30_0 .net *"_ivl_15", 1 0, L_000001a837435328;  1 drivers
v000001a837427ad0_0 .net *"_ivl_18", 31 0, L_000001a837490520;  1 drivers
L_000001a837435370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837427b70_0 .net *"_ivl_21", 26 0, L_000001a837435370;  1 drivers
L_000001a8374353b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837427cb0_0 .net/2u *"_ivl_22", 31 0, L_000001a8374353b8;  1 drivers
v000001a837426ef0_0 .net *"_ivl_24", 0 0, L_000001a83748fc60;  1 drivers
L_000001a837435400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837427c10_0 .net/2u *"_ivl_26", 31 0, L_000001a837435400;  1 drivers
v000001a837426f90_0 .net *"_ivl_28", 31 0, L_000001a83748fda0;  1 drivers
L_000001a837435250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837427d50_0 .net *"_ivl_3", 26 0, L_000001a837435250;  1 drivers
v000001a837427fd0_0 .net *"_ivl_30", 6 0, L_000001a8374907a0;  1 drivers
L_000001a837435448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a8374261d0_0 .net *"_ivl_33", 1 0, L_000001a837435448;  1 drivers
L_000001a837435298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837429f40_0 .net/2u *"_ivl_4", 31 0, L_000001a837435298;  1 drivers
v000001a8374290e0_0 .net *"_ivl_6", 0 0, L_000001a837435040;  1 drivers
L_000001a8374352e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a8374285a0_0 .net/2u *"_ivl_8", 31 0, L_000001a8374352e0;  1 drivers
v000001a837429e00_0 .net "clk", 0 0, v000001a83742cc40_0;  alias, 1 drivers
v000001a837429ea0_0 .net "display_data", 31 0, L_000001a837385190;  alias, 1 drivers
v000001a8374295e0_0 .var/i "i", 31 0;
v000001a837428d20 .array "regfile", 31 0, 31 0;
L_000001a837434fa0 .concat [ 5 27 0 0], L_000001a83748fa80, L_000001a837435250;
L_000001a837435040 .cmp/eq 32, L_000001a837434fa0, L_000001a837435298;
L_000001a83742e750 .array/port v000001a837428d20, L_000001a837490c00;
L_000001a837490c00 .concat [ 5 2 0 0], L_000001a83748fa80, L_000001a837435328;
L_000001a83748fb20 .functor MUXZ 32, L_000001a83742e750, L_000001a8374352e0, L_000001a837435040, C4<>;
L_000001a837490520 .concat [ 5 27 0 0], L_000001a83748fe40, L_000001a837435370;
L_000001a83748fc60 .cmp/eq 32, L_000001a837490520, L_000001a8374353b8;
L_000001a83748fda0 .array/port v000001a837428d20, L_000001a8374907a0;
L_000001a8374907a0 .concat [ 5 2 0 0], L_000001a83748fe40, L_000001a837435448;
L_000001a83748fbc0 .functor MUXZ 32, L_000001a83748fda0, L_000001a837435400, L_000001a83748fc60, C4<>;
S_000001a83742b000 .scope module, "u_Result_Mux" "Result_Mux" 9 38, 18 1 0, S_000001a837351140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result";
    .port_info 1 /INPUT 2 "ResultSrc";
    .port_info 2 /INPUT 32 "ALUResult";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /INPUT 32 "PC_Plus_4";
v000001a837429180_0 .net "ALUResult", 31 0, v000001a837387740_0;  alias, 1 drivers
v000001a837428640_0 .net "PC_Plus_4", 31 0, L_000001a837434f00;  alias, 1 drivers
v000001a837429900_0 .net "ReadData", 31 0, L_000001a837385040;  alias, 1 drivers
v000001a837429ae0_0 .net "Result", 31 0, L_000001a837490de0;  alias, 1 drivers
v000001a837428820_0 .net "ResultSrc", 1 0, v000001a8373cc890_0;  alias, 1 drivers
L_000001a837435490 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a8374288c0_0 .net/2u *"_ivl_0", 1 0, L_000001a837435490;  1 drivers
v000001a837429a40_0 .net *"_ivl_10", 0 0, L_000001a837490b60;  1 drivers
v000001a837428960_0 .net *"_ivl_12", 31 0, L_000001a837490e80;  1 drivers
v000001a837429720_0 .net *"_ivl_14", 31 0, L_000001a83748fd00;  1 drivers
v000001a837428e60_0 .net *"_ivl_2", 0 0, L_000001a837490d40;  1 drivers
L_000001a8374354d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a837428dc0_0 .net/2u *"_ivl_4", 1 0, L_000001a8374354d8;  1 drivers
v000001a837428f00_0 .net *"_ivl_6", 0 0, L_000001a837490660;  1 drivers
L_000001a837435520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a837429860_0 .net/2u *"_ivl_8", 1 0, L_000001a837435520;  1 drivers
L_000001a837490d40 .cmp/eq 2, v000001a8373cc890_0, L_000001a837435490;
L_000001a837490660 .cmp/eq 2, v000001a8373cc890_0, L_000001a8374354d8;
L_000001a837490b60 .cmp/eq 2, v000001a8373cc890_0, L_000001a837435520;
L_000001a837490e80 .functor MUXZ 32, v000001a837387740_0, L_000001a837385040, L_000001a837490b60, C4<>;
L_000001a83748fd00 .functor MUXZ 32, L_000001a837490e80, L_000001a837434f00, L_000001a837490660, C4<>;
L_000001a837490de0 .functor MUXZ 32, L_000001a83748fd00, L_000001a837434f00, L_000001a837490d40, C4<>;
S_000001a83731eff0 .scope module, "seven_seg" "seven_seg" 19 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "Anode_Activate";
    .port_info 3 /OUTPUT 7 "LED_out";
v000001a8374341e0_0 .var "Anode_Activate", 3 0;
v000001a837434dc0_0 .var "LED_BCD", 3 0;
v000001a837434280_0 .net "LED_activating_counter", 1 0, L_000001a83748e040;  1 drivers
v000001a837433240_0 .var "LED_out", 6 0;
o000001a8373d8cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a837434e60_0 .net "clk_100mhz", 0 0, o000001a8373d8cb8;  0 drivers
v000001a8374343c0_0 .var "clk_1hz", 0 0;
v000001a837434500_0 .var "count", 31 0;
v000001a837434640_0 .var "displayed_number", 15 0;
v000001a8374346e0_0 .var "refresh_counter", 19 0;
o000001a8373d75d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a837434820_0 .net "reset", 0 0, o000001a8373d75d8;  0 drivers
v000001a8374348c0_0 .net "result", 31 0, L_000001a8373847f0;  1 drivers
E_000001a8373a41d0 .event anyedge, v000001a837434dc0_0;
E_000001a8373a3750 .event anyedge, v000001a837434280_0, v000001a837434640_0;
E_000001a8373a3850 .event posedge, v000001a83742eb10_0, v000001a837434e60_0;
L_000001a83748e040 .part v000001a8374346e0_0, 18, 2;
S_000001a83742a830 .scope module, "uut" "RISCV_TopModule" 19 21, 3 1 0, S_000001a83731eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v000001a837433f60_0 .net "ALUResult", 31 0, v000001a83742f0b0_0;  1 drivers
v000001a837434aa0_0 .net "ALUSrc", 0 0, v000001a83742c060_0;  1 drivers
v000001a837433740_0 .net "ALU_Control", 3 0, v000001a83742b520_0;  1 drivers
v000001a8374345a0_0 .net "Carry", 0 0, v000001a83742d710_0;  1 drivers
v000001a837434b40_0 .net "ImmSrc", 1 0, v000001a83742c880_0;  1 drivers
v000001a837434d20_0 .net "Instr", 31 0, L_000001a837385350;  1 drivers
v000001a837433880_0 .net "MemWrite", 0 0, v000001a83742b8e0_0;  1 drivers
v000001a837434320_0 .net "Negative", 0 0, v000001a83742db70_0;  1 drivers
v000001a837434be0_0 .net "Overflow", 0 0, v000001a83742ee30_0;  1 drivers
v000001a837433600_0 .net "PC", 31 0, v000001a83742e1b0_0;  1 drivers
v000001a837434780_0 .net "PCSrc", 0 0, L_000001a8373852e0;  1 drivers
v000001a837434000_0 .net "ReadData", 31 0, L_000001a837384940;  1 drivers
o000001a8373d6f18 .functor BUFZ 1, C4<z>; HiZ drive
v000001a8374340a0_0 .net "RegSrc", 0 0, o000001a8373d6f18;  0 drivers
v000001a837434140_0 .net "RegWrite", 0 0, v000001a83742cf60_0;  1 drivers
v000001a8374337e0_0 .net "ResultSrc", 1 0, v000001a83742ba20_0;  1 drivers
v000001a837434c80_0 .net "WriteData", 31 0, L_000001a8373850b0;  1 drivers
v000001a8374332e0_0 .net "Zero", 0 0, v000001a83742d210_0;  1 drivers
v000001a8374350e0_0 .net "clk", 0 0, v000001a8374343c0_0;  1 drivers
v000001a837433920_0 .net "display_data", 31 0, L_000001a8373847f0;  alias, 1 drivers
v000001a837433380_0 .net "reset", 0 0, o000001a8373d75d8;  alias, 0 drivers
S_000001a83742a9c0 .scope module, "u_Data_Memory" "Data_Memory" 3 24, 4 1 0, S_000001a83742a830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_000001a837384940 .functor BUFZ 32, L_000001a83748ee00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a83742b840_0 .net "A", 31 0, v000001a83742f0b0_0;  alias, 1 drivers
v000001a83742b340_0 .net "RD", 31 0, L_000001a837384940;  alias, 1 drivers
v000001a83742bca0_0 .net "WD", 31 0, L_000001a8373850b0;  alias, 1 drivers
v000001a83742cba0_0 .net "WE", 0 0, v000001a83742b8e0_0;  alias, 1 drivers
v000001a83742bf20_0 .net *"_ivl_0", 31 0, L_000001a83748ee00;  1 drivers
v000001a83742bac0_0 .net *"_ivl_3", 29 0, L_000001a83748de60;  1 drivers
v000001a83742b2a0_0 .net "clk", 0 0, v000001a8374343c0_0;  alias, 1 drivers
v000001a83742b980_0 .var/i "i", 31 0;
v000001a83742cce0 .array "mem", 63 0, 31 0;
E_000001a8373a4290 .event posedge, v000001a83742b2a0_0;
L_000001a83748ee00 .array/port v000001a83742cce0, L_000001a83748de60;
L_000001a83748de60 .part v000001a83742f0b0_0, 2, 30;
S_000001a83742a1f0 .scope module, "u_Instruction_Memory" "Instruction_Memory" 3 22, 5 1 0, S_000001a83742a830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000001a837385350 .functor BUFZ 32, L_000001a83748d5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a83742c600_0 .net "A", 31 0, v000001a83742e1b0_0;  alias, 1 drivers
v000001a83742bfc0_0 .net "RD", 31 0, L_000001a837385350;  alias, 1 drivers
v000001a83742c240_0 .net *"_ivl_0", 31 0, L_000001a83748d5a0;  1 drivers
v000001a83742cec0_0 .net *"_ivl_3", 29 0, L_000001a83748e2c0;  1 drivers
v000001a83742c420 .array "mem", 10 0, 31 0;
L_000001a83748d5a0 .array/port v000001a83742c420, L_000001a83748e2c0;
L_000001a83748e2c0 .part v000001a83742e1b0_0, 2, 30;
S_000001a83742ab50 .scope module, "u_controlpath" "controlpath" 3 20, 6 1 0, S_000001a83742a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALU_Control";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_000001a837385200 .functor BUFZ 1, v000001a83742b8e0_0, C4<0>, C4<0>, C4<0>;
L_000001a8373852e0 .functor AND 1, v000001a83742c6a0_0, v000001a83742d210_0, C4<1>, C4<1>;
v000001a83742cd80_0 .net "ALUOp", 1 0, v000001a83742c1a0_0;  1 drivers
v000001a83742d000_0 .net "ALUSrc", 0 0, v000001a83742c060_0;  alias, 1 drivers
v000001a83742dd50_0 .net "ALU_Control", 3 0, v000001a83742b520_0;  alias, 1 drivers
v000001a83742d5d0_0 .net "Branch", 0 0, v000001a83742c6a0_0;  1 drivers
v000001a83742e250_0 .net "ImmSrc", 1 0, v000001a83742c880_0;  alias, 1 drivers
v000001a83742ddf0_0 .net "Instr", 31 0, L_000001a837385350;  alias, 1 drivers
v000001a83742e6b0_0 .net "Jump", 0 0, v000001a83742ca60_0;  1 drivers
v000001a83742e610_0 .net "MemWrite", 0 0, v000001a83742b8e0_0;  alias, 1 drivers
v000001a83742e070_0 .net "PCSrc", 0 0, L_000001a8373852e0;  alias, 1 drivers
v000001a83742d530_0 .net "RegSrc", 0 0, o000001a8373d6f18;  alias, 0 drivers
v000001a83742d490_0 .net "RegWrite", 0 0, v000001a83742cf60_0;  alias, 1 drivers
v000001a83742d990_0 .net "ResultSrc", 1 0, v000001a83742ba20_0;  alias, 1 drivers
v000001a83742ed90_0 .net "WE", 0 0, L_000001a837385200;  1 drivers
v000001a83742da30_0 .net "Zero", 0 0, v000001a83742d210_0;  alias, 1 drivers
L_000001a83748e0e0 .part L_000001a837385350, 0, 7;
L_000001a83748e5e0 .part L_000001a837385350, 12, 3;
L_000001a83748f760 .part L_000001a837385350, 30, 1;
L_000001a83748e720 .part L_000001a837385350, 4, 1;
S_000001a83742ace0 .scope module, "u_ALUDecoder" "ALUDecoder" 6 27, 7 1 0, S_000001a83742ab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_Control";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "funct7b5";
    .port_info 4 /INPUT 1 "opb5";
v000001a83742c2e0_0 .net "ALUOp", 1 0, v000001a83742c1a0_0;  alias, 1 drivers
v000001a83742b520_0 .var "ALU_Control", 3 0;
v000001a83742bb60_0 .net "funct3", 2 0, L_000001a83748e5e0;  1 drivers
v000001a83742c740_0 .net "funct7b5", 0 0, L_000001a83748f760;  1 drivers
v000001a83742c100_0 .net "opb5", 0 0, L_000001a83748e720;  1 drivers
E_000001a8373a37d0 .event anyedge, v000001a83742c2e0_0, v000001a83742bb60_0, v000001a83742c740_0, v000001a83742c100_0;
S_000001a83742a380 .scope module, "u_Main_Decoder" "Main_Decoder" 6 21, 8 1 0, S_000001a83742ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUop";
    .port_info 8 /OUTPUT 1 "Jump";
v000001a83742c060_0 .var "ALUSrc", 0 0;
v000001a83742c1a0_0 .var "ALUop", 1 0;
v000001a83742c6a0_0 .var "Branch", 0 0;
v000001a83742c880_0 .var "ImmSrc", 1 0;
v000001a83742ca60_0 .var "Jump", 0 0;
v000001a83742b8e0_0 .var "MemWrite", 0 0;
v000001a83742cf60_0 .var "RegWrite", 0 0;
v000001a83742ba20_0 .var "ResultSrc", 1 0;
v000001a83742cb00_0 .net "op", 6 0, L_000001a83748e0e0;  1 drivers
E_000001a8373a38d0 .event anyedge, v000001a83742cb00_0;
S_000001a83742ae70 .scope module, "u_datapath" "datapath" 3 15, 9 1 0, S_000001a83742a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 2 "ImmSrc";
    .port_info 8 /INPUT 4 "ALU_Control";
    .port_info 9 /INPUT 32 "Instr";
    .port_info 10 /INPUT 32 "ReadData";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "display_data";
    .port_info 16 /OUTPUT 32 "PC";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "WriteData";
L_000001a8373850b0 .functor BUFZ 32, L_000001a83748ec20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a837432db0_0 .net "ALUResult", 31 0, v000001a83742f0b0_0;  alias, 1 drivers
v000001a837432e50_0 .net "ALUSrc", 0 0, v000001a83742c060_0;  alias, 1 drivers
v000001a837431e10_0 .net "ALU_Control", 3 0, v000001a83742b520_0;  alias, 1 drivers
v000001a837431410_0 .net "B", 31 0, L_000001a83748e680;  1 drivers
v000001a837432270_0 .net "Carry", 0 0, v000001a83742d710_0;  alias, 1 drivers
v000001a837431730_0 .net "ImmExt", 31 0, v000001a83742e7f0_0;  1 drivers
v000001a837431870_0 .net "ImmSrc", 1 0, v000001a83742c880_0;  alias, 1 drivers
v000001a837431910_0 .net "Instr", 31 0, L_000001a837385350;  alias, 1 drivers
v000001a8374319b0_0 .net "Negative", 0 0, v000001a83742db70_0;  alias, 1 drivers
v000001a837431a50_0 .net "Overflow", 0 0, v000001a83742ee30_0;  alias, 1 drivers
v000001a8374323b0_0 .net "PC", 31 0, v000001a83742e1b0_0;  alias, 1 drivers
v000001a837431b90_0 .net "PCSrc", 0 0, L_000001a8373852e0;  alias, 1 drivers
v000001a837432450_0 .net "PC_Next", 31 0, L_000001a837490700;  1 drivers
v000001a8374324f0_0 .net "PC_Plus_4", 31 0, L_000001a837490160;  1 drivers
v000001a837433a60_0 .net "PC_Target", 31 0, L_000001a837490340;  1 drivers
v000001a837433420_0 .net "RD1", 31 0, L_000001a837491100;  1 drivers
v000001a837433ba0_0 .net "RD2", 31 0, L_000001a83748ec20;  1 drivers
v000001a837433b00_0 .net "ReadData", 31 0, L_000001a837384940;  alias, 1 drivers
v000001a8374334c0_0 .net "RegSrc", 0 0, o000001a8373d6f18;  alias, 0 drivers
v000001a8374339c0_0 .net "RegWrite", 0 0, v000001a83742cf60_0;  alias, 1 drivers
v000001a837434460_0 .net "Result", 31 0, L_000001a83748dfa0;  1 drivers
v000001a837433d80_0 .net "ResultSrc", 1 0, v000001a83742ba20_0;  alias, 1 drivers
v000001a837433e20_0 .net "WriteData", 31 0, L_000001a8373850b0;  alias, 1 drivers
v000001a837433c40_0 .net "Zero", 0 0, v000001a83742d210_0;  alias, 1 drivers
v000001a837433ce0_0 .net "clk", 0 0, v000001a8374343c0_0;  alias, 1 drivers
v000001a837433ec0_0 .net "display_data", 31 0, L_000001a8373847f0;  alias, 1 drivers
v000001a8374336a0_0 .net "reset", 0 0, o000001a8373d75d8;  alias, 0 drivers
L_000001a83748dd20 .part L_000001a837385350, 15, 5;
L_000001a83748ddc0 .part L_000001a837385350, 20, 5;
L_000001a83748e400 .part L_000001a837385350, 7, 5;
S_000001a83742a510 .scope module, "u_ALU32" "ALU32" 9 35, 10 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Control";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Negative";
    .port_info 7 /OUTPUT 32 "ALUResult";
v000001a83742df30_0 .net "A", 31 0, L_000001a837491100;  alias, 1 drivers
v000001a83742f0b0_0 .var "ALUResult", 31 0;
v000001a83742dad0_0 .net "ALU_Control", 3 0, v000001a83742b520_0;  alias, 1 drivers
v000001a83742ea70_0 .net "B", 31 0, L_000001a83748e680;  alias, 1 drivers
v000001a83742d710_0 .var "Carry", 0 0;
v000001a83742db70_0 .var "Negative", 0 0;
v000001a83742ee30_0 .var "Overflow", 0 0;
v000001a83742d210_0 .var "Zero", 0 0;
v000001a83742d670_0 .var "slt", 0 0;
v000001a83742d350_0 .var "sltu", 0 0;
v000001a83742e4d0_0 .var "sum", 32 0;
E_000001a8373a3bd0/0 .event anyedge, v000001a83742df30_0, v000001a83742ea70_0, v000001a83742b520_0, v000001a83742e4d0_0;
E_000001a8373a3bd0/1 .event anyedge, v000001a83742b840_0, v000001a83742d670_0, v000001a83742d350_0;
E_000001a8373a3bd0 .event/or E_000001a8373a3bd0/0, E_000001a8373a3bd0/1;
S_000001a83742a6a0 .scope module, "u_ALU_Mux" "ALU_Mux" 9 32, 11 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "B";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 32 "ImmExt";
    .port_info 3 /INPUT 1 "ALUSrc";
v000001a83742e570_0 .net "ALUSrc", 0 0, v000001a83742c060_0;  alias, 1 drivers
v000001a83742dc10_0 .net "B", 31 0, L_000001a83748e680;  alias, 1 drivers
v000001a83742dcb0_0 .net "ImmExt", 31 0, v000001a83742e7f0_0;  alias, 1 drivers
v000001a83742de90_0 .net "WD", 31 0, L_000001a83748ec20;  alias, 1 drivers
L_000001a83748e680 .functor MUXZ 32, L_000001a83748ec20, v000001a83742e7f0_0, v000001a83742c060_0, C4<>;
S_000001a83742f3b0 .scope module, "u_Dff" "Dff" 9 23, 12 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Next";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v000001a83742e1b0_0 .var "PC", 31 0;
v000001a83742d3f0_0 .net "PC_Next", 31 0, L_000001a837490700;  alias, 1 drivers
v000001a83742e2f0_0 .net "clk", 0 0, v000001a8374343c0_0;  alias, 1 drivers
v000001a83742eb10_0 .net "reset", 0 0, o000001a8373d75d8;  alias, 0 drivers
E_000001a8373a3c90 .event posedge, v000001a83742eb10_0, v000001a83742b2a0_0;
S_000001a8374304e0 .scope module, "u_Extend" "Extend" 9 21, 13 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ImmExt";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /INPUT 32 "Instr";
v000001a83742e7f0_0 .var "ImmExt", 31 0;
v000001a83742e890_0 .net "ImmSrc", 1 0, v000001a83742c880_0;  alias, 1 drivers
v000001a83742d7b0_0 .net "Instr", 31 0, L_000001a837385350;  alias, 1 drivers
E_000001a8373a3dd0 .event anyedge, v000001a83742c880_0, v000001a83742bfc0_0;
S_000001a83742fd10 .scope module, "u_PC_Mux" "PC_Mux" 9 20, 14 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Next";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 1 "PCSrc";
v000001a83742e930_0 .net "PCSrc", 0 0, L_000001a8373852e0;  alias, 1 drivers
v000001a83742ebb0_0 .net "PC_Next", 31 0, L_000001a837490700;  alias, 1 drivers
v000001a83742eed0_0 .net "PC_Plus_4", 31 0, L_000001a837490160;  alias, 1 drivers
v000001a83742dfd0_0 .net "PC_Target", 31 0, L_000001a837490340;  alias, 1 drivers
L_000001a837490700 .functor MUXZ 32, L_000001a837490160, L_000001a837490340, L_000001a8373852e0, C4<>;
S_000001a837430cb0 .scope module, "u_PC_Plus_4" "PC_Plus_4" 9 18, 15 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Plus_4";
    .port_info 1 /INPUT 32 "PC";
v000001a83742d850_0 .net "PC", 31 0, v000001a83742e1b0_0;  alias, 1 drivers
v000001a83742d2b0_0 .net "PC_Plus_4", 31 0, L_000001a837490160;  alias, 1 drivers
L_000001a837435568 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a83742e110_0 .net/2u *"_ivl_0", 31 0, L_000001a837435568;  1 drivers
L_000001a837490160 .arith/sum 32, v000001a83742e1b0_0, L_000001a837435568;
S_000001a83742f860 .scope module, "u_PC_Target" "PC_Target" 9 19, 16 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Target";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ImmExt";
v000001a83742e9d0_0 .net "ImmExt", 31 0, v000001a83742e7f0_0;  alias, 1 drivers
v000001a83742ec50_0 .net "PC", 31 0, v000001a83742e1b0_0;  alias, 1 drivers
v000001a83742ecf0_0 .net "PC_Target", 31 0, L_000001a837490340;  alias, 1 drivers
L_000001a837490340 .arith/sum 32, v000001a83742e1b0_0, v000001a83742e7f0_0;
S_000001a837430030 .scope module, "u_Register_File" "Register_File" 9 26, 17 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v000001a837432bd0_4 .array/port v000001a837432bd0, 4;
L_000001a8373847f0 .functor BUFZ 32, v000001a837432bd0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a83742e390_0 .net "RA1", 4 0, L_000001a83748dd20;  1 drivers
v000001a83742ef70_0 .net "RA2", 4 0, L_000001a83748ddc0;  1 drivers
v000001a83742e430_0 .net "RD1", 31 0, L_000001a837491100;  alias, 1 drivers
v000001a83742f010_0 .net "RD2", 31 0, L_000001a83748ec20;  alias, 1 drivers
v000001a837432590_0 .net "WA3", 4 0, L_000001a83748e400;  1 drivers
v000001a8374329f0_0 .net "WD3", 31 0, L_000001a83748dfa0;  alias, 1 drivers
v000001a837432130_0 .net "WE3", 0 0, v000001a83742cf60_0;  alias, 1 drivers
v000001a837432ef0_0 .net *"_ivl_0", 31 0, L_000001a8374903e0;  1 drivers
v000001a837432090_0 .net *"_ivl_10", 31 0, L_000001a837491060;  1 drivers
v000001a8374314b0_0 .net *"_ivl_12", 6 0, L_000001a8374908e0;  1 drivers
L_000001a837435688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a837431230_0 .net *"_ivl_15", 1 0, L_000001a837435688;  1 drivers
v000001a837433030_0 .net *"_ivl_18", 31 0, L_000001a8374905c0;  1 drivers
L_000001a8374356d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837431550_0 .net *"_ivl_21", 26 0, L_000001a8374356d0;  1 drivers
L_000001a837435718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837432810_0 .net/2u *"_ivl_22", 31 0, L_000001a837435718;  1 drivers
v000001a8374317d0_0 .net *"_ivl_24", 0 0, L_000001a837490980;  1 drivers
L_000001a837435760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837432f90_0 .net/2u *"_ivl_26", 31 0, L_000001a837435760;  1 drivers
v000001a837432630_0 .net *"_ivl_28", 31 0, L_000001a837490a20;  1 drivers
L_000001a8374355b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a8374312d0_0 .net *"_ivl_3", 26 0, L_000001a8374355b0;  1 drivers
v000001a8374326d0_0 .net *"_ivl_30", 6 0, L_000001a837490ac0;  1 drivers
L_000001a8374357a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a837432a90_0 .net *"_ivl_33", 1 0, L_000001a8374357a8;  1 drivers
L_000001a8374355f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837432950_0 .net/2u *"_ivl_4", 31 0, L_000001a8374355f8;  1 drivers
v000001a837432770_0 .net *"_ivl_6", 0 0, L_000001a837490480;  1 drivers
L_000001a837435640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a837432b30_0 .net/2u *"_ivl_8", 31 0, L_000001a837435640;  1 drivers
v000001a837431cd0_0 .net "clk", 0 0, v000001a8374343c0_0;  alias, 1 drivers
v000001a8374330d0_0 .net "display_data", 31 0, L_000001a8373847f0;  alias, 1 drivers
v000001a837431eb0_0 .var/i "i", 31 0;
v000001a837432bd0 .array "regfile", 31 0, 31 0;
L_000001a8374903e0 .concat [ 5 27 0 0], L_000001a83748dd20, L_000001a8374355b0;
L_000001a837490480 .cmp/eq 32, L_000001a8374903e0, L_000001a8374355f8;
L_000001a837491060 .array/port v000001a837432bd0, L_000001a8374908e0;
L_000001a8374908e0 .concat [ 5 2 0 0], L_000001a83748dd20, L_000001a837435688;
L_000001a837491100 .functor MUXZ 32, L_000001a837491060, L_000001a837435640, L_000001a837490480, C4<>;
L_000001a8374905c0 .concat [ 5 27 0 0], L_000001a83748ddc0, L_000001a8374356d0;
L_000001a837490980 .cmp/eq 32, L_000001a8374905c0, L_000001a837435718;
L_000001a837490a20 .array/port v000001a837432bd0, L_000001a837490ac0;
L_000001a837490ac0 .concat [ 5 2 0 0], L_000001a83748ddc0, L_000001a8374357a8;
L_000001a83748ec20 .functor MUXZ 32, L_000001a837490a20, L_000001a837435760, L_000001a837490980, C4<>;
S_000001a837430670 .scope module, "u_Result_Mux" "Result_Mux" 9 38, 18 1 0, S_000001a83742ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result";
    .port_info 1 /INPUT 2 "ResultSrc";
    .port_info 2 /INPUT 32 "ALUResult";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /INPUT 32 "PC_Plus_4";
v000001a837431690_0 .net "ALUResult", 31 0, v000001a83742f0b0_0;  alias, 1 drivers
v000001a837431370_0 .net "PC_Plus_4", 31 0, L_000001a837490160;  alias, 1 drivers
v000001a837432310_0 .net "ReadData", 31 0, L_000001a837384940;  alias, 1 drivers
v000001a837431f50_0 .net "Result", 31 0, L_000001a83748dfa0;  alias, 1 drivers
v000001a8374321d0_0 .net "ResultSrc", 1 0, v000001a83742ba20_0;  alias, 1 drivers
L_000001a8374357f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a837431c30_0 .net/2u *"_ivl_0", 1 0, L_000001a8374357f0;  1 drivers
v000001a837432c70_0 .net *"_ivl_10", 0 0, L_000001a83748e540;  1 drivers
v000001a837431af0_0 .net *"_ivl_12", 31 0, L_000001a83748d460;  1 drivers
v000001a837431d70_0 .net *"_ivl_14", 31 0, L_000001a83748df00;  1 drivers
v000001a8374328b0_0 .net *"_ivl_2", 0 0, L_000001a83748e4a0;  1 drivers
L_000001a837435838 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a8374315f0_0 .net/2u *"_ivl_4", 1 0, L_000001a837435838;  1 drivers
v000001a837431ff0_0 .net *"_ivl_6", 0 0, L_000001a83748e220;  1 drivers
L_000001a837435880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a837432d10_0 .net/2u *"_ivl_8", 1 0, L_000001a837435880;  1 drivers
L_000001a83748e4a0 .cmp/eq 2, v000001a83742ba20_0, L_000001a8374357f0;
L_000001a83748e220 .cmp/eq 2, v000001a83742ba20_0, L_000001a837435838;
L_000001a83748e540 .cmp/eq 2, v000001a83742ba20_0, L_000001a837435880;
L_000001a83748d460 .functor MUXZ 32, v000001a83742f0b0_0, L_000001a837384940, L_000001a83748e540, C4<>;
L_000001a83748df00 .functor MUXZ 32, L_000001a83748d460, L_000001a837490160, L_000001a83748e220, C4<>;
L_000001a83748dfa0 .functor MUXZ 32, L_000001a83748df00, L_000001a837490160, L_000001a83748e4a0, C4<>;
    .scope S_000001a837343130;
T_0 ;
    %wait E_000001a8373a42d0;
    %load/vec4 v000001a837428070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a837427670_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a837426db0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a837427670_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a837426db0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a837426db0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a837427670_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a837426db0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a837426db0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a837427670_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001a837426db0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a837426db0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a837426db0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a837427670_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a83734d910;
T_1 ;
    %wait E_000001a8373a4350;
    %load/vec4 v000001a837426c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a837427030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a837426450_0;
    %assign/vec4 v000001a837427030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a8373426d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a8374295e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a8374295e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a8374295e0_0;
    %store/vec4a v000001a837428d20, 4, 0;
    %load/vec4 v000001a8374295e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a8374295e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001a8373426d0;
T_3 ;
    %wait E_000001a8373a2890;
    %load/vec4 v000001a8374266d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001a8374264f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a837427490_0;
    %load/vec4 v000001a8374264f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a837428d20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a8373512d0;
T_4 ;
    %wait E_000001a8373a3990;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v000001a8374272b0_0, 0, 1;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001a837427e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a837427350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a837426810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a837427530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a837387740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a837427170_0, 0, 1;
    %load/vec4 v000001a8373a0800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a8373cc2f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a8374268b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001a8374275d0_0, 0, 33;
    %load/vec4 v000001a8374275d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001a837387740_0, 0, 32;
    %load/vec4 v000001a8374275d0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001a837427350_0, 0, 1;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a837387740_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a837387740_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v000001a837426810_0, 0, 1;
    %jmp T_4.15;
T_4.3 ;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %sub;
    %store/vec4 v000001a837387740_0, 0, 32;
    %load/vec4 v000001a837387740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001a837427170_0, 0, 1;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001a837387740_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a837387740_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000001a837426810_0, 0, 1;
    %jmp T_4.15;
T_4.4 ;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %and;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %or;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %xor;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001a8374272b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001a837427e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v000001a8373cc2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v000001a8373cc2f0_0;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v000001a8374268b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v000001a8373cc2f0_0;
    %ix/getv 4, v000001a8374268b0_0;
    %shiftr 4;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v000001a8373cc2f0_0;
    %ix/getv 4, v000001a8374268b0_0;
    %shiftl 4;
    %store/vec4 v000001a837387740_0, 0, 32;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v000001a837387740_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a837427530_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a8373437f0;
T_5 ;
    %wait E_000001a8373a3fd0;
    %load/vec4 v000001a8373cc9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cd510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8373cd970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cdb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a8373cc890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cc1b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a8373cc6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8373cd790_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a837343660;
T_6 ;
    %wait E_000001a8373a4010;
    %load/vec4 v000001a8373cddd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a8373cddd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001a8373cddd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001a8373cc7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %load/vec4 v000001a8373cced0_0;
    %load/vec4 v000001a8373cc610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001a8373cced0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001a8373cddd0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v000001a8373cc7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.25;
T_6.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.25;
T_6.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
    %jmp T_6.25;
T_6.25 ;
    %pop/vec4 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a8373cc750_0, 0, 4;
T_6.21 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a83734c240;
T_7 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a8373cdd30, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001a837316710;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a8373cd330_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a8373cd330_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a8373cd330_0;
    %store/vec4a v000001a8373ccc50, 4, 0;
    %load/vec4 v000001a8373cd330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a8373cd330_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001a837316710;
T_9 ;
    %wait E_000001a8373a2890;
    %load/vec4 v000001a8373cd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001a8373cccf0_0;
    %load/vec4 v000001a8373ccf70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a8373ccc50, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a83731ee60;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742cc40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c380_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001a83731ee60;
T_11 ;
    %vpi_call 2 18 "$dumpfile", "RISCV_TopModule_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a83731ee60 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a83731ee60;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v000001a83742cc40_0;
    %inv;
    %store/vec4 v000001a83742cc40_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001a8374304e0;
T_13 ;
    %wait E_000001a8373a3dd0;
    %load/vec4 v000001a83742e890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a83742e7f0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a83742e7f0_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a83742e7f0_0, 0, 32;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a83742e7f0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a83742d7b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a83742e7f0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a83742f3b0;
T_14 ;
    %wait E_000001a8373a3c90;
    %load/vec4 v000001a83742eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a83742e1b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001a83742d3f0_0;
    %assign/vec4 v000001a83742e1b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001a837430030;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a837431eb0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001a837431eb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a837431eb0_0;
    %store/vec4a v000001a837432bd0, 4, 0;
    %load/vec4 v000001a837431eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a837431eb0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_000001a837430030;
T_16 ;
    %wait E_000001a8373a4290;
    %load/vec4 v000001a837432130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v000001a837432590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001a8374329f0_0;
    %load/vec4 v000001a837432590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a837432bd0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a83742a510;
T_17 ;
    %wait E_000001a8373a3bd0;
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v000001a83742d670_0, 0, 1;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001a83742d350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ee30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742d210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742db70_0, 0, 1;
    %load/vec4 v000001a83742dad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a83742df30_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a83742ea70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001a83742e4d0_0, 0, 33;
    %load/vec4 v000001a83742e4d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %load/vec4 v000001a83742e4d0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000001a83742d710_0, 0, 1;
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a83742f0b0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a83742f0b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v000001a83742ee30_0, 0, 1;
    %jmp T_17.15;
T_17.3 ;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %sub;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %load/vec4 v000001a83742f0b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001a83742db70_0, 0, 1;
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001a83742f0b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v000001a83742df30_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v000001a83742f0b0_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v000001a83742ee30_0, 0, 1;
    %jmp T_17.15;
T_17.4 ;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %and;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.5 ;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %or;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.6 ;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %xor;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.7 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001a83742d670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001a83742d350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.9 ;
    %load/vec4 v000001a83742df30_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.10 ;
    %load/vec4 v000001a83742df30_0;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v000001a83742ea70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v000001a83742df30_0;
    %ix/getv 4, v000001a83742ea70_0;
    %shiftr 4;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v000001a83742df30_0;
    %ix/getv 4, v000001a83742ea70_0;
    %shiftl 4;
    %store/vec4 v000001a83742f0b0_0, 0, 32;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
    %load/vec4 v000001a83742f0b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a83742d210_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001a83742a380;
T_18 ;
    %wait E_000001a8373a38d0;
    %load/vec4 v000001a83742cb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742c880_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a83742c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a83742ba20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742c6a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a83742c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a83742ca60_0, 0, 1;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001a83742ace0;
T_19 ;
    %wait E_000001a8373a37d0;
    %load/vec4 v000001a83742c2e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001a83742c2e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001a83742c2e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000001a83742bb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.6 ;
    %load/vec4 v000001a83742c740_0;
    %load/vec4 v000001a83742c100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_19.17, 8;
T_19.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_19.17, 8;
 ; End of false expr.
    %blend;
T_19.17;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.11 ;
    %load/vec4 v000001a83742c740_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.18, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_19.19, 8;
T_19.18 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_19.19, 8;
 ; End of false expr.
    %blend;
T_19.19;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001a83742c2e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_19.20, 4;
    %load/vec4 v000001a83742bb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.25;
T_19.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.25;
T_19.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
    %jmp T_19.25;
T_19.25 ;
    %pop/vec4 1;
    %jmp T_19.21;
T_19.20 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a83742b520_0, 0, 4;
T_19.21 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001a83742a1f0;
T_20 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 10526755, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %pushi/vec4 41091, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a83742c420, 4, 0;
    %end;
    .thread T_20;
    .scope S_000001a83742a9c0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a83742b980_0, 0, 32;
T_21.0 ;
    %load/vec4 v000001a83742b980_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a83742b980_0;
    %store/vec4a v000001a83742cce0, 4, 0;
    %load/vec4 v000001a83742b980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a83742b980_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_000001a83742a9c0;
T_22 ;
    %wait E_000001a8373a4290;
    %load/vec4 v000001a83742cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001a83742bca0_0;
    %load/vec4 v000001a83742b840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a83742cce0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001a83731eff0;
T_23 ;
    %wait E_000001a8373a3850;
    %load/vec4 v000001a837434820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8374343c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a837434500_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001a837434500_0;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000001a8374343c0_0;
    %inv;
    %assign/vec4 v000001a8374343c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a837434500_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001a837434500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a837434500_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a83731eff0;
T_24 ;
    %wait E_000001a8373a3850;
    %load/vec4 v000001a837434820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a837434640_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001a8374348c0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001a837434640_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001a83731eff0;
T_25 ;
    %wait E_000001a8373a3850;
    %load/vec4 v000001a837434820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001a8374346e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001a8374346e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v000001a8374346e0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001a83731eff0;
T_26 ;
    %wait E_000001a8373a3750;
    %load/vec4 v000001a837434280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a8374341e0_0, 0, 4;
    %load/vec4 v000001a837434640_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000001a837434dc0_0, 0, 4;
    %jmp T_26.4;
T_26.1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a8374341e0_0, 0, 4;
    %load/vec4 v000001a837434640_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000001a837434dc0_0, 0, 4;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a8374341e0_0, 0, 4;
    %load/vec4 v000001a837434640_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v000001a837434dc0_0, 0, 4;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001a8374341e0_0, 0, 4;
    %load/vec4 v000001a837434640_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v000001a837434dc0_0, 0, 4;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001a83731eff0;
T_27 ;
    %wait E_000001a8373a41d0;
    %load/vec4 v000001a837434dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000001a837433240_0, 0, 7;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "RISCV_TopModule_tb.v";
    "RISCV_TopModule.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "controlpath.v";
    "ALUDecoder.v";
    "Main_Decoder.v";
    "datapath.v";
    "ALU32.v";
    "ALU_Mux.v";
    "Dff.v";
    "Extend.v";
    "PC_Mux.v";
    "PC_Plus_4.v";
    "PC_Target.v";
    "ResgisterFile.v";
    "Result_Mux.v";
    "seven_seg.v";
