Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/ALU.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/ALU.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/ALU.vhd".
WARNING:HDLParsers:3607 - Unit work/Barrel_Shift_Left is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/Barrel_Shift_Left.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/Barrel_Shift_Left.vhd".
WARNING:HDLParsers:3607 - Unit work/Barrel_Shift_Left/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/Barrel_Shift_Left.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/Barrel_Shift_Left.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_8 is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_8/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_4 is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_4/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_2 is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_2/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_1 is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX2_1/Behavioral is now defined in a different file.  It was defined in "C:/Users/lymacasm/RegFile_ALU/MUX2.vhd", and is now defined in "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
Compiling vhdl file "C:/Users/lymacasm/CENG450_Project/MUX2.vhd" in Library work.
Architecture behavioral of Entity mux2_8 is up to date.
Architecture behavioral of Entity mux2_4 is up to date.
Architecture behavioral of Entity mux2_2 is up to date.
Architecture behavioral of Entity mux2_1 is up to date.
Compiling vhdl file "C:/Users/lymacasm/CENG450_Project/MUX.vhd" in Library work.
Architecture mux of Entity mux is up to date.
Compiling vhdl file "C:/Users/lymacasm/CENG450_Project/Barrel_Shift_Left.vhd" in Library work.
Architecture behavioral of Entity barrel_shift_left is up to date.
Compiling vhdl file "C:/Users/lymacasm/CENG450_Project/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Barrel_Shift_Left> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX2_8> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX2_4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX2_2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX2_1> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/lymacasm/CENG450_Project/ALU.vhd" line 66: Width mismatch. <operation_results<3>> has a width of 16 bits but assigned expression is 32-bit wide.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Barrel_Shift_Left> in library <work> (Architecture <Behavioral>).
Entity <Barrel_Shift_Left> analyzed. Unit <Barrel_Shift_Left> generated.

Analyzing Entity <MUX2_8> in library <work> (Architecture <Behavioral>).
Entity <MUX2_8> analyzed. Unit <MUX2_8> generated.

Analyzing Entity <MUX2_4> in library <work> (Architecture <Behavioral>).
Entity <MUX2_4> analyzed. Unit <MUX2_4> generated.

Analyzing Entity <MUX2_2> in library <work> (Architecture <Behavioral>).
Entity <MUX2_2> analyzed. Unit <MUX2_2> generated.

Analyzing Entity <MUX2_1> in library <work> (Architecture <Behavioral>).
Entity <MUX2_1> analyzed. Unit <MUX2_1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MUX2_8>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
Unit <MUX2_8> synthesized.


Synthesizing Unit <MUX2_4>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
Unit <MUX2_4> synthesized.


Synthesizing Unit <MUX2_2>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
Unit <MUX2_2> synthesized.


Synthesizing Unit <MUX2_1>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/MUX2.vhd".
Unit <MUX2_1> synthesized.


Synthesizing Unit <Barrel_Shift_Left>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/Barrel_Shift_Left.vhd".
Unit <Barrel_Shift_Left> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/lymacasm/CENG450_Project/ALU.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <z_flag> is never assigned.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <n_flag> is never assigned.
WARNING:Xst:653 - Signal <operation_results<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1781 - Signal <operation_results<6:7>> is used but never assigned. Tied to default value.
WARNING:Xst:643 - "C:/Users/lymacasm/CENG450_Project/ALU.vhd" line 66: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16-bit 8-to-1 multiplexer for signal <result>.
    Found 16-bit adder for signal <operation_results<1>>.
    Found 16-bit subtractor for signal <operation_results<2>>.
    Found 16x16-bit multiplier for signal <operation_results_3$mult0000> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Multiplexers                                         : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Multiplexers                                         : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <Barrel_Shift_Left> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 260
#      GND                         : 1
#      LUT2                        : 53
#      LUT3                        : 41
#      LUT4                        : 67
#      MUXCY                       : 30
#      MUXF5                       : 35
#      VCC                         : 1
#      XORCY                       : 32
# IO Buffers                       : 51
#      IBUF                        : 35
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       85  out of   8672     0%  
 Number of 4 input LUTs:                161  out of  17344     0%  
 Number of IOs:                          55
 Number of bonded IOBs:                  51  out of    250    20%  
 Number of MULT18X18SIOs:                 1  out of     28     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 12.317ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1628 / 16
-------------------------------------------------------------------------
Delay:               12.317ns (Levels of Logic = 6)
  Source:            in2<2> (PAD)
  Destination:       result<15> (PAD)

  Data Path: in2<2> to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.106   1.073  in2_2_IBUF (in2_2_IBUF)
     MULT18X18SIO:B2->P15    1   4.297   0.387  Mmult_operation_results_3_mult0000 (operation_results<3><15>)
     LUT3:I2->O            1   0.612   0.000  Mmux_result_66 (Mmux_result_66)
     MUXF5:I1->O           1   0.278   0.426  Mmux_result_5_f5_5 (Mmux_result_5_f56)
     LUT4:I1->O            1   0.612   0.357  alu_mode<2>6123 (result_15_OBUF)
     OBUF:I->O                 3.169          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     12.317ns (10.074ns logic, 2.243ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 

Total memory usage is 271176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    0 (   0 filtered)

