

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Fri Apr 19 11:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2235|     2235|  22.350 us|  22.350 us|  2236|  2236|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                       |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242  |mmult_Pipeline_LOOP1_LOOP2  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284  |mmult_Pipeline_LOOP3_LOOP4  |     1191|     1191|  11.910 us|  11.910 us|  1191|  1191|       no|
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|  160|   20381|  26635|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1768|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       76|  160|   20587|  28405|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       27|   72|      19|     53|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |A_m_axi_U                              |A_m_axi                     |        4|    0|    830|    734|    0|
    |B_m_axi_U                              |B_m_axi                     |        4|    0|    830|    734|    0|
    |C_m_axi_U                              |C_m_axi                     |        4|    0|    830|    734|    0|
    |control_s_axi_U                        |control_s_axi               |        0|    0|    246|    424|    0|
    |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242  |mmult_Pipeline_LOOP1_LOOP2  |        0|    0|    130|    179|    0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284  |mmult_Pipeline_LOOP3_LOOP4  |        0|  160|  17515|  23830|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                            |       12|  160|  20381|  26635|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Abuf_U     |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_1_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_2_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_3_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_4_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_5_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_6_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_7_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_8_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_9_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_10_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_11_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_12_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_13_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_14_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_15_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_U     |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_1_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_2_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_3_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_4_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_5_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_6_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_7_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_8_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_9_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_10_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_11_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_12_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_13_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_14_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_15_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                    |       64|  0|   0|    0|  2048| 1024|    32|        65536|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_ARADDR          |  14|          3|   64|        192|
    |A_ARLEN           |  14|          3|   32|         96|
    |A_ARVALID         |  14|          3|    1|          3|
    |A_RREADY          |   9|          2|    1|          2|
    |A_blk_n_AR        |   9|          2|    1|          2|
    |Abuf_10_address0  |  14|          3|    6|         18|
    |Abuf_10_ce0       |  14|          3|    1|          3|
    |Abuf_10_ce1       |   9|          2|    1|          2|
    |Abuf_10_we0       |   9|          2|    1|          2|
    |Abuf_11_address0  |  14|          3|    6|         18|
    |Abuf_11_ce0       |  14|          3|    1|          3|
    |Abuf_11_ce1       |   9|          2|    1|          2|
    |Abuf_11_we0       |   9|          2|    1|          2|
    |Abuf_12_address0  |  14|          3|    6|         18|
    |Abuf_12_ce0       |  14|          3|    1|          3|
    |Abuf_12_ce1       |   9|          2|    1|          2|
    |Abuf_12_we0       |   9|          2|    1|          2|
    |Abuf_13_address0  |  14|          3|    6|         18|
    |Abuf_13_ce0       |  14|          3|    1|          3|
    |Abuf_13_ce1       |   9|          2|    1|          2|
    |Abuf_13_we0       |   9|          2|    1|          2|
    |Abuf_14_address0  |  14|          3|    6|         18|
    |Abuf_14_ce0       |  14|          3|    1|          3|
    |Abuf_14_ce1       |   9|          2|    1|          2|
    |Abuf_14_we0       |   9|          2|    1|          2|
    |Abuf_15_address0  |  14|          3|    6|         18|
    |Abuf_15_ce0       |  14|          3|    1|          3|
    |Abuf_15_ce1       |   9|          2|    1|          2|
    |Abuf_15_we0       |   9|          2|    1|          2|
    |Abuf_1_address0   |  14|          3|    6|         18|
    |Abuf_1_ce0        |  14|          3|    1|          3|
    |Abuf_1_ce1        |   9|          2|    1|          2|
    |Abuf_1_we0        |   9|          2|    1|          2|
    |Abuf_2_address0   |  14|          3|    6|         18|
    |Abuf_2_ce0        |  14|          3|    1|          3|
    |Abuf_2_ce1        |   9|          2|    1|          2|
    |Abuf_2_we0        |   9|          2|    1|          2|
    |Abuf_3_address0   |  14|          3|    6|         18|
    |Abuf_3_ce0        |  14|          3|    1|          3|
    |Abuf_3_ce1        |   9|          2|    1|          2|
    |Abuf_3_we0        |   9|          2|    1|          2|
    |Abuf_4_address0   |  14|          3|    6|         18|
    |Abuf_4_ce0        |  14|          3|    1|          3|
    |Abuf_4_ce1        |   9|          2|    1|          2|
    |Abuf_4_we0        |   9|          2|    1|          2|
    |Abuf_5_address0   |  14|          3|    6|         18|
    |Abuf_5_ce0        |  14|          3|    1|          3|
    |Abuf_5_ce1        |   9|          2|    1|          2|
    |Abuf_5_we0        |   9|          2|    1|          2|
    |Abuf_6_address0   |  14|          3|    6|         18|
    |Abuf_6_ce0        |  14|          3|    1|          3|
    |Abuf_6_ce1        |   9|          2|    1|          2|
    |Abuf_6_we0        |   9|          2|    1|          2|
    |Abuf_7_address0   |  14|          3|    6|         18|
    |Abuf_7_ce0        |  14|          3|    1|          3|
    |Abuf_7_ce1        |   9|          2|    1|          2|
    |Abuf_7_we0        |   9|          2|    1|          2|
    |Abuf_8_address0   |  14|          3|    6|         18|
    |Abuf_8_ce0        |  14|          3|    1|          3|
    |Abuf_8_ce1        |   9|          2|    1|          2|
    |Abuf_8_we0        |   9|          2|    1|          2|
    |Abuf_9_address0   |  14|          3|    6|         18|
    |Abuf_9_ce0        |  14|          3|    1|          3|
    |Abuf_9_ce1        |   9|          2|    1|          2|
    |Abuf_9_we0        |   9|          2|    1|          2|
    |Abuf_address0     |  14|          3|    6|         18|
    |Abuf_ce0          |  14|          3|    1|          3|
    |Abuf_ce1          |   9|          2|    1|          2|
    |Abuf_we0          |   9|          2|    1|          2|
    |B_ARADDR          |  14|          3|   64|        192|
    |B_ARLEN           |  14|          3|   32|         96|
    |B_ARVALID         |  14|          3|    1|          3|
    |B_RREADY          |   9|          2|    1|          2|
    |B_blk_n_AR        |   9|          2|    1|          2|
    |Bbuf_10_address0  |  14|          3|    6|         18|
    |Bbuf_10_ce0       |  14|          3|    1|          3|
    |Bbuf_10_ce1       |   9|          2|    1|          2|
    |Bbuf_10_we0       |   9|          2|    1|          2|
    |Bbuf_11_address0  |  14|          3|    6|         18|
    |Bbuf_11_ce0       |  14|          3|    1|          3|
    |Bbuf_11_ce1       |   9|          2|    1|          2|
    |Bbuf_11_we0       |   9|          2|    1|          2|
    |Bbuf_12_address0  |  14|          3|    6|         18|
    |Bbuf_12_ce0       |  14|          3|    1|          3|
    |Bbuf_12_ce1       |   9|          2|    1|          2|
    |Bbuf_12_we0       |   9|          2|    1|          2|
    |Bbuf_13_address0  |  14|          3|    6|         18|
    |Bbuf_13_ce0       |  14|          3|    1|          3|
    |Bbuf_13_ce1       |   9|          2|    1|          2|
    |Bbuf_13_we0       |   9|          2|    1|          2|
    |Bbuf_14_address0  |  14|          3|    6|         18|
    |Bbuf_14_ce0       |  14|          3|    1|          3|
    |Bbuf_14_ce1       |   9|          2|    1|          2|
    |Bbuf_14_we0       |   9|          2|    1|          2|
    |Bbuf_15_address0  |  14|          3|    6|         18|
    |Bbuf_15_ce0       |  14|          3|    1|          3|
    |Bbuf_15_ce1       |   9|          2|    1|          2|
    |Bbuf_15_we0       |   9|          2|    1|          2|
    |Bbuf_1_address0   |  14|          3|    6|         18|
    |Bbuf_1_ce0        |  14|          3|    1|          3|
    |Bbuf_1_ce1        |   9|          2|    1|          2|
    |Bbuf_1_we0        |   9|          2|    1|          2|
    |Bbuf_2_address0   |  14|          3|    6|         18|
    |Bbuf_2_ce0        |  14|          3|    1|          3|
    |Bbuf_2_ce1        |   9|          2|    1|          2|
    |Bbuf_2_we0        |   9|          2|    1|          2|
    |Bbuf_3_address0   |  14|          3|    6|         18|
    |Bbuf_3_ce0        |  14|          3|    1|          3|
    |Bbuf_3_ce1        |   9|          2|    1|          2|
    |Bbuf_3_we0        |   9|          2|    1|          2|
    |Bbuf_4_address0   |  14|          3|    6|         18|
    |Bbuf_4_ce0        |  14|          3|    1|          3|
    |Bbuf_4_ce1        |   9|          2|    1|          2|
    |Bbuf_4_we0        |   9|          2|    1|          2|
    |Bbuf_5_address0   |  14|          3|    6|         18|
    |Bbuf_5_ce0        |  14|          3|    1|          3|
    |Bbuf_5_ce1        |   9|          2|    1|          2|
    |Bbuf_5_we0        |   9|          2|    1|          2|
    |Bbuf_6_address0   |  14|          3|    6|         18|
    |Bbuf_6_ce0        |  14|          3|    1|          3|
    |Bbuf_6_ce1        |   9|          2|    1|          2|
    |Bbuf_6_we0        |   9|          2|    1|          2|
    |Bbuf_7_address0   |  14|          3|    6|         18|
    |Bbuf_7_ce0        |  14|          3|    1|          3|
    |Bbuf_7_ce1        |   9|          2|    1|          2|
    |Bbuf_7_we0        |   9|          2|    1|          2|
    |Bbuf_8_address0   |  14|          3|    6|         18|
    |Bbuf_8_ce0        |  14|          3|    1|          3|
    |Bbuf_8_ce1        |   9|          2|    1|          2|
    |Bbuf_8_we0        |   9|          2|    1|          2|
    |Bbuf_9_address0   |  14|          3|    6|         18|
    |Bbuf_9_ce0        |  14|          3|    1|          3|
    |Bbuf_9_ce1        |   9|          2|    1|          2|
    |Bbuf_9_we0        |   9|          2|    1|          2|
    |Bbuf_address0     |  14|          3|    6|         18|
    |Bbuf_ce0          |  14|          3|    1|          3|
    |Bbuf_ce1          |   9|          2|    1|          2|
    |Bbuf_we0          |   9|          2|    1|          2|
    |C_AWADDR          |  14|          3|   64|        192|
    |C_AWLEN           |  14|          3|   32|         96|
    |C_AWVALID         |  14|          3|    1|          3|
    |C_BREADY          |  14|          3|    1|          3|
    |C_WVALID          |   9|          2|    1|          2|
    |C_blk_n_AW        |   9|          2|    1|          2|
    |C_blk_n_B         |   9|          2|    1|          2|
    |ap_NS_fsm         |  93|         19|    1|         19|
    +------------------+----+-----------+-----+-----------+
    |Total             |1768|        383|  588|       1709|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  18|   0|   18|          0|
    |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln29_1_reg_383                                |  62|   0|   62|          0|
    |trunc_ln29_2_reg_389                                |  62|   0|   62|          0|
    |trunc_ln_reg_395                                    |  62|   0|   62|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 206|   0|  206|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_B_AWVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_AWADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_AWID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_AWSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WVALID         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WREADY         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_WDATA          |  out|   32|       m_axi|             B|       pointer|
|m_axi_B_WSTRB          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_WLAST          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WID            |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WUSER          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_ARADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_ARID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_ARSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RDATA          |   in|   32|       m_axi|             B|       pointer|
|m_axi_B_RLAST          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_BRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%C_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_offset"   --->   Operation 19 'read' 'C_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B_offset"   --->   Operation 20 'read' 'B_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%A_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_offset"   --->   Operation 21 'read' 'A_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%Abuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 22 'alloca' 'Abuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%Abuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 23 'alloca' 'Abuf_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%Abuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 24 'alloca' 'Abuf_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%Abuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 25 'alloca' 'Abuf_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%Abuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 26 'alloca' 'Abuf_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%Abuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 27 'alloca' 'Abuf_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%Abuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 28 'alloca' 'Abuf_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%Abuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 29 'alloca' 'Abuf_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%Abuf_8 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 30 'alloca' 'Abuf_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%Abuf_9 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 31 'alloca' 'Abuf_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%Abuf_10 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 32 'alloca' 'Abuf_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%Abuf_11 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 33 'alloca' 'Abuf_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%Abuf_12 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 34 'alloca' 'Abuf_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Abuf_13 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 35 'alloca' 'Abuf_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%Abuf_14 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 36 'alloca' 'Abuf_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%Abuf_15 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 37 'alloca' 'Abuf_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%Bbuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 38 'alloca' 'Bbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%Bbuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 39 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%Bbuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 40 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Bbuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 41 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Bbuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 42 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%Bbuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 43 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%Bbuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 44 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%Bbuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 45 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%Bbuf_8 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 46 'alloca' 'Bbuf_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%Bbuf_9 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 47 'alloca' 'Bbuf_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%Bbuf_10 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 48 'alloca' 'Bbuf_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%Bbuf_11 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 49 'alloca' 'Bbuf_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%Bbuf_12 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 50 'alloca' 'Bbuf_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%Bbuf_13 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 51 'alloca' 'Bbuf_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%Bbuf_14 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 52 'alloca' 'Bbuf_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%Bbuf_15 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 53 'alloca' 'Bbuf_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_offset_read, i32 2, i32 63" [../src/mmult.cpp:29]   --->   Operation 54 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %B_offset_read, i32 2, i32 63" [../src/mmult.cpp:29]   --->   Operation 55 'partselect' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_offset_read, i32 2, i32 63" [../src/mmult.cpp:37]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln29_1" [../src/mmult.cpp:29]   --->   Operation 57 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln29" [../src/mmult.cpp:29]   --->   Operation 58 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i62 %trunc_ln29_2" [../src/mmult.cpp:29]   --->   Operation 60 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln29_1" [../src/mmult.cpp:29]   --->   Operation 61 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [8/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 62 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 64 [7/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 64 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 65 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [6/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 66 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [5/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 68 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 70 [4/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 70 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 71 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 72 [3/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 72 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 74 [2/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 74 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [1/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 1024" [../src/mmult.cpp:29]   --->   Operation 76 'readreq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln29 = call void @mmult_Pipeline_LOOP1_LOOP2, i32 %B, i32 %A, i62 %trunc_ln29_2, i62 %trunc_ln29_1, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15" [../src/mmult.cpp:29]   --->   Operation 77 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln29 = call void @mmult_Pipeline_LOOP1_LOOP2, i32 %B, i32 %A, i62 %trunc_ln29_2, i62 %trunc_ln29_1, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15" [../src/mmult.cpp:29]   --->   Operation 78 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln" [../src/mmult.cpp:37]   --->   Operation 79 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln37" [../src/mmult.cpp:37]   --->   Operation 80 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %C_addr, i32 1024" [../src/mmult.cpp:37]   --->   Operation 81 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln37 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i62 %trunc_ln, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15" [../src/mmult.cpp:37]   --->   Operation 82 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln37 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Bbuf_8, i32 %Bbuf_9, i32 %Bbuf_10, i32 %Bbuf_11, i32 %Bbuf_12, i32 %Bbuf_13, i32 %Bbuf_14, i32 %Bbuf_15, i62 %trunc_ln, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i32 %Abuf_8, i32 %Abuf_9, i32 %Abuf_10, i32 %Abuf_11, i32 %Abuf_12, i32 %Abuf_13, i32 %Abuf_14, i32 %Abuf_15" [../src/mmult.cpp:37]   --->   Operation 83 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 84 [5/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [../src/mmult.cpp:48]   --->   Operation 84 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 85 [4/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [../src/mmult.cpp:48]   --->   Operation 85 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 86 [3/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [../src/mmult.cpp:48]   --->   Operation 86 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 87 [2/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [../src/mmult.cpp:48]   --->   Operation 87 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../src/mmult.cpp:15]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [../src/mmult.cpp:48]   --->   Operation 102 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../src/mmult.cpp:48]   --->   Operation 103 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_offset_read      (read         ) [ 0000000000000000000]
B_offset_read      (read         ) [ 0000000000000000000]
A_offset_read      (read         ) [ 0000000000000000000]
Abuf               (alloca       ) [ 0011111111111100000]
Abuf_1             (alloca       ) [ 0011111111111100000]
Abuf_2             (alloca       ) [ 0011111111111100000]
Abuf_3             (alloca       ) [ 0011111111111100000]
Abuf_4             (alloca       ) [ 0011111111111100000]
Abuf_5             (alloca       ) [ 0011111111111100000]
Abuf_6             (alloca       ) [ 0011111111111100000]
Abuf_7             (alloca       ) [ 0011111111111100000]
Abuf_8             (alloca       ) [ 0011111111111100000]
Abuf_9             (alloca       ) [ 0011111111111100000]
Abuf_10            (alloca       ) [ 0011111111111100000]
Abuf_11            (alloca       ) [ 0011111111111100000]
Abuf_12            (alloca       ) [ 0011111111111100000]
Abuf_13            (alloca       ) [ 0011111111111100000]
Abuf_14            (alloca       ) [ 0011111111111100000]
Abuf_15            (alloca       ) [ 0011111111111100000]
Bbuf               (alloca       ) [ 0011111111111100000]
Bbuf_1             (alloca       ) [ 0011111111111100000]
Bbuf_2             (alloca       ) [ 0011111111111100000]
Bbuf_3             (alloca       ) [ 0011111111111100000]
Bbuf_4             (alloca       ) [ 0011111111111100000]
Bbuf_5             (alloca       ) [ 0011111111111100000]
Bbuf_6             (alloca       ) [ 0011111111111100000]
Bbuf_7             (alloca       ) [ 0011111111111100000]
Bbuf_8             (alloca       ) [ 0011111111111100000]
Bbuf_9             (alloca       ) [ 0011111111111100000]
Bbuf_10            (alloca       ) [ 0011111111111100000]
Bbuf_11            (alloca       ) [ 0011111111111100000]
Bbuf_12            (alloca       ) [ 0011111111111100000]
Bbuf_13            (alloca       ) [ 0011111111111100000]
Bbuf_14            (alloca       ) [ 0011111111111100000]
Bbuf_15            (alloca       ) [ 0011111111111100000]
trunc_ln29_1       (partselect   ) [ 0011111111110000000]
trunc_ln29_2       (partselect   ) [ 0011111111110000000]
trunc_ln           (partselect   ) [ 0011111111111100000]
sext_ln29          (sext         ) [ 0000000000000000000]
A_addr             (getelementptr) [ 0001111111000000000]
sext_ln29_1        (sext         ) [ 0000000000000000000]
B_addr             (getelementptr) [ 0001111111000000000]
empty              (readreq      ) [ 0000000000000000000]
empty_20           (readreq      ) [ 0000000000000000000]
call_ln29          (call         ) [ 0000000000000000000]
sext_ln37          (sext         ) [ 0000000000000000000]
C_addr             (getelementptr) [ 0000000000001111111]
empty_21           (writereq     ) [ 0000000000000000000]
call_ln37          (call         ) [ 0000000000000000000]
spectopmodule_ln15 (spectopmodule) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000]
empty_22           (writeresp    ) [ 0000000000000000000]
ret_ln48           (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_LOOP1_LOOP2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_LOOP3_LOOP4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="Abuf_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="Abuf_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Abuf_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Abuf_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Abuf_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Abuf_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Abuf_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Abuf_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Abuf_8_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Abuf_9_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Abuf_10_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Abuf_11_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Abuf_12_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Abuf_13_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Abuf_14_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_14/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Abuf_15_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_15/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Bbuf_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Bbuf_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Bbuf_2_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Bbuf_3_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Bbuf_4_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Bbuf_5_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Bbuf_6_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Bbuf_7_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Bbuf_8_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="Bbuf_9_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Bbuf_10_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_10/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Bbuf_11_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Bbuf_12_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_12/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="Bbuf_13_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_13/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Bbuf_14_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_14/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Bbuf_15_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_15/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="C_offset_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_offset_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="B_offset_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="A_offset_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_offset_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_readreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_readreq_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="12" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_writeresp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_21/11 empty_22/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_mmult_Pipeline_LOOP1_LOOP2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="62" slack="9"/>
<pin id="247" dir="0" index="4" bw="62" slack="9"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_mmult_Pipeline_LOOP3_LOOP4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="18" bw="62" slack="11"/>
<pin id="304" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln29_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="62" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln29_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="62" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_2/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="62" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln29_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="A_addr_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln29_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="B_addr_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln37_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="10"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="C_addr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/11 "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln29_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="1"/>
<pin id="385" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln29_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="62" slack="1"/>
<pin id="391" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="62" slack="10"/>
<pin id="397" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="401" class="1005" name="A_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="B_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="C_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="214" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="208" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="20" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="202" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="370"><net_src comp="2" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="380"><net_src comp="4" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="386"><net_src comp="323" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="392"><net_src comp="333" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="398"><net_src comp="343" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="284" pin=18"/></net>

<net id="404"><net_src comp="356" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="409"><net_src comp="366" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="414"><net_src comp="376" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="234" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: mmult : A | {2 3 4 5 6 7 8 9 10 11 }
	Port: mmult : B | {2 3 4 5 6 7 8 9 10 11 }
	Port: mmult : A_offset | {1 }
	Port: mmult : B_offset | {1 }
	Port: mmult : C_offset | {1 }
  - Chain level:
	State 1
	State 2
		A_addr : 1
		empty : 2
		B_addr : 1
		empty_20 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		C_addr : 1
		empty_21 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_mmult_Pipeline_LOOP1_LOOP2_fu_242 |    0    |    0    |   243   |    92   |
|          | grp_mmult_Pipeline_LOOP3_LOOP4_fu_284 |   160   | 120.688 |  16998  |  23522  |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |       C_offset_read_read_fu_202       |    0    |    0    |    0    |    0    |
|   read   |       B_offset_read_read_fu_208       |    0    |    0    |    0    |    0    |
|          |       A_offset_read_read_fu_214       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_220          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_227          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_234         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |          trunc_ln29_1_fu_323          |    0    |    0    |    0    |    0    |
|partselect|          trunc_ln29_2_fu_333          |    0    |    0    |    0    |    0    |
|          |            trunc_ln_fu_343            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sext_ln29_fu_353           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln29_1_fu_363          |    0    |    0    |    0    |    0    |
|          |            sext_ln37_fu_373           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |   160   | 120.688 |  17241  |  23614  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  Abuf |    2   |    0   |    0   |    0   |
| Abuf_1|    2   |    0   |    0   |    0   |
|Abuf_10|    2   |    0   |    0   |    0   |
|Abuf_11|    2   |    0   |    0   |    0   |
|Abuf_12|    2   |    0   |    0   |    0   |
|Abuf_13|    2   |    0   |    0   |    0   |
|Abuf_14|    2   |    0   |    0   |    0   |
|Abuf_15|    2   |    0   |    0   |    0   |
| Abuf_2|    2   |    0   |    0   |    0   |
| Abuf_3|    2   |    0   |    0   |    0   |
| Abuf_4|    2   |    0   |    0   |    0   |
| Abuf_5|    2   |    0   |    0   |    0   |
| Abuf_6|    2   |    0   |    0   |    0   |
| Abuf_7|    2   |    0   |    0   |    0   |
| Abuf_8|    2   |    0   |    0   |    0   |
| Abuf_9|    2   |    0   |    0   |    0   |
|  Bbuf |    2   |    0   |    0   |    0   |
| Bbuf_1|    2   |    0   |    0   |    0   |
|Bbuf_10|    2   |    0   |    0   |    0   |
|Bbuf_11|    2   |    0   |    0   |    0   |
|Bbuf_12|    2   |    0   |    0   |    0   |
|Bbuf_13|    2   |    0   |    0   |    0   |
|Bbuf_14|    2   |    0   |    0   |    0   |
|Bbuf_15|    2   |    0   |    0   |    0   |
| Bbuf_2|    2   |    0   |    0   |    0   |
| Bbuf_3|    2   |    0   |    0   |    0   |
| Bbuf_4|    2   |    0   |    0   |    0   |
| Bbuf_5|    2   |    0   |    0   |    0   |
| Bbuf_6|    2   |    0   |    0   |    0   |
| Bbuf_7|    2   |    0   |    0   |    0   |
| Bbuf_8|    2   |    0   |    0   |    0   |
| Bbuf_9|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   64   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_addr_reg_401   |   32   |
|   B_addr_reg_406   |   32   |
|   C_addr_reg_411   |   32   |
|trunc_ln29_1_reg_383|   62   |
|trunc_ln29_2_reg_389|   62   |
|  trunc_ln_reg_395  |   62   |
+--------------------+--------+
|        Total       |   282  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_220  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_227  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_234 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_234 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   194  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   160  |   120  |  17241 |  23614 |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   282  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |   160  |   127  |  17523 |  23641 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
