diff -rupN a/arch/arm/boot/dts/imx6dl-marsboard.dts b/arch/arm/boot/dts/imx6dl-marsboard.dts
--- a/arch/arm/boot/dts/imx6dl-marsboard.dts	1970-01-01 01:00:00.000000000 +0100
+++ b/arch/arm/boot/dts/imx6dl-marsboard.dts	2015-10-26 20:20:57.230088216 +0100
@@ -0,0 +1,543 @@
+/dts-v1/;
+
+#include "imx6q-pinfunc.h"
+#include "imx6q.dtsi"
+
+/ {
+  	model = "Marsboard i.MX6 Dual Board";
+	compatible = "embest,imx6q-marsboard", "fsl,imx6q";
+	aliases {
+		mxcfb0 = &mxcfb1;
+		mxcfb1 = &mxcfb2;
+		mxcfb2 = &mxcfb3;
+		mxcfb3 = &mxcfb4;
+	};
+
+	memory {
+		reg = <0x10000000 0x40000000>;
+	};
+
+	leds { /* see iomuxc definition below */
+		compatible = "gpio-leds";
+		sys_led {
+			gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;
+			/*linux,default-trigger = "heartbeat";*/
+		};
+		user_led {
+			gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
+		};
+	};
+
+	sound-hdmi {
+		compatible = "fsl,imx6q-audio-hdmi", "fsl,imx-audio-hdmi";
+		model = "imx-audio-hdmi";
+		hdmi-controller = <&hdmi_audio>;
+		status = "okay";
+	};
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "hdmi";
+		interface_pix_fmt = "RGB24";
+		mode_str ="1920x1080M@60";
+		default_bpp = <24>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "enabled";
+	};
+
+	mxcfb2: fb@1 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		mode_str ="LDB-XGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb3: fb@2 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "lcd";
+		interface_pix_fmt = "RGB565";
+		mode_str ="CLAA-WVGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb4: fb@3 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		mode_str ="LDB-XGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	v4l2_cap_0 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <0>;
+		mclk_source = <0>;
+		status = "disabled";
+	};
+
+	v4l2_cap_1 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <1>;
+		mclk_source = <0>;
+		status = "disabled";
+	};
+
+	v4l2_out { // v4l2 output support: /dev/video16 + /dev/video17
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	pwmleds {
+		compatible = "pwm-leds";
+		my_pwm {
+			pwms = <&pwm4 0 5000000>;
+			max-brightness = <255>;
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	hog {
+		pinctrl_hog: hoggrp {
+		fsl,pins = < 
+			/* RIoT board ?! */
+			MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000 /* SD2 WP */
+			MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000 /* SD2 CD */
+
+			/* gpio-leds */
+			MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x80000000
+			MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
+		>;
+		};
+	};
+	
+	i2c2 {
+		pinctrl_i2c2_1: i2c2grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
+					MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
+					>;
+		};
+
+		pinctrl_i2c2_2: i2c2grp-2 {
+			fsl,pins = <
+					MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
+					MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
+					>;
+		};
+
+		pinctrl_i2c2_3: i2c2grp-3 {
+			fsl,pins = <
+					MX6QDL_PAD_EIM_EB2__I2C2_SCL  0x4001b8b1
+					MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
+					>;
+		};
+	};
+	
+	i2c3 {		/* for LVDS display */
+		pinctrl_i2c3_5: i2c3grp-5 {
+			fsl,pins = <
+					MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
+					MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
+			>;
+		};
+	};
+
+	pwm4 {
+		pinctrl_pwm4_2: pwm4grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
+			>;
+		};
+	};
+	
+	usdhc2 {
+		pinctrl_usdhc2_1: usdhc2grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
+					MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
+					MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
+					MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
+					MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
+					MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
+					MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
+					MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
+					MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
+					MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
+					>;
+		};
+
+		pinctrl_usdhc2_2: usdhc2grp-2 {
+			fsl,pins = <
+					MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
+					MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
+					MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
+					MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
+					MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
+					MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
+					>;
+		};
+
+		pinctrl_usdhc2_2_100mhz: usdhc2grp-2-100mhz { /* 100Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD2_CMD__SD2_CMD    0x170B9
+					MX6QDL_PAD_SD2_CLK__SD2_CLK    0x100B9
+					MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x170B9
+					MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x170B9
+					MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x170B9
+					MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x170B9
+					>;
+		};
+
+		pinctrl_usdhc2_2_200mhz: usdhc2grp-2-200mhz { /* 200Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD2_CMD__SD2_CMD    0x170F9
+					MX6QDL_PAD_SD2_CLK__SD2_CLK    0x100F9
+					MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x170F9
+					MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x170F9
+					MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x170F9
+					MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x170F9
+					>;
+		};
+	};
+
+	usdhc3 {
+		pinctrl_usdhc3_1: usdhc3grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
+					MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
+					MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
+					MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
+					MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
+					MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
+					>;
+		};
+
+		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9
+					MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
+					MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170B9
+					MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170B9
+					MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170B9
+					MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170B9
+					>;
+		};
+
+		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
+					MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
+					MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
+					MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
+					MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
+					MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
+					>;
+		};
+
+		pinctrl_usdhc3_2: usdhc3grp-2 {
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
+					MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
+					>;
+		};
+
+		pinctrl_usdhc3_2_100mhz: usdhc3grp-2-100mhz { /* 100Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD    0x170B9
+					MX6QDL_PAD_SD3_CLK__SD3_CLK    0x100B9
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
+					>;
+		};
+
+		pinctrl_usdhc3_2_200mhz: usdhc3grp-2-200mhz { /* 200Mhz */
+			fsl,pins = <
+					MX6QDL_PAD_SD3_CMD__SD3_CMD    0x170F9
+					MX6QDL_PAD_SD3_CLK__SD3_CLK    0x100F9
+					MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
+					MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
+					MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
+					MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
+					>;
+		};
+	};
+	
+	ecspi1 {
+		pinctrl_ecspi1_1: ecspi1grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO 0x100b1
+					MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI 0x100b1
+					MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK 0x100b1
+					MX6QDL_PAD_CSI0_DAT7__ECSPI1_SS0  0x000b1
+					>;
+		};
+	};
+
+	ecspi2 {
+		pinctrl_ecspi2_1: ecspi2grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_EIM_OE__ECSPI2_MISO	0x100b1
+					MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI	0x100b1
+					MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK	0x100b1
+					MX6QDL_PAD_EIM_RW__ECSPI2_SS0   0x000b1
+					>;
+		};
+	};
+	
+	enet {
+		pinctrl_enet_1: enetgrp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
+					MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
+					MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
+					MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
+					MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
+					MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
+					MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
+					MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
+					MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
+					MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
+					MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
+					MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
+					MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
+					MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
+					MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
+					MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
+					>;
+		};
+	};
+
+	uart1 {
+		pinctrl_uart1_1: uart1grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
+					MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
+					>;
+		};
+	};
+
+	uart2 {
+		pinctrl_uart2_1: uart2grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
+					MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
+					>;
+		};
+
+		pinctrl_uart2_2: uart2grp-2 { /* DTE mode */
+			fsl,pins = <
+					MX6QDL_PAD_EIM_D26__UART2_RX_DATA   0x1b0b1
+					MX6QDL_PAD_EIM_D27__UART2_TX_DATA   0x1b0b1
+					MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B 0x1b0b1
+					MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B 0x1b0b1
+					>;
+		};
+	};
+	
+	uart3 {
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+					MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
+					MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
+					MX6QDL_PAD_EIM_D30__UART3_CTS_B   0x1b0b1
+					MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
+					>;
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2_2>;
+	status = "okay";
+
+	hdmi: edid@50 {
+		compatible = "fsl,imx6-hdmi-i2c";
+		reg = <0x50>;
+	};
+};
+
+//&cpu0 {
+//	arm-supply = <&reg_arm>;
+//	soc-supply = <&reg_soc>;
+//	pu-supply = <&reg_pu>; /* use pu_dummy if VDDSOC share with VDDPU */
+//};
+
+&gpc {
+	fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
+	fsl,wdog-reset = <1>; /* watchdog select of reset source */
+	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
+};
+
+//&gpu {
+//	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
+//};
+
+&vpu {
+	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet_1>;
+	phy-mode = "rgmii";
+	status = "okay";
+};
+
+&hdmi_core {
+	ipu_id = <0>;
+	disp_id = <0>;
+	status = "okay";
+};
+
+&hdmi_video {
+	fsl,phy_reg_vlev = <0x0294>;
+	fsl,phy_reg_cksymtx = <0x800d>;
+	status = "okay";
+};
+
+&hdmi_audio {
+	status = "okay";
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&ldb {
+	ipu_id = <1>;
+	disp_id = <1>;
+	ext_ref = <1>;
+	mode = "sep1";
+	sec_ipu_id = <1>;
+	sec_disp_id = <0>;
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_1>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2_1>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	status = "okay";
+};
+
+&usbh1 {
+	status = "okay";
+};
+
+&ecspi1 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 19 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1_1>;
+	status = "okay";
+
+	flash: m25p80@0 {
+		compatible = "sst,sst25vf016b";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		mtd0@00000000 {
+			label = "U-Boot";
+			reg = <0x0 0xC0000>;
+		};
+
+		mtd@000C0000 {
+			label = "env";
+			reg = <0xC0000 0x2000>;
+		};
+		mtd@000C2000 {
+			label = "splash";
+			reg = <0xC2000 0x13e000>;
+		};
+	};
+};
+
+&ecspi2 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2_1>;
+	status = "okay";
+
+	spidev@0x00 {
+		compatible = "spidev";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+	};
+};
+
+// micro sd
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2_2>;
+	pinctrl-1 = <&pinctrl_usdhc2_2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_2_200mhz>;
+	cd-gpios = <&gpio1 4 0>;
+	wp-gpios = <&gpio1 2 0>;
+	status = "okay";
+};
+
+// eMMC
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3_2>;
+	pinctrl-1 = <&pinctrl_usdhc3_2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_2_200mhz>;
+	non-removable;
+	status = "okay";
+};
+
+&pwm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm4_2>;
+	status = "okay";
+};
+
diff -rupN a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
--- a/arch/arm/boot/dts/Makefile	2015-10-26 20:21:48.730133294 +0100
+++ b/arch/arm/boot/dts/Makefile	2015-10-26 20:16:26.186524665 +0100
@@ -167,6 +167,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
 	imx6dl-sabresd.dtb \
 	imx6dl-sabresd-hdcp.dtb \
 	imx6dl-wandboard.dtb \
+	imx6dl-marsboard.dtb \
 	imx6q-arm2.dtb \
 	imx6q-cm-fx6.dtb \
 	imx6q-cubox-i.dtb \
