Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 18:49:57 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_methodology -file fir_filter_methodology_drc_routed.rpt -pb fir_filter_methodology_drc_routed.pb -rpx fir_filter_methodology_drc_routed.rpx
| Design       : fir_filter
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 93
+-----------+----------+------------------------------------------+--------+
| Rule      | Severity | Description                              | Checks |
+-----------+----------+------------------------------------------+--------+
| DPIR-1    | Warning  | Asynchronous driver check                | 60     |
| TIMING-18 | Warning  | Missing input or output delay            | 1      |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 32     |
+-----------+----------+------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[1] input pin accumulator_pipeline_reg[1]/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP accumulator_pipeline_reg[2] input pin accumulator_pipeline_reg[2]/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'x_in[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 2.000 [get_ports x_in]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 5)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 3.000 ns has been defined on port 'y_out[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 3.000 [get_ports y_out]
C:/code/FIR-Filter-Design/FIR_Pipelined/FIR_Pipelined.srcs/constrs_1/new/fir_filter.xdc (Line: 8)
Related violations: <none>


