// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1904\sampleModel1904_4_sub\Mysubsystem_28.v
// Created: 2024-08-15 10:13:53
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_28
// Source Path: sampleModel1904_4_sub/Subsystem/Mysubsystem_28
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_28
          (u,
           In2,
           Out1);


  input   [7:0] u;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire cfblk2_out1;
  wire signed [31:0] cfblk109_sub_temp;  // sfix32
  wire signed [31:0] cfblk109_1;  // sfix32
  wire signed [31:0] cfblk109_2;  // sfix32
  wire [7:0] cfblk109_out1;  // uint8
  wire [7:0] cfblk123_out1;  // uint8


  cfblk2 u_cfblk2 (.u(u),  // uint8
                   .y(cfblk2_out1)
                   );

  assign cfblk109_1 = {31'b0, cfblk2_out1};
  assign cfblk109_2 = {24'b0, In2};
  assign cfblk109_sub_temp = cfblk109_1 - cfblk109_2;
  assign cfblk109_out1 = cfblk109_sub_temp[7:0];



  assign cfblk123_out1 = (cfblk109_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk123_out1;

endmodule  // Mysubsystem_28

