Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6E72A17A343
	for <lists+qemu-devel@lfdr.de>; Thu,  5 Mar 2020 11:36:49 +0100 (CET)
Received: from localhost ([::1]:46882 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j9ns0-0003yY-Hb
	for lists+qemu-devel@lfdr.de; Thu, 05 Mar 2020 05:36:48 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:47500)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <philmd@redhat.com>) id 1j9nqs-0002yU-4T
 for qemu-devel@nongnu.org; Thu, 05 Mar 2020 05:35:39 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <philmd@redhat.com>) id 1j9nqq-0007re-Hs
 for qemu-devel@nongnu.org; Thu, 05 Mar 2020 05:35:38 -0500
Received: from us-smtp-delivery-1.mimecast.com ([205.139.110.120]:56187
 helo=us-smtp-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <philmd@redhat.com>) id 1j9nqq-0007qy-Dw
 for qemu-devel@nongnu.org; Thu, 05 Mar 2020 05:35:36 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1583404536;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=8rAL0YA7lqc8/ABpnxQutpdngJFKIzQOQ/aNPZjf82Y=;
 b=Jyrt+wizHB5JFdyMtKHqYoW7yOB3M1absEx3wt1uCrzxc3qTxxWXFEOvBRHwHnVH4LggM2
 1VAFucxEeblWPzaKj0eeVFSBiJ43sCcZ0aCxtEs9xjED++BB8GLGumjHH7ZqBovY5hiP4R
 PbQLa8ChmtLNcodOjiWfV+C5XuZZMCI=
Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com
 [209.85.208.69]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-230-Hg7VcH8XPDOArSR-UMVaLA-1; Thu, 05 Mar 2020 05:35:34 -0500
X-MC-Unique: Hg7VcH8XPDOArSR-UMVaLA-1
Received: by mail-ed1-f69.google.com with SMTP id v21so3585248eda.12
 for <qemu-devel@nongnu.org>; Thu, 05 Mar 2020 02:35:34 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:subject:to:cc:references:from:message-id:date
 :user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=/vhnMZEV7hk27y5Pf/WBHXdmiM2O+eohB8dG0Bs2Ryo=;
 b=sjGxAyx7/V8n/wMtGF1a322gJc3FKsKUh5iORhmqUBSEJjiKX5JHD/zP7663hxJW8W
 H28dWMRRflaK2+0GMu8UA5+GJlObqt0h6Lol4fh/AqZ9yA8bJnVES05OTDXg+s6dsk9w
 eoMBIXXQ9DIBl31y0sxd7ssYYeZyvnZt4B+zQpY1Df/UQDif5TjFMqVuSpDcHQNsE4qL
 iKf+BZtA4WzDGZrHn0vozrzy/qJlTl+TXh7Qyz6lD8ILRa0hdokssqPYFFq6MtxPvDP4
 wIBazsckxuvVEqPD9qK4J1aTNoMdRwoGnOYtx4HM04zISLDajBuxzUl4j0m9eyYv3IyJ
 4X8w==
X-Gm-Message-State: ANhLgQ2eeiXQ9gkLJOK2jPVauCCHbJNWgfYJru6a87qVTN1dhijHB4um
 cEQoTxgKqq9YQbSif/BUYzo3iyp/DQDanjKAJGioKfym/DGHToqX/GgWYsz7Pf0SAzGBNA+QSUU
 N4Ou2cq9ENL4xeAQ=
X-Received: by 2002:a17:906:13d9:: with SMTP id
 g25mr6864145ejc.185.1583404533009; 
 Thu, 05 Mar 2020 02:35:33 -0800 (PST)
X-Google-Smtp-Source: ADFU+vscl8u7OUByKSgR7Fe5x/glRlBsUxZgQN9ihstvQg4F6mg2MAaeyNVLxT8kEKLrDUMZ+LkdTQ==
X-Received: by 2002:a17:906:13d9:: with SMTP id
 g25mr6864098ejc.185.1583404532631; 
 Thu, 05 Mar 2020 02:35:32 -0800 (PST)
Received: from [192.168.1.35] (47.red-88-21-205.staticip.rima-tde.net.
 [88.21.205.47])
 by smtp.gmail.com with ESMTPSA id q20sm842607eds.22.2020.03.05.02.35.30
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Thu, 05 Mar 2020 02:35:31 -0800 (PST)
Subject: Re: [PATCH v7 11/17] target/ppc: Don't store VRMA SLBE persistently
To: Greg Kurz <groug@kaod.org>
References: <20200303034351.333043-1-david@gibson.dropbear.id.au>
 <20200303034351.333043-12-david@gibson.dropbear.id.au>
 <efb1558c-15ab-70f8-0963-357c45da2682@redhat.com>
 <20200305104753.749437e0@bahia.home>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Message-ID: <59d7626c-26c4-b26a-f556-3f77bbedc4dc@redhat.com>
Date: Thu, 5 Mar 2020 11:35:30 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.4.1
MIME-Version: 1.0
In-Reply-To: <20200305104753.749437e0@bahia.home>
Content-Language: en-US
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 205.139.110.120
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: lvivier@redhat.com, Thomas Huth <thuth@redhat.com>,
 Xiao Guangrong <xiaoguangrong.eric@gmail.com>, farosas@linux.ibm.com,
 aik@ozlabs.ru, "Michael S. Tsirkin" <mst@redhat.com>,
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, qemu-devel@nongnu.org,
 Igor Mammedov <imammedo@redhat.com>, qemu-ppc@nongnu.org, clg@kaod.org,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
 Paolo Bonzini <pbonzini@redhat.com>, paulus@samba.org,
 David Gibson <david@gibson.dropbear.id.au>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 3/5/20 10:47 AM, Greg Kurz wrote:
> On Thu, 5 Mar 2020 10:17:03 +0100
> Philippe Mathieu-Daud=C3=A9 <philmd@redhat.com> wrote:
>=20
>> Hi David,
>>
>> On 3/3/20 4:43 AM, David Gibson wrote:
>>> Currently, we construct the SLBE used for VRMA translations when the LP=
CR
>>> is written (which controls some bits in the SLBE), then use it later fo=
r
>>> translations.
>>>
>>> This is a bit complex and confusing - simplify it by simply constructin=
g
>>> the SLBE directly from the LPCR when we need it.
>>>
>>> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
>>> ---
>>>    target/ppc/cpu.h        |  3 --
>>>    target/ppc/mmu-hash64.c | 92 ++++++++++++++++-----------------------=
--
>>>    2 files changed, 35 insertions(+), 60 deletions(-)
>>>
>>> diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
>>> index f9871b1233..5a55fb02bd 100644
>>> --- a/target/ppc/cpu.h
>>> +++ b/target/ppc/cpu.h
>>> @@ -1044,9 +1044,6 @@ struct CPUPPCState {
>>>        uint32_t flags;
>>>        uint64_t insns_flags;
>>>        uint64_t insns_flags2;
>>> -#if defined(TARGET_PPC64)
>>> -    ppc_slb_t vrma_slb;
>>> -#endif
>>
>> I find it confusing to move this member to the stack, when other slb
>> stay on the CPUState context on the heap.
>>
>=20
> The "other slb" sit in CPUPPCState because it is genuine state,
> while vrma_slb is something we can derive from some other state
> when we need it. David's patch goes into the good direction of
> not exposing anymore something that shouldn't sit in CPUPPCState
> in the first place.

OK.

>=20
> What is confusing for you ?

Now I'm fine, then I dare to give:
Reviewed-by: Philippe Mathieu-Daud=C3=A9 <philmd@redhat.com>

>=20
>> Consider amending the following (I can also send a patch later if you
>> prefer):
>>
>> -- >8 --
>> diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
>> index 5a55fb02bd..ade71c3592 100644
>> --- a/target/ppc/cpu.h
>> +++ b/target/ppc/cpu.h
>> @@ -988,6 +988,7 @@ struct CPUPPCState {
>>        /* MMU context, only relevant for full system emulation */
>>    #if defined(TARGET_PPC64)
>>        ppc_slb_t slb[MAX_SLB_ENTRIES]; /* PowerPC 64 SLB area */
>> +    ppc_slb_t vrma_slbe;
>>    #endif
>>        target_ulong sr[32];   /* segment registers */
>>        uint32_t nb_BATs;      /* number of BATs */
>> diff --git a/target/ppc/mmu-hash64.c b/target/ppc/mmu-hash64.c
>> index 34f6009b1e..abbdd531c6 100644
>> --- a/target/ppc/mmu-hash64.c
>> +++ b/target/ppc/mmu-hash64.c
>> @@ -818,7 +818,6 @@ int ppc_hash64_handle_mmu_fault(PowerPCCPU *cpu,
>> vaddr eaddr,
>>    {
>>        CPUState *cs =3D CPU(cpu);
>>        CPUPPCState *env =3D &cpu->env;
>> -    ppc_slb_t vrma_slbe;
>>        ppc_slb_t *slb;
>>        unsigned apshift;
>>        hwaddr ptex;
>> @@ -857,7 +856,7 @@ int ppc_hash64_handle_mmu_fault(PowerPCCPU *cpu,
>> vaddr eaddr,
>>                }
>>            } else if (ppc_hash64_use_vrma(env)) {
>>                /* Emulated VRMA mode */
>> -            slb =3D &vrma_slbe;
>> +            slb =3D &env->vrma_slbe;
>>                if (build_vrma_slbe(cpu, slb) !=3D 0) {
>>                    /* Invalid VRMA setup, machine check */
>>                    cs->exception_index =3D POWERPC_EXCP_MCHECK;
>> @@ -1006,7 +1005,6 @@ skip_slb_search:
>>    hwaddr ppc_hash64_get_phys_page_debug(PowerPCCPU *cpu, target_ulong a=
ddr)
>>    {
>>        CPUPPCState *env =3D &cpu->env;
>> -    ppc_slb_t vrma_slbe;
>>        ppc_slb_t *slb;
>>        hwaddr ptex, raddr;
>>        ppc_hash_pte64_t pte;
>> @@ -1028,7 +1026,7 @@ hwaddr ppc_hash64_get_phys_page_debug(PowerPCCPU
>> *cpu, target_ulong addr)
>>                return raddr | env->spr[SPR_HRMOR];
>>            } else if (ppc_hash64_use_vrma(env)) {
>>                /* Emulated VRMA mode */
>> -            slb =3D &vrma_slbe;
>> +            slb =3D &env->vrma_slbe;
>>                if (build_vrma_slbe(cpu, slb) !=3D 0) {
>>                    return -1;
>>                }
>> ---
>>
>> With the hunk amended I dare to give:
>> Reviewed-by: Philippe Mathieu-Daud=C3=A9 <philmd@redhat.com>
>>
>>>   =20
>>>        int error_code;
>>>        uint32_t pending_interrupts;
>>> diff --git a/target/ppc/mmu-hash64.c b/target/ppc/mmu-hash64.c
>>> index 4fd7b7ee74..34f6009b1e 100644
>>> --- a/target/ppc/mmu-hash64.c
>>> +++ b/target/ppc/mmu-hash64.c
>>> @@ -784,11 +784,41 @@ static target_ulong rmls_limit(PowerPCCPU *cpu)
>>>        return rma_sizes[rmls];
>>>    }
>>>   =20
>>> +static int build_vrma_slbe(PowerPCCPU *cpu, ppc_slb_t *slb)
>>> +{
>>> +    CPUPPCState *env =3D &cpu->env;
>>> +    target_ulong lpcr =3D env->spr[SPR_LPCR];
>>> +    uint32_t vrmasd =3D (lpcr & LPCR_VRMASD) >> LPCR_VRMASD_SHIFT;
>>> +    target_ulong vsid =3D SLB_VSID_VRMA | ((vrmasd << 4) & SLB_VSID_LL=
P_MASK);
>>> +    int i;
>>> +
>>> +    for (i =3D 0; i < PPC_PAGE_SIZES_MAX_SZ; i++) {
>>> +        const PPCHash64SegmentPageSizes *sps =3D &cpu->hash64_opts->sp=
s[i];
>>> +
>>> +        if (!sps->page_shift) {
>>> +            break;
>>> +        }
>>> +
>>> +        if ((vsid & SLB_VSID_LLP_MASK) =3D=3D sps->slb_enc) {
>>> +            slb->esid =3D SLB_ESID_V;
>>> +            slb->vsid =3D vsid;
>>> +            slb->sps =3D sps;
>>> +            return 0;
>>> +        }
>>> +    }
>>> +
>>> +    error_report("Bad page size encoding in LPCR[VRMASD]; LPCR=3D0x"
>>> +                 TARGET_FMT_lx"\n", lpcr);
>>> +
>>> +    return -1;
>>> +}
>>> +
>>>    int ppc_hash64_handle_mmu_fault(PowerPCCPU *cpu, vaddr eaddr,
>>>                                    int rwx, int mmu_idx)
>>>    {
>>>        CPUState *cs =3D CPU(cpu);
>>>        CPUPPCState *env =3D &cpu->env;
>>> +    ppc_slb_t vrma_slbe;
>>>        ppc_slb_t *slb;
>>>        unsigned apshift;
>>>        hwaddr ptex;
>>> @@ -827,8 +857,8 @@ int ppc_hash64_handle_mmu_fault(PowerPCCPU *cpu, va=
ddr eaddr,
>>>                }
>>>            } else if (ppc_hash64_use_vrma(env)) {
>>>                /* Emulated VRMA mode */
>>> -            slb =3D &env->vrma_slb;
>>> -            if (!slb->sps) {
>>> +            slb =3D &vrma_slbe;
>>> +            if (build_vrma_slbe(cpu, slb) !=3D 0) {
>>>                    /* Invalid VRMA setup, machine check */
>>>                    cs->exception_index =3D POWERPC_EXCP_MCHECK;
>>>                    env->error_code =3D 0;
>>> @@ -976,6 +1006,7 @@ skip_slb_search:
>>>    hwaddr ppc_hash64_get_phys_page_debug(PowerPCCPU *cpu, target_ulong =
addr)
>>>    {
>>>        CPUPPCState *env =3D &cpu->env;
>>> +    ppc_slb_t vrma_slbe;
>>>        ppc_slb_t *slb;
>>>        hwaddr ptex, raddr;
>>>        ppc_hash_pte64_t pte;
>>> @@ -997,8 +1028,8 @@ hwaddr ppc_hash64_get_phys_page_debug(PowerPCCPU *=
cpu, target_ulong addr)
>>>                return raddr | env->spr[SPR_HRMOR];
>>>            } else if (ppc_hash64_use_vrma(env)) {
>>>                /* Emulated VRMA mode */
>>> -            slb =3D &env->vrma_slb;
>>> -            if (!slb->sps) {
>>> +            slb =3D &vrma_slbe;
>>> +            if (build_vrma_slbe(cpu, slb) !=3D 0) {
>>>                    return -1;
>>>                }
>>>            } else {
>>> @@ -1037,65 +1068,12 @@ void ppc_hash64_tlb_flush_hpte(PowerPCCPU *cpu,=
 target_ulong ptex,
>>>        cpu->env.tlb_need_flush =3D TLB_NEED_GLOBAL_FLUSH | TLB_NEED_LOC=
AL_FLUSH;
>>>    }
>>>   =20
>>> -static void ppc_hash64_update_vrma(PowerPCCPU *cpu)
>>> -{
>>> -    CPUPPCState *env =3D &cpu->env;
>>> -    const PPCHash64SegmentPageSizes *sps =3D NULL;
>>> -    target_ulong esid, vsid, lpcr;
>>> -    ppc_slb_t *slb =3D &env->vrma_slb;
>>> -    uint32_t vrmasd;
>>> -    int i;
>>> -
>>> -    /* First clear it */
>>> -    slb->esid =3D slb->vsid =3D 0;
>>> -    slb->sps =3D NULL;
>>> -
>>> -    /* Is VRMA enabled ? */
>>> -    if (!ppc_hash64_use_vrma(env)) {
>>> -        return;
>>> -    }
>>> -
>>> -    /*
>>> -     * Make one up. Mostly ignore the ESID which will not be needed
>>> -     * for translation
>>> -     */
>>> -    lpcr =3D env->spr[SPR_LPCR];
>>> -    vsid =3D SLB_VSID_VRMA;
>>> -    vrmasd =3D (lpcr & LPCR_VRMASD) >> LPCR_VRMASD_SHIFT;
>>> -    vsid |=3D (vrmasd << 4) & (SLB_VSID_L | SLB_VSID_LP);
>>> -    esid =3D SLB_ESID_V;
>>> -
>>> -    for (i =3D 0; i < PPC_PAGE_SIZES_MAX_SZ; i++) {
>>> -        const PPCHash64SegmentPageSizes *sps1 =3D &cpu->hash64_opts->s=
ps[i];
>>> -
>>> -        if (!sps1->page_shift) {
>>> -            break;
>>> -        }
>>> -
>>> -        if ((vsid & SLB_VSID_LLP_MASK) =3D=3D sps1->slb_enc) {
>>> -            sps =3D sps1;
>>> -            break;
>>> -        }
>>> -    }
>>> -
>>> -    if (!sps) {
>>> -        error_report("Bad page size encoding esid 0x"TARGET_FMT_lx
>>> -                     " vsid 0x"TARGET_FMT_lx, esid, vsid);
>>> -        return;
>>> -    }
>>> -
>>> -    slb->vsid =3D vsid;
>>> -    slb->esid =3D esid;
>>> -    slb->sps =3D sps;
>>> -}
>>> -
>>>    void ppc_store_lpcr(PowerPCCPU *cpu, target_ulong val)
>>>    {
>>>        PowerPCCPUClass *pcc =3D POWERPC_CPU_GET_CLASS(cpu);
>>>        CPUPPCState *env =3D &cpu->env;
>>>   =20
>>>        env->spr[SPR_LPCR] =3D val & pcc->lpcr_mask;
>>> -    ppc_hash64_update_vrma(cpu);
>>>    }
>>>   =20
>>>    void helper_store_lpcr(CPUPPCState *env, target_ulong val)
>>>
>>
>=20


