Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 13 17:14:51 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_wrapper_timing_summary_routed.rpt -rpx ex4_wrapper_timing_summary_routed.rpx
| Design       : ex4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[0]_rep/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[0]_rep__0/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[0]_rep__1/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[1]_rep/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[1]_rep__0/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[1]_rep__1/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[2]_rep/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[2]_rep__0/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/B[2]_rep__1/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/U0/C_S_reg[1]/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.585        0.000                      0                  165        0.093        0.000                      0                  165        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.585        0.000                      0                  165        0.093        0.000                      0                  165        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.422ns (25.796%)  route 1.214ns (74.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.422    10.494 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/Q
                         net (fo=7, routed)           1.214    11.708    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.629    14.814    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    15.067    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.738    14.293    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.446ns  (logic 0.422ns (29.176%)  route 1.024ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.422    10.494 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/Q
                         net (fo=7, routed)           1.024    11.519    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.628    14.813    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    15.066    
                         clock uncertainty           -0.035    15.030    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.738    14.292    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.186ns  (logic 0.422ns (35.590%)  route 0.764ns (64.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.422    10.494 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/Q
                         net (fo=6, routed)           0.764    11.258    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.629    14.814    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    15.067    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    14.292    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.315ns  (logic 0.459ns (34.903%)  route 0.856ns (65.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.459    10.531 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.856    11.387    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.628    14.813    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    15.066    
                         clock uncertainty           -0.035    15.030    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.464    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.314ns  (logic 0.459ns (34.944%)  route 0.855ns (65.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.459    10.531 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.855    11.386    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.629    14.814    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    15.067    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.465    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.126%)  route 0.715ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.714    10.072    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y106        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.422    10.494 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/Q
                         net (fo=6, routed)           0.715    11.209    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.628    14.813    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    15.066    
                         clock uncertainty           -0.035    15.030    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    14.291    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.078ns (28.911%)  route 2.651ns (71.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.716     5.074    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X86Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.419     5.493 f  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=26, routed)          1.435     6.929    ex4_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y102        LUT2 (Prop_lut2_I1_O)        0.327     7.256 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=1, routed)           0.521     7.776    ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I2_O)        0.332     8.108 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.695     8.803    ex4_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.596    14.781    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X89Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.809    ex4_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.078ns (28.911%)  route 2.651ns (71.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.716     5.074    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X86Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.419     5.493 f  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=26, routed)          1.435     6.929    ex4_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y102        LUT2 (Prop_lut2_I1_O)        0.327     7.256 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=1, routed)           0.521     7.776    ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I2_O)        0.332     8.108 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.695     8.803    ex4_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.596    14.781    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD1_reg[2]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X89Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.809    ex4_i/BinToBCD16_0/U0/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.078ns (28.911%)  route 2.651ns (71.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.716     5.074    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X86Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.419     5.493 f  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=26, routed)          1.435     6.929    ex4_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y102        LUT2 (Prop_lut2_I1_O)        0.327     7.256 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=1, routed)           0.521     7.776    ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I2_O)        0.332     8.108 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.695     8.803    ex4_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.596    14.781    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD2_reg[1]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X89Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.809    ex4_i/BinToBCD16_0/U0/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.078ns (28.911%)  route 2.651ns (71.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.716     5.074    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X86Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDRE (Prop_fdre_C_Q)         0.419     5.493 f  ex4_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=26, routed)          1.435     6.929    ex4_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X89Y102        LUT2 (Prop_lut2_I1_O)        0.327     7.256 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=1, routed)           0.521     7.776    ex4_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I2_O)        0.332     8.108 r  ex4_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=16, routed)          0.695     8.803    ex4_i/BinToBCD16_0/U0/get_outputs
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.596    14.781    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y106        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD2_reg[3]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X89Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.809    ex4_i/BinToBCD16_0/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/EightDisplayControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.608     1.441    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    ex4_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.851 r  ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.851    ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.905 r  ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[12]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.812    ex4_i/EightDisplayControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/EightDisplayControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.608     1.441    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    ex4_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.851 r  ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.851    ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.916 r  ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.812    ex4_i/EightDisplayControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/EightDisplayControl_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.608     1.441    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    ex4_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.851 r  ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.851    ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.941 r  ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_6
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[13]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.812    ex4_i/EightDisplayControl_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/EightDisplayControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.608     1.441    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    ex4_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.851 r  ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.851    ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.941 r  ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y100        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[15]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.812    ex4_i/EightDisplayControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.600     1.433    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/Q
                         net (fo=3, routed)           0.077     1.652    ex4_i/BinToBCD16_0/U0/BCD3_c_reg_n_0_[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.697 r  ex4_i/BinToBCD16_0/U0/BCD3[2]_i_1/O
                         net (fo=2, routed)           0.000     1.697    ex4_i/BinToBCD16_0/U0/BCD3_n[2]
    SLICE_X88Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.941    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X88Y107        FDRE (Hold_fdre_C_D)         0.121     1.567    ex4_i/BinToBCD16_0/U0/BCD3_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/EightDisplayControl_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.608     1.441    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ex4_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    ex4_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.851 r  ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.851    ex4_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.890 r  ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.890    ex4_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.944 r  ex4_i/EightDisplayControl_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    ex4_i/EightDisplayControl_0/U0/div_reg[16]_i_1_n_7
    SLICE_X89Y101        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/EightDisplayControl_0/U0/clk
    SLICE_X89Y101        FDRE                                         r  ex4_i/EightDisplayControl_0/U0/div_reg[16]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.812    ex4_i/EightDisplayControl_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex4_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/index_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.602     1.435    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y102        FDRE                                         r  ex4_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.148     1.583 r  ex4_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.071     1.655    ex4_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.098     1.753 r  ex4_i/BinToBCD16_0/U0/index_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.753    ex4_i/BinToBCD16_0/U0/index_c[3]_i_1_n_0
    SLICE_X88Y102        FDRE                                         r  ex4_i/BinToBCD16_0/U0/index_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.873     1.943    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y102        FDRE                                         r  ex4_i/BinToBCD16_0/U0/index_c_reg[3]/C
                         clock pessimism             -0.507     1.435    
    SLICE_X88Y102        FDRE (Hold_fdre_C_D)         0.121     1.556    ex4_i/BinToBCD16_0/U0/index_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ex4_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.601     1.434    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.164     1.598 r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.137     1.736    ex4_i/BinToBCD16_0/U0/int_rg_c[4]
    SLICE_X88Y105        LUT3 (Prop_lut3_I0_O)        0.044     1.780 r  ex4_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    ex4_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X88Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     1.942    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X88Y105        FDRE (Hold_fdre_C_D)         0.131     1.565    ex4_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/BCD3_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.600     1.433    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X89Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[3]/Q
                         net (fo=3, routed)           0.162     1.737    ex4_i/BinToBCD16_0/U0/BCD3_c_reg_n_0_[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  ex4_i/BinToBCD16_0/U0/BCD3[1]_i_1/O
                         net (fo=2, routed)           0.000     1.782    ex4_i/BinToBCD16_0/U0/BCD3_n[1]
    SLICE_X88Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.941    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y107        FDRE                                         r  ex4_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X88Y107        FDRE (Hold_fdre_C_D)         0.121     1.567    ex4_i/BinToBCD16_0/U0/BCD3_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ex4_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.237%)  route 0.196ns (50.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.600     1.433    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X85Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.196     1.770    ex4_i/BinToBCD16_0/U0/int_rg_c[2]
    SLICE_X88Y105        LUT3 (Prop_lut3_I0_O)        0.049     1.819 r  ex4_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ex4_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     1.942    ex4_i/BinToBCD16_0/U0/clk
    SLICE_X88Y105        FDRE                                         r  ex4_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.469     1.472    
    SLICE_X88Y105        FDRE (Hold_fdre_C_D)         0.131     1.603    ex4_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y42    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y42    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y106   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y106   ex4_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y108   ex4_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y106   ex4_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/B[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/B[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/B[2]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y106   ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y105   ex4_i/ROM_Reader1_0/U0/C_S_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y105   ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y106   ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   ex4_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y109   ex4_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y108   ex4_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   ex4_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   ex4_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   ex4_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   ex4_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y108   ex4_i/c_addsub_3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y108   ex4_i/c_addsub_3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C



