$date
	Tue Oct 07 16:30:38 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$scope module a $end
$var wire 1 ! Write $end
$var wire 1 " clk $end
$var wire 3 # dr [2:0] $end
$var wire 16 $ dr_in [15:0] $end
$var wire 1 % rst $end
$var wire 3 & sr1 [2:0] $end
$var wire 16 ' sr1_out [15:0] $end
$var wire 3 ( sr2 [2:0] $end
$var wire 16 ) sr2_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
x!
$end
#5
0!
1%
#10
b10111 $
b111 #
b1 (
b101 )
b0 &
b101 '
1!
0%
#15
b111 (
b10111 )
#20
0!
#25
