---
layout: page
title: Logisim Based RISC CPU Implementation
description: Jun. 2025
img: assets/img/projects/RISC.png
importance: 2
category: work
github: https://github.com/KunYing-Lee/Logisim-Based-RISC-CPU-Implementation
---

* Designed a 32-bit single-cycle RISC CPU using **Logisim Evolution**.
* Implemented modular components including **ALU**, **Instruction Decoder**, **Program Counter**, and **Register File**.
* Supported **R-type** (Arithmetic/Logical) and **I-type** (Immediate/Load/Control) instructions.
