// Seed: 2812182047
macromodule module_0 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12
);
  wire id_14;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9
);
  module_0(
      id_2, id_6, id_5, id_9, id_9, id_8, id_7, id_1, id_0, id_1, id_1, id_5, id_2
  );
endmodule
