<stg><name>DCT_Quant</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="48">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="22">
<condition id="73">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="2">
<condition id="71">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="10">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="13">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="13" to="14">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="14" to="15">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="15" to="16">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="16" to="17">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="17" to="18">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="18" to="19">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="19" to="20">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="20" to="21">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="21" to="3">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="22" to="23">
<condition id="74">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="22" to="2">
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="23" to="24">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="24" to="25">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="25" to="26">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="26" to="22">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %function_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %function_r)

]]></node>
<StgValue><ssdm name="function_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %function_read, label %.preheader2, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="function_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i2 = phi i4 [ %i_1, %8 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="function_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond1_i3 = icmp eq i4 %i_i2, -8

]]></node>
<StgValue><ssdm name="exitcond1_i3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="function_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="function_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_1 = add i4 %i_i2, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="function_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1_i3, label %DOT_Multiply.exit, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_addr_cast = zext i7 %tmp_1 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="function_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2:0  %i_i = phi i4 [ %i, %4 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="function_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1  %exitcond1_i = icmp eq i4 %i_i, -8

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="function_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="function_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %i = add i4 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="function_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %exitcond1_i, label %DOT_Multiply.exit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_addr2_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_addr2_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="function_read" val="0"/>
<literal name="exitcond1_i3" val="1"/>
</and_exp><and_exp><literal name="function_read" val="1"/>
<literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0">
<![CDATA[
DOT_Multiply.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_i5 = phi i4 [ 0, %5 ], [ %j_1, %7 ]

]]></node>
<StgValue><ssdm name="j_i5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_i6 = icmp eq i4 %j_i5, -8

]]></node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_1 = add i4 %j_i5, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i6, label %8, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="4">
<![CDATA[
:1  %tmp_i7_trn_cast = zext i4 %j_i5 to i8

]]></node>
<StgValue><ssdm name="tmp_i7_trn_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %p_addr1 = add i8 %tmp_i7_trn_cast, %p_addr_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="8">
<![CDATA[
:3  %tmp_3 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %X_addr_1 = getelementptr [64 x float]* %X, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="X_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="6">
<![CDATA[
:5  %X_load_1 = load float* %X_addr_1, align 4

]]></node>
<StgValue><ssdm name="X_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp_1_i)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="6">
<![CDATA[
:5  %X_load_1 = load float* %X_addr_1, align 4

]]></node>
<StgValue><ssdm name="X_load_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %QMatrix_addr_1 = getelementptr [64 x float]* @QMatrix, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="QMatrix_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="6">
<![CDATA[
:7  %QMatrix_load_1 = load float* %QMatrix_addr_1, align 4

]]></node>
<StgValue><ssdm name="QMatrix_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="6">
<![CDATA[
:7  %QMatrix_load_1 = load float* %QMatrix_addr_1, align 4

]]></node>
<StgValue><ssdm name="QMatrix_load_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="76" st_id="15" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="77" st_id="16" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="79" st_id="18" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="81" st_id="20" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Y_addr_1 = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="Y_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store float %tmp_3_i1, float* %Y_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_i = phi i4 [ 0, %1 ], [ %j, %3 ]

]]></node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="87" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_i = icmp eq i4 %j_i, -8

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j = add i4 %j_i, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="90" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="4">
<![CDATA[
:1  %tmp_i_trn_cast = zext i4 %j_i to i8

]]></node>
<StgValue><ssdm name="tmp_i_trn_cast"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %p_addr3 = add i8 %tmp_i_trn_cast, %p_addr2_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="8">
<![CDATA[
:3  %tmp_2 = zext i8 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %X_addr = getelementptr [64 x float]* %X, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="6">
<![CDATA[
:5  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %QMatrix_addr = getelementptr [64 x float]* @QMatrix, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="QMatrix_addr"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="6">
<![CDATA[
:7  %QMatrix_load = load float* %QMatrix_addr, align 4

]]></node>
<StgValue><ssdm name="QMatrix_load"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp_3_i)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="100" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="6">
<![CDATA[
:5  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="101" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="6">
<![CDATA[
:7  %QMatrix_load = load float* %QMatrix_addr, align 4

]]></node>
<StgValue><ssdm name="QMatrix_load"/></StgValue>
</operation>

<operation id="102" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="103" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="104" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="105" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Y_addr = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="Y_addr"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store float %tmp_5_i, float* %Y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
