// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Rocket(	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_imem_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_imem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input  [31:0] io_imem_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_imem_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_imem_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_imem_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_imem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_imem_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_dmem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [6:0]  io_dmem_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_dmem_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_dmem_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_dmem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_dmem_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input  [6:0]  io_dmem_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input  [31:0] io_dmem_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  input         io_dmem_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output [31:0] io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
  output        io_wfi	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:134:14]
);

  wire             io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1130:41]
  wire             ll_arb_io_out_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:782:23, :809:44, :810:25]
  wire             take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:762:{27,38,53}]
  wire             take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:629:{32,49}]
  wire             _ll_arb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
  wire             _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
  wire [31:0]      _ll_arb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
  wire [4:0]       _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
  wire             _div_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire             _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire [31:0]      _div_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  wire [31:0]      _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:504:19]
  wire             _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:504:19]
  wire             _bpu_io_xcpt_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire             _bpu_io_xcpt_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire             _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire             _bpu_io_debug_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire             _bpu_io_debug_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire             _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  wire [31:0]      _csr_io_rw_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_read_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_write_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_eret;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_evec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_time;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_interrupt_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_inhibit_cycle;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_trace_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_trace_0_iaddr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire             _csr_io_trace_0_exception;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  wire [31:0]      _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1319:15]
  wire [31:0]      _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1319:15]
  wire [31:0]      _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  reg              id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:161:25]
  reg              imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:162:35]
  reg              ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [2:0]       ex_ctrl_sel_alu2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [4:0]       ex_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg  [2:0]       ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
  reg              mem_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg  [2:0]       mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21]
  reg              wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg  [2:0]       wb_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20]
  reg              ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:35]
  reg              ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:35]
  reg              ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:35]
  reg              ex_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:251:35]
  reg              ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35]
  reg              ex_reg_load_use;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:35]
  reg  [31:0]      ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35]
  reg              ex_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:26]
  reg  [31:0]      ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:22]
  reg  [1:0]       ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:28]
  reg  [31:0]      ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:28]
  reg              mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:36]
  reg              mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36]
  reg              mem_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:36]
  reg              mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:268:36]
  reg              mem_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36]
  reg              mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36]
  reg  [31:0]      mem_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:36]
  reg              mem_mem_cmd_bh;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:36]
  reg              mem_reg_load;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:36]
  reg              mem_reg_store;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:36]
  reg  [31:0]      mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:23]
  reg  [31:0]      mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:25]
  reg              mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:29]
  reg  [31:0]      mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:26]
  reg  [31:0]      mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:24]
  reg              mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:25]
  reg              wb_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:35]
  reg              wb_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35]
  reg              wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:35]
  reg              wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:291:35]
  reg  [31:0]      wb_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:35]
  reg  [31:0]      wb_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:295:22]
  reg              wb_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:29]
  reg  [31:0]      wb_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:301:28]
  reg  [31:0]      wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:302:25]
  wire             ibuf_io_kill = take_pc_wb | take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:35, :629:{32,49}, :762:{27,38,53}]
  wire [29:0]      id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_1 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_2 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_3 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_8 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_11 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_15 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_17 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_20 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_21 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_25 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_27 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_29 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_33 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_39 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_53 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_57 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_8 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_3, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [5:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_18 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_58};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_44 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_25, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_33, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [8:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_46 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_8, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  reg              id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:333:29]
  wire             id_mem_busy = ~io_dmem_ordered | io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:403:{21,38}, :1130:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :288:35, :407:53]
  wire             bypass_sources_3_1 = mem_reg_valid & mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :265:36, :459:20]
  wire             _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :311:20, :453:29, :461:82]
  wire             _fp_data_hazard_mem_T_1 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:25, :311:20, :454:31, :461:82]
  wire             _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :311:20, :453:29, :461:82]
  wire             _fp_data_hazard_mem_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:25, :311:20, :454:31, :461:82]
  reg              ex_reg_rs_bypass_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29]
  reg              ex_reg_rs_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:466:26]
  reg  [29:0]      ex_reg_rs_msb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26]
  reg  [29:0]      ex_reg_rs_msb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26]
  wire [3:0][31:0] _GEN = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:26, :302:25, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _GEN[ex_reg_rs_lsb_0] : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29, :466:26, :467:26, :469:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [31:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _GEN[ex_reg_rs_lsb_1] : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29, :466:26, :467:26, :469:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :1341:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :1341:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :1342:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :1346:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :1349:24]
  wire [3:0][31:0] _GEN_0 = {{32'h0}, {ex_reg_pc}, {ex_rs_0}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:22, :469:14, :472:48]
  wire [3:0]       _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:35, :481:19]
  wire             div_io_req_valid = ex_reg_valid & ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :248:35, :512:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:35, :248:35, :255:26, :595:{34,51}]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :596:{36,39}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :284:25, :616:25]
  wire [3:0]       _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:36, :618:8]
  wire [31:0]      _mem_br_target_T_9 = mem_reg_pc + (_mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :277:23, :278:25, :615:41, :616:{8,25}, :617:8, :618:8, :1341:44, :1343:65, :1345:39, :1346:39, :1347:62, :1349:57, :1355:8]
  wire [31:0]      _mem_npc_T_2 = mem_ctrl_jalr ? mem_reg_wdata : _mem_br_target_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :282:26, :615:41, :619:21]
  wire [31:0]      mem_npc = _mem_npc_T_2 & 32'hFFFFFFFE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:619:{21,129}]
  wire             mem_cfi_taken = _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :616:25, :626:{57,74}]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & mem_cfi_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :268:36, :624:27, :626:{57,74}, :629:{32,49}]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:36, :274:36, :414:19, :678:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:36, :274:36, :414:19, :677:{38,57,75}, :678:64, :1278:35]
  wire             dcache_kill_mem = bypass_sources_3_1 & io_dmem_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:459:20, :695:55]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :268:36, :695:55, :700:{38,52,68,71}, :762:{27,38,53}]
  reg              div_io_kill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:701:41]
  wire             _GEN_1 = wb_reg_valid & wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :288:35, :730:19]
  wire             _GEN_2 = _GEN_1 & io_dmem_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:730:{19,34}]
  wire             _GEN_3 = _GEN_1 & io_dmem_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:730:19, :731:34]
  wire             _GEN_4 = _GEN_1 & io_dmem_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:730:19, :734:34]
  wire             _GEN_5 = _GEN_1 & io_dmem_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:730:19, :735:34]
  wire             _GEN_6 = _GEN_1 & io_dmem_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:730:19, :736:34]
  wire             wb_xcpt = wb_reg_xcpt | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_1 & io_dmem_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35, :730:{19,34}, :731:34, :734:34, :735:34, :736:34, :737:34, :1278:35]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :288:35, :755:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc | wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :596:36, :756:{35,53,69}]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:35, :757:42]
  wire             _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:407:53, :757:42, :761:36]
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:291:35, :341:19, :761:36, :762:{27,38,53}, :1278:35]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:768:44]
  wire             _GEN_7 = dmem_resp_valid & io_dmem_resp_bits_replay & ~(io_dmem_resp_bits_tag[0]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:765:{23,45}, :768:44, :769:42, :809:26]
  assign ll_arb_io_out_ready = ~_GEN_7 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:755:29, :769:42, :782:{23,26}, :809:{26,44}, :810:25]
  wire [4:0]       ll_waddr = _GEN_7 ? io_dmem_resp_bits_tag[5:1] : _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:767:46, :769:42, :776:22, :780:26, :809:{26,44}, :811:14]
  wire             ll_wen = _GEN_7 | ll_arb_io_out_ready & _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:769:42, :776:22, :781:24, :782:23, :809:{26,44}, :810:25, :812:12, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:35, :761:36, :815:{31,34,45,48}, :1278:35]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :815:{31,45}, :816:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:781:24, :809:44, :812:12, :816:25, :817:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:24, :455:29, :780:26, :781:24, :809:44, :811:14, :812:12, :818:21]
  wire [31:0]      rf_wdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _ll_arb_io_out_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :302:25, :341:19, :765:{23,45}, :768:44, :776:22, :781:24, :809:44, :812:12, :819:{21,38}, :820:21, :821:{21,34}]
  wire [31:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? rf_wdata : _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :817:23, :818:21, :819:21, :824:17, :1319:15, :1326:19, :1331:{16,25}, :1334:{20,31,39}]
  wire [31:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? rf_wdata : _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :817:23, :818:21, :819:21, :824:17, :1319:15, :1326:19, :1331:{16,25}, :1334:{20,31,39}]
  wire             _htval_valid_imem_T = wb_reg_cause == 32'h14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 32'h3 | wb_reg_cause == 32'h1 | wb_reg_cause == 32'hC | _htval_valid_imem_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35, :292:35, :845:24, :846:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             hazard_targets_0_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :969:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             hazard_targets_1_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :970:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             hazard_targets_2_1 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_8) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :971:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [31:0]      _r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1305:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1305:29, :1306:{35,40}]
  wire [31:0]      _id_sboard_hazard_T = r >> _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :1302:35, :1306:40]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :1302:35, :1306:40]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :1302:35, :1306:40]
  wire             data_hazard_mem = mem_ctrl_wxd & (hazard_targets_0_1 & _fp_data_hazard_mem_T_1 | hazard_targets_1_1 & _fp_data_hazard_mem_T_3 | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :278:25, :311:20, :454:31, :461:82, :969:42, :970:42, :971:42, :998:{38,72}, :1287:{27,50}]
  reg              dcache_blocked_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1024:22]
  reg              rocc_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1028:25]
  wire             _ctrl_stalld_T_32 = ex_reg_valid & ex_ctrl_wxd & (hazard_targets_0_1 & _fp_data_hazard_ex_T_1 | hazard_targets_1_1 & _fp_data_hazard_ex_T_3 | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7]) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc) | mem_reg_valid & data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc | mem_ctrl_vec) | wb_reg_valid & wb_ctrl_wxd & (hazard_targets_0_1 & _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7] | hazard_targets_1_1 & _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7] | hazard_targets_2_1 & _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7]) & wb_set_sboard | hazard_targets_0_1 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | hazard_targets_1_1 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | hazard_targets_2_1 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) & dcache_blocked_blocked & ~io_dmem_perf_grant | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_53) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | div_io_req_valid) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_20) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18)) | _csr_io_csr_stall | id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:161:25, :243:20, :244:21, :245:20, :248:35, :259:24, :265:36, :272:36, :288:35, :300:24, :311:20, :333:29, :341:19, :399:29, :403:38, :412:{17,33,46,65,81}, :453:29, :455:29, :461:82, :511:19, :512:36, :755:29, :756:{35,53,69}, :780:26, :781:24, :782:26, :809:44, :811:14, :812:12, :969:42, :970:42, :971:42, :981:{58,70}, :984:{77,80}, :988:{38,48,64,79,94,109,123}, :989:{36,70}, :991:{35,54}, :997:{40,50,66,84,100,116,131,148}, :998:38, :1000:{37,57}, :1008:{36,70}, :1010:{35,54}, :1024:22, :1025:63, :1026:13, :1032:{18,35,51}, :1033:23, :1034:{23,40,57}, :1037:32, :1038:17, :1039:34, :1040:{17,21,40,62,75}, :1041:15, :1042:17, :1043:22, :1287:{27,50}, :1302:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | ibuf_io_kill | _ctrl_stalld_T_32 | _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:35, :311:20, :341:19, :1032:{18,35,51}, :1033:23, :1037:32, :1039:34, :1041:15, :1042:17, :1043:22, :1046:{17,40,71,89,104}, :1287:50]
  assign io_dmem_req_valid_0 = ex_reg_valid & ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :248:35, :1130:41]
  reg  [31:0]      coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1199:46]
  reg  [31:0]      coreMonitorBundle_rd0val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1199:38]
  reg  [31:0]      coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1201:46]
  reg  [31:0]      coreMonitorBundle_rd1val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1201:38]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
    wire coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:756:{35,53,69}, :816:25, :1194:{37,40}]
    wire _GEN_8 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :1240:27]
    wire _GEN_9 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :1242:27]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
      if (~reset & wb_reg_xcpt & _htval_valid_imem_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35, :853:40, :855:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
          $error("Assertion failed\n    at RocketCore.scala:855 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19, :855:11, :1234:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time, _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, _csr_io_trace_0_iaddr, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? rf_wdata : 32'h0, coreMonitorBundle_wrenx, _GEN_8 ? wb_reg_inst[19:15] : 5'h0, _GEN_8 ? coreMonitorBundle_rd0val_REG_1 : 32'h0, _GEN_9 ? wb_reg_inst[24:20] : 5'h0, _GEN_9 ? coreMonitorBundle_rd1val_REG_1 : 32'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20, :300:24, :341:19, :455:29, :819:21, :1192:{52,55}, :1194:37, :1198:42, :1199:38, :1200:42, :1201:38, :1234:13, :1237:{13,26}, :1238:13, :1240:{13,27}, :1241:13, :1242:{13,27}, :1243:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_13 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_40 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_49 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_51 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_61 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_15 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[31]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _GEN_10 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :541:22]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :578:{21,62}]
  wire             _io_dmem_req_bits_no_resp_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :604:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       size = ex_ctrl_rocc ? 2'h2 : ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :257:28, :664:21]
  wire [31:0]      _GEN_11 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:780:26, :781:24, :809:44, :811:14, :812:12, :1301:{62,64}, :1306:40, :1309:{49,58}]
  wire             _GEN_12 = wb_set_sboard & wb_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:756:{35,53,69}, :816:25, :985:28]
  wire [8:0]       _id_ctrl_decoder_decoded_andMatrixOutputs_T_5 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [22:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_52 =
    {&_id_ctrl_decoder_decoded_andMatrixOutputs_T,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_5,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_58,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26,
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_32,
     &_id_ctrl_decoder_decoded_andMatrixOutputs_T_26};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :311:20, :1326:41]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:343:36]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :344:{54,81}, :1326:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             id_illegal_insn = ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) | (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_53) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & ~(_csr_io_status_isa[0]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :341:19, :343:36, :344:54, :346:54, :381:{25,40}, :382:{34,37,55,65}, :383:{17,20,38}, :386:47, :387:{30,33,51}, :391:51, :392:{15,49,64,99}, :393:{5,31,50}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :341:19, :343:36, :344:54, :346:54, :393:5, :394:39, :395:{17,20,34,69,113}, :396:{33,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :341:19, :381:40, :382:65, :386:47, :391:51, :392:99, :394:39, :414:19, :1278:35]
  wire             bypass_sources_1_1 = ex_reg_valid & ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :248:35, :458:19]
  wire             bypass_sources_2_1 = bypass_sources_3_1 & ~mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :459:{20,36,39}]
  wire             id_bypass_src_1_1 = bypass_sources_1_1 & _fp_data_hazard_ex_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:458:19, :461:{74,82}]
  wire             id_bypass_src_1_2 = bypass_sources_2_1 & _fp_data_hazard_mem_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:459:36, :461:{74,82}]
  wire             do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | bypass_sources_3_1 & _fp_data_hazard_mem_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:459:20, :461:{74,82}, :568:48, :1326:41]
  wire             _GEN_13 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & ~do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:568:48, :572:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :248:35, :253:35, :255:26, :511:19, :596:36, :597:{42,45,64}, :598:{42,45}, :600:43, :601:{33,50,75}]
  wire             ctrl_killx = ibuf_io_kill | replay_ex | ~ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:35, :307:35, :601:33, :602:{35,48,51}]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:36, :265:36, :269:36, :614:{36,54}]
  wire             _mem_npc_misaligned_T_3 = ~(_csr_io_status_isa[2]) & _mem_npc_T_2[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19, :387:51, :619:{21,129}, :623:{28,56,66}]
  wire             _GEN_14 = mem_reg_valid & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :270:36, :638:23]
  wire             _GEN_15 = _GEN_14 | ~ex_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :595:{34,51}, :638:{23,46}, :640:28]
  wire             _GEN_16 = ex_ctrl_jalr & _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :341:19, :670:24]
  wire             _GEN_17 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:36, :268:36, :684:29]
  wire             _GEN_18 = mem_reg_valid & _mem_npc_misaligned_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :623:56, :685:20]
  wire             mem_xcpt = _GEN_17 | _GEN_18 | mem_reg_valid & mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :677:57, :684:29, :685:20, :686:20, :1278:35]
  wire             _ctrl_killm_T = killm_common | mem_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:700:{38,52,68}, :702:33, :1278:35]
  wire [16:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_65 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_andMatrixOutputs_T_67 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_11 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_8, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_61, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_13 = {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_57, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_61, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[30]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             id_bypass_src_0_1 = bypass_sources_1_1 & _fp_data_hazard_ex_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:458:19, :461:{74,82}]
  wire             id_bypass_src_0_2 = bypass_sources_2_1 & _fp_data_hazard_mem_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:459:36, :461:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | bypass_sources_3_1 & _fp_data_hazard_mem_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :459:20, :461:{74,82}, :568:48, :1326:41]
  wire             _GEN_19 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & ~do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:568:48, :572:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_20 = id_illegal_insn | id_virtual_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:381:40, :382:65, :386:47, :391:51, :392:99, :394:39, :577:27]
  wire [4:0]       id_ctrl_alu_fn =
    {1'h0,
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_65, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_67},
     |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_27,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_65,
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_67},
     |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_21,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | ibuf_io_kill) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_5) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :307:35, :311:20, :341:19, :401:33, :525:19, :530:22, :534:{25,42,51,66}, :1046:{40,71,89,104}, :1164:{28,62,70,118}, :1165:{18,33}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:162:35, :341:19, :595:{34,51}, :614:{36,54}, :1056:{43,59}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:44:61]
    ex_ctrl_fp <= ctrl_killd & ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    if (~ctrl_killd) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1046:{40,71,89,104}]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_46;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_44;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_sel_alu2 <= id_xcpt ? ((|{_bpu_io_xcpt_if, _ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst}) ? 3'h0 : {2'h0, |_GEN_10}) : {1'h0, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_44, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_49}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_22, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_40, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_46, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_51}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :311:20, :414:19, :531:13, :536:20, :540:24, :541:{22,29,34}, :543:26, :546:{28,47,52}, :548:26, :1278:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_alu1 <= id_xcpt ? ((|{_bpu_io_xcpt_if, _ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst, _ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst}) ? 2'h2 : 2'h1) : {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4]}, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_2, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_4, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_11, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_12, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_15, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_21, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_25, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_33, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_38, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_39, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_56, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_57}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :311:20, :414:19, :531:13, :536:20, :539:24, :541:{29,34}, :542:26, :546:{28,47,52}, :547:26, :1278:35, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_andMatrixOutputs_T, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_1, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_3, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_16, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_22, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_27, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_40, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_46, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_51}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_6, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17}, |{&_id_ctrl_decoder_decoded_andMatrixOutputs_T_13, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_17, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_44, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_49}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_fn <= id_xcpt ? 5'h0 : id_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :531:13, :536:20, :537:22, :1278:35]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_mem_cmd <= {1'h0, &_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_div <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_53;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_csr <= id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) ? 3'h0 : id_csr_ren ? 3'h2 : id_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :343:36, :344:54, :345:{19,35,61}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_andMatrixOutputs_T_20;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_rvc <= id_xcpt & (|_GEN_10) | _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:35, :311:20, :532:16, :536:20, :541:{22,29,34}, :544:20, :1278:35]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_andMatrixOutputs_T_20) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :341:19, :343:36, :344:54, :346:{37,51,54,66}, :551:42, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :253:35, :265:36, :998:38, :1001:{32,51}]
      ex_reg_mem_size <= {&_id_ctrl_decoder_decoded_andMatrixOutputs_T_29, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11} == 4'h5 ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1} : _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:28, :311:20, :554:{21,95}, :555:81, :556:{23,29,40,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_reg_rs_bypass_0 <= ~_GEN_20 & do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29, :568:48, :570:27, :577:{27,47}, :579:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:465:29, :568:48]
      ex_reg_rs_lsb_0 <= _GEN_20 ? inst[1:0] : _GEN_19 ? id_rs_0[1:0] : (|_ibuf_io_inst_0_bits_inst_rs1) ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :461:74, :466:26, :571:24, :572:{23,38}, :573:{26,37}, :577:{27,47}, :578:21, :580:{24,31}, :824:17, :1326:{19,41}, :1331:25, :1334:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_rs_lsb_1 <= _GEN_13 ? id_rs_1[1:0] : id_bypass_src_1_0 ? 2'h0 : id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:461:74, :466:26, :571:24, :572:{23,38}, :573:{26,37}, :824:17, :1326:{19,41}, :1331:25, :1334:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (_GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:577:27]
        ex_reg_rs_msb_0 <= inst[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26, :578:21, :581:32]
      else if (_GEN_19)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:572:23]
        ex_reg_rs_msb_0 <= id_rs_0[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26, :574:38, :824:17, :1326:19, :1331:25, :1334:{31,39}]
    end
    ex_ctrl_rfs1 <= ctrl_killd & ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    ex_ctrl_rfs2 <= ctrl_killd & ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    ex_ctrl_wfd <= ctrl_killd & ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :530:22, :531:13, :1046:{40,71,89,104}]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :638:46, :640:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :638:46, :640:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21]
      mem_ctrl_fence_i <= _GEN_16 | ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :244:21, :641:14, :670:{24,48}, :672:24]
    end
    mem_ctrl_vec <= _GEN_15 & mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :638:46, :640:28]
    if (mem_pc_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:614:{36,54}]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_ctrl_vec <= mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :245:20]
      wb_reg_cause <= _GEN_17 ? mem_reg_cause : {28'h0, _GEN_18 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:36, :292:35, :678:64, :684:29, :685:20, src/main/scala/chisel3/util/Mux.scala:50:70]
      wb_reg_pc <= mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:23, :295:22]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:30, :297:29]
      wb_reg_inst <= mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:25, :300:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:29, :301:28]
      wb_reg_wdata <= ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd ? 32'h0 : ~mem_reg_xcpt & (mem_ctrl_jalr ^ _mem_npc_misaligned_T_3) ? _mem_br_target_T_9 : mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :268:36, :282:26, :302:25, :615:41, :623:56, :624:{26,27,41,59}, :712:{24,39,54}]
    end
    ex_reg_xcpt_interrupt <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:35, :307:35, :311:20, :341:19, :526:20, :528:{37,62}]
    ex_reg_valid <= ~ctrl_killd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:35, :525:19, :1046:{40,71,89,104}]
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:251:35, :525:19, :527:30, :1046:{40,71,89,104}, :1278:35]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :341:19, :525:19, :584:{21,41}, :1046:{40,71,89,104}]
      ex_reg_cause <= _csr_io_interrupt ? _csr_io_interrupt_cause : {27'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :254:35, :311:20, :341:19, :394:39, :414:19, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_pc <= _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:22, :311:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :311:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:28, :311:20]
    end
    ex_reg_replay <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:26, :307:35, :311:20, :526:{20,29,54}]
    mem_reg_xcpt_interrupt <= ~ibuf_io_kill & ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:35, :264:36, :307:35, :526:20, :634:45]
    mem_reg_valid <= ~ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:265:36, :602:{35,48}, :631:20]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :266:36, :638:46, :640:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:36, :638:46, :640:28]
      mem_reg_rvc <= ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:35, :266:36]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:35, :251:35, :268:36, :602:{35,48}, :608:28, :631:20, :633:31]
    mem_reg_replay <= ~ibuf_io_kill & replay_ex;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36, :307:35, :526:20, :601:33, :632:37]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :282:26, :638:46, :640:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:26, :638:46, :640:28]
      mem_reg_flush_pipe <= _GEN_16 | ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:35, :270:36, :647:24, :670:{24,48}, :673:26]
      mem_reg_cause <= ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:35, :271:36]
      mem_mem_cmd_bh <= _io_dmem_req_bits_no_resp_T_3 | ~(ex_reg_mem_size[1]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:28, :272:36, :604:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _io_dmem_req_bits_no_resp_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :273:36, :604:40, :643:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _io_dmem_req_bits_no_resp_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :274:36, :604:40, :644:34, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      mem_reg_pc <= ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:256:22, :277:23]
      mem_reg_inst <= ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :278:25]
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:30, :341:19]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:28, :281:29]
      mem_reg_wdata <= _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:26, :504:19]
    end
    if (_GEN_14 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc))) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :283:24, :595:{34,51}, :638:{23,46}, :640:28, :663:{24,40,71}, :665:19]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:24, :638:46, :640:28]
      mem_reg_rs2 <= size == 2'h0 ? {2{{2{ex_rs_1[7:0]}}}} : size == 2'h1 ? {2{ex_rs_1[15:0]}} : ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19,32,69}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:24, :469:14, :664:21]
    if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:21, :284:25, :638:46, :640:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:25, :638:46, :640:28]
      mem_br_taken <= _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:25, :504:19]
    wb_reg_valid <= ~_ctrl_killm_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:35, :702:33, :705:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35, :706:34, :707:27, :762:{27,38,53}, :1278:35]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay) & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:36, :290:35, :695:55, :699:37, :706:{31,34}, :762:{27,38,53}]
    wb_reg_flush_pipe <= ~_ctrl_killm_T & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:36, :291:35, :702:33, :705:19, :708:36]
    if (~ctrl_killd & _GEN_13)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26, :525:19, :530:22, :572:{23,38}, :574:26, :1046:{40,71,89,104}]
      ex_reg_rs_msb_1 <= id_rs_1[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:467:26, :574:38, :824:17, :1326:19, :1331:25, :1334:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & div_io_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19, :512:36, :701:41, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | io_dmem_req_valid_0 | io_dmem_s2_nack);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:597:45, :1024:22, :1025:{60,63,83,95,116}, :1130:41]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:407:53, :757:42, :815:48, :1028:25, :1029:{50,72}, :1059:47, :1156:53, :1278:35]
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:14, :1199:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1199:{38,46}]
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:14, :1201:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1201:{38,46}]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      id_reg_fence <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:333:29]
      _r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1305:29]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_andMatrixOutputs_T_5) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :333:29, :398:29, :402:{37,52}, :403:38, :404:{23,38}, :525:19, :530:22, :535:{26,41}, :1046:{40,71,89,104}, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      if (ll_wen | _GEN_12)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:781:24, :809:44, :812:12, :985:28, :1312:17]
        _r <= _GEN_11 | (_GEN_12 ? 32'h1 << wb_reg_inst[11:7] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:24, :455:29, :985:28, :1300:60, :1301:62, :1305:29, :1309:{49,58}]
      else if (ll_wen)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:781:24, :809:44, :812:12]
        _r <= _GEN_11;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1301:62, :1305:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
        id_reg_pause = _RANDOM[5'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25]
        imem_might_request_reg = _RANDOM[5'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :162:35]
        ex_ctrl_fp = _RANDOM[5'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_rocc = _RANDOM[5'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_branch = _RANDOM[5'h0][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_jal = _RANDOM[5'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_jalr = _RANDOM[5'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_rxs2 = _RANDOM[5'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_rxs1 = _RANDOM[5'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_sel_alu2 = _RANDOM[5'h0][14:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_sel_alu1 = _RANDOM[5'h0][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_sel_imm = _RANDOM[5'h0][19:17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_alu_fn = _RANDOM[5'h0][25:21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_mem = _RANDOM[5'h0][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_mem_cmd = _RANDOM[5'h0][31:27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :161:25, :243:20]
        ex_ctrl_rfs1 = _RANDOM[5'h1][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_rfs2 = _RANDOM[5'h1][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_wfd = _RANDOM[5'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_mul = _RANDOM[5'h1][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_div = _RANDOM[5'h1][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_wxd = _RANDOM[5'h1][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_csr = _RANDOM[5'h1][9:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        ex_ctrl_fence_i = _RANDOM[5'h1][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
        mem_ctrl_fp = _RANDOM[5'h1][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_rocc = _RANDOM[5'h1][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_branch = _RANDOM[5'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_jal = _RANDOM[5'h1][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_jalr = _RANDOM[5'h1][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_rxs2 = _RANDOM[5'h1][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_rxs1 = _RANDOM[5'h1][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :244:21]
        mem_ctrl_mem = _RANDOM[5'h2][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_rfs1 = _RANDOM[5'h2][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_rfs2 = _RANDOM[5'h2][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_wfd = _RANDOM[5'h2][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_mul = _RANDOM[5'h2][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_div = _RANDOM[5'h2][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_wxd = _RANDOM[5'h2][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_csr = _RANDOM[5'h2][20:18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_fence_i = _RANDOM[5'h2][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        mem_ctrl_vec = _RANDOM[5'h2][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21]
        wb_ctrl_rocc = _RANDOM[5'h2][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21, :245:20]
        wb_ctrl_rxs2 = _RANDOM[5'h3][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_rxs1 = _RANDOM[5'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_mem = _RANDOM[5'h3][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_rfs1 = _RANDOM[5'h3][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_rfs2 = _RANDOM[5'h3][23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_wfd = _RANDOM[5'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_div = _RANDOM[5'h3][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_wxd = _RANDOM[5'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_csr = _RANDOM[5'h3][31:29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_fence_i = _RANDOM[5'h4][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        wb_ctrl_vec = _RANDOM[5'h4][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20]
        ex_reg_xcpt_interrupt = _RANDOM[5'h4][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20, :247:35]
        ex_reg_valid = _RANDOM[5'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20, :248:35]
        ex_reg_rvc = _RANDOM[5'h4][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20, :249:35]
        ex_reg_xcpt = _RANDOM[5'h5][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :251:35]
        ex_reg_flush_pipe = _RANDOM[5'h5][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :251:35, :252:35]
        ex_reg_load_use = _RANDOM[5'h5][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :251:35, :253:35]
        ex_reg_cause = {_RANDOM[5'h5][31:27], _RANDOM[5'h6][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :251:35, :254:35]
        ex_reg_replay = _RANDOM[5'h6][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :254:35, :255:26]
        ex_reg_pc = {_RANDOM[5'h6][31:28], _RANDOM[5'h7][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :254:35, :256:22]
        ex_reg_mem_size = _RANDOM[5'h7][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :256:22, :257:28]
        ex_reg_inst = {_RANDOM[5'h7][31], _RANDOM[5'h8][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :256:22, :259:24]
        ex_reg_raw_inst = {_RANDOM[5'h8][31], _RANDOM[5'h9][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :259:24, :260:28]
        mem_reg_xcpt_interrupt = _RANDOM[5'hA][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :264:36]
        mem_reg_valid = _RANDOM[5'hA][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :264:36, :265:36]
        mem_reg_rvc = _RANDOM[5'hA][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :264:36, :266:36]
        mem_reg_xcpt = _RANDOM[5'hB][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :268:36]
        mem_reg_replay = _RANDOM[5'hB][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :268:36, :269:36]
        mem_reg_flush_pipe = _RANDOM[5'hB][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :268:36, :270:36]
        mem_reg_cause = {_RANDOM[5'hB][31:23], _RANDOM[5'hC][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :268:36, :271:36]
        mem_mem_cmd_bh = _RANDOM[5'hC][23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :271:36, :272:36]
        mem_reg_load = _RANDOM[5'hC][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :271:36, :273:36]
        mem_reg_store = _RANDOM[5'hC][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :271:36, :274:36]
        mem_reg_pc = {_RANDOM[5'hC][31:28], _RANDOM[5'hD][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :271:36, :277:23]
        mem_reg_inst = {_RANDOM[5'hD][31:28], _RANDOM[5'hE][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :277:23, :278:25]
        mem_reg_hls_or_dv = _RANDOM[5'hE][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :278:25, :280:30]
        mem_reg_raw_inst = {_RANDOM[5'hE][31], _RANDOM[5'hF][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :278:25, :281:29]
        mem_reg_wdata = {_RANDOM[5'hF][31], _RANDOM[5'h10][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :281:29, :282:26]
        mem_reg_rs2 = {_RANDOM[5'h10][31], _RANDOM[5'h11][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :282:26, :283:24]
        mem_br_taken = _RANDOM[5'h11][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :283:24, :284:25]
        wb_reg_valid = _RANDOM[5'h12][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :288:35]
        wb_reg_xcpt = _RANDOM[5'h12][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :288:35, :289:35]
        wb_reg_replay = _RANDOM[5'h12][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :288:35, :290:35]
        wb_reg_flush_pipe = _RANDOM[5'h12][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :288:35, :291:35]
        wb_reg_cause = {_RANDOM[5'h12][31:5], _RANDOM[5'h13][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :288:35, :292:35]
        wb_reg_pc = {_RANDOM[5'h13][31:7], _RANDOM[5'h14][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :292:35, :295:22]
        wb_reg_hls_or_dv = _RANDOM[5'h14][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :295:22, :297:29]
        wb_reg_inst = {_RANDOM[5'h14][31:12], _RANDOM[5'h15][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :295:22, :300:24]
        wb_reg_raw_inst = {_RANDOM[5'h15][31:12], _RANDOM[5'h16][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :300:24, :301:28]
        wb_reg_wdata = {_RANDOM[5'h16][31:12], _RANDOM[5'h17][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :301:28, :302:25]
        id_reg_fence = _RANDOM[5'h18][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29]
        ex_reg_rs_bypass_0 = _RANDOM[5'h18][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29, :465:29]
        ex_reg_rs_bypass_1 = _RANDOM[5'h18][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29, :465:29]
        ex_reg_rs_lsb_0 = _RANDOM[5'h18][17:16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29, :466:26]
        ex_reg_rs_lsb_1 = _RANDOM[5'h18][19:18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29, :466:26]
        ex_reg_rs_msb_0 = {_RANDOM[5'h18][31:20], _RANDOM[5'h19][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :333:29, :467:26]
        ex_reg_rs_msb_1 = {_RANDOM[5'h19][31:18], _RANDOM[5'h1A][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :467:26]
        div_io_kill_REG = _RANDOM[5'h1A][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :467:26, :701:41]
        _r = {_RANDOM[5'h1A][31:17], _RANDOM[5'h1B][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :467:26, :1305:29]
        dcache_blocked_blocked = _RANDOM[5'h1B][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1024:22, :1305:29]
        rocc_blocked = _RANDOM[5'h1B][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1028:25, :1305:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM[5'h1B][31:21], _RANDOM[5'h1C][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1199:46, :1305:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM[5'h1C][31:21], _RANDOM[5'h1D][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1199:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM[5'h1D][31:21], _RANDOM[5'h1E][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1199:38, :1201:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM[5'h1E][31:21], _RANDOM[5'h1F][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1201:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IBuf ibuf (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (ibuf_io_kill),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:35]
    .io_pc                        (_ibuf_io_pc),
    .io_inst_0_ready              (~_ctrl_stalld_T_32),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1032:{18,35,51}, :1033:23, :1037:32, :1039:34, :1041:15, :1042:17, :1043:22, :1069:28, :1287:50]
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
  rf_31x32 rf_ext (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1319:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :1320:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20, :1320:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:818:21, :1320:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:817:23, :818:21, :824:17, :1319:15, :1331:{16,25}]
    .W0_clk  (clock),
    .W0_data (rf_wdata)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:819:21]
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1319:15]
  CSRFile csr (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:24, :909:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:20, :288:35]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:302:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_v                        (_csr_io_status_v),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1278:35]
    .io_retire                          (wb_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:815:{31,45}]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {27'h0, _GEN_2 ? 5'hF : _GEN_3 ? 5'hD : {2'h0, _GEN_4 ? 3'h7 : _GEN_5 ? 3'h5 : {1'h1, _GEN_6, 1'h0}}}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :289:35, :292:35, :730:34, :731:34, :734:34, :735:34, :736:34, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_pc                              (wb_reg_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:295:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 32'h2) ? wb_reg_wdata : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:35, :302:25, :846:38, :848:32, :849:{28,46}, :851:21, :1278:35, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:35, :297:29, :341:19, :845:24, :846:38, :850:{25,43,62,80}, :1278:35, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    .io_time                            (_csr_io_time),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                     (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                     (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                     (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                     (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                     (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                      (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                      (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                     (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                     (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                     (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                     (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                     (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                      (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                      (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                     (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                     (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                     (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                     (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                     (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                      (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                      (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                     (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                     (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                     (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                     (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                     (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                      (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                      (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                     (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                     (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                     (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                     (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                     (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                      (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                      (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                     (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                     (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                     (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                     (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                     (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                      (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                      (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                     (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                     (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                     (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                     (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                     (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                      (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                      (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                     (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                     (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                     (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                     (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                     (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                      (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                      (io_ptw_pmp_7_mask),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:24, :301:28, :832:{46,50,66,73,91,119}]
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  BreakpointUnit bpu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
    .io_status_debug        (_csr_io_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
    .io_pc                  (_ibuf_io_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:20]
    .io_ea                  (mem_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:26]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:414:19]
  ALU alu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:504:19]
    .io_fn        (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
    .io_in2       (ex_ctrl_sel_alu2 == 3'h1 ? {{28{_ex_op2_T_1[3]}}, _ex_op2_T_1} : ex_ctrl_sel_alu2 == 3'h3 ? {ex_imm_sign, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]} : ex_ctrl_sel_alu2 == 3'h2 ? ex_rs_1 : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :259:24, :469:14, :478:48, :481:19, :1341:{19,24}, :1342:{21,26,41}, :1343:{21,26,36,43,65}, :1344:{18,33}, :1345:{18,23,39}, :1346:{18,23,39}, :1347:{20,35,62}, :1348:19, :1349:{19,24,34,57}, :1350:{19,39,52}, :1351:17, :1352:{17,22}, :1353:{17,37}, :1355:8]
    .io_in1       (_GEN_0[ex_ctrl_sel_alu1]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20, :472:48]
    .io_out       (_alu_io_out),
    .io_adder_out (io_dmem_req_bits_addr),
    .io_cmp_out   (_alu_io_cmp_out)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:504:19]
  MulDiv div (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (div_io_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:512:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:20]
    .io_req_bits_in1   (ex_rs_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:14]
    .io_req_bits_in2   (ex_rs_1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:24, :453:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:700:{38,52,68}, :701:{31,41}]
    .io_resp_ready     (_ll_arb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
  Arbiter3_LLWB ll_arb (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
    .io_in_0_ready     (_ll_arb_io_in_0_ready),
    .io_in_0_valid     (_div_io_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
    .io_in_0_bits_data (_div_io_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
    .io_in_0_bits_tag  (_div_io_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:511:19]
    .io_out_ready      (ll_arb_io_out_ready),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:782:23, :809:44, :810:25]
    .io_out_valid      (_ll_arb_io_out_valid),
    .io_out_bits_data  (_ll_arb_io_out_bits_data),
    .io_out_bits_tag   (_ll_arb_io_out_bits_tag)
  );	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:22]
  PlusArgTimeout PlusArgTimeout (	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:341:19]
  );	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
  assign io_imem_might_request = imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :162:35]
  assign io_imem_req_valid = ibuf_io_kill;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :307:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :295:22, :341:19, :619:129, :761:36, :1051:{8,17}, :1052:8, :1278:35]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :706:34, :762:{27,38,53}]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & (ex_pc_valid ? mem_npc != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc) & (~(mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal) | mem_cfi_taken);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :244:21, :256:22, :265:36, :311:20, :595:{34,51}, :619:129, :621:{8,30}, :622:{8,31,62}, :625:{33,50}, :626:{57,74}, :706:34, :762:{27,38,53}, :1071:{45,60,77,81,90}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :265:36, :706:34, :762:{27,38,53}, :1084:45]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :245:20, :288:35, :1054:{40,59,62}]
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :1130:41]
  assign io_dmem_req_bits_tag = {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20, :259:24, :453:29, :1133:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :243:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :257:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :259:24, :1136:{30,75}]
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :341:19]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :677:57, :700:{38,52,68}, :1151:35, :1278:35]
  assign io_dmem_s1_data_data = mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :283:24]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :341:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:7, :341:19]
endmodule

