<div id="pf189" class="pf w0 h0" data-page-no="189"><div class="pc pc189 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg189.png"/><div class="t m0 x2 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>When using a 32.768 kHz external reference, if the maximum low-range DCO</div><div class="t m0 x3d hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">frequency that can be achieved with a 32.768 kHz reference is desired, set</div><div class="t m0 x3d hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">C4[DRST_DRS] bits to 2&apos;b00 and set C4[DMX32] bit to 1. The resulting DCO</div><div class="t m0 x3d hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">output (MCGOUTCLK) frequency with the new multiplier of 732 will be 24</div><div class="t m0 x3d hf yfa ff3 fs5 fc0 sc0 ls0">MHz.</div><div class="t m0 x2 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>When using a 32.768 kHz external reference, if the maximum mid-range DCO</div><div class="t m0 x3d hf yabd ff3 fs5 fc0 sc0 ls0 ws0">frequency that can be achieved with a 32.768 kHz reference is desired, set</div><div class="t m0 x3d hf y644 ff3 fs5 fc0 sc0 ls0 ws0">C4[DRST_DRS] bits to 2&apos;b01 and set C4[DMX32] bit to 1. The resulting DCO</div><div class="t m0 x3d hf y645 ff3 fs5 fc0 sc0 ls0 ws0">output (MCGOUTCLK) frequency with the new multiplier of 1464 will be 48</div><div class="t m0 x3d hf y646 ff3 fs5 fc0 sc0 ls0">MHz.</div><div class="t m0 x2 hf yad7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>When using a 32.768 kHz external reference, if the maximum mid high-range</div><div class="t m0 x3d hf y2040 ff3 fs5 fc0 sc0 ls0 ws0">DCO frequency that can be achieved with a 32.768 kHz reference is desired, set</div><div class="t m0 x3d hf y2041 ff3 fs5 fc0 sc0 ls0 ws0">C4[DRST_DRS] bits to 2&apos;b10 and set C4[DMX32] bit to 1. The resulting DCO</div><div class="t m0 x3d hf yaf1 ff3 fs5 fc0 sc0 ls0 ws0">output (MCGOUTCLK) frequency with the new multiplier of 2197 will be 72</div><div class="t m0 x3d hf yaf2 ff3 fs5 fc0 sc0 ls0">MHz.</div><div class="t m0 x2 hf yadc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>When using a 32.768 kHz external reference, if the maximum high-range DCO</div><div class="t m0 x3d hf y2042 ff3 fs5 fc0 sc0 ls0 ws0">frequency that can be achieved with a 32.768 kHz reference is desired, set</div><div class="t m0 x3d hf y2043 ff3 fs5 fc0 sc0 ls0 ws0">C4[DRST_DRS] bits to 2&apos;b11 and set C4[DMX32] bit to 1. The resulting DCO</div><div class="t m0 x3d hf y2321 ff3 fs5 fc0 sc0 ls0 ws0">output (MCGOUTCLK) frequency with the new multiplier of 2929 will be 96</div><div class="t m0 x3d hf yaf7 ff3 fs5 fc0 sc0 ls0">MHz.</div><div class="t m0 xf6 hf y2322 ff3 fs5 fc0 sc0 ls0 ws0">5.<span class="_ _11"> </span>Wait for the FLL lock time to guarantee FLL is running at new C4[DRST_DRS] and</div><div class="t m0 x117 hf y2323 ff3 fs5 fc0 sc0 ls0 ws0">C4[DMX32] programmed frequency.</div><div class="t m0 x9 hf y2324 ff3 fs5 fc0 sc0 ls0 ws0">To change from FEI clock mode to FBI clock mode, follow this procedure:</div><div class="t m0 xf6 hf y2325 ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>Change C1[CLKS] bits in C1 register to 2&apos;b01 so that the internal reference clock is</div><div class="t m0 x117 hf y2326 ff3 fs5 fc0 sc0 ls0 ws0">selected as the system clock source.</div><div class="t m0 xf6 hf y2327 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>Wait for S[CLKST] bits in the MCG status register to change to 2&apos;b01, indicating</div><div class="t m0 x117 hf y2328 ff3 fs5 fc0 sc0 ls0 ws0">that the internal reference clock has been appropriately selected.</div><div class="t m0 xf6 hf y2329 ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>Write to the C2 register to determine the IRCS output (IRCSCLK) frequency range.</div><div class="t m0 x2 hf y232a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>By default, with C2[IRCS] cleared to 0, the IRCS selected output clock is the</div><div class="t m0 x3d hf y232b ff3 fs5 fc0 sc0 ls0 ws0">slow internal reference clock (32 kHz IRC). If the faster IRC is desired, set</div><div class="t m0 x3d hf y232c ff3 fs5 fc0 sc0 ls0 ws0">C2[IRCS] bit to 1 for a IRCS clock derived from the 4 MHz IRC source.</div><div class="t m0 x102 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>393</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
