Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Jun  3 17:56:40 2019
| Host             : daedalus running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku15p-ffva1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.299        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.198        |
| Device Static (W)        | 1.101        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 98.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.017 |        3 |       --- |             --- |
| CLB Logic               |     0.013 |     1640 |       --- |             --- |
|   LUT as Logic          |     0.006 |      362 |    522720 |            0.07 |
|   Register              |     0.003 |     1068 |   1045440 |            0.10 |
|   LUT as Shift Register |     0.003 |       90 |    161280 |            0.06 |
|   CARRY8                |    <0.001 |       48 |     65340 |            0.07 |
|   Others                |     0.000 |       37 |       --- |             --- |
| Signals                 |     0.080 |     2243 |       --- |             --- |
| Block RAM               |     0.022 |        8 |       984 |            0.81 |
| DSPs                    |     0.013 |       24 |      1968 |            1.22 |
| I/O                     |     1.052 |      303 |       512 |           59.18 |
| Static Power            |     1.101 |          |           |                 |
| Total                   |     2.299 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     0.480 |       0.171 |      0.309 |
| Vccint_io  |       0.850 |     0.140 |       0.044 |      0.096 |
| Vccbram    |       0.850 |     0.005 |       0.001 |      0.004 |
| Vccaux     |       1.800 |     0.337 |       0.000 |      0.337 |
| Vccaux_io  |       1.800 |     0.220 |       0.148 |      0.073 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.416 |       0.416 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTAVcc    |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.1 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| top                                             |     1.198 |
|   gLinksFormat[0].LinkFormatterInstance         |     0.002 |
|   gStubFormatter[0].CoordinateCorrectorInstance |     0.054 |
|   gStubFormatter[0].GetCorrectionMatrixInstance |     0.003 |
|     MatrixLutInstance                           |     0.003 |
|   gStubFormatter[0].StubFormatterInstance       |     0.010 |
|     gPromClocked[0].PosLutInstance0             |     0.003 |
|     gPromClocked[1].PosLutInstance0             |     0.003 |
|     gPromClocked[2].PosLutInstance0             |     0.003 |
|   gStubFormatter[1].CoordinateCorrectorInstance |     0.063 |
|   gStubFormatter[1].GetCorrectionMatrixInstance |     0.003 |
|     MatrixLutInstance                           |     0.003 |
|   gStubFormatter[1].StubFormatterInstance       |     0.010 |
|     gPromClocked[0].PosLutInstance0             |     0.003 |
|     gPromClocked[1].PosLutInstance0             |     0.003 |
|     gPromClocked[2].PosLutInstance0             |     0.003 |
+-------------------------------------------------+-----------+


