Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Aug 11 19:57:23 2023
| Host         : DESKTOP-TN92N90 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   113 |
|    Minimum number of control sets                        |   113 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   113 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     4 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2044 |          459 |
| No           | No                    | Yes                    |             128 |           32 |
| No           | Yes                   | No                     |            1268 |          405 |
| Yes          | No                    | No                     |             556 |          131 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1580 |          380 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                 |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                              | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                        | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                      | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                 | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                      | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                    | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                  |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/BRAM2/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                  |                3 |              5 |         1.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/Procesamiento/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                     |                2 |              6 |         3.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/uP/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  system_i/BRAM1/bram_switch_0/inst/bram_portc_clk |                                                                                                                                                                 |                                                                                                                                                        |                7 |             10 |         1.43 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  system_i/BRAM2/bram_switch_0/inst/bram_portc_clk |                                                                                                                                                                 |                                                                                                                                                        |                7 |             10 |         1.43 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/BRAM2/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                | system_i/BRAM2/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                  |                5 |             15 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                | system_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                  |                2 |             15 |         7.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             17 |         2.43 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/finish/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                6 |             20 |         3.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                        |                7 |             21 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                        |               10 |             24 |         2.40 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                                            |               11 |             28 |         2.55 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             30 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                 | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                5 |             32 |         6.40 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/coherent_average_0/inst/averaged_cycles[0]_i_1_n_0                                                                                       | system_i/Procesamiento/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                     |                8 |             32 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/promedio_lineal_0/inst/data_out_reg                                                                                                      |                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                               | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                             | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             32 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/promedio_lineal_0/inst/data_out_valid                                                                                                    | system_i/trigger_simulator_0/inst/counter_cont[0]_i_1_n_0                                                                                              |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                          | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                         | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                       | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                       | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                        | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                         | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                             | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                               | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               10 |             32 |         3.20 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/uP/rst_ps7_0_125M/U0/peripheral_aresetn[0]                                                                                                             | system_i/trigger_simulator_0/inst/trigger_level_k_mult_div[31]_i_1_n_0                                                                                 |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                         | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                          | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                5 |             32 |         6.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                         | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                           | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                5 |             32 |         6.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                8 |             32 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento1/promedio_lineal_0/inst/data_out_reg                                                                                                     |                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                           | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                5 |             32 |         6.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                          | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                            | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                5 |             32 |         6.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                            | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                7 |             32 |         4.57 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento1/coherent_average_0/inst/averaged_cycles[0]_i_1_n_0                                                                                      | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                    |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                               | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                6 |             32 |         5.33 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/trigger_simulator_0/inst/counter_ext[31]_i_1_n_0                                                                                                       | system_i/trigger_simulator_0/inst/counter_cont2                                                                                                        |                6 |             33 |         5.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                        |                7 |             34 |         4.86 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                9 |             34 |         3.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                        |               10 |             35 |         3.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |               17 |             47 |         2.76 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |               15 |             47 |         3.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               16 |             47 |         2.94 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                9 |             47 |         5.22 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               15 |             47 |         3.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |                7 |             47 |         6.71 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |               16 |             47 |         2.94 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |               13 |             52 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                9 |             52 |         5.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                9 |             52 |         5.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                9 |             52 |         5.78 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/level_detector_0/inst/p_0_in                                                                                                                  |               15 |             62 |         4.13 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/coherent_average_0/inst/wr_data[31]_i_2_n_0                                                                                              | system_i/Procesamiento/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                     |               22 |             64 |         2.91 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_2_n_0                                                                                             | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                    |               18 |             64 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/promedio_lineal_0/inst/data_out_valid                                                                                                    | system_i/trigger_simulator_0/inst/state[0]_i_1_n_0                                                                                                     |               13 |             66 |         5.08 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/trigger_simulator_0/inst/counter_cont2                                                                                                        |               22 |             70 |         3.18 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/Procesamiento1/promedio_lineal_0/inst/p_0_in                                                                                                  |               31 |            128 |         4.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Trigger/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                         |               42 |            128 |         3.05 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 | system_i/Procesamiento/promedio_lineal_0/inst/p_0_in                                                                                                   |               31 |            128 |         4.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/DAC_and_M/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                       |               41 |            128 |         3.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Control_and_Nca/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                 |               43 |            128 |         2.98 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/Level_detect/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                    |               42 |            128 |         3.05 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 | system_i/uP_control/K_and_log2div/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                   |               41 |            128 |         3.12 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento/coherent_average_0/inst/index[15]_i_1_n_0                                                                                                | system_i/Procesamiento/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                     |               30 |            144 |         4.80 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/Procesamiento1/coherent_average_0/inst/index[15]_i_1_n_0                                                                                               | system_i/Procesamiento1/coherent_average_0/inst/wr_data[31]_i_1_n_0                                                                                    |               34 |            144 |         4.24 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                 |                                                                                                                                                        |               74 |            277 |         3.74 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                 |                                                                                                                                                        |              372 |           1751 |         4.71 |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


