timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__res_xhigh_po_5p73 l=l+32
parameters sky130_fd_pr__res_xhigh_po_2p85 l=l+32
parameters sky130_fd_pr__res_xhigh_po_1p41 l=l+32
parameters sky130_fd_pr__res_xhigh_po_0p69 l=l+32
parameters sky130_fd_pr__res_xhigh_po_0p35 l=l+32
parameters sky130_fd_pr__res_xhigh_po l=l+32 w=w
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "VPWR" 61 200 1000 500 44152 m4
port "VGND" 62 9800 1000 10100 44152 m4
node "ua[3]" 0 101.433 18064 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[4]" 0 101.433 13648 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[5]" 0 101.909 9232 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[6]" 0 102.993 4816 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[7]" 0 111.838 400 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ena" 0 73.2969 31710 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 48.6998 30974 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 48.6104 30238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 40.0511 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 40.1553 28030 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 40.1553 27294 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 40.1553 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 40.1553 25822 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 40.1553 25086 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 40.1553 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 40.1553 23614 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 40.1553 22878 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 40.1553 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 40.1553 21406 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 40.1553 20670 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 40.1553 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 40.1553 19198 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 40.1553 18462 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[1]" 0 39.3902 16990 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[2]" 0 39.3902 16254 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[3]" 0 39.3902 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[4]" 0 39.3902 14782 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[5]" 0 39.3902 14046 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[6]" 0 39.3902 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[7]" 0 39.3902 12574 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[0]" 0 39.3902 11838 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[1]" 0 39.3902 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 39.3902 10366 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 39.3902 9630 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 39.3902 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 39.3902 8158 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 39.3902 7422 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 39.3902 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 39.3902 5950 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 39.3902 5214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 39.3902 4478 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 39.3902 3742 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 39.3902 3006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 39.3902 2270 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 39.3902 1534 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 73.2969 798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ua[2]" 15246 19326.5 22480 0 m4 0 0 0 0 0 0 0 0 348000 12348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 204816 12252 469032 15024 1116144 7228 183876 2696 3077088 43042 0 0 0 0
equiv "ua[2]" "X_TIMER.V_DISCH_O"
node "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 493 108.562 975 2550 ndif 0 0 0 0 0 0 0 0 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7140 488 0 0 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.X_COMP_P_BOTTOM.latch_right" 37794 6340.08 4499 2786 pdif 0 0 0 0 0 0 0 0 104400 3832 463768 16456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 665600 7856 0 0 385288 23040 939316 37264 501976 11260 0 0 0 0 0 0 0 0
node "X_TIMER.X_COMP_P_BOTTOM.latch_left" 37855 6166.08 4196 2038 p 0 0 0 0 0 0 0 0 104400 3832 463768 16456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 665600 7856 0 0 375496 22904 937888 37244 506236 11180 0 0 0 0 0 0 0 0
node "ua[1]" 6816 13298.3 26896 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614040 18104 0 0 19040 1664 476000 19688 407308 14716 34604 1008 2293456 63662 0 0 0 0
equiv "ua[1]" "X_TIMER.X_COMP_P_BOTTOM.vinn"
equiv "ua[1]" "X_TIMER.V_TRIG_B_I"
node "X_TIMER.out_inv3" 15880 4323.3 1384 1638 p 0 0 0 0 0 0 0 0 46400 2064 46400 2064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 761600 22460 0 0 83600 5992 310144 14000 0 0 0 0 0 0 0 0 0 0
equiv "X_TIMER.out_inv3" "X_TIMER.X_INV3[0].vout"
equiv "X_TIMER.out_inv3" "X_TIMER.X_INV3[1].vout"
equiv "X_TIMER.out_inv3" "X_TIMER.X_INV3[2].vout"
equiv "X_TIMER.out_inv3" "X_TIMER.X_INV3[3].vout"
node "a_1723_2994#" 1512 23.0211 1723 2994 pdif 0 0 0 0 0 0 0 0 0 0 23200 916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13872 884 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1347_2994#" 1512 23.0211 1347 2994 pdif 0 0 0 0 0 0 0 0 0 0 23200 916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13872 884 0 0 0 0 0 0 0 0 0 0 0 0
node "uo_out[0]" 8615 12005.5 17726 44952 m4 0 0 0 0 0 0 0 0 23200 1032 23200 1032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97248 6272 0 0 47852 3556 263142 11182 653280 26412 24064 700 3820149 103492 0 0 0 0
equiv "uo_out[0]" "X_TIMER.X_INV2[0].vout"
equiv "uo_out[0]" "X_TIMER.X_INV2[1].vout"
equiv "uo_out[0]" "X_TIMER.X_INV3[0].vin"
equiv "uo_out[0]" "X_TIMER.X_INV3[1].vin"
equiv "uo_out[0]" "X_TIMER.X_INV3[2].vin"
equiv "uo_out[0]" "X_TIMER.X_INV3[3].vin"
equiv "uo_out[0]" "X_TIMER.DO_OUT"
node "X_TIMER.out_inv1" 3839 809.774 2099 2549 ndif 0 0 0 0 0 0 0 0 11600 516 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48624 3136 0 0 23926 1778 75287 3532 47782 2594 0 0 0 0 0 0 0 0
equiv "X_TIMER.out_inv1" "X_TIMER.X_INV1.vout"
equiv "X_TIMER.out_inv1" "X_TIMER.X_INV2[0].vin"
equiv "X_TIMER.out_inv1" "X_TIMER.X_INV2[1].vin"
node "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 5496 488.682 887 2994 pdif 0 0 0 0 0 0 0 0 11600 516 46400 1832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29268 1924 0 0 38512 2500 88106 3784 21686 1242 0 0 0 0 0 0 0 0
equiv "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "X_TIMER.X_SR_LATCH.nand_0.OUT"
node "X_TIMER.qb_sr" 4336 601.493 1258 2550 ndif 0 0 0 0 0 0 0 0 23200 1032 23200 916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29256 1924 0 0 31712 2100 61322 3194 20272 1198 0 0 0 0 0 0 0 0
equiv "X_TIMER.qb_sr" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_A"
equiv "X_TIMER.qb_sr" "X_TIMER.X_SR_LATCH.X_NOR_TOP.OUT"
node "X_TIMER.q_sr" 5666 845.576 1296 2897 p 0 0 0 0 0 0 0 0 23200 1032 23200 916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53568 3492 0 0 36200 2500 70730 3774 56484 3066 0 0 0 0 0 0 0 0
equiv "X_TIMER.q_sr" "X_TIMER.X_INV1.vin"
equiv "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.OUT"
equiv "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.X_NOR_TOP.IN_A"
equiv "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.OUT_Q"
node "ui_in[0]" 1480 18795.4 29502 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29268 1924 0 0 2890 238 30932 1344 589852 19784 24064 700 4665849 126248 0 0 0 0
equiv "ui_in[0]" "X_TIMER.X_SR_LATCH.nand_0.IN_B"
equiv "ui_in[0]" "X_TIMER.X_SR_LATCH.IN_R_N"
equiv "ui_in[0]" "X_TIMER.DI_RESET_N"
node "X_TIMER.X_SR_LATCH.nand_0.IN_A" 2752 587.746 701 2550 ndif 0 0 0 0 0 0 0 0 11600 516 11600 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29388 1928 0 0 19306 1242 57756 2520 0 0 0 0 0 0 0 0 0 0
equiv "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.X_SR_LATCH.inv_0.vout"
node "X_TIMER.X_COMP_P_BOTTOM.tail" 71375 1351.72 4499 2914 pdif 0 0 0 0 0 0 0 0 0 0 1043536 37028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614176 36740 860392 37112 489682 8358 0 0 0 0 0 0 0 0
node "a_1814_3780#" 9702 0 1814 3780 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.X_SR_LATCH.IN_S" 10045 10716.2 1388 2791 p 0 0 0 0 0 0 0 0 58000 2116 92800 3316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29268 1924 0 0 91834 5606 146620 6072 886896 33196 0 0 0 0 0 0 0 0
equiv "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_COMP_P_BOTTOM.vout"
equiv "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_SR_LATCH.X_NOR_TOP.IN_B"
node "X_TIMER.X_COMP_P_BOTTOM.out_left" 9923 2919.66 4772 4662 p 0 0 0 0 0 0 0 0 58000 2116 92800 3316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 717600 7976 0 0 116144 7240 381576 14000 440936 15180 0 0 0 0 0 0 0 0
node "X_TIMER.v0p6" 6669 2295.78 3182 3780 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614040 18104 0 0 506336 7376 675250 16472 138444 4372 0 0 0 0 0 0 0 0
equiv "X_TIMER.v0p6" "X_TIMER.X_COMP_P_BOTTOM.vinp"
node "a_1814_4288#" 9702 0 1814 4288 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1814_4796#" 9702 0 1814 4796 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.v1p2" 6680 3365.74 1382 4288 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614040 18104 0 0 506336 7376 780291 20756 254084 9224 0 0 0 0 0 0 0 0
equiv "X_TIMER.v1p2" "X_TIMER.X_COMP_P_TOP.vinn"
node "X_TIMER.X_COMP_P_TOP.tail" 71375 1359.88 4500 6402 pdif 0 0 0 0 0 0 0 0 0 0 1043536 37028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614176 36740 860392 37112 489682 8358 0 0 0 0 0 0 0 0
node "ua[0]" 6806 18159.3 31312 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614040 18104 0 0 19040 1664 513964 20938 175428 5360 34604 1008 2676784 74310 0 0 0 0
equiv "ua[0]" "X_TIMER.X_COMP_P_TOP.vinp"
equiv "ua[0]" "X_TIMER.V_THRESH_I"
node "X_TIMER.bias_p" 9456 2550.84 1384 5490 p 0 0 0 0 0 0 0 0 0 0 116000 4116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1316400 14364 0 0 352720 9748 478278 9486 640708 24730 0 0 0 0 0 0 0 0
equiv "X_TIMER.bias_p" "X_TIMER.X_COMP_P_BOTTOM.vbias_p"
equiv "X_TIMER.bias_p" "X_TIMER.X_COMP_P_TOP.vbias_p"
node "a_1814_6104#" 9702 0 1814 6104 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1814_6612#" 9702 0 1814 6612 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.bias_1" 188 1576.98 1382 6104 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 487296 5712 341280 2444 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.bias_2" 188 1434.53 3182 6612 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 487296 5712 341280 2444 0 0 0 0 0 0 0 0 0 0
node "a_1814_7120#" 9702 0 1814 7120 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1814_7628#" 9702 0 1814 7628 xres 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 385776 3300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.bias_3" 188 1654.25 1382 7120 xpc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 487296 5712 341280 2444 0 0 0 0 0 0 0 0 0 0
node "X_TIMER.X_SR_LATCH.IN_R" 9797 14644.4 653 2787 p 0 0 0 0 0 0 0 0 58000 2116 92800 3316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24312 1568 0 0 93432 5768 144800 5968 1215322 45124 0 0 0 0 0 0 0 0
equiv "X_TIMER.X_SR_LATCH.IN_R" "X_TIMER.X_COMP_P_TOP.vout"
equiv "X_TIMER.X_SR_LATCH.IN_R" "X_TIMER.X_SR_LATCH.inv_0.vin"
node "X_TIMER.X_COMP_P_TOP.latch_right" 37794 6317.44 4500 6770 pdif 0 0 0 0 0 0 0 0 104400 3832 463768 16456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 665600 7856 0 0 385288 23040 939316 37264 501976 11260 0 0 0 0 0 0 0 0
node "X_TIMER.X_COMP_P_TOP.out_left" 9923 2932.69 4773 5232 p 0 0 0 0 0 0 0 0 58000 2116 92800 3316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 717600 7976 0 0 116144 7240 381576 14000 440936 15180 0 0 0 0 0 0 0 0
node "X_TIMER.X_COMP_P_TOP.latch_left" 37855 6118.81 4197 7856 p 0 0 0 0 0 0 0 0 104400 3832 463768 16456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 665600 7856 0 0 375496 22904 937888 37244 506236 11180 0 0 0 0 0 0 0 0
node "X_TIMER.bias_n" 2707 2762.81 2426 8254 p 0 0 0 0 0 0 0 0 58000 2116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 235200 2752 0 0 291520 5876 318632 4320 0 0 0 0 0 0 0 0 0 0
node "VPWR" 66136 118533 200 1000 m4 0 0 0 0 30347482 34586 0 0 2330296 117678 881600 32488 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10279998 130078 4290379 60046 835061 18528 12554850 52354 12945600 86904 0 0 0 0
equiv "VPWR" "X_TIMER.X_COMP_P_BOTTOM.vdd"
equiv "VPWR" "X_TIMER.X_COMP_P_TOP.vdd"
equiv "VPWR" "X_TIMER.X_INV1.vdd"
equiv "VPWR" "X_TIMER.X_INV2[0].vdd"
equiv "VPWR" "X_TIMER.X_INV2[1].vdd"
equiv "VPWR" "X_TIMER.X_INV3[0].vdd"
equiv "VPWR" "X_TIMER.X_INV3[1].vdd"
equiv "VPWR" "X_TIMER.X_INV3[2].vdd"
equiv "VPWR" "X_TIMER.X_INV3[3].vdd"
equiv "VPWR" "X_TIMER.X_SR_LATCH.inv_0.vdd"
equiv "VPWR" "X_TIMER.X_SR_LATCH.nand_0.vdd"
equiv "VPWR" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.vdd"
equiv "VPWR" "X_TIMER.X_SR_LATCH.X_NOR_TOP.vdd"
equiv "VPWR" "X_TIMER.X_SR_LATCH.vdd"
equiv "VPWR" "X_TIMER.VDD"
substrate "VGND" 0 0 9800 1000 m4 0 0 0 0 0 0 0 0 1183200 43932 2565765 149940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6844233 171602 10533100 84070 1252996 25200 17743752 53488 12945600 86904 0 0 0 0
equiv "VGND" "X_TIMER.X_COMP_P_BOTTOM.vss"
equiv "VGND" "X_TIMER.X_COMP_P_TOP.vss"
equiv "VGND" "X_TIMER.X_INV1.vss"
equiv "VGND" "X_TIMER.X_INV2[0].vss"
equiv "VGND" "X_TIMER.X_INV2[1].vss"
equiv "VGND" "X_TIMER.X_INV3[0].vss"
equiv "VGND" "X_TIMER.X_INV3[1].vss"
equiv "VGND" "X_TIMER.X_INV3[2].vss"
equiv "VGND" "X_TIMER.X_INV3[3].vss"
equiv "VGND" "X_TIMER.X_SR_LATCH.inv_0.vss"
equiv "VGND" "X_TIMER.X_SR_LATCH.nand_0.vss"
equiv "VGND" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.vss"
equiv "VGND" "X_TIMER.X_SR_LATCH.X_NOR_TOP.vss"
equiv "VGND" "X_TIMER.X_SR_LATCH.vss"
equiv "VGND" "X_TIMER.VSS"
cap "uio_in[3]" "uio_in[4]" 23.7975
cap "ua[3]" "ua[2]" 56.4
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.v0p6" 233.377
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.X_COMP_P_TOP.out_left" 0.00310334
cap "X_TIMER.X_COMP_P_BOTTOM.latch_left" "ua[2]" 11.7578
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.qb_sr" 340.841
cap "X_TIMER.q_sr" "ua[2]" 0.794181
cap "X_TIMER.v1p2" "X_TIMER.X_COMP_P_TOP.latch_right" 3535.09
cap "X_TIMER.out_inv1" "X_TIMER.qb_sr" 2.28499
cap "a_1723_2994#" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 6.9171
cap "ua[5]" "ua[2]" 56.4
cap "a_1347_2994#" "X_TIMER.X_SR_LATCH.IN_R" 0.0622782
cap "X_TIMER.bias_p" "X_TIMER.X_SR_LATCH.IN_R" 102.326
cap "uo_out[7]" "uo_out[6]" 23.7975
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "uo_out[0]" 0.0472341
cap "uio_oe[0]" "uio_oe[1]" 23.7975
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 1.81189
cap "X_TIMER.v0p6" "uo_out[0]" 431.659
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.X_SR_LATCH.IN_R" 266.588
cap "X_TIMER.X_SR_LATCH.IN_S" "a_1347_2994#" 9.42713
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_SR_LATCH.IN_R" 16.0946
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.bias_p" 94.5543
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.v0p6" 2674.76
cap "X_TIMER.out_inv3" "X_TIMER.v0p6" 2.83756
cap "ua[0]" "X_TIMER.X_SR_LATCH.IN_R" 131.68
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_SR_LATCH.IN_S" 1356.88
cap "X_TIMER.v1p2" "X_TIMER.bias_2" 0.25199
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.out_inv1" 0.174812
cap "uo_out[0]" "X_TIMER.X_SR_LATCH.IN_R" 60.2865
cap "X_TIMER.X_SR_LATCH.nand_0.drain_mna" "X_TIMER.X_SR_LATCH.IN_R" 0.00517094
cap "uio_out[6]" "uio_out[7]" 23.7975
cap "ui_in[0]" "X_TIMER.bias_1" 0.600397
cap "X_TIMER.X_COMP_P_BOTTOM.latch_left" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 5382.51
cap "X_TIMER.v1p2" "VPWR" 3828.33
cap "X_TIMER.X_SR_LATCH.IN_S" "uo_out[0]" 110.526
cap "ui_in[0]" "uio_in[1]" 10.2732
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 8.13255
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 239.207
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.X_SR_LATCH.IN_S" 10.7819
cap "X_TIMER.out_inv1" "uo_out[0]" 678.948
cap "X_TIMER.out_inv3" "X_TIMER.X_SR_LATCH.IN_S" 177.402
cap "ui_in[0]" "VPWR" 1124.81
cap "ua[2]" "ua[1]" 4935.75
cap "rst_n" "clk" 23.7975
cap "ui_in[0]" "ui_in[6]" 10.2732
cap "uo_out[0]" "uo_out[5]" 13.8575
cap "uo_out[0]" "uio_out[2]" 13.8575
cap "uio_out[6]" "uo_out[0]" 13.8575
cap "X_TIMER.X_COMP_P_TOP.tail" "ua[1]" 10.057
cap "a_1723_2994#" "X_TIMER.X_SR_LATCH.IN_R" 0.0257183
cap "X_TIMER.v1p2" "X_TIMER.qb_sr" 0.178358
cap "ui_in[0]" "X_TIMER.bias_3" 0.600397
cap "X_TIMER.v0p6" "X_TIMER.X_COMP_P_TOP.out_left" 0.000639516
cap "uio_in[0]" "ui_in[7]" 23.7975
cap "ui_in[0]" "uio_in[4]" 10.2732
cap "VPWR" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1839.51
cap "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "X_TIMER.X_SR_LATCH.IN_R" 6.12141
cap "X_TIMER.q_sr" "VPWR" 845.552
cap "a_1723_2994#" "X_TIMER.X_SR_LATCH.IN_S" 1.11622
cap "ui_in[0]" "X_TIMER.qb_sr" 0.0428838
cap "ui_in[1]" "ui_in[0]" 34.2834
cap "X_TIMER.v1p2" "X_TIMER.bias_p" 361.027
cap "uio_in[6]" "uio_in[5]" 23.7975
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 476.501
cap "X_TIMER.X_COMP_P_TOP.out_left" "X_TIMER.X_SR_LATCH.IN_R" 1178.34
cap "uio_oe[2]" "uio_oe[1]" 23.7975
cap "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "X_TIMER.out_inv1" 1.40502
cap "X_TIMER.X_COMP_P_TOP.latch_right" "ua[1]" 90.1392
cap "uio_out[2]" "uio_out[1]" 23.7975
cap "X_TIMER.q_sr" "X_TIMER.qb_sr" 385.679
cap "X_TIMER.v1p2" "X_TIMER.X_COMP_P_TOP.latch_left" 1339.15
cap "X_TIMER.v1p2" "X_TIMER.X_COMP_P_BOTTOM.out_left" 8.7238
cap "ui_in[0]" "X_TIMER.bias_p" 0.335657
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_COMP_P_TOP.out_left" 16.1249
cap "X_TIMER.v1p2" "ua[0]" 1450.06
cap "uio_oe[6]" "uio_oe[7]" 23.7975
cap "X_TIMER.X_COMP_P_BOTTOM.latch_right" "ua[1]" 3575.97
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.X_SR_LATCH.IN_R" 180.798
cap "X_TIMER.X_COMP_P_BOTTOM.latch_left" "X_TIMER.bias_p" 0.557309
cap "X_TIMER.bias_n" "ua[1]" 65.6569
cap "X_TIMER.v1p2" "uo_out[0]" 150.366
cap "X_TIMER.q_sr" "a_1347_2994#" 15.2559
cap "uo_out[0]" "uio_out[4]" 13.8575
cap "X_TIMER.bias_2" "ua[1]" 86.2051
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.X_SR_LATCH.IN_S" 199.334
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 845.97
cap "X_TIMER.v0p6" "X_TIMER.X_SR_LATCH.IN_S" 38.9246
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.out_inv1" 0.0104527
cap "ui_in[0]" "uo_out[0]" 19736
cap "ui_in[0]" "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 16.1932
cap "X_TIMER.X_COMP_P_TOP.tail" "X_TIMER.X_COMP_P_TOP.latch_right" 8894.21
cap "VPWR" "ua[1]" 3568.96
cap "uio_in[2]" "uio_in[3]" 23.7975
cap "ena" "clk" 23.7975
cap "X_TIMER.X_COMP_P_BOTTOM.latch_left" "uo_out[0]" 0.238979
cap "ua[2]" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 11.1809
cap "X_TIMER.q_sr" "uo_out[0]" 0.0786344
cap "uo_out[0]" "uio_in[7]" 23.7975
cap "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 0.00515804
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_SR_LATCH.IN_R" 303.049
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 8827.99
cap "ui_in[0]" "ui_in[7]" 10.2732
cap "uo_out[0]" "uio_out[3]" 13.8575
cap "X_TIMER.out_inv3" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 29.3943
cap "X_TIMER.out_inv3" "X_TIMER.q_sr" 0.0238158
cap "X_TIMER.out_inv1" "X_TIMER.X_SR_LATCH.IN_R" 0.000381911
cap "X_TIMER.v1p2" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 0.151369
cap "uo_out[0]" "uo_out[6]" 13.8575
cap "ui_in[0]" "uio_in[5]" 10.2732
cap "uo_out[0]" "uio_oe[1]" 13.8575
cap "ui_in[6]" "ui_in[5]" 23.7975
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.out_inv1" 46.9053
cap "ui_in[1]" "ui_in[2]" 23.7975
cap "ui_in[0]" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 114.999
cap "X_TIMER.v1p2" "X_TIMER.X_COMP_P_TOP.out_left" 450.222
cap "uo_out[2]" "uo_out[1]" 23.7975
cap "VPWR" "ua[2]" 34.4269
cap "a_1723_2994#" "X_TIMER.q_sr" 161.311
cap "X_TIMER.bias_p" "ua[1]" 189.287
cap "X_TIMER.X_COMP_P_TOP.tail" "VPWR" 5099.9
cap "ui_in[0]" "ui_in[3]" 10.2732
cap "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 313.825
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "ua[1]" 389.294
cap "X_TIMER.X_COMP_P_TOP.latch_left" "ua[1]" 71.1284
cap "uio_out[0]" "uo_out[7]" 23.7975
cap "ui_in[3]" "ui_in[4]" 23.7975
cap "X_TIMER.v1p2" "X_TIMER.v0p6" 171.548
cap "ua[0]" "ua[1]" 10742.9
cap "ua[2]" "X_TIMER.qb_sr" 0.987344
cap "ui_in[0]" "X_TIMER.X_SR_LATCH.nand_0.IN_A" 281.221
cap "uo_out[0]" "ua[1]" 347.629
cap "uio_out[5]" "uo_out[0]" 13.8575
cap "X_TIMER.X_COMP_P_TOP.latch_right" "VPWR" 1658.93
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "ua[1]" 836.49
cap "X_TIMER.bias_2" "X_TIMER.bias_n" 69.2933
cap "X_TIMER.out_inv3" "ua[1]" 217.32
cap "X_TIMER.X_COMP_P_TOP.tail" "X_TIMER.bias_p" 870.817
cap "X_TIMER.v1p2" "X_TIMER.X_SR_LATCH.IN_R" 138.764
cap "ui_in[0]" "uio_in[2]" 10.2732
cap "X_TIMER.bias_2" "X_TIMER.bias_1" 13.9015
cap "X_TIMER.v0p6" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 504.304
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.q_sr" 4.22683
cap "uio_oe[0]" "uio_out[7]" 23.7975
cap "VPWR" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1695
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.X_COMP_P_TOP.tail" 8829.93
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "ua[2]" 5.33848
cap "X_TIMER.v1p2" "X_TIMER.X_SR_LATCH.IN_S" 0.161356
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_COMP_P_TOP.tail" 0.00309686
cap "ui_in[0]" "X_TIMER.X_SR_LATCH.IN_R" 3253.48
cap "VPWR" "X_TIMER.bias_n" 14.9263
cap "ua[6]" "ua[2]" 56.4
cap "X_TIMER.bias_2" "VPWR" 165.891
cap "X_TIMER.bias_1" "VPWR" 387.201
cap "X_TIMER.v1p2" "X_TIMER.out_inv1" 0.0153453
cap "X_TIMER.X_COMP_P_TOP.tail" "ua[0]" 2920.45
cap "uo_out[0]" "uo_out[1]" 37.655
cap "X_TIMER.bias_3" "X_TIMER.bias_n" 13.9015
cap "ui_in[0]" "uio_in[0]" 10.2732
cap "uo_out[0]" "uo_out[4]" 13.8575
cap "uo_out[0]" "uio_oe[0]" 13.8575
cap "X_TIMER.bias_2" "X_TIMER.bias_3" 13.9015
cap "ui_in[0]" "X_TIMER.X_SR_LATCH.IN_S" 172.333
cap "X_TIMER.bias_1" "X_TIMER.bias_3" 68.8696
cap "ui_in[0]" "uio_in[3]" 10.2732
cap "uo_out[0]" "uo_out[7]" 13.8575
cap "uio_oe[3]" "uio_oe[2]" 23.7975
cap "ua[2]" "uo_out[0]" 0.856156
cap "X_TIMER.q_sr" "X_TIMER.X_SR_LATCH.IN_R" 1.42692
cap "X_TIMER.X_COMP_P_TOP.latch_right" "X_TIMER.bias_p" 1.09308
cap "ui_in[0]" "uio_in[6]" 10.2732
cap "X_TIMER.out_inv3" "ua[2]" 802.431
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 262.546
cap "VPWR" "X_TIMER.bias_3" 50.2639
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.q_sr" 306.057
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.X_COMP_P_TOP.latch_right" 5382.51
cap "X_TIMER.X_COMP_P_TOP.out_left" "ua[1]" 161.037
cap "X_TIMER.bias_p" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 0.790762
cap "X_TIMER.q_sr" "X_TIMER.out_inv1" 324.343
cap "X_TIMER.X_COMP_P_TOP.latch_right" "ua[0]" 515.831
cap "uio_in[7]" "uio_in[6]" 23.7975
cap "uo_out[3]" "uo_out[4]" 23.7975
cap "ui_in[2]" "ui_in[3]" 23.7975
cap "VPWR" "X_TIMER.qb_sr" 532.257
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 142.667
cap "X_TIMER.bias_2" "X_TIMER.bias_p" 69.2625
cap "ui_in[0]" "rst_n" 23.9797
cap "uio_out[3]" "uio_out[2]" 23.7975
cap "X_TIMER.bias_1" "X_TIMER.bias_p" 56.605
cap "uo_out[5]" "uo_out[6]" 23.7975
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.bias_n" 1.09918
cap "X_TIMER.v0p6" "ua[1]" 1379.52
cap "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "ua[2]" 1.06617
cap "ua[0]" "X_TIMER.bias_n" 252.991
cap "VPWR" "a_1347_2994#" 183.384
cap "VPWR" "X_TIMER.bias_p" 12319.2
cap "X_TIMER.X_COMP_P_BOTTOM.latch_right" "uo_out[0]" 0.416483
cap "X_TIMER.bias_2" "ua[0]" 248.813
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 8893.08
cap "X_TIMER.bias_3" "X_TIMER.bias_p" 0.0609474
cap "X_TIMER.out_inv3" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 3.05788
cap "X_TIMER.X_COMP_P_TOP.tail" "X_TIMER.X_COMP_P_TOP.out_left" 6.51948
cap "X_TIMER.X_COMP_P_TOP.latch_left" "VPWR" 1816.53
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "VPWR" 6370.52
cap "X_TIMER.X_SR_LATCH.IN_R" "ua[1]" 136.638
cap "X_TIMER.bias_1" "uo_out[0]" 0.412465
cap "ua[0]" "VPWR" 5198.98
cap "X_TIMER.v1p2" "ui_in[0]" 0.59113
cap "a_1347_2994#" "X_TIMER.qb_sr" 150.907
cap "uo_out[0]" "uio_oe[3]" 13.8575
cap "X_TIMER.X_SR_LATCH.IN_S" "ua[1]" 145.485
cap "uo_out[0]" "uio_oe[2]" 13.8575
cap "VPWR" "uo_out[0]" 8464.75
cap "VPWR" "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 6.25894
cap "uio_oe[6]" "uo_out[0]" 13.8575
cap "X_TIMER.v1p2" "X_TIMER.q_sr" 0.00767264
cap "uo_out[0]" "uo_out[2]" 13.8575
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "VPWR" 5617.59
cap "X_TIMER.bias_3" "uo_out[0]" 0.412465
cap "X_TIMER.out_inv3" "VPWR" 1743.76
cap "X_TIMER.X_COMP_P_TOP.out_left" "X_TIMER.X_COMP_P_TOP.latch_right" 143.103
cap "uio_out[6]" "uio_out[5]" 23.7975
cap "uio_out[3]" "uio_out[4]" 23.7975
cap "ui_in[0]" "ui_in[4]" 10.2732
cap "uo_out[0]" "uio_out[0]" 13.8575
cap "uio_oe[4]" "uio_oe[3]" 23.7975
cap "uo_out[0]" "X_TIMER.qb_sr" 0.853223
cap "ui_in[0]" "X_TIMER.q_sr" 21.0457
cap "ui_in[0]" "uio_in[7]" 10.2732
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.bias_p" 793.062
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.bias_p" 1.02805
cap "ui_in[7]" "ui_in[6]" 23.7975
cap "X_TIMER.X_COMP_P_TOP.tail" "X_TIMER.X_SR_LATCH.IN_R" 10.7781
cap "a_1723_2994#" "VPWR" 182.866
cap "X_TIMER.out_inv3" "X_TIMER.qb_sr" 0.626431
cap "ua[0]" "X_TIMER.bias_p" 99.5674
cap "uo_out[3]" "uo_out[2]" 23.7975
cap "uio_oe[5]" "uio_oe[6]" 23.7975
cap "X_TIMER.X_SR_LATCH.IN_S" "ua[2]" 274.914
cap "X_TIMER.X_COMP_P_TOP.latch_left" "ua[0]" 533.218
cap "VPWR" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 767.973
cap "X_TIMER.bias_p" "uo_out[0]" 0.320521
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "ua[0]" 0.0100125
cap "uio_in[5]" "uio_in[4]" 23.7975
cap "ua[2]" "X_TIMER.out_inv1" 0.57077
cap "uo_out[5]" "uo_out[4]" 23.7975
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.bias_p" 869.796
cap "X_TIMER.out_inv3" "a_1347_2994#" 0.0150914
cap "X_TIMER.v0p6" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 512.754
cap "a_1723_2994#" "X_TIMER.qb_sr" 6.95862
cap "uio_out[1]" "uio_out[0]" 23.7975
cap "uo_out[0]" "uio_out[7]" 13.8575
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "uo_out[0]" 132.62
cap "X_TIMER.X_COMP_P_TOP.out_left" "VPWR" 6353.15
cap "X_TIMER.X_COMP_P_TOP.latch_right" "X_TIMER.X_SR_LATCH.IN_R" 968.663
cap "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "X_TIMER.qb_sr" 448.959
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "X_TIMER.X_COMP_P_BOTTOM.out_left" 4.81156
cap "X_TIMER.out_inv3" "X_TIMER.X_COMP_P_BOTTOM.out_left" 13.9409
cap "X_TIMER.v1p2" "ua[1]" 1124.48
cap "ua[7]" "VPWR" 10.2845
cap "uio_out[5]" "uio_out[4]" 23.7975
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "VPWR" 448.244
cap "uio_in[2]" "uio_in[1]" 23.7975
cap "X_TIMER.X_COMP_P_BOTTOM.tail" "uo_out[0]" 0.392822
cap "X_TIMER.X_SR_LATCH.IN_R" "X_TIMER.bias_n" 17.5202
cap "X_TIMER.v0p6" "VPWR" 5940.14
cap "a_1347_2994#" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 0.0592321
cap "X_TIMER.out_inv3" "uo_out[0]" 1323.72
cap "X_TIMER.bias_2" "X_TIMER.X_SR_LATCH.IN_R" 0.401157
cap "X_TIMER.X_SR_LATCH.IN_S" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1008.97
cap "X_TIMER.bias_1" "X_TIMER.X_SR_LATCH.IN_R" 5.39289
cap "uio_oe[4]" "uo_out[0]" 13.8575
cap "ui_in[0]" "ui_in[2]" 10.2732
cap "X_TIMER.X_COMP_P_BOTTOM.latch_left" "ua[1]" 1354.59
cap "X_TIMER.X_SR_LATCH.nand_0.IN_A" "X_TIMER.qb_sr" 0.0376457
cap "X_TIMER.X_COMP_P_TOP.out_left" "X_TIMER.bias_p" 845.436
cap "ua[4]" "ua[2]" 56.4
cap "uo_out[0]" "uo_out[3]" 13.8575
cap "VPWR" "X_TIMER.X_SR_LATCH.IN_R" 4526.89
cap "uio_oe[5]" "uo_out[0]" 13.8575
cap "uio_in[1]" "uio_in[0]" 23.7975
cap "X_TIMER.X_COMP_P_TOP.latch_left" "X_TIMER.X_COMP_P_TOP.out_left" 846.923
cap "ui_in[0]" "ui_in[5]" 10.2732
cap "uo_out[0]" "uio_out[1]" 13.8575
cap "X_TIMER.X_COMP_P_BOTTOM.out_left" "X_TIMER.X_COMP_P_TOP.out_left" 16.6337
cap "X_TIMER.v1p2" "X_TIMER.X_COMP_P_TOP.tail" 827.015
cap "X_TIMER.bias_3" "X_TIMER.X_SR_LATCH.IN_R" 11.4702
cap "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" "uo_out[0]" 0.761583
cap "X_TIMER.X_SR_LATCH.nand_0.drain_mna" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 80.4239
cap "X_TIMER.X_COMP_P_TOP.out_left" "ua[0]" 244.712
cap "X_TIMER.X_SR_LATCH.IN_S" "VPWR" 3477.83
cap "X_TIMER.v0p6" "X_TIMER.bias_p" 30.0942
cap "ui_in[5]" "ui_in[4]" 23.7975
cap "X_TIMER.X_SR_LATCH.IN_R" "X_TIMER.qb_sr" 0.071335
cap "X_TIMER.out_inv3" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 0.160639
cap "VPWR" "X_TIMER.out_inv1" 970.352
cap "uio_oe[5]" "uio_oe[4]" 23.7975
device msubckt sky130_fd_pr__nfet_01v8_lvt 6848 1552 6849 1553 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 400 0 "VGND" 1000 58000,2116 "X_TIMER.X_SR_LATCH.IN_S" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 5454 1552 5455 1553 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 400 0 "VGND" 1000 58000,2116 "X_TIMER.X_COMP_P_BOTTOM.out_left" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 8186 2038 8187 2039 l=200 w=800 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 400 0 "VGND" 800 46400,1716 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 800 46400,1716
device msubckt sky130_fd_pr__nfet_01v8_lvt 6848 2038 6849 2039 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_right" 400 0 "VGND" 1000 58000,2116 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 5454 2038 5455 2039 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 400 0 "VGND" 1000 58000,2116 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 4284 2038 4285 2039 l=200 w=800 "VGND" "X_TIMER.X_COMP_P_BOTTOM.latch_left" 400 0 "VGND" 800 46400,1716 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 800 46400,1716
device msubckt sky130_fd_pr__nfet_01v8_lvt 1472 1638 1473 1639 l=70 w=2000 "VGND" "X_TIMER.out_inv3" 140 0 "VGND" 2000 116000,4116 "ua[2]" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_01v8_lvt 1472 1766 1473 1767 l=70 w=2000 "VGND" "X_TIMER.out_inv3" 140 0 "ua[2]" 2000 58000,2058 "VGND" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_01v8_lvt 1472 1894 1473 1895 l=70 w=2000 "VGND" "X_TIMER.out_inv3" 140 0 "VGND" 2000 58000,2058 "ua[2]" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_01v8_lvt 1472 2022 1473 2023 l=70 w=2000 "VGND" "X_TIMER.out_inv3" 140 0 "ua[2]" 2000 58000,2058 "VGND" 2000 58000,2058
device msubckt sky130_fd_pr__nfet_01v8_lvt 1472 2150 1473 2151 l=70 w=2000 "VGND" "X_TIMER.out_inv3" 140 0 "VGND" 2000 58000,2058 "ua[2]" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_01v8_lvt 6771 2844 6772 2845 l=70 w=1999 "VPWR" "ua[1]" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6771 3084 6772 3085 l=70 w=1999 "VPWR" "X_TIMER.v0p6" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6771 3324 6772 3325 l=70 w=1999 "VPWR" "ua[1]" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6771 3564 6772 3565 l=70 w=1999 "VPWR" "X_TIMER.v0p6" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__nfet_01v8 3646 2549 3647 2550 l=30 w=200 "VGND" "uo_out[0]" 60 0 "VGND" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 3383 2549 3384 2550 l=30 w=200 "VGND" "uo_out[0]" 60 0 "VGND" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 3120 2549 3121 2550 l=30 w=200 "VGND" "uo_out[0]" 60 0 "VGND" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2857 2549 2858 2550 l=30 w=200 "VGND" "uo_out[0]" 60 0 "VGND" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2594 2549 2595 2550 l=30 w=200 "VGND" "X_TIMER.out_inv1" 60 0 "VGND" 200 11600,516 "uo_out[0]" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2331 2549 2332 2550 l=30 w=200 "VGND" "X_TIMER.out_inv1" 60 0 "VGND" 200 11600,516 "uo_out[0]" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 2069 2549 2070 2550 l=30 w=200 "VGND" "X_TIMER.q_sr" 60 0 "VGND" 200 11600,516 "X_TIMER.out_inv1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 1780 2550 1781 2551 l=30 w=200 "VGND" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 60 0 "VGND" 200 5800,258 "X_TIMER.q_sr" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 1692 2550 1693 2551 l=30 w=200 "VGND" "X_TIMER.qb_sr" 60 0 "X_TIMER.q_sr" 200 11600,516 "VGND" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1404 2550 1405 2551 l=30 w=200 "VGND" "X_TIMER.X_SR_LATCH.IN_S" 60 0 "VGND" 200 5800,258 "X_TIMER.qb_sr" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 1316 2550 1317 2551 l=30 w=200 "VGND" "X_TIMER.q_sr" 60 0 "X_TIMER.qb_sr" 200 11600,516 "VGND" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1033 2550 1034 2551 l=30 w=200 "VGND" "ui_in[0]" 60 0 "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 200 5800,258 "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 945 2550 946 2551 l=30 w=200 "VGND" "X_TIMER.X_SR_LATCH.nand_0.IN_A" 60 0 "VGND" 200 11600,516 "X_TIMER.X_SR_LATCH.nand_0.drain_mna" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 671 2550 672 2551 l=30 w=200 "VGND" "X_TIMER.X_SR_LATCH.IN_R" 60 0 "VGND" 200 11600,516 "X_TIMER.X_SR_LATCH.nand_0.IN_A" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8_lvt 4499 2844 4500 2845 l=70 w=1999 "VPWR" "X_TIMER.v0p6" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4499 3084 4500 3085 l=70 w=1999 "VPWR" "ua[1]" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4499 3324 4500 3325 l=70 w=1999 "VPWR" "X_TIMER.v0p6" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_right" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4499 3564 4500 3565 l=70 w=1999 "VPWR" "ua[1]" 140 0 "X_TIMER.X_COMP_P_BOTTOM.latch_left" 1999 115942,4114 "X_TIMER.X_COMP_P_BOTTOM.tail" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8 3646 3217 3647 3218 l=30 w=200 "VPWR" "uo_out[0]" 60 0 "VPWR" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 3383 3217 3384 3218 l=30 w=200 "VPWR" "uo_out[0]" 60 0 "VPWR" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 3120 3217 3121 3218 l=30 w=200 "VPWR" "uo_out[0]" 60 0 "VPWR" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 2857 3217 2858 3218 l=30 w=200 "VPWR" "uo_out[0]" 60 0 "VPWR" 200 11600,516 "X_TIMER.out_inv3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 2594 3217 2595 3218 l=30 w=200 "VPWR" "X_TIMER.out_inv1" 60 0 "VPWR" 200 11600,516 "uo_out[0]" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 2331 3217 2332 3218 l=30 w=200 "VPWR" "X_TIMER.out_inv1" 60 0 "VPWR" 200 11600,516 "uo_out[0]" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 2069 3217 2070 3218 l=30 w=200 "VPWR" "X_TIMER.q_sr" 60 0 "VPWR" 200 11600,516 "X_TIMER.out_inv1" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 1781 2994 1782 2995 l=30 w=400 "VPWR" "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 60 0 "a_1723_2994#" 400 11600,458 "X_TIMER.q_sr" 400 23200,916
device msubckt sky130_fd_pr__pfet_01v8 1693 2994 1694 2995 l=30 w=400 "VPWR" "X_TIMER.qb_sr" 60 0 "VPWR" 400 23200,916 "a_1723_2994#" 400 11600,458
device msubckt sky130_fd_pr__pfet_01v8 1405 2994 1406 2995 l=30 w=400 "VPWR" "X_TIMER.X_SR_LATCH.IN_S" 60 0 "a_1347_2994#" 400 11600,458 "X_TIMER.qb_sr" 400 23200,916
device msubckt sky130_fd_pr__pfet_01v8 1317 2994 1318 2995 l=30 w=400 "VPWR" "X_TIMER.q_sr" 60 0 "VPWR" 400 23200,916 "a_1347_2994#" 400 11600,458
device msubckt sky130_fd_pr__pfet_01v8 1033 2994 1034 2995 l=30 w=400 "VPWR" "ui_in[0]" 60 0 "VPWR" 400 11600,458 "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 400 23200,916
device msubckt sky130_fd_pr__pfet_01v8 945 2994 946 2995 l=30 w=400 "VPWR" "X_TIMER.X_SR_LATCH.nand_0.IN_A" 60 0 "X_TIMER.X_SR_LATCH.X_NOR_BOTTOM.IN_B" 400 23200,916 "VPWR" 400 11600,458
device msubckt sky130_fd_pr__pfet_01v8 671 3218 672 3219 l=30 w=200 "VPWR" "X_TIMER.X_SR_LATCH.IN_R" 60 0 "VPWR" 200 11600,516 "X_TIMER.X_SR_LATCH.nand_0.IN_A" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8_lvt 5657 4088 5658 4089 l=200 w=2000 "VPWR" "X_TIMER.bias_p" 400 0 "X_TIMER.X_COMP_P_BOTTOM.tail" 2000 116000,4116 "VPWR" 2000 116000,4116
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 3780 1815 3781 l=1368 "VGND" "a_1814_3780#" 0 0 "VGND" 282 121824,1428 "X_TIMER.v0p6" 282 121824,1428
device msubckt sky130_fd_pr__pfet_01v8_lvt 6801 4662 6802 4663 l=200 w=1600 "VPWR" "X_TIMER.X_COMP_P_BOTTOM.out_left" 400 0 "X_TIMER.X_SR_LATCH.IN_S" 1600 92800,3316 "VPWR" 1600 92800,3316
device msubckt sky130_fd_pr__pfet_01v8_lvt 4869 4662 4870 4663 l=200 w=1600 "VPWR" "X_TIMER.X_COMP_P_BOTTOM.out_left" 400 0 "X_TIMER.X_COMP_P_BOTTOM.out_left" 1600 92800,3316 "VPWR" 1600 92800,3316
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 4288 1815 4289 l=1368 "VGND" "a_1814_4288#" 0 0 "X_TIMER.v1p2" 282 121824,1428 "X_TIMER.v0p6" 282 121824,1428
device msubckt sky130_fd_pr__pfet_01v8_lvt 6802 5232 6803 5233 l=200 w=1600 "VPWR" "X_TIMER.X_COMP_P_TOP.out_left" 400 0 "VPWR" 1600 92800,3316 "X_TIMER.X_SR_LATCH.IN_R" 1600 92800,3316
device msubckt sky130_fd_pr__pfet_01v8_lvt 4870 5232 4871 5233 l=200 w=1600 "VPWR" "X_TIMER.X_COMP_P_TOP.out_left" 400 0 "VPWR" 1600 92800,3316 "X_TIMER.X_COMP_P_TOP.out_left" 1600 92800,3316
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 4796 1815 4797 l=1368 "VGND" "a_1814_4796#" 0 0 "X_TIMER.v1p2" 282 121824,1428 "VPWR" 282 121824,1428
device msubckt sky130_fd_pr__pfet_01v8_lvt 5658 5806 5659 5807 l=200 w=2000 "VPWR" "X_TIMER.bias_p" 400 0 "VPWR" 2000 116000,4116 "X_TIMER.X_COMP_P_TOP.tail" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_01v8_lvt 1481 5490 1482 5491 l=200 w=2000 "VPWR" "X_TIMER.bias_p" 400 0 "VPWR" 2000 116000,4116 "X_TIMER.bias_p" 2000 116000,4116
device msubckt sky130_fd_pr__pfet_01v8_lvt 6772 6460 6773 6461 l=70 w=1999 "VPWR" "ua[0]" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_right" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6772 6700 6773 6701 l=70 w=1999 "VPWR" "X_TIMER.v1p2" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_left" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6772 6940 6773 6941 l=70 w=1999 "VPWR" "ua[0]" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_right" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 6772 7180 6773 7181 l=70 w=1999 "VPWR" "X_TIMER.v1p2" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_left" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4500 6460 4501 6461 l=70 w=1999 "VPWR" "X_TIMER.v1p2" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_left" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4500 6700 4501 6701 l=70 w=1999 "VPWR" "ua[0]" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_right" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4500 6940 4501 6941 l=70 w=1999 "VPWR" "X_TIMER.v1p2" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_left" 1999 115942,4114
device msubckt sky130_fd_pr__pfet_01v8_lvt 4500 7180 4501 7181 l=70 w=1999 "VPWR" "ua[0]" 140 0 "X_TIMER.X_COMP_P_TOP.tail" 1999 115942,4114 "X_TIMER.X_COMP_P_TOP.latch_right" 1999 115942,4114
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 6104 1815 6105 l=1368 "VGND" "a_1814_6104#" 0 0 "X_TIMER.bias_1" 282 121824,1428 "X_TIMER.bias_p" 282 121824,1428
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 6612 1815 6613 l=1368 "VGND" "a_1814_6612#" 0 0 "X_TIMER.bias_1" 282 121824,1428 "X_TIMER.bias_2" 282 121824,1428
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 7120 1815 7121 l=1368 "VGND" "a_1814_7120#" 0 0 "X_TIMER.bias_3" 282 121824,1428 "X_TIMER.bias_2" 282 121824,1428
device msubckt sky130_fd_pr__nfet_01v8_lvt 8187 7856 8188 7857 l=200 w=800 "VGND" "X_TIMER.X_COMP_P_TOP.latch_right" 400 0 "X_TIMER.X_COMP_P_TOP.latch_right" 800 46400,1716 "VGND" 800 46400,1716
device msubckt sky130_fd_pr__nfet_01v8_lvt 6849 7856 6850 7857 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_TOP.latch_right" 400 0 "X_TIMER.X_COMP_P_TOP.latch_left" 1000 58000,2116 "VGND" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 5455 7856 5456 7857 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_TOP.latch_left" 400 0 "X_TIMER.X_COMP_P_TOP.latch_right" 1000 58000,2116 "VGND" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 4285 7856 4286 7857 l=200 w=800 "VGND" "X_TIMER.X_COMP_P_TOP.latch_left" 400 0 "X_TIMER.X_COMP_P_TOP.latch_left" 800 46400,1716 "VGND" 800 46400,1716
device rsubckt sky130_fd_pr__res_xhigh_po_1p41 1814 7628 1815 7629 l=1368 "VGND" "a_1814_7628#" 0 0 "X_TIMER.bias_3" 282 121824,1428 "X_TIMER.bias_n" 282 121824,1428
device msubckt sky130_fd_pr__nfet_01v8_lvt 6849 8342 6850 8343 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_TOP.latch_right" 400 0 "X_TIMER.X_SR_LATCH.IN_R" 1000 58000,2116 "VGND" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 5455 8342 5456 8343 l=200 w=1000 "VGND" "X_TIMER.X_COMP_P_TOP.latch_left" 400 0 "X_TIMER.X_COMP_P_TOP.out_left" 1000 58000,2116 "VGND" 1000 58000,2116
device msubckt sky130_fd_pr__nfet_01v8_lvt 2514 8254 2515 8255 l=200 w=1000 "VGND" "X_TIMER.bias_n" 400 0 "X_TIMER.bias_n" 1000 58000,2116 "VGND" 1000 58000,2116
