
# Digital VLSI SoC Design and Planning

A 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM

08/01/25 - 22/01/25


## Section 1
Sky130 Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.
Commands to invoke the OpenLANE flow and perform synthesis





