uvmf:
 interfaces:
   add_in:
      clock: "clk"
      reset: "rst"
      reset_assertion_level: 'False'
      veloce_ready: "False"
      parameters:
      - name: "add_width"
        type: 'int'
        value: '4'

#port declaratio
      ports:
      - name: "a"
        dir: "output"
        width: "add_width"
      - name: "b"
        dir: "output"
        width: "add_width"

#transaction variables
      transaction_vars:
      - name: "a"
        type: "bit [add_width-1:0]" 
        iscompare: 'True'
        isrand: 'True'

      - name: "b"
        type: "bit [add_width-1:0]" 
        iscompare: 'True'
        isrand: 'True'

