# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../PipelinedMIPSModelFilled.sv" \
"../../../../CS224_2_5.srcs/sim_1/new/mips_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
