# Day-38-Assertions-Basics-in-SystemVerilog