<profile>

<section name = "Vitis HLS Report for 'bin_dense'" level="0">
<item name = "Date">Fri Dec 13 13:11:58 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.204 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">153, 4801, 1.530 us, 48.010 us, 153, 4801, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225">bin_dense_Pipeline_LOOP_DENSE_I, 11, 67, 0.110 us, 0.670 us, 11, 67, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DENSE_O">152, 4800, 19 ~ 75, -, -, 8 ~ 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 370, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 166, 1770, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 153, -</column>
<column name="Register">-, -, 263, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225">bin_dense_Pipeline_LOOP_DENSE_I, 0, 0, 166, 1770, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_20s_16s_28s_34_4_1_U396">mac_muladd_20s_16s_28s_34_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1495_3_fu_334_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln608_fu_301_p2">+, 0, 0, 27, 20, 20</column>
<column name="o_V_fu_311_p2">+, 0, 0, 23, 16, 1</column>
<column name="o_offset_V_fu_347_p2">+, 0, 0, 13, 6, 6</column>
<column name="ret_V_fu_329_p2">+, 0, 0, 24, 17, 17</column>
<column name="and_ln1649_fu_681_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i508_fu_261_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln1019_fu_386_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1649_1_fu_669_p2">icmp, 0, 0, 15, 22, 22</column>
<column name="icmp_ln1649_fu_441_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln608_fu_306_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln653_1_fu_502_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln653_2_fu_507_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln653_fu_497_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln804_fu_545_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="or_ln1649_fu_686_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln653_fu_520_p2">or, 0, 0, 2, 1, 1</column>
<column name="best_out_V_2_fu_691_p3">select, 0, 0, 16, 1, 16</column>
<column name="ki_V_2_fu_560_p3">select, 0, 0, 16, 1, 16</column>
<column name="nc_V_12_fu_534_p3">select, 0, 0, 16, 1, 16</column>
<column name="o_word_V_1_fu_614_p3">select, 0, 0, 63, 1, 64</column>
<column name="prediction_V_1_fu_699_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1019_fu_607_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln653_1_fu_526_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln653_fu_512_p3">select, 0, 0, 16, 1, 16</column>
<column name="xor_ln1649_fu_675_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="best_out_V_fu_128">9, 2, 16, 32</column>
<column name="dmem_V_address0">26, 5, 12, 60</column>
<column name="dmem_V_ce0">14, 3, 1, 3</column>
<column name="dmem_V_ce1">9, 2, 1, 2</column>
<column name="dmem_V_d0">14, 3, 64, 192</column>
<column name="phi_mul_fu_124">9, 2, 20, 40</column>
<column name="ret_fu_132">9, 2, 8, 16</column>
<column name="rhs_fu_136">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="best_out_V_fu_128">16, 0, 16, 0</column>
<column name="cmp_i_i508_reg_800">1, 0, 1, 0</column>
<column name="dmem_V_addr_4_reg_790">1, 0, 12, 11</column>
<column name="dmem_V_addr_reg_839">12, 0, 12, 0</column>
<column name="grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1649_reg_881">1, 0, 1, 0</column>
<column name="kh_off_V_1_reg_870">1, 0, 1, 0</column>
<column name="kh_off_V_reg_863">2, 0, 2, 0</column>
<column name="lhs_reg_785">16, 0, 17, 1</column>
<column name="o_V_1_reg_821">16, 0, 16, 0</column>
<column name="o_offset_V_reg_834">6, 0, 6, 0</column>
<column name="o_word_V_3_reg_847">64, 0, 64, 0</column>
<column name="phi_mul_fu_124">20, 0, 20, 0</column>
<column name="phi_mul_load_reg_816">20, 0, 20, 0</column>
<column name="prediction_V_reg_853">8, 0, 8, 0</column>
<column name="ret_fu_132">8, 0, 8, 0</column>
<column name="rhs_fu_136">16, 0, 16, 0</column>
<column name="select_ln1019_reg_896">16, 0, 16, 0</column>
<column name="trunc_ln1495_1_reg_811">7, 0, 7, 0</column>
<column name="trunc_ln1495_reg_806">6, 0, 6, 0</column>
<column name="zext_ln617_reg_795">16, 0, 20, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bin_dense, return value</column>
<column name="layer_type">in, 2, ap_none, layer_type, scalar</column>
<column name="d_i_idx">in, 1, ap_none, d_i_idx, scalar</column>
<column name="d_o_idx">in, 1, ap_none, d_o_idx, scalar</column>
<column name="o_index">in, 16, ap_none, o_index, scalar</column>
<column name="n_inputs">in, 16, ap_none, n_inputs, scalar</column>
<column name="n_outputs">in, 16, ap_none, n_outputs, scalar</column>
<column name="dmem_V_address0">out, 12, ap_memory, dmem_V, array</column>
<column name="dmem_V_ce0">out, 1, ap_memory, dmem_V, array</column>
<column name="dmem_V_we0">out, 1, ap_memory, dmem_V, array</column>
<column name="dmem_V_d0">out, 64, ap_memory, dmem_V, array</column>
<column name="dmem_V_q0">in, 64, ap_memory, dmem_V, array</column>
<column name="dmem_V_address1">out, 12, ap_memory, dmem_V, array</column>
<column name="dmem_V_ce1">out, 1, ap_memory, dmem_V, array</column>
<column name="dmem_V_q1">in, 64, ap_memory, dmem_V, array</column>
<column name="wt_mem_V_address0">out, 13, ap_memory, wt_mem_V, array</column>
<column name="wt_mem_V_ce0">out, 1, ap_memory, wt_mem_V, array</column>
<column name="wt_mem_V_q0">in, 64, ap_memory, wt_mem_V, array</column>
<column name="wt_mem_V_address1">out, 13, ap_memory, wt_mem_V, array</column>
<column name="wt_mem_V_ce1">out, 1, ap_memory, wt_mem_V, array</column>
<column name="wt_mem_V_q1">in, 64, ap_memory, wt_mem_V, array</column>
<column name="kh_mem_V_address0">out, 6, ap_memory, kh_mem_V, array</column>
<column name="kh_mem_V_ce0">out, 1, ap_memory, kh_mem_V, array</column>
<column name="kh_mem_V_q0">in, 64, ap_memory, kh_mem_V, array</column>
<column name="kh_mem_V_address1">out, 6, ap_memory, kh_mem_V, array</column>
<column name="kh_mem_V_ce1">out, 1, ap_memory, kh_mem_V, array</column>
<column name="kh_mem_V_q1">in, 64, ap_memory, kh_mem_V, array</column>
</table>
</item>
</section>
</profile>
