`default_nettype none
module chipInterface
    (input logic SW [17:0],
     output logic LEDR[17:0]);

     multiplixer(.a(SW[0]),.b(SW[1]), .sel(SW[7],.muxOut(LEDR[15]));


    $finish
endmodule chipInterface();
