

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Fri Aug 11 19:59:46 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       WRp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      289|      289| 11.560 us | 11.560 us |  289|  289|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      288|      288|        24|          -|          -|    12|    no    |
        | + W_Row_Loop                     |       20|       20|         9|          6|          1|     3|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_3), !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_2), !map !15"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_1), !map !21"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_0), !map !27"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_1), !map !33"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_0), !map !39"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv.cpp:8]   --->   Operation 22 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln11_1, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 26 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten15, -4" [conv.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten15, 1" [conv.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Filter1_Loop_begin" [conv.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%r = add i2 1, %r_0" [conv.cpp:8]   --->   Operation 30 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 32 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten, 6" [conv.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 34 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %r, i2 %r_0" [conv.cpp:34]   --->   Operation 35 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1 to i4" [conv.cpp:34]   --->   Operation 36 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln34_1, i2 0)" [conv.cpp:34]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i4 %tmp_1, %zext_ln34" [conv.cpp:34]   --->   Operation 38 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 39 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%trunc_ln26 = trunc i2 %c_0 to i1" [conv.cpp:26]   --->   Operation 40 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%and_ln34 = and i1 %trunc_ln26, %xor_ln34" [conv.cpp:34]   --->   Operation 41 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%and_ln34_1 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 43 'and' 'and_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln34" [conv.cpp:11]   --->   Operation 44 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_6)   --->   "%or_ln26 = or i1 %and_ln34_1, %icmp_ln11" [conv.cpp:26]   --->   Operation 46 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln26_6 = select i1 %or_ln26, i2 0, i2 %f_0" [conv.cpp:26]   --->   Operation 47 'select' 'select_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%trunc_ln26_1 = trunc i2 %c to i1" [conv.cpp:26]   --->   Operation 48 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln26_7 = select i1 %and_ln34_1, i1 %trunc_ln26_1, i1 %and_ln34" [conv.cpp:26]   --->   Operation 49 'select' 'select_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.62ns)   --->   "%select_ln11 = select i1 %and_ln34_1, i2 %c, i2 %select_ln34" [conv.cpp:11]   --->   Operation 50 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 52 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln26_6 to i5" [conv.cpp:34]   --->   Operation 53 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %select_ln26_6 to i4" [conv.cpp:34]   --->   Operation 54 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i4 %zext_ln34_2, %sub_ln34" [conv.cpp:34]   --->   Operation 55 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i4 %add_ln34 to i64" [conv.cpp:34]   --->   Operation 56 'sext' 'sext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 57 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 58 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 59 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 60 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 16.8>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop ]"   --->   Operation 61 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3_2_1, %W_Row_Loop ]" [conv.cpp:26]   --->   Operation 62 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 63 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 65 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %W_Row_Loop" [conv.cpp:18]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 67 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_2 to i5" [conv.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i5 %zext_ln34_1, %sub_ln26" [conv.cpp:26]   --->   Operation 71 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %add_ln26_1 to i64" [conv.cpp:26]   --->   Operation 72 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [9 x float]* @conv_weights_0_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 73 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [9 x float]* @conv_weights_0_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 74 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [9 x float]* @conv_weights_1_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 75 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [9 x float]* @conv_weights_1_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 76 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [9 x float]* @conv_weights_2_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 77 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [9 x float]* @conv_weights_2_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 78 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %select_ln34_1, %wr_0" [conv.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %add_ln26, i1 false)" [conv.cpp:26]   --->   Operation 80 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %tmp_6 to i64" [conv.cpp:26]   --->   Operation 81 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 82 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i3 %tmp_6, 1" [conv.cpp:26]   --->   Operation 83 'or' 'or_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln26_1)" [conv.cpp:26]   --->   Operation 84 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [8 x float]* %input_0, i64 0, i64 %tmp_7" [conv.cpp:26]   --->   Operation 85 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 86 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [8 x float]* %input_1, i64 0, i64 %tmp_7" [conv.cpp:26]   --->   Operation 87 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 88 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [8 x float]* %input_2, i64 0, i64 %tmp_7" [conv.cpp:26]   --->   Operation 89 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 90 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [8 x float]* %input_3, i64 0, i64 %tmp_7" [conv.cpp:26]   --->   Operation 91 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (2.66ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv.cpp:26]   --->   Operation 92 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 93 [2/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 93 'load' 'input_0_load' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 94 [2/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 94 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 95 [2/2] (2.66ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv.cpp:26]   --->   Operation 95 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 96 [2/2] (1.42ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv.cpp:26]   --->   Operation 96 'load' 'input_0_load_1' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 97 [2/2] (1.42ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv.cpp:26]   --->   Operation 97 'load' 'input_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 98 [2/2] (2.66ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv.cpp:26]   --->   Operation 98 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 99 [2/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 99 'load' 'input_2_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 100 [2/2] (2.66ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv.cpp:26]   --->   Operation 100 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 101 [2/2] (1.42ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv.cpp:26]   --->   Operation 101 'load' 'input_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 102 [2/2] (2.66ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv.cpp:26]   --->   Operation 102 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 103 [2/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 103 'load' 'input_3_load' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 104 [2/2] (2.66ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv.cpp:26]   --->   Operation 104 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 105 [2/2] (1.42ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv.cpp:26]   --->   Operation 105 'load' 'input_3_load_1' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 13.6>
ST_4 : Operation 106 [1/2] (2.66ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv.cpp:26]   --->   Operation 106 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 107 [1/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 107 'load' 'input_0_load' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 108 [1/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 108 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 109 [1/1] (0.61ns)   --->   "%select_ln26 = select i1 %select_ln26_7, float %input_1_load, float %input_0_load" [conv.cpp:26]   --->   Operation 109 'select' 'select_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [2/2] (10.9ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %select_ln26" [conv.cpp:26]   --->   Operation 110 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (2.66ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv.cpp:26]   --->   Operation 111 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 112 [1/2] (1.42ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv.cpp:26]   --->   Operation 112 'load' 'input_0_load_1' <Predicate = (!icmp_ln18 & !select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 113 [1/2] (1.42ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv.cpp:26]   --->   Operation 113 'load' 'input_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 114 [1/1] (0.61ns)   --->   "%select_ln26_1 = select i1 %select_ln26_7, float %input_1_load_1, float %input_0_load_1" [conv.cpp:26]   --->   Operation 114 'select' 'select_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (2.66ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv.cpp:26]   --->   Operation 115 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 116 [1/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 116 'load' 'input_2_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 117 [1/1] (0.61ns)   --->   "%select_ln26_2 = select i1 %select_ln26_7, float %input_2_load, float %input_1_load" [conv.cpp:26]   --->   Operation 117 'select' 'select_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/2] (2.66ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv.cpp:26]   --->   Operation 118 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 119 [1/2] (1.42ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv.cpp:26]   --->   Operation 119 'load' 'input_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 120 [1/1] (0.61ns)   --->   "%select_ln26_3 = select i1 %select_ln26_7, float %input_2_load_1, float %input_1_load_1" [conv.cpp:26]   --->   Operation 120 'select' 'select_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/2] (2.66ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv.cpp:26]   --->   Operation 121 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 122 [1/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 122 'load' 'input_3_load' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 123 [1/1] (0.61ns)   --->   "%select_ln26_4 = select i1 %select_ln26_7, float %input_3_load, float %input_2_load" [conv.cpp:26]   --->   Operation 123 'select' 'select_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (2.66ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv.cpp:26]   --->   Operation 124 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 125 [1/2] (1.42ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv.cpp:26]   --->   Operation 125 'load' 'input_3_load_1' <Predicate = (!icmp_ln18 & select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 126 [1/1] (0.61ns)   --->   "%select_ln26_5 = select i1 %select_ln26_7, float %input_3_load_1, float %input_2_load_1" [conv.cpp:26]   --->   Operation 126 'select' 'select_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.9>
ST_5 : Operation 127 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %select_ln26" [conv.cpp:26]   --->   Operation 127 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [2/2] (16.8ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv.cpp:26]   --->   Operation 128 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [2/2] (10.9ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %select_ln26_1" [conv.cpp:26]   --->   Operation 129 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 32.8>
ST_6 : Operation 130 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %select_ln26_1" [conv.cpp:26]   --->   Operation 131 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/2] (16.8ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 132 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/2] (10.9ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %select_ln26_2" [conv.cpp:26]   --->   Operation 133 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 32.8>
ST_7 : Operation 134 [1/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %select_ln26_2" [conv.cpp:26]   --->   Operation 135 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [2/2] (16.8ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [2/2] (10.9ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %select_ln26_3" [conv.cpp:26]   --->   Operation 137 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 32.8>
ST_8 : Operation 138 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 138 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %select_ln26_3" [conv.cpp:26]   --->   Operation 139 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [2/2] (16.8ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 140 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [2/2] (10.9ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %select_ln26_4" [conv.cpp:26]   --->   Operation 141 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 32.8>
ST_9 : Operation 142 [1/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 142 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %select_ln26_4" [conv.cpp:26]   --->   Operation 143 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [2/2] (16.8ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 144 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [2/2] (10.9ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %select_ln26_5" [conv.cpp:26]   --->   Operation 145 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 32.8>
ST_10 : Operation 146 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 146 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %select_ln26_5" [conv.cpp:26]   --->   Operation 147 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [2/2] (16.8ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 148 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 32.8>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 149 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 150 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:20]   --->   Operation 151 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 152 [1/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 152 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv.cpp:29]   --->   Operation 153 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 154 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 18.0>
ST_12 : Operation 155 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %select_ln26_6, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 155 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %select_ln26_6, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 156 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 157 'select' 'select_ln7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_5 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 158 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_5, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 159 'select' 'merge_i' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 160 [2/2] (16.8ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 160 'fadd' 'w_sum' <Predicate = true> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 33.7>
ST_13 : Operation 161 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 161 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 162 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 163 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 164 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 165 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 166 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 167 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 168 'fcmp' 'tmp_4' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_4" [conv.cpp:33]   --->   Operation 169 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 170 'select' 'w_sum_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %select_ln26_7, label %branch1, label %branch0" [conv.cpp:34]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_0_addr, align 4" [conv.cpp:34]   --->   Operation 172 'store' <Predicate = (!select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 173 'br' <Predicate = (!select_ln26_7)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_1_addr, align 4" [conv.cpp:34]   --->   Operation 174 'store' <Predicate = (select_ln26_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 175 'br' <Predicate = (select_ln26_7)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 176 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.00ns)   --->   "%f = add i2 %select_ln26_6, 1" [conv.cpp:14]   --->   Operation 177 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (1.36ns)   --->   "%add_ln11_1 = add i4 %indvar_flatten, 1" [conv.cpp:11]   --->   Operation 178 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.65ns)   --->   "%select_ln11_1 = select i1 %icmp_ln11, i4 1, i4 %add_ln11_1" [conv.cpp:11]   --->   Operation 179 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:14]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000]
br_ln8               (br               ) [ 01111111111111]
indvar_flatten15     (phi              ) [ 00100000000000]
r_0                  (phi              ) [ 00100000000000]
indvar_flatten       (phi              ) [ 00111111111111]
c_0                  (phi              ) [ 00100000000000]
f_0                  (phi              ) [ 00100000000000]
icmp_ln8             (icmp             ) [ 00111111111111]
add_ln8              (add              ) [ 01111111111111]
br_ln8               (br               ) [ 00000000000000]
r                    (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
empty_7              (speclooptripcount) [ 00000000000000]
icmp_ln11            (icmp             ) [ 00011111111111]
select_ln34          (select           ) [ 00000000000000]
select_ln34_1        (select           ) [ 01111111111111]
zext_ln34            (zext             ) [ 00000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000]
sub_ln34             (sub              ) [ 00000000000000]
xor_ln34             (xor              ) [ 00000000000000]
trunc_ln26           (trunc            ) [ 00000000000000]
and_ln34             (and              ) [ 00000000000000]
icmp_ln14            (icmp             ) [ 00000000000000]
and_ln34_1           (and              ) [ 00000000000000]
c                    (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
or_ln26              (or               ) [ 00000000000000]
select_ln26_6        (select           ) [ 00011111111111]
trunc_ln26_1         (trunc            ) [ 00000000000000]
select_ln26_7        (select           ) [ 00011111111111]
select_ln11          (select           ) [ 01111111111111]
specloopname_ln15    (specloopname     ) [ 00000000000000]
tmp_3                (specregionbegin  ) [ 00011111111111]
zext_ln34_1          (zext             ) [ 00011111111100]
zext_ln34_2          (zext             ) [ 00000000000000]
add_ln34             (add              ) [ 00000000000000]
sext_ln34            (sext             ) [ 00000000000000]
conv_out_0_addr      (getelementptr    ) [ 00011111111111]
conv_out_1_addr      (getelementptr    ) [ 00011111111111]
br_ln18              (br               ) [ 00111111111111]
ret_ln41             (ret              ) [ 00000000000000]
wr_0                 (phi              ) [ 00010000000000]
w_sum_0              (phi              ) [ 00011110000011]
icmp_ln18            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
wr                   (add              ) [ 00111111111111]
br_ln18              (br               ) [ 00000000000000]
zext_ln26            (zext             ) [ 00000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000]
zext_ln26_1          (zext             ) [ 00000000000000]
sub_ln26             (sub              ) [ 00000000000000]
add_ln26_1           (add              ) [ 00000000000000]
sext_ln26            (sext             ) [ 00000000000000]
conv_weights_0_0_add (getelementptr    ) [ 00001000000000]
conv_weights_0_1_add (getelementptr    ) [ 00001000000000]
conv_weights_1_0_add (getelementptr    ) [ 00001000000000]
conv_weights_1_1_add (getelementptr    ) [ 00001000000000]
conv_weights_2_0_add (getelementptr    ) [ 00001000000000]
conv_weights_2_1_add (getelementptr    ) [ 00001000000000]
add_ln26             (add              ) [ 00000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000]
zext_ln26_2          (zext             ) [ 00000000000000]
input_0_addr         (getelementptr    ) [ 00001000000000]
or_ln26_1            (or               ) [ 00000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000]
input_0_addr_1       (getelementptr    ) [ 00001000000000]
input_1_addr         (getelementptr    ) [ 00001000000000]
input_1_addr_1       (getelementptr    ) [ 00001000000000]
input_2_addr         (getelementptr    ) [ 00001000000000]
input_2_addr_1       (getelementptr    ) [ 00001000000000]
input_3_addr         (getelementptr    ) [ 00001000000000]
input_3_addr_1       (getelementptr    ) [ 00001000000000]
conv_weights_0_0_loa (load             ) [ 00000100000000]
input_0_load         (load             ) [ 00000000000000]
input_1_load         (load             ) [ 00000000000000]
select_ln26          (select           ) [ 00000100000000]
conv_weights_0_1_loa (load             ) [ 00000110000000]
input_0_load_1       (load             ) [ 00000000000000]
input_1_load_1       (load             ) [ 00000000000000]
select_ln26_1        (select           ) [ 00000110000000]
conv_weights_1_0_loa (load             ) [ 00000111000000]
input_2_load         (load             ) [ 00000000000000]
select_ln26_2        (select           ) [ 00000111000000]
conv_weights_1_1_loa (load             ) [ 00000111100000]
input_2_load_1       (load             ) [ 00000000000000]
select_ln26_3        (select           ) [ 00000111100000]
conv_weights_2_0_loa (load             ) [ 00010111110000]
input_3_load         (load             ) [ 00000000000000]
select_ln26_4        (select           ) [ 00010111110000]
conv_weights_2_1_loa (load             ) [ 00011111111000]
input_3_load_1       (load             ) [ 00000000000000]
select_ln26_5        (select           ) [ 00011111111000]
tmp_s                (fmul             ) [ 00000010000000]
w_sum_3              (fadd             ) [ 00000001000000]
tmp_1_0_1            (fmul             ) [ 00000001000000]
w_sum_3_0_1          (fadd             ) [ 00000000100000]
tmp_1_1              (fmul             ) [ 00000000100000]
w_sum_3_1            (fadd             ) [ 00010000010000]
tmp_1_1_1            (fmul             ) [ 00010000010000]
w_sum_3_1_1          (fadd             ) [ 00001000001000]
tmp_1_2              (fmul             ) [ 00001000001000]
w_sum_3_2            (fadd             ) [ 00000100000100]
tmp_1_2_1            (fmul             ) [ 00000100000100]
specloopname_ln19    (specloopname     ) [ 00000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000]
specpipeline_ln20    (specpipeline     ) [ 00000000000000]
w_sum_3_2_1          (fadd             ) [ 00111111111111]
empty_4              (specregionend    ) [ 00000000000000]
br_ln18              (br               ) [ 00111111111111]
icmp_ln7             (icmp             ) [ 00000000000000]
icmp_ln7_1           (icmp             ) [ 00000000000000]
select_ln7_i         (select           ) [ 00000000000000]
empty_5              (or               ) [ 00000000000000]
merge_i              (select           ) [ 00000000000001]
w_sum                (fadd             ) [ 00000000000000]
bitcast_ln33         (bitcast          ) [ 00000000000000]
tmp                  (partselect       ) [ 00000000000000]
trunc_ln33           (trunc            ) [ 00000000000000]
icmp_ln33            (icmp             ) [ 00000000000000]
icmp_ln33_1          (icmp             ) [ 00000000000000]
or_ln33              (or               ) [ 00000000000000]
tmp_4                (fcmp             ) [ 00000000000000]
and_ln33             (and              ) [ 00000000000000]
w_sum_1              (select           ) [ 00000000000000]
br_ln34              (br               ) [ 00000000000000]
store_ln34           (store            ) [ 00000000000000]
br_ln34              (br               ) [ 00000000000000]
store_ln34           (store            ) [ 00000000000000]
br_ln34              (br               ) [ 00000000000000]
empty_6              (specregionend    ) [ 00000000000000]
f                    (add              ) [ 01111111111111]
add_ln11_1           (add              ) [ 00000000000000]
select_ln11_1        (select           ) [ 01111111111111]
br_ln14              (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_out_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_weights_0_0_add_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_0_add/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv_weights_0_1_add_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_1_add/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv_weights_1_0_add_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_0_add/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv_weights_1_1_add_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_1_add/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_weights_2_0_add_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_0_add/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_weights_2_1_add_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_1_add/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="input_0_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_1_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="64" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="input_2_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="64" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="input_3_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="64" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_0_loa/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
<pin id="247" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 input_0_load_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="250" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
<pin id="252" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/3 input_1_load_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_1_loa/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_0_loa/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="275" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/3 input_2_load_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_1_loa/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_0_loa/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="296" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
<pin id="298" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/3 input_3_load_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_1_loa/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln34_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="3"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/13 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln34_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="3"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten15_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten15_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="r_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="1"/>
<pin id="323" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_0_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="2" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_flatten_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_flatten_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="4" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="c_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="1"/>
<pin id="346" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="c_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="f_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="f_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="2" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="wr_0_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="wr_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="2" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="377" class="1005" name="w_sum_0_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="w_sum_0_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum_3_0_1/6 w_sum_3_1/7 w_sum_3_1_1/8 w_sum_3_2/9 w_sum_3_2_1/10 w_sum/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_0_1/5 tmp_1_1/6 tmp_1_1_1/7 tmp_1_2/8 tmp_1_2_1/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_1 tmp_1_1 tmp_1_1_1 tmp_1_2 tmp_1_2_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 w_sum_3_1 w_sum_3_1_1 w_sum_3_2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln11_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln34_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="2" slack="0"/>
<pin id="445" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln34_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="2" slack="0"/>
<pin id="453" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln34_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln34_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln34_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln26_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln34_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln14_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln34_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="c_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln26_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln26_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="2" slack="0"/>
<pin id="519" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_6/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln26_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln26_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_7/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln11_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="0" index="2" bw="2" slack="0"/>
<pin id="539" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln34_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln34_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln34_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln34_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln18_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="wr_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln26_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="2" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln26_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub_ln26_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln26_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="1"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln26_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln26_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="1"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln26_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln26_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="3" slack="0"/>
<pin id="643" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln26_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="2"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="32" slack="0"/>
<pin id="655" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln26_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="2"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln26_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln26_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="2"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln26_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="2"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_4/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln26_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="2"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_5/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="2"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln7_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="2"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln7_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="32" slack="0"/>
<pin id="708" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="empty_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="merge_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="bitcast_ln33_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln33_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln33_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln33_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="23" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln33_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln33_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="w_sum_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="f_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="3"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln11_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="3"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln11_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="3"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="4" slack="0"/>
<pin id="794" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/13 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln8_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln8_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="806" class="1005" name="icmp_ln11_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="3"/>
<pin id="808" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln34_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="2" slack="0"/>
<pin id="813" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln26_6_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="2"/>
<pin id="819" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln26_6 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln26_7_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln26_7 "/>
</bind>
</comp>

<comp id="834" class="1005" name="select_ln11_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="2" slack="0"/>
<pin id="836" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln34_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="conv_out_0_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="3" slack="3"/>
<pin id="846" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="conv_out_1_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="3"/>
<pin id="851" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln18_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="858" class="1005" name="wr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="863" class="1005" name="conv_weights_0_0_add_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="1"/>
<pin id="865" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_add "/>
</bind>
</comp>

<comp id="868" class="1005" name="conv_weights_0_1_add_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="1"/>
<pin id="870" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_add "/>
</bind>
</comp>

<comp id="873" class="1005" name="conv_weights_1_0_add_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="1"/>
<pin id="875" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_add "/>
</bind>
</comp>

<comp id="878" class="1005" name="conv_weights_1_1_add_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="1"/>
<pin id="880" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_add "/>
</bind>
</comp>

<comp id="883" class="1005" name="conv_weights_2_0_add_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="1"/>
<pin id="885" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_add "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_weights_2_1_add_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="1"/>
<pin id="890" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_add "/>
</bind>
</comp>

<comp id="893" class="1005" name="input_0_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="1"/>
<pin id="895" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="898" class="1005" name="input_0_addr_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="1"/>
<pin id="900" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="input_1_addr_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="3" slack="1"/>
<pin id="905" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="input_1_addr_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="1"/>
<pin id="910" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="input_2_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="1"/>
<pin id="915" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="918" class="1005" name="input_2_addr_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="1"/>
<pin id="920" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="input_3_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="1"/>
<pin id="925" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="input_3_addr_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="1"/>
<pin id="930" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="conv_weights_0_0_loa_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_loa "/>
</bind>
</comp>

<comp id="938" class="1005" name="select_ln26_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="943" class="1005" name="conv_weights_0_1_loa_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_loa "/>
</bind>
</comp>

<comp id="948" class="1005" name="select_ln26_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="conv_weights_1_0_loa_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="2"/>
<pin id="955" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_loa "/>
</bind>
</comp>

<comp id="958" class="1005" name="select_ln26_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="2"/>
<pin id="960" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="conv_weights_1_1_loa_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="3"/>
<pin id="965" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_loa "/>
</bind>
</comp>

<comp id="968" class="1005" name="select_ln26_3_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="3"/>
<pin id="970" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln26_3 "/>
</bind>
</comp>

<comp id="973" class="1005" name="conv_weights_2_0_loa_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="4"/>
<pin id="975" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_loa "/>
</bind>
</comp>

<comp id="978" class="1005" name="select_ln26_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="4"/>
<pin id="980" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln26_4 "/>
</bind>
</comp>

<comp id="983" class="1005" name="conv_weights_2_1_loa_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="5"/>
<pin id="985" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_loa "/>
</bind>
</comp>

<comp id="988" class="1005" name="select_ln26_5_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="5"/>
<pin id="990" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln26_5 "/>
</bind>
</comp>

<comp id="993" class="1005" name="w_sum_3_2_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="merge_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="1003" class="1005" name="f_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="1"/>
<pin id="1005" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1008" class="1005" name="select_ln11_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="1"/>
<pin id="1010" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="122" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="164" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="178" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="129" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="171" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="253"><net_src comp="185" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="259"><net_src comp="136" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="192" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="143" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="199" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="282"><net_src comp="150" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="206" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="157" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="213" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="381" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="393"><net_src comp="377" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="389" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="395" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="220" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="395" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="415"><net_src comp="389" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="421"><net_src comp="314" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="314" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="325" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="336" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="348" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="435" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="429" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="325" pin="4"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="449" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="435" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="348" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="475" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="359" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="475" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="441" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="435" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="32" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="359" pin="4"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="503" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="497" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="485" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="497" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="503" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="441" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="515" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="515" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="469" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="567"><net_src comp="370" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="370" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="38" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="370" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="50" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="370" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="32" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="575" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="616"><net_src comp="370" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="637"><net_src comp="617" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="72" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="74" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="76" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="633" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="648"><net_src comp="639" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="649"><net_src comp="639" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="650"><net_src comp="639" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="656"><net_src comp="232" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="226" pin="3"/><net_sink comp="651" pin=2"/></net>

<net id="658"><net_src comp="651" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="664"><net_src comp="232" pin="7"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="226" pin="7"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="260" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="232" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="260" pin="7"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="232" pin="7"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="283" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="260" pin="3"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="283" pin="7"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="260" pin="7"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="32" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="94" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="699" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="694" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="704" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="96" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="726"><net_src comp="718" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="730"><net_src comp="389" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="100" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="102" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="727" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="731" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="741" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="106" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="745" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="401" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="389" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="64" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="777"><net_src comp="769" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="778"><net_src comp="769" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="783"><net_src comp="38" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="332" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="36" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="36" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="417" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="423" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="809"><net_src comp="435" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="814"><net_src comp="449" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="820"><net_src comp="515" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="827"><net_src comp="527" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="837"><net_src comp="535" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="842"><net_src comp="543" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="847"><net_src comp="108" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="852"><net_src comp="115" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="857"><net_src comp="563" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="569" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="866"><net_src comp="122" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="871"><net_src comp="129" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="876"><net_src comp="136" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="881"><net_src comp="143" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="886"><net_src comp="150" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="891"><net_src comp="157" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="896"><net_src comp="164" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="901"><net_src comp="171" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="906"><net_src comp="178" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="911"><net_src comp="185" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="916"><net_src comp="192" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="921"><net_src comp="199" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="926"><net_src comp="206" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="931"><net_src comp="213" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="936"><net_src comp="220" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="941"><net_src comp="651" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="946"><net_src comp="238" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="951"><net_src comp="659" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="956"><net_src comp="254" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="961"><net_src comp="666" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="966"><net_src comp="266" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="971"><net_src comp="673" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="976"><net_src comp="277" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="981"><net_src comp="680" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="986"><net_src comp="289" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="991"><net_src comp="687" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="996"><net_src comp="389" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1001"><net_src comp="718" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1006"><net_src comp="779" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1011"><net_src comp="790" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="336" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {13 }
	Port: conv_out_1 | {13 }
 - Input state : 
	Port: conv_1 : input_0 | {3 4 }
	Port: conv_1 : input_1 | {3 4 }
	Port: conv_1 : input_2 | {3 4 }
	Port: conv_1 : input_3 | {3 4 }
	Port: conv_1 : conv_weights_0_0 | {3 4 }
	Port: conv_1 : conv_weights_0_1 | {3 4 }
	Port: conv_1 : conv_weights_1_0 | {3 4 }
	Port: conv_1 : conv_weights_1_1 | {3 4 }
	Port: conv_1 : conv_weights_2_0 | {3 4 }
	Port: conv_1 : conv_weights_2_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		zext_ln34 : 3
		tmp_1 : 3
		sub_ln34 : 4
		xor_ln34 : 2
		trunc_ln26 : 1
		and_ln34 : 2
		icmp_ln14 : 1
		and_ln34_1 : 2
		c : 3
		or_ln26 : 2
		select_ln26_6 : 2
		trunc_ln26_1 : 4
		select_ln26_7 : 5
		select_ln11 : 2
		zext_ln34_1 : 3
		zext_ln34_2 : 3
		add_ln34 : 4
		sext_ln34 : 5
		conv_out_0_addr : 6
		conv_out_1_addr : 6
	State 3
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_2 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		add_ln26_1 : 4
		sext_ln26 : 5
		conv_weights_0_0_add : 6
		conv_weights_0_1_add : 6
		conv_weights_1_0_add : 6
		conv_weights_1_1_add : 6
		conv_weights_2_0_add : 6
		conv_weights_2_1_add : 6
		add_ln26 : 1
		tmp_6 : 2
		zext_ln26_2 : 3
		input_0_addr : 4
		or_ln26_1 : 3
		tmp_7 : 3
		input_0_addr_1 : 4
		input_1_addr : 4
		input_1_addr_1 : 4
		input_2_addr : 4
		input_2_addr_1 : 4
		input_3_addr : 4
		input_3_addr_1 : 4
		conv_weights_0_0_loa : 7
		input_0_load : 5
		input_1_load : 5
		conv_weights_0_1_loa : 7
		input_0_load_1 : 5
		input_1_load_1 : 5
		conv_weights_1_0_loa : 7
		input_2_load : 5
		conv_weights_1_1_loa : 7
		input_2_load_1 : 5
		conv_weights_2_0_loa : 7
		input_3_load : 5
		conv_weights_2_1_loa : 7
		input_3_load_1 : 5
	State 4
		select_ln26 : 1
		tmp_s : 2
		select_ln26_1 : 1
		select_ln26_2 : 1
		select_ln26_3 : 1
		select_ln26_4 : 1
		select_ln26_5 : 1
	State 5
		w_sum_3 : 1
	State 6
		w_sum_3_0_1 : 1
	State 7
		w_sum_3_1 : 1
	State 8
		w_sum_3_1_1 : 1
	State 9
		w_sum_3_2 : 1
	State 10
		w_sum_3_2_1 : 1
	State 11
		empty_4 : 1
	State 12
		select_ln7_i : 1
		empty_5 : 1
		merge_i : 1
		w_sum : 2
	State 13
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_4 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5
		store_ln34 : 5
		select_ln11_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_389      |    2    |   177   |   198   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_441  |    0    |    0    |    2    |
|          | select_ln34_1_fu_449 |    0    |    0    |    2    |
|          | select_ln26_6_fu_515 |    0    |    0    |    2    |
|          | select_ln26_7_fu_527 |    0    |    0    |    2    |
|          |  select_ln11_fu_535  |    0    |    0    |    2    |
|          |  select_ln26_fu_651  |    0    |    0    |    32   |
|          | select_ln26_1_fu_659 |    0    |    0    |    32   |
|  select  | select_ln26_2_fu_666 |    0    |    0    |    32   |
|          | select_ln26_3_fu_673 |    0    |    0    |    32   |
|          | select_ln26_4_fu_680 |    0    |    0    |    32   |
|          | select_ln26_5_fu_687 |    0    |    0    |    32   |
|          |  select_ln7_i_fu_704 |    0    |    0    |    32   |
|          |    merge_i_fu_718    |    0    |    0    |    32   |
|          |    w_sum_1_fu_769    |    0    |    0    |    32   |
|          | select_ln11_1_fu_790 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_395      |    3    |   128   |   138   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_423    |    0    |    0    |    13   |
|          |       r_fu_429       |    0    |    0    |    10   |
|          |       c_fu_503       |    0    |    0    |    10   |
|          |    add_ln34_fu_551   |    0    |    0    |    7    |
|    add   |       wr_fu_569      |    0    |    0    |    10   |
|          |   add_ln26_1_fu_597  |    0    |    0    |    7    |
|          |    add_ln26_fu_612   |    0    |    0    |    10   |
|          |       f_fu_779       |    0    |    0    |    10   |
|          |   add_ln11_1_fu_784  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_417   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_435   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_491   |    0    |    0    |    8    |
|   icmp   |   icmp_ln18_fu_563   |    0    |    0    |    8    |
|          |    icmp_ln7_fu_694   |    0    |    0    |    8    |
|          |   icmp_ln7_1_fu_699  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_745   |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_751  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_401     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln34_fu_469   |    0    |    0    |    7    |
|          |    sub_ln26_fu_591   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln34_fu_485   |    0    |    0    |    2    |
|    and   |   and_ln34_1_fu_497  |    0    |    0    |    2    |
|          |    and_ln33_fu_763   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_509    |    0    |    0    |    2    |
|    or    |   or_ln26_1_fu_633   |    0    |    0    |    0    |
|          |    empty_5_fu_712    |    0    |    0    |    2    |
|          |    or_ln33_fu_757    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_475   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_457   |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_543  |    0    |    0    |    0    |
|   zext   |  zext_ln34_2_fu_547  |    0    |    0    |    0    |
|          |   zext_ln26_fu_575   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_587  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_625  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_461     |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_579     |    0    |    0    |    0    |
|          |     tmp_6_fu_617     |    0    |    0    |    0    |
|          |     tmp_7_fu_639     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_481  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_1_fu_523 |    0    |    0    |    0    |
|          |   trunc_ln33_fu_741  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln34_fu_557   |    0    |    0    |    0    |
|          |   sext_ln26_fu_602   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_731      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   305   |   901   |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|conv_weights_0_0|    0   |   32   |    5   |
|conv_weights_0_1|    0   |   32   |    5   |
|conv_weights_1_0|    0   |   32   |    5   |
|conv_weights_1_1|    0   |   32   |    5   |
|conv_weights_2_0|    0   |   32   |    5   |
|conv_weights_2_1|    0   |   32   |    5   |
+----------------+--------+--------+--------+
|      Total     |    0   |   192  |   30   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln8_reg_801      |    4   |
|         c_0_reg_344        |    2   |
|   conv_out_0_addr_reg_844  |    3   |
|   conv_out_1_addr_reg_849  |    3   |
|conv_weights_0_0_add_reg_863|    4   |
|conv_weights_0_0_loa_reg_933|   32   |
|conv_weights_0_1_add_reg_868|    4   |
|conv_weights_0_1_loa_reg_943|   32   |
|conv_weights_1_0_add_reg_873|    4   |
|conv_weights_1_0_loa_reg_953|   32   |
|conv_weights_1_1_add_reg_878|    4   |
|conv_weights_1_1_loa_reg_963|   32   |
|conv_weights_2_0_add_reg_883|    4   |
|conv_weights_2_0_loa_reg_973|   32   |
|conv_weights_2_1_add_reg_888|    4   |
|conv_weights_2_1_loa_reg_983|   32   |
|         f_0_reg_355        |    2   |
|         f_reg_1003         |    2   |
|      icmp_ln11_reg_806     |    1   |
|      icmp_ln18_reg_854     |    1   |
|      icmp_ln8_reg_797      |    1   |
|  indvar_flatten15_reg_310  |    4   |
|   indvar_flatten_reg_332   |    4   |
|   input_0_addr_1_reg_898   |    3   |
|    input_0_addr_reg_893    |    3   |
|   input_1_addr_1_reg_908   |    3   |
|    input_1_addr_reg_903    |    3   |
|   input_2_addr_1_reg_918   |    3   |
|    input_2_addr_reg_913    |    3   |
|   input_3_addr_1_reg_928   |    3   |
|    input_3_addr_reg_923    |    3   |
|       merge_i_reg_998      |   32   |
|         r_0_reg_321        |    2   |
|           reg_407          |   32   |
|           reg_412          |   32   |
|   select_ln11_1_reg_1008   |    4   |
|     select_ln11_reg_834    |    2   |
|    select_ln26_1_reg_948   |   32   |
|    select_ln26_2_reg_958   |   32   |
|    select_ln26_3_reg_968   |   32   |
|    select_ln26_4_reg_978   |   32   |
|    select_ln26_5_reg_988   |   32   |
|    select_ln26_6_reg_817   |    2   |
|    select_ln26_7_reg_824   |    1   |
|     select_ln26_reg_938    |   32   |
|    select_ln34_1_reg_811   |    2   |
|       w_sum_0_reg_377      |   32   |
|     w_sum_3_2_1_reg_993    |   32   |
|        wr_0_reg_366        |    2   |
|         wr_reg_858         |    2   |
|     zext_ln34_1_reg_839    |    5   |
+----------------------------+--------+
|            Total           |   641  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_220   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_226   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_226   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_232   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_232   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_238   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_254   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_260   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_260   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_266   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_277   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_283   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_283   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_289   |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten_reg_332 |  p0  |   2  |   4  |    8   ||    9    |
|     w_sum_0_reg_377    |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_389       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_389       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_fu_395       |  p0  |   7  |  32  |   224  ||    38   |
|       grp_fu_395       |  p1  |   7  |  32  |   224  ||    38   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   816  || 24.3399 ||   256   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   901  |
|   Memory  |    0   |    -   |    -   |   192  |   30   |
|Multiplexer|    -   |    -   |   24   |    -   |   256  |
|  Register |    -   |    -   |    -   |   641  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   24   |  1138  |  1187  |
+-----------+--------+--------+--------+--------+--------+
