arch = "AArch64"
name = "W+RWC+poreleaserelease+fencembonceonce+fencembonceonce"
mapping = "1:X2=r1,1:X0=r0,2:X1=r0"
hash = "045ef9bca8d1e483278bf925fe19dd1e"
cycle = "FreOnceOnce FenceMbdWROnceOnce FreOnceRelease PodWWReleaseRelease RfeReleaseOnce FenceMbdRROnceOnce"
relax = "FreOnceRelease RfeReleaseOnce"
safe = "FreOnceOnce FenceMbdWROnceOnce FenceMbdRROnceOnce PodWWReleaseRelease"
prefetch = "0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T"
com = "Rf Fr Fr"
orig = "PodWWReleaseRelease RfeReleaseOnce FenceMbdRROnceOnce FreOnceOnce FenceMbdWROnceOnce FreOnceRelease"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X0 = "x", X1 = "y" }
code = """
	MOV W2,#1
	STLR W2,[X0]
	MOV W2,#1
	STLR W2,[X1]
"""

[thread.1]
init = { X1 = "y", X3 = "z" }
code = """
	LDR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.2]
init = { X0 = "z", X2 = "x" }
code = """
	MOV W3,#1
	STR W3,[X0]
	DMB SY
	LDR W1,[X2]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 1:X2 = 0 & 2:X1 = 0"
