RaR/modules/Rule110.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
RaR/modules/Rule110.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: RaR/modules/Rule110.v
Testbench file path: hdlbits_testbenches/Rule110_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'RaR/simulations/Rule110_sim', 'RaR/modules/Rule110.v', 'hdlbits_testbenches/Rule110_0_tb.v']' returned non-zero exit status 2.
