Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  9 17:43:36 2026
| Host         : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file bd_ref_design_wrapper_drc_routed.rpt -pb bd_ref_design_wrapper_drc_routed.pb -rpx bd_ref_design_wrapper_drc_routed.rpx
| Design       : bd_ref_design_wrapper
| Device       : xcku060-ffva1517-2-e
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 65
+-----------+----------+-----------------------------------------------------+--------+
| Rule      | Severity | Description                                         | Checks |
+-----------+----------+-----------------------------------------------------+--------+
| BUFC-1    | Warning  | Input Buffer Connections                            | 52     |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1      |
| PDCN-1569 | Warning  | LUT equation term check                             | 3      |
| REQP-1857 | Warning  | RAMB18E2_writefirst_collision_advisory              | 4      |
| REQP-1858 | Warning  | RAMB36E2_writefirst_collision_advisory              | 4      |
| RTSTAT-10 | Warning  | No routable loads                                   | 1      |
+-----------+----------+-----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[39].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[39].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#15 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#16 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#17 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#18 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#19 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#20 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#21 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#22 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#23 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#24 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#25 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#26 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#27 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#28 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#29 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#30 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#31 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#32 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[21].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#33 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#34 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#35 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#36 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#37 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#38 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#39 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#40 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[0].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#41 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[10].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#42 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[13].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#43 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[15].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#44 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[17].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#45 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[19].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#46 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[23].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#47 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[28].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#48 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[2].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#49 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[30].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#50 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[32].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#51 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[34].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#52 Warning
Input Buffer Connections  
Input buffer bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst/IBUFCTRL_SLAVE (in bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/io_gen[36].ibufds_diff_out_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

REQP-1857#1 Warning
RAMB18E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1857#2 Warning
RAMB18E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1857#3 Warning
RAMB18E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1857#4 Warning
RAMB18E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#1 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#2 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#3 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#4 Warning
RAMB36E2_writefirst_collision_advisory  
Synchronous clocking is detected for BRAM (bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
109 net(s) have no routable loads. The problem bus(es) and/or net(s) are bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[15],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[16],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[17],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[18],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[23],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[48],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[49],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[50],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[51],
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS
 (the first 15 of 91 listed nets/buses).
Related violations: <none>


