AArch64 2+2W+dmb.st+dmb.sylp
"DMB.STdWW WsePL DMB.SYdWWLP Wse"
Cycle=Wse DMB.STdWW WsePL DMB.SYdWWLP
Relax=
Safe=Wse DMB.STdWW DMB.SYdWW WsePL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMB.STdWW WsePL DMB.SYdWWLP Wse
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0          | P1           ;
 MOV W0,#2   | MOV W0,#2    ;
 STR W0,[X1] | STLR W0,[X1] ;
 DMB ST      | DMB SY       ;
 MOV W2,#1   | MOV W2,#1    ;
 STR W2,[X3] | STR W2,[X3]  ;
exists
(x=2 /\ y=2)
