{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733772083868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733772083869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:21:23 2024 " "Processing started: Mon Dec  9 16:21:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733772083869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733772083869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_reg_mem -c SAD_reg_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733772083869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733772083975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A SAD_module_reg.v(10) " "Verilog HDL Declaration information at SAD_module_reg.v(10): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733772084029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_module_reg " "Found entity 1: SAD_module_reg" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diferences_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file diferences_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 diferences_layer " "Found entity 1: diferences_layer" {  } { { "diferences_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diference.v 1 1 " "Found 1 design units, including 1 entities, in source file diference.v" { { "Info" "ISGN_ENTITY_NAME" "1 diference " "Found entity 1: diference" {  } { { "diference.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_layer " "Found entity 1: absolute_layer" {  } { { "absolute_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_reg_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_reg_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_reg_mem " "Found entity 1: SAD_reg_mem" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733772084032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733772084032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD_reg_mem " "Elaborating entity \"SAD_reg_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733772084077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:rom1 " "Elaborating entity \"memory\" for hierarchy \"memory:rom1\"" {  } { { "SAD_reg_mem.v" "rom1" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084079 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 3 memory.v(25) " "Verilog HDL warning at memory.v(25): number of words (16) in memory file does not match the number of elements in the address range \[0:3\]" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1733772084080 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 memory.v(13) " "Net \"rom.data_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084081 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 memory.v(13) " "Net \"rom.waddr_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084081 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 memory.v(13) " "Net \"rom.we_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084081 "|SAD_reg_mem|memory:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:rom2 " "Elaborating entity \"memory\" for hierarchy \"memory:rom2\"" {  } { { "SAD_reg_mem.v" "rom2" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084087 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 3 memory.v(25) " "Verilog HDL warning at memory.v(25): number of words (16) in memory file does not match the number of elements in the address range \[0:3\]" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1733772084088 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 memory.v(13) " "Net \"rom.data_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084088 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 memory.v(13) " "Net \"rom.waddr_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084088 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 memory.v(13) " "Net \"rom.we_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733772084088 "|SAD_reg_mem|memory:rom2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAD_module_reg SAD_module_reg:SAD " "Elaborating entity \"SAD_module_reg\" for hierarchy \"SAD_module_reg:SAD\"" {  } { { "SAD_reg_mem.v" "SAD" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diferences_layer SAD_module_reg:SAD\|diferences_layer:D " "Elaborating entity \"diferences_layer\" for hierarchy \"SAD_module_reg:SAD\|diferences_layer:D\"" {  } { { "SAD_module_reg.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diference SAD_module_reg:SAD\|diferences_layer:D\|diference:dif\[0\].d " "Elaborating entity \"diference\" for hierarchy \"SAD_module_reg:SAD\|diferences_layer:D\|diference:dif\[0\].d\"" {  } { { "diferences_layer.v" "dif\[0\].d" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_layer SAD_module_reg:SAD\|absolute_layer:A " "Elaborating entity \"absolute_layer\" for hierarchy \"SAD_module_reg:SAD\|absolute_layer:A\"" {  } { { "SAD_module_reg.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute SAD_module_reg:SAD\|absolute_layer:A\|absolute:abs\[0\].a " "Elaborating entity \"absolute\" for hierarchy \"SAD_module_reg:SAD\|absolute_layer:A\|absolute:abs\[0\].a\"" {  } { { "absolute_layer.v" "abs\[0\].a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733772084095 "|SAD_reg_mem|SAD_module_reg:SAD|absolute_layer:A|absolute:abs[0].a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree SAD_module_reg:SAD\|sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\"" {  } { { "SAD_module_reg.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left " "Elaborating entity \"sum_tree\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\"" {  } { { "sum_tree.v" "sum_left" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\|adder:a " "Elaborating entity \"adder\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\|adder:a\"" {  } { { "sum_tree.v" "a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SAD_module_reg:SAD\|sum_tree:S\|adder:last_sum " "Elaborating entity \"adder\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|adder:last_sum\"" {  } { { "sum_tree.v" "last_sum" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733772084097 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:rom2\|rom " "RAM logic \"memory:rom2\|rom\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "rom" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733772084232 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:rom1\|rom " "RAM logic \"memory:rom1\|rom\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "rom" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733772084232 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733772084232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[4\] GND " "Pin \"sad1\[4\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[5\] GND " "Pin \"sad1\[5\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[6\] GND " "Pin \"sad1\[6\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[7\] GND " "Pin \"sad1\[7\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[8\] GND " "Pin \"sad1\[8\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[9\] GND " "Pin \"sad1\[9\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733772084319 "|SAD_reg_mem|sad1[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733772084319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733772084374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.map.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733772084446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733772084491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733772084491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733772084521 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733772084521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733772084521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733772084521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733772084528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:21:24 2024 " "Processing ended: Mon Dec  9 16:21:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733772084528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733772084528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733772084528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733772084528 ""}
