#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  2 14:41:34 2020
# Process ID: 9732
# Current directory: F:/course_s3_hls/vivado/08_contrast_adj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15404 F:\course_s3_hls\vivado\08_contrast_adj\contrast_adj.xpr
# Log file: F:/course_s3_hls/vivado/08_contrast_adj/vivado.log
# Journal file: F:/course_s3_hls/vivado/08_contrast_adj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/course_s3_hls/vivado/08_contrast_adj/contrast_adj.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls/vivado/08_contrast_adj/contrast_adj.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets axis_subset_converter_0_m_axis_tvalid] [get_bd_nets axis_subset_converter_0_m_axis_tdata] [get_bd_nets axis_subset_converter_0_m_axis_tstrb] [get_bd_nets axis_subset_converter_0_m_axis_tid] [get_bd_nets axis_subset_converter_0_m_axis_tdest] [get_bd_intf_nets edge_detector_0_dst] [get_bd_nets axis_subset_converter_0_m_axis_tuser] [get_bd_nets edge_detector_0_src_TREADY] [get_bd_nets axis_subset_converter_0_m_axis_tkeep] [get_bd_nets axis_subset_converter_0_m_axis_tlast] [get_bd_nets cpu_reg_v1_0_0_reg_out4] [get_bd_cells edge_detector_0]
set_property  ip_repo_paths  f:/course_s3_hls/vivado/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/course_s3_hls/vivado/ip_repo F:/course_s3_hls/hls/contrastadj} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:contrastadj:1.0 contrastadj_0
endgroup
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdata] [get_bd_pins contrastadj_0/src_axi_TDATA]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tvalid] [get_bd_pins contrastadj_0/src_axi_TVALID]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tkeep] [get_bd_pins contrastadj_0/src_axi_TKEEP]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tuser] [get_bd_pins contrastadj_0/src_axi_TUSER]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tlast] [get_bd_pins contrastadj_0/src_axi_TLAST]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tid] [get_bd_pins contrastadj_0/src_axi_TID]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdest] [get_bd_pins contrastadj_0/src_axi_TDEST]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tready] [get_bd_pins contrastadj_0/src_axi_TREADY]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tstrb] [get_bd_pins contrastadj_0/src_axi_TSTRB]
connect_bd_intf_net [get_bd_intf_pins contrastadj_0/dst_axi] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
connect_bd_net [get_bd_pins contrastadj_0/adj_ap_vld] [get_bd_pins axis_subset_converter_0/m_axis_tuser]
connect_bd_net [get_bd_pins contrastadj_0/adj] [get_bd_pins cpu_reg_v1_0_0/reg_out7]
connect_bd_net [get_bd_pins contrastadj_0/ap_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins contrastadj_0/ap_rst_n] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_contrastadj_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_contrastadj_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:contrastadj:1.0 [get_ips  design_1_contrastadj_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_contrastadj_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
report_ip_status -name ip_status 
close_project
open_project F:/course_s3_hls/vivado/01_led_control/led_control.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/course_s3_hls/vivado/01_led_control/led_control.runs/impl_2/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {F:/course_s3_hls/vivado/01_led_control/led_control.runs/impl_2/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
close_project
open_project F:/course_s3_hls/vivado/02_led_register/led_register.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls/vivado/02_led_register/led_register.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cpu_reg_v1_0:1.0 [get_ips  design_1_cpu_reg_v1_0_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_cpu_reg_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
report_ip_status -name ip_status 
close_project
open_project F:/course_s3_hls/vivado/06_video_on_video/video_on_video.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls/vivado/06_video_on_video/video_on_video.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_v_demosaic_0_0_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 3
wait_on_run impl_2
export_ip_user_files -of_objects  [get_files F:/course_s3_hls/vivado/06_video_on_video/video_on_video.srcs/sources_1/new/broadcast.v] -no_script -reset -force -quiet
remove_files  F:/course_s3_hls/vivado/06_video_on_video/video_on_video.srcs/sources_1/new/broadcast.v
close_project
open_project F:/course_s3_hls/vivado/02_led_register/led_register.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls/vivado/02_led_register/led_register.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets cpu_reg_v1_0_0_reg_out3] [get_bd_nets cpu_reg_v1_0_0_reg_out4] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells cpu_reg_v1_0_0]
set_property  ip_repo_paths  f:/course_s3_hls/vivado/02_led_register/hls [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/course_s3_hls/vivado/02_led_register/hls F:/course_s3_hls/vivado/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cpu_reg_v1_0:1.0 cpu_reg_v1_0_0
endgroup
set_property location {3.5 1087 484} [get_bd_cells cpu_reg_v1_0_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins cpu_reg_v1_0_0/s00_axi]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/reg_out3] [get_bd_pins led_register_0/total_cnt]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/reg_out4] [get_bd_pins led_register_0/high_cnt]
validate_bd_design
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
