// Seed: 2677283123
module module_0 ();
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output logic id_2,
    output tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11,
    input wire id_12
);
  id_14 :
  assert property (@(posedge -1) 1) begin : LABEL_0
    id_8 = id_9;
    begin : LABEL_0
      id_2 <= -1;
    end
  end
  parameter id_15 = -1;
  assign id_0 = id_9 ==? 1;
  wire id_16;
  parameter id_17 = -1'b0 | id_11;
  assign id_10 = id_9;
  id_18(
      .id_0(-1)
  );
  module_0 modCall_1 ();
  wire id_19;
endmodule
