<html><head><title>Icestorm: STR (pre-index, S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STR (pre-index, S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str s0, [x6, #0x10]!</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1694</td><td>2059</td><td>1041</td><td>1018</td><td>1040</td><td>1000</td><td>4637</td><td>18253</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1116</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18487</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1113</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18145</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1105</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18019</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1110</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18721</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1137</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18433</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1104</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18391</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1115</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18469</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1135</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>18037</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1128</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>19404</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str s0, [x6, #0x10]!</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1386</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10214</td><td>16823</td><td>20703</td><td>10523</td><td>0</td><td>10180</td><td>10524</td><td>0</td><td>10003</td><td>44433</td><td>192994</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20020</td><td>10005</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11394</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10003</td><td>43704</td><td>194233</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11438</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10001</td><td>43489</td><td>193953</td><td>20105</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11375</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10001</td><td>43479</td><td>194270</td><td>20105</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11402</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10001</td><td>43491</td><td>194404</td><td>20105</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11349</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10001</td><td>43510</td><td>193062</td><td>20105</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11547</td><td>20161</td><td>10143</td><td>0</td><td>10018</td><td>10146</td><td>0</td><td>10000</td><td>43473</td><td>193973</td><td>20100</td><td>200</td><td>10004</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11411</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10002</td><td>43492</td><td>194246</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11386</td><td>20101</td><td>10101</td><td>0</td><td>10000</td><td>10103</td><td>0</td><td>10002</td><td>43504</td><td>194120</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>11390</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10104</td><td>0</td><td>10002</td><td>43465</td><td>193597</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10003</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1244</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10034</td><td>16065</td><td>20611</td><td>10431</td><td>10180</td><td>10432</td><td>10003</td><td>44596</td><td>192322</td><td>20019</td><td>20</td><td>10010</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11257</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43096</td><td>193285</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11270</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>191809</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11212</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>192115</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11221</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>192457</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11212</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>191683</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11263</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>191539</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11258</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43095</td><td>192565</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11207</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>191701</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11198</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43094</td><td>191989</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  str s0, [x6, #0x10]!
  str s0, [x7, #0x10]!
  str s0, [x8, #0x10]!
  str s0, [x9, #0x10]!
  str s0, [x10, #0x10]!
  str s0, [x11, #0x10]!
  str s0, [x12, #0x10]!
  str s0, [x13, #0x10]!</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80214</td><td>82040</td><td>160692</td><td>80512</td><td>0</td><td>80180</td><td>80511</td><td>0</td><td>80002</td><td>240312</td><td>1360108</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160096</td><td>80037</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>84864</td><td>110245</td><td>164054</td><td>82528</td><td>47</td><td>81479</td><td>82346</td><td>33</td><td>80002</td><td>240312</td><td>1360105</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80065</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>80005</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80035</td><td>240419</td><td>1360985</td><td>160175</td><td>200</td><td>80048</td><td>200</td><td>160100</td><td>80038</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>0</td><td>80000</td><td>80104</td><td>0</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160096</td><td>80037</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0011</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80034</td><td>82071</td><td>160612</td><td>80432</td><td>80180</td><td>80432</td><td>80003</td><td>240048</td><td>1360652</td><td>160019</td><td>20</td><td>80010</td><td>20</td><td>160016</td><td>80005</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360691</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360691</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360691</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80002</td><td>240042</td><td>1363163</td><td>160016</td><td>20</td><td>80008</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80197</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1362743</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80197</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1362743</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80197</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80002</td><td>240042</td><td>1360697</td><td>160016</td><td>20</td><td>80008</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360691</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>0</td><td>10</td></tr><tr><td>80024</td><td>80083</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360691</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160096</td><td>80037</td><td>80000</td><td>0</td><td>10</td></tr></table></div></div></div></div></body></html>