<profile>

<section name = "Vivado HLS Report for 'StreamingMatrixVecto_5'" level="0">
<item name = "Date">Tue Jul  7 16:27:51 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR10</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.371, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">36890, 36890, 36890, 36890, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, 2, 1, -, -, 2, no</column>
<column name="- Loop 2">36885, 36885, 24, 2, 1, 18432, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 814</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 118, 1</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 216</column>
<column name="Register">0, -, 1189, 160</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mul_24s_24s_48_4_1_U578">BlackBoxJam_mul_24s_24s_48_4_1, 0, 2, 118, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U580">BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1, i0 + i1 * i2</column>
<column name="BlackBoxJam_mul_mul_16s_24s_24_3_1_U579">BlackBoxJam_mul_mul_16s_24s_24_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_V_U">StreamingMatrixVecto_5_inputBuf_V, 1, 0, 0, 144, 32, 1, 4608</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addconv_fu_1200_p2">+, 0, 0, 31, 24, 24</column>
<column name="agg_result_V_i_fu_1096_p2">+, 0, 0, 15, 7, 7</column>
<column name="i_fu_368_p2">+, 0, 0, 21, 15, 1</column>
<column name="in_idx_3_fu_316_p2">+, 0, 0, 10, 2, 1</column>
<column name="nf_4_fu_418_p2">+, 0, 0, 39, 32, 1</column>
<column name="pct_V_i_fu_1080_p2">+, 0, 0, 15, 6, 6</column>
<column name="sf_3_fu_374_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp10_fu_976_p2">+, 0, 0, 12, 3, 3</column>
<column name="tmp11_fu_963_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp12_fu_655_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp13_fu_649_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp14_fu_1060_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp15_fu_1051_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp16_fu_1042_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp17_fu_1030_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp18_fu_861_p2">+, 0, 0, 12, 3, 3</column>
<column name="tmp19_fu_841_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp1_fu_398_p2">+, 0, 0, 5, 32, 32</column>
<column name="tmp20_fu_851_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp21_fu_1001_p2">+, 0, 0, 13, 4, 4</column>
<column name="tmp22_fu_887_p2">+, 0, 0, 12, 3, 3</column>
<column name="tmp23_fu_867_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp24_fu_877_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp25_fu_991_p2">+, 0, 0, 12, 3, 3</column>
<column name="tmp26_fu_893_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp27_fu_905_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp28_fu_899_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp3_fu_505_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp4_fu_917_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp5_fu_567_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp6_fu_561_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp7_fu_1010_p2">+, 0, 0, 5, 4, 4</column>
<column name="tmp8_fu_951_p2">+, 0, 0, 13, 4, 4</column>
<column name="tmp9_fu_957_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp_36_fu_403_p2">+, 0, 0, 5, 32, 32</column>
<column name="tmp_373_i_fu_511_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp_381_i_fu_926_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp_38_fu_1106_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_397_i_fu_1018_p2">+, 0, 0, 5, 4, 4</column>
<column name="tmp_429_i_fu_1068_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_48_fu_1170_p2">+, 0, 0, 56, 49, 49</column>
<column name="tmp_50_fu_1195_p2">-, 0, 0, 31, 24, 24</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp0_stage1_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1245">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1249">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_222">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op261_write_state25">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op263_write_state26">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_362_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="tmp_39_fu_409_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="tmp_51_fu_436_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_V_10_fu_1186_p2">icmp, 0, 0, 18, 24, 1</column>
<column name="tmp_V_11_fu_1210_p2">icmp, 0, 0, 18, 24, 1</column>
<column name="tmp_fu_310_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="tmp_s_fu_380_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="accPopCount_V_0_0_1_fu_334_p3">select, 0, 0, 16, 1, 16</column>
<column name="accPopCount_V_1_0_1_fu_326_p3">select, 0, 0, 16, 1, 1</column>
<column name="accResidual_0_V_fu_1205_p3">select, 0, 0, 24, 1, 24</column>
<column name="p_nf_1_fu_442_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="masked_V_fu_460_p2">xor, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_454_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="accPopCount_V_0_0_2_fu_164">15, 3, 16, 48</column>
<column name="accPopCount_V_1_0_2_fu_168">9, 2, 16, 32</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter11">9, 2, 1, 2</column>
<column name="ap_phi_mux_i4_phi_fu_270_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_nf_phi_fu_258_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_nf_1_reg_277">15, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_287">15, 3, 32, 96</column>
<column name="i4_reg_266">9, 2, 15, 30</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_idx_reg_243">9, 2, 2, 4</column>
<column name="inputBuf_V_address0">15, 3, 8, 24</column>
<column name="nf_reg_254">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_din">15, 3, 1, 3</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_fu_160">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accPopCount_V_0_0_2_fu_164">16, 0, 16, 0</column>
<column name="accPopCount_V_1_0_2_fu_168">16, 0, 16, 0</column>
<column name="accPopCount_V_1_fu_152">16, 0, 16, 0</column>
<column name="accPopCount_V_fu_148">16, 0, 16, 0</column>
<column name="addconv_reg_1572">24, 0, 24, 0</column>
<column name="alphaMem_V_load_reg_1519">24, 0, 24, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_nf_1_reg_277">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_s_reg_287">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_287">32, 0, 32, 0</column>
<column name="exitcond_reg_1272">1, 0, 1, 0</column>
<column name="i4_reg_266">15, 0, 15, 0</column>
<column name="i_reg_1276">15, 0, 15, 0</column>
<column name="in_idx_reg_243">2, 0, 2, 0</column>
<column name="inputBuf_V_load_reg_1343">32, 0, 32, 0</column>
<column name="nf_reg_254">32, 0, 32, 0</column>
<column name="p_nf_1_reg_1338">32, 0, 32, 0</column>
<column name="pct_V_i_reg_1478">6, 0, 6, 0</column>
<column name="sf_3_reg_1286">32, 0, 32, 0</column>
<column name="sf_fu_160">32, 0, 32, 0</column>
<column name="sf_load_3_reg_1296">32, 0, 32, 0</column>
<column name="sf_load_reg_1281">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="thresMem_V_load_reg_1544">24, 0, 24, 0</column>
<column name="tmp10_reg_1448">3, 0, 3, 0</column>
<column name="tmp12_reg_1398">2, 0, 2, 0</column>
<column name="tmp15_reg_1468">5, 0, 5, 0</column>
<column name="tmp17_reg_1463">2, 0, 2, 0</column>
<column name="tmp18_reg_1418">3, 0, 3, 0</column>
<column name="tmp18_reg_1418_pp0_iter3_reg">3, 0, 3, 0</column>
<column name="tmp21_reg_1453">4, 0, 4, 0</column>
<column name="tmp21_reg_1453_pp0_iter4_reg">4, 0, 4, 0</column>
<column name="tmp22_reg_1423">3, 0, 3, 0</column>
<column name="tmp26_reg_1428">2, 0, 2, 0</column>
<column name="tmp27_reg_1433">2, 0, 2, 0</column>
<column name="tmp5_reg_1368">2, 0, 2, 0</column>
<column name="tmp8_reg_1438">4, 0, 4, 0</column>
<column name="tmp9_reg_1443">2, 0, 2, 0</column>
<column name="tmp_1173_reg_1353">1, 0, 1, 0</column>
<column name="tmp_1177_reg_1363">1, 0, 1, 0</column>
<column name="tmp_1178_reg_1373">1, 0, 1, 0</column>
<column name="tmp_1179_reg_1378">1, 0, 1, 0</column>
<column name="tmp_1180_reg_1383">1, 0, 1, 0</column>
<column name="tmp_1181_reg_1388">1, 0, 1, 0</column>
<column name="tmp_1185_reg_1393">1, 0, 1, 0</column>
<column name="tmp_1185_reg_1393_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_1186_reg_1403">1, 0, 1, 0</column>
<column name="tmp_1187_reg_1408">1, 0, 1, 0</column>
<column name="tmp_1201_reg_1413">1, 0, 1, 0</column>
<column name="tmp_241_1_reg_1524">24, 0, 24, 0</column>
<column name="tmp_36_reg_1302">32, 0, 32, 0</column>
<column name="tmp_373_i_reg_1358">2, 0, 2, 0</column>
<column name="tmp_38_reg_1483">16, 0, 16, 0</column>
<column name="tmp_397_i_reg_1458">4, 0, 4, 0</column>
<column name="tmp_39_reg_1307">1, 0, 1, 0</column>
<column name="tmp_41_reg_1514">24, 0, 24, 0</column>
<column name="tmp_429_i_reg_1473">5, 0, 5, 0</column>
<column name="tmp_42_reg_1332">32, 0, 64, 32</column>
<column name="tmp_45_reg_1549">48, 0, 48, 0</column>
<column name="tmp_49_reg_1554">24, 0, 24, 0</column>
<column name="tmp_50_reg_1567">24, 0, 24, 0</column>
<column name="tmp_V_10_reg_1561">1, 0, 1, 0</column>
<column name="tmp_V_11_reg_1577">1, 0, 1, 0</column>
<column name="tmp_V_reg_1321">32, 0, 32, 0</column>
<column name="tmp_s_reg_1292">1, 0, 1, 0</column>
<column name="weightMem_V_load_reg_1348">32, 0, 32, 0</column>
<column name="exitcond_reg_1272">64, 32, 1, 0</column>
<column name="tmp_1201_reg_1413">64, 32, 1, 0</column>
<column name="tmp_39_reg_1307">64, 32, 1, 0</column>
<column name="tmp_42_reg_1332">64, 32, 64, 32</column>
<column name="tmp_s_reg_1292">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, StreamingMatrixVecto.5, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="weightMem_V_address0">out, 15, ap_memory, weightMem_V, array</column>
<column name="weightMem_V_ce0">out, 1, ap_memory, weightMem_V, array</column>
<column name="weightMem_V_q0">in, 32, ap_memory, weightMem_V, array</column>
<column name="thresMem_V_address0">out, 8, ap_memory, thresMem_V, array</column>
<column name="thresMem_V_ce0">out, 1, ap_memory, thresMem_V, array</column>
<column name="thresMem_V_q0">in, 24, ap_memory, thresMem_V, array</column>
<column name="alphaMem_V_address0">out, 8, ap_memory, alphaMem_V, array</column>
<column name="alphaMem_V_ce0">out, 1, ap_memory, alphaMem_V, array</column>
<column name="alphaMem_V_q0">in, 24, ap_memory, alphaMem_V, array</column>
<column name="means_in5_V_0">in, 24, ap_none, means_in5_V_0, pointer</column>
<column name="means_in5_V_1">in, 24, ap_none, means_in5_V_1, pointer</column>
<column name="means_out5_V_0">in, 24, ap_none, means_out5_V_0, pointer</column>
</table>
</item>
</section>
</profile>
