nlist: 1024
nprobe: 1
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF1024,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.20340000  =====
nlist: 1024
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF1024,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.24450000  =====
nlist: 2048
nprobe: 1
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF2048,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.20310000  =====
nlist: 2048
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF2048,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.26230001  =====
nlist: 4096
nprobe: 1
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF4096,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.19760001  =====
nlist: 4096
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF4096,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.23729999  =====
nlist: 8192
nprobe: 1
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.18570000  =====
nlist: 8192
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.24830000  =====
nlist: 8192
nprobe: 22
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 4
nprobe_per_table_construction_pe_smaller: 2
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.29049999  =====
nlist: 16384
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.22630000  =====
nlist: 16384
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.24750000  =====
nlist: 16384
nprobe: 15
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.29730001  =====
nlist: 32768
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.21890000  =====
nlist: 32768
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.24439999  =====
nlist: 32768
nprobe: 8
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28610000  =====
nlist: 65536
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.20750000  =====
nlist: 65536
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.23280001  =====
nlist: 65536
nprobe: 7
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.27530000  =====
nlist: 1024
nprobe: 1
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF1024,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.20880000  =====
nlist: 1024
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF1024,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.25420001  =====
nlist: 2048
nprobe: 1
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.19830000  =====
nlist: 2048
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.23800001  =====
nlist: 2048
nprobe: 16
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28950000  =====
nlist: 4096
nprobe: 1
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF4096,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.19499999  =====
nlist: 4096
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF4096,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.25740001  =====
nlist: 8192
nprobe: 1
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 2
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.18400000  =====
nlist: 8192
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.25330001  =====
nlist: 8192
nprobe: 7
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28749999  =====
nlist: 16384
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.23190001  =====
nlist: 16384
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.25330001  =====
nlist: 16384
nprobe: 6
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28330001  =====
nlist: 32768
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.21980000  =====
nlist: 32768
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.24609999  =====
nlist: 32768
nprobe: 7
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28920001  =====
nlist: 65536
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.20819999  =====
nlist: 65536
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.23260000  =====
nlist: 65536
nprobe: 8
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.28130001  =====
Executing command:
./host vadd.xclbin 1024 1 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF1024,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF1024,PQ16 topK=1 recall_goal=0.2 QPS=12107.944749026521


Executing command:
./host vadd.xclbin 1024 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF1024,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF1024,PQ16 topK=1 recall_goal=0.25 QPS=6088.020601861717


Executing command:
./host vadd.xclbin 2048 1 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF2048,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF2048,PQ16 topK=1 recall_goal=0.2 QPS=23038.44886731466


Executing command:
./host vadd.xclbin 2048 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF2048,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF2048,PQ16 topK=1 recall_goal=0.25 QPS=7754.402562054606


Executing command:
./host vadd.xclbin 4096 1 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF4096,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF4096,PQ16 topK=1 recall_goal=0.2 QPS=12629.595436169393


Executing command:
./host vadd.xclbin 4096 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF4096,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF4096,PQ16 topK=1 recall_goal=0.25 QPS=12628.478988105235


Executing command:
./host vadd.xclbin 8192 1 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF8192,PQ16 topK=1 recall_goal=0.2 QPS=6359.502686889885


Executing command:
./host vadd.xclbin 8192 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF8192,PQ16 topK=1 recall_goal=0.25 QPS=6359.1791571543945


Executing command:
./host vadd.xclbin 8192 22 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF8192,PQ16 topK=1 recall_goal=0.3 QPS=3631.1875435742504


Executing command:
./host vadd.xclbin 16384 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF16384,PQ16 topK=1 recall_goal=0.2 QPS=3192.124390703257


Executing command:
./host vadd.xclbin 16384 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF16384,PQ16 topK=1 recall_goal=0.25 QPS=3192.2466712847836


Executing command:
./host vadd.xclbin 16384 15 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF16384,PQ16 topK=1 recall_goal=0.3 QPS=3192.1040115171113


Executing command:
./host vadd.xclbin 32768 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF32768,PQ16 topK=1 recall_goal=0.2 QPS=1598.9357483658878


Executing command:
./host vadd.xclbin 32768 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF32768,PQ16 topK=1 recall_goal=0.25 QPS=1598.9383049655032


Executing command:
./host vadd.xclbin 32768 8 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF32768,PQ16 topK=1 recall_goal=0.3 QPS=1598.9357483658878


Executing command:
./host vadd.xclbin 65536 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF65536,PQ16 topK=1 recall_goal=0.2 QPS=800.2560819462227


Executing command:
./host vadd.xclbin 65536 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF65536,PQ16 topK=1 recall_goal=0.25 QPS=800.2560819462227


Executing command:
./host vadd.xclbin 65536 7 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=IVF65536,PQ16 topK=1 recall_goal=0.3 QPS=800.2496778995046


Executing command:
./host vadd.xclbin 1024 1 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF1024,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF1024,PQ16 topK=1 recall_goal=0.2 QPS=12098.276721463795


Executing command:
./host vadd.xclbin 1024 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF1024,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF1024,PQ16 topK=1 recall_goal=0.25 QPS=6089.540605056754


Executing command:
./host vadd.xclbin 2048 1 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF2048,PQ16 topK=1 recall_goal=0.2 QPS=23020.045855931345


Executing command:
./host vadd.xclbin 2048 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF2048,PQ16 topK=1 recall_goal=0.25 QPS=11566.202630617128


Executing command:
./host vadd.xclbin 2048 16 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF2048,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF2048,PQ16 topK=1 recall_goal=0.3 QPS=1505.015464033893


Executing command:
./host vadd.xclbin 4096 1 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF4096,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF4096,PQ16 topK=1 recall_goal=0.2 QPS=12626.42205078347


Executing command:
./host vadd.xclbin 4096 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF4096,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF4096,PQ16 topK=1 recall_goal=0.25 QPS=12626.023497029728


Executing command:
./host vadd.xclbin 8192 1 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF8192,PQ16 topK=1 recall_goal=0.2 QPS=6358.93653145448


Executing command:
./host vadd.xclbin 8192 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF8192,PQ16 topK=1 recall_goal=0.25 QPS=6358.896095637797


Executing command:
./host vadd.xclbin 8192 7 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF8192,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF8192,PQ16 topK=1 recall_goal=0.3 QPS=6358.572627616552


Executing command:
./host vadd.xclbin 16384 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF16384,PQ16 topK=1 recall_goal=0.2 QPS=3192.0836325911737


Executing command:
./host vadd.xclbin 16384 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF16384,PQ16 topK=1 recall_goal=0.25 QPS=3192.0632539254398


Executing command:
./host vadd.xclbin 16384 6 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF16384,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF16384,PQ16 topK=1 recall_goal=0.3 QPS=3191.9817418644366


Executing command:
./host vadd.xclbin 32768 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF32768,PQ16 topK=1 recall_goal=0.2 QPS=1598.9152958632865


Executing command:
./host vadd.xclbin 32768 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF32768,PQ16 topK=1 recall_goal=0.25 QPS=1598.8846180904204


Executing command:
./host vadd.xclbin 32768 7 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF32768,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF32768,PQ16 topK=1 recall_goal=0.3 QPS=1598.8948438839075


Executing command:
./host vadd.xclbin 65536 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF65536,PQ16 topK=1 recall_goal=0.2 QPS=800.2496778995046


Executing command:
./host vadd.xclbin 65536 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF65536,PQ16 topK=1 recall_goal=0.25 QPS=800.2496778995046


Executing command:
./host vadd.xclbin 65536 8 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT500M_OPQ16,IVF65536,PQ16_4_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT500M index_key=OPQ16,IVF65536,PQ16 topK=1 recall_goal=0.3 QPS=800.2432739552825


