#! 
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb693)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\va_math.vpi";
S_0000000004341400 .scope module, "test" "test" 2 5;
 .timescale 0 0;
v00000000062980d0_0 .var "clk", 0 0;
v0000000006298030_0 .var "rst", 0 0;
S_00000000042f6fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 15, 2 15 0, S_0000000004341400;
 .timescale 0 0;
v0000000004323820_0 .var/i "i", 31 0;
S_00000000042f7130 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 43, 2 43 0, S_0000000004341400;
 .timescale 0 0;
v0000000004323140_0 .var/i "i", 31 0;
S_00000000042f72c0 .scope module, "cpu" "cpu" 2 9, 3 14 0, S_0000000004341400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v000000000435dab0_0 .net "clock", 0 0, v00000000062980d0_0;  1 drivers
v000000000435db50_0 .net "de_ex_AluControl", 3 0, v00000000043226a0_0;  1 drivers
v0000000006298350_0 .net "de_ex_Branch", 0 0, v00000000043236e0_0;  1 drivers
v0000000006297270_0 .net "de_ex_MemRead", 0 0, v0000000004323780_0;  1 drivers
v00000000062973b0_0 .net "de_ex_MemToReg", 0 0, v0000000004322240_0;  1 drivers
v00000000062987b0_0 .net "de_ex_MemWrite", 0 0, v0000000004322b00_0;  1 drivers
v0000000006297310_0 .net "de_ex_PCSrc", 0 0, v00000000043222e0_0;  1 drivers
v0000000006298850_0 .net "de_ex_RegDataSrc", 0 0, v0000000004322060_0;  1 drivers
v0000000006298b70_0 .net "de_ex_RegDest", 4 0, L_00000000062f15c0;  1 drivers
v00000000062985d0_0 .net "de_ex_RegWrite", 0 0, v0000000004322380_0;  1 drivers
v00000000062988f0_0 .net "de_ex_aluOp", 2 0, v0000000004322880_0;  1 drivers
v0000000006297450_0 .net "de_ex_aluSrc", 0 0, v00000000043221a0_0;  1 drivers
v0000000006297590_0 .net "de_ex_imm", 31 0, v0000000004323280_0;  1 drivers
v0000000006298990_0 .net "ex_mem_MemRead", 0 0, v000000000435a920_0;  1 drivers
v00000000062974f0_0 .net "ex_mem_MemToReg", 0 0, v000000000435ab00_0;  1 drivers
v0000000006297ef0_0 .net "ex_mem_MemWrite", 0 0, v000000000435b280_0;  1 drivers
v0000000006297d10_0 .net "ex_mem_PCSrc", 0 0, v000000000435bc80_0;  1 drivers
v0000000006298a30_0 .net "ex_mem_RegDataSrc", 0 0, v000000000435b000_0;  1 drivers
v0000000006297e50_0 .net "ex_mem_RegDest", 4 0, v000000000435c720_0;  1 drivers
v0000000006298ad0_0 .net "ex_mem_RegWrite", 0 0, v000000000435bfa0_0;  1 drivers
v0000000006298670_0 .net "ex_mem_result", 31 0, v0000000004322a60_0;  1 drivers
v0000000006297130_0 .net "if_de_instr", 31 0, L_000000000430a370;  1 drivers
v0000000006297b30_0 .net "if_de_pc", 31 0, v000000000435c0e0_0;  1 drivers
v0000000006298c10_0 .net "mem_wb_MemToReg", 0 0, v000000000435b6e0_0;  1 drivers
v0000000006298cb0_0 .net "mem_wb_PCSrc", 0 0, v000000000435bb40_0;  1 drivers
v0000000006298d50_0 .net "mem_wb_RegDataSrc", 0 0, v000000000435bbe0_0;  1 drivers
v0000000006298df0_0 .net "mem_wb_RegDest", 4 0, v000000000435bdc0_0;  1 drivers
v0000000006298530_0 .net "mem_wb_RegWrite", 0 0, v000000000435d150_0;  1 drivers
v00000000062971d0_0 .net "mem_wb_data_out", 31 0, v000000000435aba0_0;  1 drivers
v0000000006297630_0 .net "mem_wb_mem_done", 0 0, v000000000435b0a0_0;  1 drivers
v00000000062983f0_0 .net "ram_address", 31 0, v000000000435ae20_0;  1 drivers
v0000000006298f30_0 .net "ram_data_in", 31 0, v000000000435bf00_0;  1 drivers
v0000000006298710_0 .net "ram_data_out", 31 0, L_00000000062982b0;  1 drivers
v0000000006298e90_0 .net "ram_write_enable", 0 0, v000000000435b500_0;  1 drivers
v00000000062976d0_0 .net "rb_read_address1", 4 0, L_00000000062f10c0;  1 drivers
v0000000006297770_0 .net "rb_read_address2", 4 0, L_00000000062f2420;  1 drivers
v0000000006297810_0 .net "rb_value1", 31 0, v000000000435c9d0_0;  1 drivers
v0000000006297090_0 .net "rb_value2", 31 0, v000000000435cd90_0;  1 drivers
v00000000062978b0_0 .net "rb_write_address", 4 0, v000000000435dd30_0;  1 drivers
v0000000006297950_0 .net "rb_write_enable", 0 0, v000000000435cf70_0;  1 drivers
v0000000006298170_0 .net "rb_write_value", 31 0, v000000000435e5f0_0;  1 drivers
v00000000062979f0_0 .net "reset", 0 0, v0000000006298030_0;  1 drivers
v0000000006297a90_0 .net "rom_address", 31 0, L_0000000004309650;  1 drivers
v0000000006297bd0_0 .net "rom_data", 31 0, L_00000000062f26a0;  1 drivers
v0000000006297c70_0 .net "wr_if_PCSrc", 0 0, v000000000435e4b0_0;  1 drivers
o0000000006251378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006297db0_0 .net "wr_if_branch_target", 31 0, o0000000006251378;  0 drivers
o0000000006251348 .functor BUFZ 1, C4<z>; HiZ drive
v0000000006297f90_0 .net "wr_if_pc_src", 0 0, o0000000006251348;  0 drivers
S_0000000004309020 .scope module, "Decode" "decode" 3 130, 4 5 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 6 "shamt";
    .port_info 7 /OUTPUT 3 "func3";
    .port_info 8 /OUTPUT 7 "func7";
    .port_info 9 /OUTPUT 7 "opcode";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemRead";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 5 "RegDest";
    .port_info 14 /OUTPUT 1 "AluSrc";
    .port_info 15 /OUTPUT 3 "AluOp";
    .port_info 16 /OUTPUT 4 "AluControl";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "MemToReg";
    .port_info 19 /OUTPUT 1 "RegDataSrc";
    .port_info 20 /OUTPUT 1 "PCSrc";
v00000000043226a0_0 .var "AluControl", 3 0;
v0000000004322880_0 .var "AluOp", 2 0;
v00000000043221a0_0 .var "AluSrc", 0 0;
v00000000043236e0_0 .var "Branch", 0 0;
v0000000004323780_0 .var "MemRead", 0 0;
v0000000004322240_0 .var "MemToReg", 0 0;
v0000000004322b00_0 .var "MemWrite", 0 0;
v00000000043222e0_0 .var "PCSrc", 0 0;
v0000000004322060_0 .var "RegDataSrc", 0 0;
v0000000004322ba0_0 .net "RegDest", 4 0, L_00000000062f15c0;  alias, 1 drivers
v0000000004322380_0 .var "RegWrite", 0 0;
v0000000004322420_0 .var "_instruction", 31 0;
L_00000000062990a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000043229c0_0 .net *"_ivl_13", 0 0, L_00000000062990a0;  1 drivers
v0000000004321fc0_0 .net *"_ivl_9", 4 0, L_00000000062f2ba0;  1 drivers
v0000000004323460_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v0000000004321de0_0 .net "func3", 2 0, L_00000000062f1980;  1 drivers
v00000000043231e0_0 .net "func7", 6 0, L_00000000062f1a20;  1 drivers
v0000000004323280_0 .var "imm", 31 0;
v0000000004323500_0 .net "next_instruction", 31 0, L_000000000430a370;  alias, 1 drivers
v0000000004322ce0_0 .net "opcode", 6 0, L_00000000062f2600;  1 drivers
v0000000004321e80_0 .net "rs1", 4 0, L_00000000062f10c0;  alias, 1 drivers
v00000000043224c0_0 .net "rs2", 4 0, L_00000000062f2420;  alias, 1 drivers
v00000000043238c0_0 .net "rst", 0 0, v0000000006298030_0;  alias, 1 drivers
v0000000004322560_0 .net "shamt", 5 0, L_00000000062f2f60;  1 drivers
E_000000000432bb10 .event anyedge, v0000000004322420_0, v0000000004322ce0_0, v0000000004321de0_0, v00000000043231e0_0;
E_000000000432bcd0 .event posedge, v00000000043238c0_0, v0000000004323460_0;
L_00000000062f2600 .part v0000000004322420_0, 0, 7;
L_00000000062f15c0 .part v0000000004322420_0, 7, 5;
L_00000000062f10c0 .part v0000000004322420_0, 15, 5;
L_00000000062f2420 .part v0000000004322420_0, 20, 5;
L_00000000062f2ba0 .part v0000000004322420_0, 20, 5;
L_00000000062f2f60 .concat [ 5 1 0 0], L_00000000062f2ba0, L_00000000062990a0;
L_00000000062f1980 .part v0000000004322420_0, 12, 3;
L_00000000062f1a20 .part v0000000004322420_0, 25, 7;
S_0000000004309310 .scope module, "Execute" "execute" 3 154, 5 5 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rs1_value";
    .port_info 3 /INPUT 32 "rs2_value";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 1 "AluSrc";
    .port_info 7 /INPUT 3 "AluOp";
    .port_info 8 /INPUT 4 "AluControl";
    .port_info 9 /INPUT 1 "in_MemWrite";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "in_MemRead";
    .port_info 12 /INPUT 1 "in_RegWrite";
    .port_info 13 /INPUT 5 "in_RegDest";
    .port_info 14 /INPUT 1 "in_MemToReg";
    .port_info 15 /INPUT 1 "in_RegDataSrc";
    .port_info 16 /INPUT 1 "in_PCSrc";
    .port_info 17 /OUTPUT 1 "out_MemWrite";
    .port_info 18 /OUTPUT 1 "out_MemRead";
    .port_info 19 /OUTPUT 1 "out_RegWrite";
    .port_info 20 /OUTPUT 5 "out_RegDest";
    .port_info 21 /OUTPUT 1 "out_MemToReg";
    .port_info 22 /OUTPUT 1 "out_RegDataSrc";
    .port_info 23 /OUTPUT 1 "out_PCSrc";
    .port_info 24 /OUTPUT 5 "rd_out";
    .port_info 25 /OUTPUT 32 "result";
    .port_info 26 /OUTPUT 32 "a";
    .port_info 27 /OUTPUT 32 "b";
v0000000004322d80_0 .net "AluControl", 3 0, v00000000043226a0_0;  alias, 1 drivers
v0000000004322740_0 .net "AluOp", 2 0, v0000000004322880_0;  alias, 1 drivers
v00000000043227e0_0 .net "AluSrc", 0 0, v00000000043221a0_0;  alias, 1 drivers
v0000000004322920_0 .net "Branch", 0 0, v00000000043236e0_0;  alias, 1 drivers
o0000000006250b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004323a00_0 .net "PC", 31 0, o0000000006250b08;  0 drivers
v0000000004322ec0_0 .var "_AluSrc", 0 0;
v0000000004322f60_0 .var "_PC", 31 0;
v0000000004323000_0 .var "_imm", 31 0;
v0000000004323320_0 .var "_rd", 31 0;
v0000000004323aa0_0 .var "_rs1_value", 31 0;
v0000000004323b40_0 .var "_rs2_value", 31 0;
v0000000004323be0_0 .var "a", 31 0;
v0000000004323c80_0 .var "b", 31 0;
v0000000004310ea0_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v00000000043114e0_0 .net "imm", 31 0, v0000000004323280_0;  alias, 1 drivers
v00000000043111c0_0 .net "in_MemRead", 0 0, v0000000004323780_0;  alias, 1 drivers
v00000000043118a0_0 .net "in_MemToReg", 0 0, v0000000004322240_0;  alias, 1 drivers
v000000000435b820_0 .net "in_MemWrite", 0 0, v0000000004322b00_0;  alias, 1 drivers
v000000000435c040_0 .net "in_PCSrc", 0 0, v00000000043222e0_0;  alias, 1 drivers
v000000000435c680_0 .net "in_RegDataSrc", 0 0, v0000000004322060_0;  alias, 1 drivers
v000000000435c220_0 .net "in_RegDest", 4 0, L_00000000062f15c0;  alias, 1 drivers
v000000000435b1e0_0 .net "in_RegWrite", 0 0, v0000000004322380_0;  alias, 1 drivers
v000000000435a920_0 .var "out_MemRead", 0 0;
v000000000435ab00_0 .var "out_MemToReg", 0 0;
v000000000435b280_0 .var "out_MemWrite", 0 0;
v000000000435bc80_0 .var "out_PCSrc", 0 0;
v000000000435b000_0 .var "out_RegDataSrc", 0 0;
v000000000435c720_0 .var "out_RegDest", 4 0;
v000000000435bfa0_0 .var "out_RegWrite", 0 0;
v000000000435ad80_0 .var "rd_out", 4 0;
v000000000435a880_0 .net "result", 31 0, v0000000004322a60_0;  alias, 1 drivers
v000000000435b8c0_0 .net "rs1_value", 31 0, v000000000435c9d0_0;  alias, 1 drivers
v000000000435b640_0 .net "rs2_value", 31 0, v000000000435c9d0_0;  alias, 1 drivers
v000000000435b140_0 .net "rst", 0 0, v0000000006298030_0;  alias, 1 drivers
E_000000000432bb50/0 .event anyedge, v0000000004322880_0, v0000000004323aa0_0, v0000000004323000_0, v0000000004323b40_0;
E_000000000432bb50/1 .event anyedge, v0000000004322ec0_0, v0000000004323320_0, v0000000004322f60_0;
E_000000000432bb50 .event/or E_000000000432bb50/0, E_000000000432bb50/1;
S_00000000042a7520 .scope module, "alu" "alu" 5 49, 6 6 0, S_0000000004309310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000000042aa280 .param/l "ADDITION" 1 6 16, C4<0010>;
P_00000000042aa2b8 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_00000000042aa2f0 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_00000000042aa328 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_00000000042aa360 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_00000000042aa398 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_00000000042aa3d0 .param/l "SHIFT_LEFT" 1 6 20, C4<0110>;
P_00000000042aa408 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_00000000042aa440 .param/l "SUBTRACTION" 1 6 18, C4<0100>;
v00000000043233c0_0 .net "AluControl", 3 0, v00000000043226a0_0;  alias, 1 drivers
v0000000004322600_0 .net "a", 31 0, v0000000004323be0_0;  1 drivers
v00000000043235a0_0 .net "b", 31 0, v0000000004323c80_0;  1 drivers
v0000000004322a60_0 .var "result", 31 0;
v0000000004323960_0 .var "zero", 0 0;
E_000000000432bb90 .event anyedge, v00000000043226a0_0, v0000000004322600_0, v00000000043235a0_0, v0000000004322a60_0;
S_0000000004272da0 .scope module, "Fetch" "fetch" 3 114, 7 4 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_000000000430a370 .functor BUFZ 32, L_00000000062f26a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000004309650 .functor BUFZ 32, v000000000435c0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000435c2c0_0 .net "PCSrc", 0 0, o0000000006251348;  alias, 0 drivers
v000000000435b780_0 .net "branch_target", 31 0, o0000000006251378;  alias, 0 drivers
v000000000435b960_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v000000000435c4a0_0 .net "instr", 31 0, L_000000000430a370;  alias, 1 drivers
v000000000435c0e0_0 .var "pc", 31 0;
v000000000435c180_0 .var "pc_next", 31 0;
v000000000435ace0_0 .net "rom_address", 31 0, L_0000000004309650;  alias, 1 drivers
v000000000435b3c0_0 .net "rom_data", 31 0, L_00000000062f26a0;  alias, 1 drivers
v000000000435a9c0_0 .net "rst", 0 0, v0000000006298030_0;  alias, 1 drivers
S_0000000004272f30 .scope module, "Memory" "memory" 3 188, 8 4 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_write_enable";
v000000000435c540_0 .net "MemRead", 0 0, v000000000435a920_0;  alias, 1 drivers
v000000000435af60_0 .net "MemWrite", 0 0, v000000000435b280_0;  alias, 1 drivers
v000000000435aa60_0 .var "_addr", 31 0;
v000000000435aec0_0 .var "_data_in", 31 0;
v000000000435b320_0 .var "_load", 0 0;
v000000000435ba00_0 .var "_store", 0 0;
v000000000435be60_0 .net "addr", 31 0, v0000000004322a60_0;  alias, 1 drivers
v000000000435bd20_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v000000000435baa0_0 .net "data_in", 31 0, v000000000435cd90_0;  alias, 1 drivers
v000000000435aba0_0 .var "data_out", 31 0;
v000000000435c360_0 .net "in_MemToReg", 0 0, v000000000435ab00_0;  alias, 1 drivers
v000000000435b5a0_0 .net "in_PCSrc", 0 0, v000000000435bc80_0;  alias, 1 drivers
v000000000435c400_0 .net "in_RegDataSrc", 0 0, v000000000435b000_0;  alias, 1 drivers
v000000000435c5e0_0 .net "in_RegDest", 4 0, v000000000435c720_0;  alias, 1 drivers
v000000000435ac40_0 .net "in_RegWrite", 0 0, v000000000435bfa0_0;  alias, 1 drivers
v000000000435ae20_0 .var "mem_addr", 31 0;
v000000000435b0a0_0 .var "mem_done", 0 0;
v000000000435b460_0 .net "mem_read_data", 31 0, L_00000000062982b0;  alias, 1 drivers
v000000000435bf00_0 .var "mem_write_data", 31 0;
v000000000435b500_0 .var "mem_write_enable", 0 0;
v000000000435b6e0_0 .var "out_MemToReg", 0 0;
v000000000435bb40_0 .var "out_PCSrc", 0 0;
v000000000435bbe0_0 .var "out_RegDataSrc", 0 0;
v000000000435bdc0_0 .var "out_RegDest", 4 0;
v000000000435d150_0 .var "out_RegWrite", 0 0;
v000000000435cb10_0 .net "rst", 0 0, v0000000006298030_0;  alias, 1 drivers
E_000000000432bbd0/0 .event anyedge, v000000000435b320_0, v000000000435aa60_0, v000000000435b460_0, v000000000435ba00_0;
E_000000000432bbd0/1 .event anyedge, v000000000435aec0_0;
E_000000000432bbd0 .event/or E_000000000432bbd0/0, E_000000000432bbd0/1;
S_00000000042730c0 .scope module, "RegisterBank" "register_bank" 3 48, 9 5 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v000000000435d1f0_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v000000000435e050_0 .var/i "i", 31 0;
v000000000435ca70_0 .net "read_address1", 4 0, L_00000000062f10c0;  alias, 1 drivers
v000000000435e370_0 .net "read_address2", 4 0, L_00000000062f2420;  alias, 1 drivers
v000000000435dbf0 .array "register", 1 31, 31 0;
v000000000435dfb0_0 .net "reset", 0 0, v0000000006298030_0;  alias, 1 drivers
v000000000435c9d0_0 .var "value1", 31 0;
v000000000435cd90_0 .var "value2", 31 0;
v000000000435e0f0_0 .net "write_address", 4 0, v000000000435dd30_0;  alias, 1 drivers
v000000000435d790_0 .net "write_enable", 0 0, v000000000435cf70_0;  alias, 1 drivers
v000000000435d510_0 .net "write_value", 31 0, v000000000435e5f0_0;  alias, 1 drivers
E_000000000432bf10 .event posedge, v0000000004323460_0;
S_00000000042e7480 .scope module, "Rom" "rom" 3 43, 10 9 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0000000006299058 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000000000435d330_0 .net/2u *"_ivl_0", 31 0, L_0000000006299058;  1 drivers
v000000000435cbb0_0 .net *"_ivl_2", 0 0, L_0000000006298490;  1 drivers
v000000000435e190_0 .net *"_ivl_4", 31 0, L_00000000062f2e20;  1 drivers
o0000000006252008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000000000435e2d0_0 name=_ivl_6
v000000000435d5b0_0 .net "address", 31 0, L_0000000004309650;  alias, 1 drivers
v000000000435dc90_0 .net "data", 31 0, L_00000000062f26a0;  alias, 1 drivers
v000000000435e730 .array "memory", 0 255, 31 0;
L_0000000006298490 .cmp/ge 32, L_0000000006299058, L_0000000004309650;
L_00000000062f2e20 .array/port v000000000435e730, L_0000000004309650;
L_00000000062f26a0 .functor MUXZ 32, o0000000006252008, L_00000000062f2e20, L_0000000006298490, C4<>;
S_00000000042e7610 .scope module, "Writeback" "writeback" 3 228, 11 4 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v000000000435cc50_0 .net "MemToReg", 0 0, v000000000435b6e0_0;  alias, 1 drivers
v000000000435c930_0 .var "_MemToReg", 0 0;
v000000000435e410_0 .var "_data_mem", 31 0;
v000000000435d290_0 .var "_mem_done", 0 0;
v000000000435d470_0 .var "_rd", 4 0;
v000000000435de70_0 .var "_result_alu", 31 0;
v000000000435e690_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v000000000435c890_0 .net "data_mem", 31 0, v000000000435aba0_0;  alias, 1 drivers
v000000000435e5f0_0 .var "data_wb", 31 0;
v000000000435ccf0_0 .net "in_PCSrc", 0 0, v000000000435bb40_0;  alias, 1 drivers
v000000000435d3d0_0 .net "in_RegDest", 4 0, v000000000435bdc0_0;  alias, 1 drivers
v000000000435ce30_0 .net "in_RegWrite", 0 0, v000000000435d150_0;  alias, 1 drivers
v000000000435ced0_0 .net "mem_done", 0 0, v000000000435b0a0_0;  alias, 1 drivers
v000000000435e4b0_0 .var "out_PCSrc", 0 0;
v000000000435dd30_0 .var "out_RegDest", 4 0;
v000000000435cf70_0 .var "out_RegWrite", 0 0;
v000000000435d830_0 .net "result_alu", 31 0, v0000000004322a60_0;  alias, 1 drivers
v000000000435e550_0 .net "rst", 0 0, v0000000006298030_0;  alias, 1 drivers
E_000000000432bf50 .event anyedge, v000000000435d290_0, v000000000435c930_0, v000000000435e410_0, v000000000435de70_0;
S_00000000042e77a0 .scope module, "ram" "ram" 3 34, 12 6 0, S_00000000042f72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v000000000435d8d0_0 .net *"_ivl_0", 255 0, L_0000000006298210;  1 drivers
v000000000435df10_0 .net "address", 31 0, v000000000435ae20_0;  alias, 1 drivers
v000000000435d970_0 .net "clk", 0 0, v00000000062980d0_0;  alias, 1 drivers
v000000000435d010_0 .net "data_in", 31 0, v000000000435bf00_0;  alias, 1 drivers
v000000000435e230_0 .net "data_out", 31 0, L_00000000062982b0;  alias, 1 drivers
v000000000435d0b0_0 .var/i "i", 31 0;
v000000000435d650_0 .net "reset", 0 0, v0000000006298030_0;  alias, 1 drivers
v000000000435da10 .array "storage", 0 31, 255 0;
v000000000435ddd0_0 .net "write_enable", 0 0, v000000000435b500_0;  alias, 1 drivers
E_000000000432cad0 .event anyedge, v00000000043238c0_0;
L_0000000006298210 .array/port v000000000435da10, v000000000435ae20_0;
L_00000000062982b0 .part L_0000000006298210, 0, 32;
    .scope S_00000000042e77a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435d0b0_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v000000000435d0b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v000000000435d0b0_0;
    %store/vec4a v000000000435da10, 4, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v000000000435d0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000435d0b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000042e77a0;
T_1 ;
    %wait E_000000000432cad0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435d0b0_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v000000000435d0b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v000000000435d0b0_0;
    %store/vec4a v000000000435da10, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v000000000435d0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000435d0b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000042e77a0;
T_2 ;
    %wait E_000000000432bf10;
    %load/vec4 v000000000435ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000435d010_0;
    %pad/u 256;
    %ix/getv 3, v000000000435df10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000435da10, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000042e7480;
T_3 ;
    %vpi_call 10 18 "$display", "../testbenches/instruction_tb_rom.txt" {0 0 0};
    %vpi_call 10 19 "$readmemh", "../testbenches/instruction_tb_rom.txt", v000000000435e730, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000042730c0;
T_4 ;
    %wait E_000000000432bf10;
    %load/vec4 v000000000435d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000000000435e0f0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000000000435d510_0;
    %load/vec4 v000000000435e0f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v000000000435dbf0, 4, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v000000000435dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000435e050_0, 0, 32;
T_4.6 ; Top of for-loop 
    %load/vec4 v000000000435e050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000435e050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000000000435dbf0, 4, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v000000000435e050_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000435e050_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000000000435ca70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435c9d0_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v000000000435ca70_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000435dbf0, 4;
    %store/vec4 v000000000435c9d0_0, 0, 32;
T_4.10 ;
    %load/vec4 v000000000435e370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435cd90_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v000000000435e370_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000435dbf0, 4;
    %store/vec4 v000000000435cd90_0, 0, 32;
T_4.12 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000004272da0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435c0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435c180_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000004272da0;
T_6 ;
    %wait E_000000000432bcd0;
    %load/vec4 v000000000435a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435c180_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000435c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000000000435b780_0;
    %store/vec4 v000000000435c180_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000435c0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000435c180_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %load/vec4 v000000000435c180_0;
    %store/vec4 v000000000435c0e0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000004309020;
T_7 ;
    %wait E_000000000432bcd0;
    %load/vec4 v00000000043238c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004322420_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000004323500_0;
    %store/vec4 v0000000004322420_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000004309020;
T_8 ;
    %wait E_000000000432bb10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043222e0_0, 0, 1;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %concati/vec4 0, 0, 21;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %load/vec4 v0000000004322ce0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %vpi_call 4 308 "$display", "INSTRU\303\207\303\203O INV\303\201LIDA! INSTRU\303\207\303\203O INV\303\201LIDA!" {0 0 0};
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %load/vec4 v0000000004321de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0000000004322420_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000004322420_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000004322420_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 5, 7, 4;
    %load/vec4 v0000000004322420_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %load/vec4 v0000000004321de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000000004321de0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000000004321de0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000004321de0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043221a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004322380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004323780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043236e0_0, 0, 1;
    %load/vec4 v0000000004321de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v00000000043231e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000043226a0_0, 0, 4;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004322880_0, 0, 3;
    %load/vec4 v0000000004322420_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000004323280_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000042a7520;
T_9 ;
    %wait E_000000000432bb90;
    %load/vec4 v00000000043233c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0000000004322600_0;
    %load/vec4 v00000000043235a0_0;
    %and;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0000000004322600_0;
    %load/vec4 v00000000043235a0_0;
    %or;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0000000004322600_0;
    %load/vec4 v00000000043235a0_0;
    %add;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0000000004322600_0;
    %load/vec4 v00000000043235a0_0;
    %xor;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0000000004322600_0;
    %load/vec4 v00000000043235a0_0;
    %sub;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0000000004322600_0;
    %inv;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0000000004322600_0;
    %ix/getv 4, v00000000043235a0_0;
    %shiftl 4;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0000000004322600_0;
    %ix/getv 4, v00000000043235a0_0;
    %shiftr 4;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0000000004322600_0;
    %ix/getv 4, v00000000043235a0_0;
    %shiftr 4;
    %store/vec4 v0000000004322a60_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v0000000004322a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000000004323960_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000004309310;
T_10 ;
    %wait E_000000000432bcd0;
    %load/vec4 v000000000435b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000435ad80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004322f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004322ec0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000435b820_0;
    %store/vec4 v000000000435b280_0, 0, 1;
    %load/vec4 v00000000043111c0_0;
    %store/vec4 v000000000435a920_0, 0, 1;
    %load/vec4 v000000000435b1e0_0;
    %store/vec4 v000000000435bfa0_0, 0, 1;
    %load/vec4 v000000000435c220_0;
    %store/vec4 v000000000435c720_0, 0, 5;
    %load/vec4 v00000000043118a0_0;
    %store/vec4 v000000000435ab00_0, 0, 1;
    %load/vec4 v000000000435c680_0;
    %store/vec4 v000000000435b000_0, 0, 1;
    %load/vec4 v000000000435c040_0;
    %store/vec4 v000000000435bc80_0, 0, 1;
    %load/vec4 v000000000435c220_0;
    %store/vec4 v000000000435ad80_0, 0, 5;
    %load/vec4 v000000000435c220_0;
    %pad/u 32;
    %store/vec4 v0000000004323320_0, 0, 32;
    %load/vec4 v000000000435b8c0_0;
    %store/vec4 v0000000004323aa0_0, 0, 32;
    %load/vec4 v000000000435b640_0;
    %store/vec4 v0000000004323b40_0, 0, 32;
    %load/vec4 v00000000043114e0_0;
    %store/vec4 v0000000004323000_0, 0, 32;
    %load/vec4 v0000000004323a00_0;
    %store/vec4 v0000000004322f60_0, 0, 32;
    %load/vec4 v00000000043227e0_0;
    %store/vec4 v0000000004322ec0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000004309310;
T_11 ;
    %wait E_000000000432bb50;
    %load/vec4 v0000000004322740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0000000004323aa0_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0000000004323aa0_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323b40_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000000004323aa0_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004322ec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000000004323b40_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000000004323320_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000000004322f60_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000000004322f60_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000000004322f60_0;
    %store/vec4 v0000000004323be0_0, 0, 32;
    %load/vec4 v0000000004323000_0;
    %store/vec4 v0000000004323c80_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000004272f30;
T_12 ;
    %wait E_000000000432bcd0;
    %load/vec4 v000000000435cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435aa60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435aec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435ba00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000435bdc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435d150_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000435bdc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435bb40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435ae20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435bf00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435b500_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000435be60_0;
    %store/vec4 v000000000435aa60_0, 0, 32;
    %load/vec4 v000000000435baa0_0;
    %store/vec4 v000000000435aec0_0, 0, 32;
    %load/vec4 v000000000435c540_0;
    %store/vec4 v000000000435b320_0, 0, 1;
    %load/vec4 v000000000435af60_0;
    %store/vec4 v000000000435ba00_0, 0, 1;
    %load/vec4 v000000000435ac40_0;
    %assign/vec4 v000000000435d150_0, 0;
    %load/vec4 v000000000435c5e0_0;
    %assign/vec4 v000000000435bdc0_0, 0;
    %load/vec4 v000000000435c400_0;
    %assign/vec4 v000000000435bbe0_0, 0;
    %load/vec4 v000000000435b5a0_0;
    %assign/vec4 v000000000435bb40_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000004272f30;
T_13 ;
    %wait E_000000000432bbd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435b0a0_0, 0, 1;
    %load/vec4 v000000000435b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435b500_0, 0, 1;
    %load/vec4 v000000000435aa60_0;
    %store/vec4 v000000000435ae20_0, 0, 32;
    %load/vec4 v000000000435b460_0;
    %store/vec4 v000000000435aba0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000435b0a0_0, 0, 1;
T_13.0 ;
    %load/vec4 v000000000435ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000435b500_0, 0, 1;
    %load/vec4 v000000000435aa60_0;
    %store/vec4 v000000000435ae20_0, 0, 32;
    %load/vec4 v000000000435aec0_0;
    %store/vec4 v000000000435bf00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000435b0a0_0, 0, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000042e7610;
T_14 ;
    %wait E_000000000432bcd0;
    %load/vec4 v000000000435e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000435c930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435e410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000435de70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000435d470_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000435dd30_0, 0, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000435ced0_0;
    %store/vec4 v000000000435d290_0, 0, 1;
    %load/vec4 v000000000435cc50_0;
    %store/vec4 v000000000435c930_0, 0, 1;
    %load/vec4 v000000000435c890_0;
    %store/vec4 v000000000435e410_0, 0, 32;
    %load/vec4 v000000000435d830_0;
    %store/vec4 v000000000435de70_0, 0, 32;
    %load/vec4 v000000000435d3d0_0;
    %store/vec4 v000000000435dd30_0, 0, 5;
    %load/vec4 v000000000435ccf0_0;
    %store/vec4 v000000000435e4b0_0, 0, 1;
    %load/vec4 v000000000435ce30_0;
    %store/vec4 v000000000435cf70_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000042e7610;
T_15 ;
    %wait E_000000000432bf50;
    %load/vec4 v000000000435d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v000000000435c930_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000000000435e410_0;
    %store/vec4 v000000000435e5f0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000000000435de70_0;
    %store/vec4 v000000000435e5f0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000004341400;
T_16 ;
    %delay 10, 0;
    %fork t_1, S_00000000042f6fa0;
    %jmp t_0;
    .scope S_00000000042f6fa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004323820_0, 0, 32;
T_16.0 ; Top of for-loop 
    %load/vec4 v0000000004323820_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_call 2 17 "$display", "%d", v0000000004323820_0 {0 0 0};
    %vpi_call 2 22 "$display", "Decode" {0 0 0};
    %vpi_call 2 23 "$display", "IN" {0 0 0};
    %vpi_call 2 24 "$display", "_instruction: | %h", v0000000004322420_0 {0 0 0};
    %vpi_call 2 25 "$display", "OUT" {0 0 0};
    %vpi_call 2 26 "$display", "RegDest: %d", v0000000004322ba0_0 {0 0 0};
    %vpi_call 2 27 "$display", "rs1: %d", v0000000004321e80_0 {0 0 0};
    %vpi_call 2 28 "$display", "imm: %d", v0000000004323280_0 {0 0 0};
    %vpi_call 2 29 "$display", "RegWrite: %b", v0000000004322380_0 {0 0 0};
    %vpi_call 2 30 "$display", "AluSrc: %b", v00000000043221a0_0 {0 0 0};
    %vpi_call 2 31 "$display", "AluOp: %b", v0000000004322880_0 {0 0 0};
    %vpi_call 2 32 "$display", "AluControl: %b", v00000000043226a0_0 {0 0 0};
    %vpi_call 2 34 "$display", "a0 %d", &A<v000000000435dbf0, 9> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062980d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062980d0_0, 0, 1;
    %delay 10, 0;
T_16.2 ; for-loop step statement
    %load/vec4 v0000000004323820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004323820_0, 0, 32;
    %jmp T_16.0;
T_16.1 ; for-loop exit label
    %end;
    .scope S_0000000004341400;
t_0 %join;
    %vpi_call 2 42 "$display", "#RESULT" {0 0 0};
    %fork t_3, S_00000000042f7130;
    %jmp t_2;
    .scope S_00000000042f7130;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000004323140_0, 0, 32;
T_16.3 ; Top of for-loop 
    %load/vec4 v0000000004323140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.4, 5;
    %load/vec4 v0000000004323140_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000000000435dbf0, 4;
    %vpi_call 2 45 "$display", "%d %d", v0000000004323140_0, S<0,vec4,u32> {1 0 0};
T_16.5 ; for-loop step statement
    %load/vec4 v0000000004323140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004323140_0, 0, 32;
    %jmp T_16.3;
T_16.4 ; for-loop exit label
    %end;
    .scope S_0000000004341400;
t_2 %join;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/instruction_tb.v";
    "./cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
    "./ram.v";
