<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SYS/BIOS: Hwi_NVIC Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SYS/BIOS
   &#160;<span id="projectnumber">7.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Hwi_NVIC Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Nested Vectored Interrupt Controller.  
 <a href="structHwi__NVIC.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="family_2arm_2v8m_2Hwi_8h_source.html">/home/developer/.conan/data/tirtos/7.03.00.10/library-sb/ga/build/5ab84d6acfe1f23c4fae0ab88f26e3a396351ac9/kernel/tirtos7/packages/ti/sysbios/family/arm/v8m/Hwi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a685eaff56edd6e65668d69fd3e38353a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a685eaff56edd6e65668d69fd3e38353a">RES_00</a></td></tr>
<tr class="separator:a685eaff56edd6e65668d69fd3e38353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b70d6ffd1dc1d488ea2fbd2dd4ebae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a10b70d6ffd1dc1d488ea2fbd2dd4ebae">ICTR</a></td></tr>
<tr class="separator:a10b70d6ffd1dc1d488ea2fbd2dd4ebae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef5ac059a91972b796126606603b142"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3ef5ac059a91972b796126606603b142">RES_08</a></td></tr>
<tr class="separator:a3ef5ac059a91972b796126606603b142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5874bfb50245bfb2611bda4dbdac54"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ace5874bfb50245bfb2611bda4dbdac54">RES_0C</a></td></tr>
<tr class="separator:ace5874bfb50245bfb2611bda4dbdac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdc9ea147806b55a869ff9912fc8c56"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3fdc9ea147806b55a869ff9912fc8c56">STCSR</a></td></tr>
<tr class="separator:a3fdc9ea147806b55a869ff9912fc8c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45a39be1588a6d1adc1aff6e4600cb3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af45a39be1588a6d1adc1aff6e4600cb3">STRVR</a></td></tr>
<tr class="separator:af45a39be1588a6d1adc1aff6e4600cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7b00781e60615d3f1d8c963141a876"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adb7b00781e60615d3f1d8c963141a876">STCVR</a></td></tr>
<tr class="separator:adb7b00781e60615d3f1d8c963141a876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc9200357021abde37eafb7313fa907"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aafc9200357021abde37eafb7313fa907">STCALIB</a></td></tr>
<tr class="separator:aafc9200357021abde37eafb7313fa907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae789e4bffbc7e9989b5a9f316196bc80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae789e4bffbc7e9989b5a9f316196bc80">RES_20</a> [56]</td></tr>
<tr class="separator:ae789e4bffbc7e9989b5a9f316196bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad583e849928d47c6e22749e01893fcad"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad583e849928d47c6e22749e01893fcad">ISER</a> [16]</td></tr>
<tr class="separator:ad583e849928d47c6e22749e01893fcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0063af6283689ccceba46101d01552b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa0063af6283689ccceba46101d01552b">RES_140</a> [16]</td></tr>
<tr class="separator:aa0063af6283689ccceba46101d01552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe4e57a9d8ba82a451c6f9801e3f91f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#abbe4e57a9d8ba82a451c6f9801e3f91f">ICER</a> [16]</td></tr>
<tr class="separator:abbe4e57a9d8ba82a451c6f9801e3f91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117c2365a03461ad46f58861ef3f152d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a117c2365a03461ad46f58861ef3f152d">RES_1C0</a> [16]</td></tr>
<tr class="separator:a117c2365a03461ad46f58861ef3f152d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88efeec2fc56d38548e4d323c540a032"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a88efeec2fc56d38548e4d323c540a032">ISPR</a> [16]</td></tr>
<tr class="separator:a88efeec2fc56d38548e4d323c540a032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb20143a06da6239f4bb62069a726ec6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aeb20143a06da6239f4bb62069a726ec6">RES_240</a> [16]</td></tr>
<tr class="separator:aeb20143a06da6239f4bb62069a726ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfabfa37aba2070a2e68ebc12368d62a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#acfabfa37aba2070a2e68ebc12368d62a">ICPR</a> [16]</td></tr>
<tr class="separator:acfabfa37aba2070a2e68ebc12368d62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa596cbf41cd81992dd6b86bbcddf23f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aaa596cbf41cd81992dd6b86bbcddf23f">RES_2C0</a> [16]</td></tr>
<tr class="separator:aaa596cbf41cd81992dd6b86bbcddf23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32dd703a4bc995b55cba61b6437f5b0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af32dd703a4bc995b55cba61b6437f5b0">IABR</a> [16]</td></tr>
<tr class="separator:af32dd703a4bc995b55cba61b6437f5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a6b77a45d05d7ee1f058c4b3a43e20"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af4a6b77a45d05d7ee1f058c4b3a43e20">RES_340</a> [16]</td></tr>
<tr class="separator:af4a6b77a45d05d7ee1f058c4b3a43e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1982dd655453ee051d84d12a761fb5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6b1982dd655453ee051d84d12a761fb5">ITNS</a> [16]</td></tr>
<tr class="separator:a6b1982dd655453ee051d84d12a761fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5b4ad13bcb9db0a7030c9628072aaa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6b5b4ad13bcb9db0a7030c9628072aaa">RES_3C0</a> [16]</td></tr>
<tr class="separator:a6b5b4ad13bcb9db0a7030c9628072aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39cde769ecb7baa06fcf3bd33072a0d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad39cde769ecb7baa06fcf3bd33072a0d">IPR</a> [492]</td></tr>
<tr class="separator:ad39cde769ecb7baa06fcf3bd33072a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce02fa3d8de71a39f26028e1c503f85"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1ce02fa3d8de71a39f26028e1c503f85">RES_5F0</a> [453]</td></tr>
<tr class="separator:a1ce02fa3d8de71a39f26028e1c503f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4349993c720d9efc4f5eb1ecd72ee3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a8c4349993c720d9efc4f5eb1ecd72ee3">CPUIDBR</a></td></tr>
<tr class="separator:a8c4349993c720d9efc4f5eb1ecd72ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78534924138ab323a015edcc24db7f8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae78534924138ab323a015edcc24db7f8">ICSR</a></td></tr>
<tr class="separator:ae78534924138ab323a015edcc24db7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9494d5207a4314638ef50c741baf3a8a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a9494d5207a4314638ef50c741baf3a8a">VTOR</a></td></tr>
<tr class="separator:a9494d5207a4314638ef50c741baf3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848ea22d8ac65e55ca41981248eca5c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a848ea22d8ac65e55ca41981248eca5c2">AIRCR</a></td></tr>
<tr class="separator:a848ea22d8ac65e55ca41981248eca5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18dbdde45facc86e471d09cfd78f267"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad18dbdde45facc86e471d09cfd78f267">SCR</a></td></tr>
<tr class="separator:ad18dbdde45facc86e471d09cfd78f267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa761a4a20d0e74ca13a74bc22faf3a56"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa761a4a20d0e74ca13a74bc22faf3a56">CCR</a></td></tr>
<tr class="separator:aa761a4a20d0e74ca13a74bc22faf3a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2719f699f03fe0b8cd696117b8f31d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afe2719f699f03fe0b8cd696117b8f31d">SHPR</a> [12]</td></tr>
<tr class="separator:afe2719f699f03fe0b8cd696117b8f31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0889200e40ba8ef6c62418a8e5298a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a0c0889200e40ba8ef6c62418a8e5298a">SHCSR</a></td></tr>
<tr class="separator:a0c0889200e40ba8ef6c62418a8e5298a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69a7f7fb72a7f1cf324e0501564167b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae69a7f7fb72a7f1cf324e0501564167b">MMFSR</a></td></tr>
<tr class="separator:ae69a7f7fb72a7f1cf324e0501564167b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759784b88ffe9c190617524295526df3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a759784b88ffe9c190617524295526df3">BFSR</a></td></tr>
<tr class="separator:a759784b88ffe9c190617524295526df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69caecdcbab947f0fc3b2c2df80aeb74"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a69caecdcbab947f0fc3b2c2df80aeb74">UFSR</a></td></tr>
<tr class="separator:a69caecdcbab947f0fc3b2c2df80aeb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a1b5111bdb9d41c57e00539a2ea6f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa1a1b5111bdb9d41c57e00539a2ea6f2">HFSR</a></td></tr>
<tr class="separator:aa1a1b5111bdb9d41c57e00539a2ea6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aaf07cffbb92e0b65d587fd70263cf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6aaf07cffbb92e0b65d587fd70263cf2">DFSR</a></td></tr>
<tr class="separator:a6aaf07cffbb92e0b65d587fd70263cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad4738f202f4c17a80bb33fe0b7db4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4dad4738f202f4c17a80bb33fe0b7db4">MMAR</a></td></tr>
<tr class="separator:a4dad4738f202f4c17a80bb33fe0b7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67339c6ae533e9e87c2fca889b123a63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a67339c6ae533e9e87c2fca889b123a63">BFAR</a></td></tr>
<tr class="separator:a67339c6ae533e9e87c2fca889b123a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f2f16c0a5acd1a49a57ab49e9aff1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa7f2f16c0a5acd1a49a57ab49e9aff1a">AFSR</a></td></tr>
<tr class="separator:aa7f2f16c0a5acd1a49a57ab49e9aff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f61051a458783df0fed1a9def63d76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a26f61051a458783df0fed1a9def63d76">PFR0</a></td></tr>
<tr class="separator:a26f61051a458783df0fed1a9def63d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384042f85bb69b7fd2c54384ebe533f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a384042f85bb69b7fd2c54384ebe533f5">PFR1</a></td></tr>
<tr class="separator:a384042f85bb69b7fd2c54384ebe533f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471f6e8f6fbe7caf40b56b0b9e4e1bba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a471f6e8f6fbe7caf40b56b0b9e4e1bba">DFR0</a></td></tr>
<tr class="separator:a471f6e8f6fbe7caf40b56b0b9e4e1bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c772a7fe6edf6fc0fc2e81686d10c25"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a8c772a7fe6edf6fc0fc2e81686d10c25">AFR0</a></td></tr>
<tr class="separator:a8c772a7fe6edf6fc0fc2e81686d10c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bfd0dd688c4c43a9e16fefc3cf6fc7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a14bfd0dd688c4c43a9e16fefc3cf6fc7">MMFR0</a></td></tr>
<tr class="separator:a14bfd0dd688c4c43a9e16fefc3cf6fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138dfaf48d8f5d823a757cb90015651f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a138dfaf48d8f5d823a757cb90015651f">MMFR1</a></td></tr>
<tr class="separator:a138dfaf48d8f5d823a757cb90015651f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a6939c9ca3a0fd681221be10fe94a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afb5a6939c9ca3a0fd681221be10fe94a">MMFR2</a></td></tr>
<tr class="separator:afb5a6939c9ca3a0fd681221be10fe94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae968750d2f0709ad640391c68075e1ac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae968750d2f0709ad640391c68075e1ac">MMFR3</a></td></tr>
<tr class="separator:ae968750d2f0709ad640391c68075e1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc9b14dda8af3d462a2fa528f3f07b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3fc9b14dda8af3d462a2fa528f3f07b7">ISAR0</a></td></tr>
<tr class="separator:a3fc9b14dda8af3d462a2fa528f3f07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad719e2f29bb5212d75d7ae29379c1025"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad719e2f29bb5212d75d7ae29379c1025">ISAR1</a></td></tr>
<tr class="separator:ad719e2f29bb5212d75d7ae29379c1025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef31ea2111ff52582c0ad4ba7dd0aaa0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aef31ea2111ff52582c0ad4ba7dd0aaa0">ISAR2</a></td></tr>
<tr class="separator:aef31ea2111ff52582c0ad4ba7dd0aaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8a670bf2dc44a0c356223d8316fec2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4a8a670bf2dc44a0c356223d8316fec2">ISAR3</a></td></tr>
<tr class="separator:a4a8a670bf2dc44a0c356223d8316fec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e052baf12c7d737d4a0da4a838ef13f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a5e052baf12c7d737d4a0da4a838ef13f">ISAR4</a></td></tr>
<tr class="separator:a5e052baf12c7d737d4a0da4a838ef13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb3075c018a882b7bba215a623faac2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#accb3075c018a882b7bba215a623faac2">ISAR5</a></td></tr>
<tr class="separator:accb3075c018a882b7bba215a623faac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68a6972466f1585998d573191bdff94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa68a6972466f1585998d573191bdff94">CLIDR</a></td></tr>
<tr class="separator:aa68a6972466f1585998d573191bdff94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace0f1aedca5ab00c5e881961352bb87"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aace0f1aedca5ab00c5e881961352bb87">CTR</a></td></tr>
<tr class="separator:aace0f1aedca5ab00c5e881961352bb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b4f28c04e9b5973e0b492e700c0f15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af4b4f28c04e9b5973e0b492e700c0f15">CCSIDR</a></td></tr>
<tr class="separator:af4b4f28c04e9b5973e0b492e700c0f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad869db5c9ee9084d35c492b11aae2b39"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad869db5c9ee9084d35c492b11aae2b39">CSSELR</a></td></tr>
<tr class="separator:ad869db5c9ee9084d35c492b11aae2b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd85771d5cb254b96df737c02fc0c294"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#acd85771d5cb254b96df737c02fc0c294">CPACR</a></td></tr>
<tr class="separator:acd85771d5cb254b96df737c02fc0c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab779c8dc40ce78deb11ea4a5b9b315aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab779c8dc40ce78deb11ea4a5b9b315aa">NSACR</a></td></tr>
<tr class="separator:ab779c8dc40ce78deb11ea4a5b9b315aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1b09d4d6f3fb4422ade69b14925565"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#abf1b09d4d6f3fb4422ade69b14925565">MPU_TYPE</a></td></tr>
<tr class="separator:abf1b09d4d6f3fb4422ade69b14925565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade88648045f69aca17df56f4ee437150"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ade88648045f69aca17df56f4ee437150">MPU_CTRL</a></td></tr>
<tr class="separator:ade88648045f69aca17df56f4ee437150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf09168a42494b10bfbf947b6602fe5f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#acf09168a42494b10bfbf947b6602fe5f">MPU_RNR</a></td></tr>
<tr class="separator:acf09168a42494b10bfbf947b6602fe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03685b7a750741953c9959be892a8efe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a03685b7a750741953c9959be892a8efe">MPU_RBAR</a></td></tr>
<tr class="separator:a03685b7a750741953c9959be892a8efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23899d7486523c925a1f8776c3894b1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac23899d7486523c925a1f8776c3894b1">MPU_RLAR</a></td></tr>
<tr class="separator:ac23899d7486523c925a1f8776c3894b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78e649a830b26b541935ea94dd3c534"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac78e649a830b26b541935ea94dd3c534">MPU_RBAR_An</a></td></tr>
<tr class="separator:ac78e649a830b26b541935ea94dd3c534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fa25c8247e636d4318ccc6e53ade10"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac0fa25c8247e636d4318ccc6e53ade10">MPU_RLAR_An</a></td></tr>
<tr class="separator:ac0fa25c8247e636d4318ccc6e53ade10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69313d3ef4a5e8a7afec94423a4d1803"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a69313d3ef4a5e8a7afec94423a4d1803">RES_DAC</a> [5]</td></tr>
<tr class="separator:a69313d3ef4a5e8a7afec94423a4d1803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b1e302436164e15c060732cdc5b8a5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a10b1e302436164e15c060732cdc5b8a5">MPU_MAIR0</a></td></tr>
<tr class="separator:a10b1e302436164e15c060732cdc5b8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf10762bd88085141babb70aabc08d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aabf10762bd88085141babb70aabc08d9">MPU_MAIR1</a></td></tr>
<tr class="separator:aabf10762bd88085141babb70aabc08d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616e12658f6708348686dd8b11a9ead6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a616e12658f6708348686dd8b11a9ead6">RES_DC8</a> [2]</td></tr>
<tr class="separator:a616e12658f6708348686dd8b11a9ead6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23036e256d0adedd69ff766df88d249"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af23036e256d0adedd69ff766df88d249">SAU_CTRL</a></td></tr>
<tr class="separator:af23036e256d0adedd69ff766df88d249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89cc221de01a0e8bbde7f9eb9775872"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab89cc221de01a0e8bbde7f9eb9775872">SAU_TYPE</a></td></tr>
<tr class="separator:ab89cc221de01a0e8bbde7f9eb9775872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba404c73248baa07872ada8d617344fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aba404c73248baa07872ada8d617344fd">SAU_RNR</a></td></tr>
<tr class="separator:aba404c73248baa07872ada8d617344fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438dbc0c6b982a8b602ab376d3d5f3f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a438dbc0c6b982a8b602ab376d3d5f3f3">SAU_RBAR</a></td></tr>
<tr class="separator:a438dbc0c6b982a8b602ab376d3d5f3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6545ed002fe28b1ab34c2683b6c31157"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6545ed002fe28b1ab34c2683b6c31157">SAU_RLAR</a></td></tr>
<tr class="separator:a6545ed002fe28b1ab34c2683b6c31157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa068da13af3e47fc4d6baf132a955e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aafa068da13af3e47fc4d6baf132a955e">SFSR</a></td></tr>
<tr class="separator:aafa068da13af3e47fc4d6baf132a955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ea70ff991523fbf19e0a10e6604a4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab9ea70ff991523fbf19e0a10e6604a4b">SFAR</a></td></tr>
<tr class="separator:ab9ea70ff991523fbf19e0a10e6604a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1861376037dc97a3eb46e3ff261e3201"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1861376037dc97a3eb46e3ff261e3201">RES_DEC</a></td></tr>
<tr class="separator:a1861376037dc97a3eb46e3ff261e3201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a69046fb55cff1a8a7ed79d75cde3eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a2a69046fb55cff1a8a7ed79d75cde3eb">DHCSR</a></td></tr>
<tr class="separator:a2a69046fb55cff1a8a7ed79d75cde3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d3bcbf3dfff39cf5452f83f58bf26b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a83d3bcbf3dfff39cf5452f83f58bf26b">DCRSR</a></td></tr>
<tr class="separator:a83d3bcbf3dfff39cf5452f83f58bf26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6c23f9209018007000a50e9d7fae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a71ad6c23f9209018007000a50e9d7fae">DCRDR</a></td></tr>
<tr class="separator:a71ad6c23f9209018007000a50e9d7fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8d0094576d04243ee80c0a3a7f2d0e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1a8d0094576d04243ee80c0a3a7f2d0e">DEMCR</a></td></tr>
<tr class="separator:a1a8d0094576d04243ee80c0a3a7f2d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94506c8630f45a0424797a7c4f11410"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af94506c8630f45a0424797a7c4f11410">RES_E00</a></td></tr>
<tr class="separator:af94506c8630f45a0424797a7c4f11410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fe8293c81f170d142a36749227ff72"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a91fe8293c81f170d142a36749227ff72">DAUTHCTRL</a></td></tr>
<tr class="separator:a91fe8293c81f170d142a36749227ff72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0429aa7e38dc48d5e34a01fbf055f3d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab0429aa7e38dc48d5e34a01fbf055f3d">DSCSR</a></td></tr>
<tr class="separator:ab0429aa7e38dc48d5e34a01fbf055f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a19b336455d3307c5e3515a2c098b1f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a5a19b336455d3307c5e3515a2c098b1f">RES_E0C</a> [61]</td></tr>
<tr class="separator:a5a19b336455d3307c5e3515a2c098b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a7d325420d0d8c1ba3ed3f4f46183e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a46a7d325420d0d8c1ba3ed3f4f46183e">STI</a></td></tr>
<tr class="separator:a46a7d325420d0d8c1ba3ed3f4f46183e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bccc42d6febb5547de1acdce37c5d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad9bccc42d6febb5547de1acdce37c5d0">RES_F04</a> [12]</td></tr>
<tr class="separator:ad9bccc42d6febb5547de1acdce37c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03c0edc78c27a85597b64dd9f4dcb86"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa03c0edc78c27a85597b64dd9f4dcb86">FPCCR</a></td></tr>
<tr class="separator:aa03c0edc78c27a85597b64dd9f4dcb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840e3797fa4b088001b7b5f732d484ca"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a840e3797fa4b088001b7b5f732d484ca">FPCAR</a></td></tr>
<tr class="separator:a840e3797fa4b088001b7b5f732d484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f0f1a90f27a099fad8fd3d4c5f32dc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a84f0f1a90f27a099fad8fd3d4c5f32dc">FPDSCR</a></td></tr>
<tr class="separator:a84f0f1a90f27a099fad8fd3d4c5f32dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea1a24ad12410bbc9004a1635373c41"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adea1a24ad12410bbc9004a1635373c41">MVFR0</a></td></tr>
<tr class="separator:adea1a24ad12410bbc9004a1635373c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72109034a0ab0319e2a94947ff62592d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a72109034a0ab0319e2a94947ff62592d">MVFR1</a></td></tr>
<tr class="separator:a72109034a0ab0319e2a94947ff62592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0dd0a4ac2900d20359e84702caed6a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1e0dd0a4ac2900d20359e84702caed6a">MVFR2</a></td></tr>
<tr class="separator:a1e0dd0a4ac2900d20359e84702caed6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2e9fa1e2bd03f9fe90497ddb32454b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1e2e9fa1e2bd03f9fe90497ddb32454b">RES_F48</a></td></tr>
<tr class="separator:a1e2e9fa1e2bd03f9fe90497ddb32454b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01971ee88b3bfb682c9ab0ad38253c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac01971ee88b3bfb682c9ab0ad38253c5">ICIALLU</a></td></tr>
<tr class="separator:ac01971ee88b3bfb682c9ab0ad38253c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbe58e7744eebf9db919745fb423d15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4dbe58e7744eebf9db919745fb423d15">RES_F54</a></td></tr>
<tr class="separator:a4dbe58e7744eebf9db919745fb423d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7c06e26b2f7741e97d77a4d5872fde"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adb7c06e26b2f7741e97d77a4d5872fde">ICIMVAU</a></td></tr>
<tr class="separator:adb7c06e26b2f7741e97d77a4d5872fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad016f7d221328106a6460a2ecdf4bca2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad016f7d221328106a6460a2ecdf4bca2">DCIMVAC</a></td></tr>
<tr class="separator:ad016f7d221328106a6460a2ecdf4bca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff786747bddbf31ede920eb028eeda5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afff786747bddbf31ede920eb028eeda5">DCISW</a></td></tr>
<tr class="separator:afff786747bddbf31ede920eb028eeda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dafe8322144e17c00402824e630b7a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af9dafe8322144e17c00402824e630b7a">DCCMVAU</a></td></tr>
<tr class="separator:af9dafe8322144e17c00402824e630b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9560c5283c99450077b3aa1af1ba9082"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a9560c5283c99450077b3aa1af1ba9082">DCCMVAC</a></td></tr>
<tr class="separator:a9560c5283c99450077b3aa1af1ba9082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fc1f22142b008603199971879f4c9d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a06fc1f22142b008603199971879f4c9d">DCCSW</a></td></tr>
<tr class="separator:a06fc1f22142b008603199971879f4c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b76d98a4ca36743637b6543bd1a4c55"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a0b76d98a4ca36743637b6543bd1a4c55">DCCIMVAC</a></td></tr>
<tr class="separator:a0b76d98a4ca36743637b6543bd1a4c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34764ab5c274c96aa97c02f6e32631b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad34764ab5c274c96aa97c02f6e32631b">DCCISW</a></td></tr>
<tr class="separator:ad34764ab5c274c96aa97c02f6e32631b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628179bb1dea4da60dad55131a4b2f36"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a628179bb1dea4da60dad55131a4b2f36">BPIALL</a></td></tr>
<tr class="separator:a628179bb1dea4da60dad55131a4b2f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120f78c55d8ab80e4a57ae49facc1dcc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a120f78c55d8ab80e4a57ae49facc1dcc">RES_F7C</a> [13]</td></tr>
<tr class="separator:a120f78c55d8ab80e4a57ae49facc1dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ecb3b969e5a3ddaf3485432b86b22f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af6ecb3b969e5a3ddaf3485432b86b22f">DLAR</a></td></tr>
<tr class="separator:af6ecb3b969e5a3ddaf3485432b86b22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67720b9a7593d9720db8979076295579"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a67720b9a7593d9720db8979076295579">DLSR</a></td></tr>
<tr class="separator:a67720b9a7593d9720db8979076295579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db0e433db006fb2b0e0d591d8ced39e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a7db0e433db006fb2b0e0d591d8ced39e">DAUTHSTATUS</a></td></tr>
<tr class="separator:a7db0e433db006fb2b0e0d591d8ced39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeb89920af484a9bf856ec0f4fc043"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adeeeb89920af484a9bf856ec0f4fc043">DDEVARCH</a></td></tr>
<tr class="separator:adeeeb89920af484a9bf856ec0f4fc043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071b2eaddc3c506f726308be7111c6dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a071b2eaddc3c506f726308be7111c6dd">RES_FC0</a> [3]</td></tr>
<tr class="separator:a071b2eaddc3c506f726308be7111c6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a64099f54cf8de845720fa8d51c2381"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a8a64099f54cf8de845720fa8d51c2381">DDEVTYPE</a></td></tr>
<tr class="separator:a8a64099f54cf8de845720fa8d51c2381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032a9a3df93799122588c0abae7bdd45"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a032a9a3df93799122588c0abae7bdd45">DPIDR4</a></td></tr>
<tr class="separator:a032a9a3df93799122588c0abae7bdd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01393d350198d0642f6cc2b73be01bf3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a01393d350198d0642f6cc2b73be01bf3">DPIDR5</a></td></tr>
<tr class="separator:a01393d350198d0642f6cc2b73be01bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a69c60e9a1765cd9de4b3aa49ff1ef9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3a69c60e9a1765cd9de4b3aa49ff1ef9">DPIDR6</a></td></tr>
<tr class="separator:a3a69c60e9a1765cd9de4b3aa49ff1ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af914a0e5477b0299871bcf7932f5ee47"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af914a0e5477b0299871bcf7932f5ee47">DPIDR7</a></td></tr>
<tr class="separator:af914a0e5477b0299871bcf7932f5ee47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30c70fbb0783edf68188ff21ff5d735"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad30c70fbb0783edf68188ff21ff5d735">DPIDR0</a></td></tr>
<tr class="separator:ad30c70fbb0783edf68188ff21ff5d735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b31e44b3bb0bfd1aa063544ea211a14"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a0b31e44b3bb0bfd1aa063544ea211a14">DPIDR1</a></td></tr>
<tr class="separator:a0b31e44b3bb0bfd1aa063544ea211a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee5ab26bad8f3fd1bcc5010039d41a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#acee5ab26bad8f3fd1bcc5010039d41a2">DPIDR2</a></td></tr>
<tr class="separator:acee5ab26bad8f3fd1bcc5010039d41a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a005ef7a3d9a4af8d6c0e07f94d60bf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3a005ef7a3d9a4af8d6c0e07f94d60bf">DPIDR3</a></td></tr>
<tr class="separator:a3a005ef7a3d9a4af8d6c0e07f94d60bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6adef4db38a74a38ae28b3d8f46fd6ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6adef4db38a74a38ae28b3d8f46fd6ae">DCIDR0</a></td></tr>
<tr class="separator:a6adef4db38a74a38ae28b3d8f46fd6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafb07f3ad8f807e17c31d015fe5358d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afafb07f3ad8f807e17c31d015fe5358d">DCIDR1</a></td></tr>
<tr class="separator:afafb07f3ad8f807e17c31d015fe5358d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a45a187cd599247bb2b04518314125"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a19a45a187cd599247bb2b04518314125">DCIDR2</a></td></tr>
<tr class="separator:a19a45a187cd599247bb2b04518314125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709ba36136d17994585b16b97deaa887"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a709ba36136d17994585b16b97deaa887">DCIDR3</a></td></tr>
<tr class="separator:a709ba36136d17994585b16b97deaa887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Nested Vectored Interrupt Controller. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a685eaff56edd6e65668d69fd3e38353a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685eaff56edd6e65668d69fd3e38353a">&sect;&nbsp;</a></span>RES_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b70d6ffd1dc1d488ea2fbd2dd4ebae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b70d6ffd1dc1d488ea2fbd2dd4ebae">&sect;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E000 reserved </p>

</div>
</div>
<a id="a3ef5ac059a91972b796126606603b142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef5ac059a91972b796126606603b142">&sect;&nbsp;</a></span>RES_08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E004 Interrupt Control Type </p>

</div>
</div>
<a id="ace5874bfb50245bfb2611bda4dbdac54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5874bfb50245bfb2611bda4dbdac54">&sect;&nbsp;</a></span>RES_0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E008 reserved </p>

</div>
</div>
<a id="a3fdc9ea147806b55a869ff9912fc8c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdc9ea147806b55a869ff9912fc8c56">&sect;&nbsp;</a></span>STCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E00C reserved </p>

</div>
</div>
<a id="af45a39be1588a6d1adc1aff6e4600cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45a39be1588a6d1adc1aff6e4600cb3">&sect;&nbsp;</a></span>STRVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STRVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E010 SysTick Control &amp; Status Register </p>

</div>
</div>
<a id="adb7b00781e60615d3f1d8c963141a876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7b00781e60615d3f1d8c963141a876">&sect;&nbsp;</a></span>STCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E014 SysTick Reload Value Register </p>

</div>
</div>
<a id="aafc9200357021abde37eafb7313fa907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc9200357021abde37eafb7313fa907">&sect;&nbsp;</a></span>STCALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E018 SysTick Current Value Register </p>

</div>
</div>
<a id="ae789e4bffbc7e9989b5a9f316196bc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae789e4bffbc7e9989b5a9f316196bc80">&sect;&nbsp;</a></span>RES_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_20[56]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E01C SysTick Calibration Value Register </p>

</div>
</div>
<a id="ad583e849928d47c6e22749e01893fcad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583e849928d47c6e22749e01893fcad">&sect;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISER[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E020-0xE000E0FC reserved </p>

</div>
</div>
<a id="aa0063af6283689ccceba46101d01552b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0063af6283689ccceba46101d01552b">&sect;&nbsp;</a></span>RES_140</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_140[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E100-0xE000E13C Interrupt Set Enable Registers </p>

</div>
</div>
<a id="abbe4e57a9d8ba82a451c6f9801e3f91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe4e57a9d8ba82a451c6f9801e3f91f">&sect;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICER[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E140-0xE000E17C reserved </p>

</div>
</div>
<a id="a117c2365a03461ad46f58861ef3f152d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117c2365a03461ad46f58861ef3f152d">&sect;&nbsp;</a></span>RES_1C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_1C0[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E180-0xE000E1BC Interrupt Clear Enable Registers </p>

</div>
</div>
<a id="a88efeec2fc56d38548e4d323c540a032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88efeec2fc56d38548e4d323c540a032">&sect;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISPR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E1C0-0xE000E1FC reserved </p>

</div>
</div>
<a id="aeb20143a06da6239f4bb62069a726ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb20143a06da6239f4bb62069a726ec6">&sect;&nbsp;</a></span>RES_240</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_240[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E200-0xE000E23C Interrupt Set Pending Registers </p>

</div>
</div>
<a id="acfabfa37aba2070a2e68ebc12368d62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfabfa37aba2070a2e68ebc12368d62a">&sect;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICPR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E240-0xE000E7C reserved </p>

</div>
</div>
<a id="aaa596cbf41cd81992dd6b86bbcddf23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa596cbf41cd81992dd6b86bbcddf23f">&sect;&nbsp;</a></span>RES_2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_2C0[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E280-0xE000E2BC Interrupt Clear Pending Registers </p>

</div>
</div>
<a id="af32dd703a4bc995b55cba61b6437f5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32dd703a4bc995b55cba61b6437f5b0">&sect;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::IABR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E2C0-0xE000E2FC reserved </p>

</div>
</div>
<a id="af4a6b77a45d05d7ee1f058c4b3a43e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a6b77a45d05d7ee1f058c4b3a43e20">&sect;&nbsp;</a></span>RES_340</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_340[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E300-0xE000E33C Interrupt Active Bit Registers </p>

</div>
</div>
<a id="a6b1982dd655453ee051d84d12a761fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1982dd655453ee051d84d12a761fb5">&sect;&nbsp;</a></span>ITNS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ITNS[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E340-0xE000E37C reserved </p>

</div>
</div>
<a id="a6b5b4ad13bcb9db0a7030c9628072aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5b4ad13bcb9db0a7030c9628072aaa">&sect;&nbsp;</a></span>RES_3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_3C0[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E380-0xE000E3BC Interrupt Target Non-Secure Registers </p>

</div>
</div>
<a id="ad39cde769ecb7baa06fcf3bd33072a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39cde769ecb7baa06fcf3bd33072a0d">&sect;&nbsp;</a></span>IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::IPR[492]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E3C0-0xE000E3FC reserved </p>

</div>
</div>
<a id="a1ce02fa3d8de71a39f26028e1c503f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce02fa3d8de71a39f26028e1c503f85">&sect;&nbsp;</a></span>RES_5F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_5F0[453]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E400-0xE000E5EC Interrupt Priority Registers </p>

</div>
</div>
<a id="a8c4349993c720d9efc4f5eb1ecd72ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4349993c720d9efc4f5eb1ecd72ee3">&sect;&nbsp;</a></span>CPUIDBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CPUIDBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E5F0-0xE000ECFC reserved </p>

</div>
</div>
<a id="ae78534924138ab323a015edcc24db7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78534924138ab323a015edcc24db7f8">&sect;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED00 CPUID Base Register </p>

</div>
</div>
<a id="a9494d5207a4314638ef50c741baf3a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9494d5207a4314638ef50c741baf3a8a">&sect;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED04 Interrupt Control State Register </p>

</div>
</div>
<a id="a848ea22d8ac65e55ca41981248eca5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848ea22d8ac65e55ca41981248eca5c2">&sect;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED08 Vector Table Offset Register </p>

</div>
</div>
<a id="ad18dbdde45facc86e471d09cfd78f267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18dbdde45facc86e471d09cfd78f267">&sect;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED0C Application Interrupt/Reset Control Register </p>

</div>
</div>
<a id="aa761a4a20d0e74ca13a74bc22faf3a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa761a4a20d0e74ca13a74bc22faf3a56">&sect;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED10 System Control Register </p>

</div>
</div>
<a id="afe2719f699f03fe0b8cd696117b8f31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2719f699f03fe0b8cd696117b8f31d">&sect;&nbsp;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::SHPR[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED14 Configuration Control Register </p>

</div>
</div>
<a id="a0c0889200e40ba8ef6c62418a8e5298a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0889200e40ba8ef6c62418a8e5298a">&sect;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED18 System Handlers 4-15 Priority Registers </p>

</div>
</div>
<a id="ae69a7f7fb72a7f1cf324e0501564167b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69a7f7fb72a7f1cf324e0501564167b">&sect;&nbsp;</a></span>MMFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::MMFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED24 System Handler Control &amp; State Register </p>

</div>
</div>
<a id="a759784b88ffe9c190617524295526df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759784b88ffe9c190617524295526df3">&sect;&nbsp;</a></span>BFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::BFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED28 Memory Manage Fault Status Register </p>

</div>
</div>
<a id="a69caecdcbab947f0fc3b2c2df80aeb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69caecdcbab947f0fc3b2c2df80aeb74">&sect;&nbsp;</a></span>UFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Hwi_NVIC::UFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED29 Bus Fault Status Register </p>

</div>
</div>
<a id="aa1a1b5111bdb9d41c57e00539a2ea6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a1b5111bdb9d41c57e00539a2ea6f2">&sect;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED2A Usage Fault Status Register </p>

</div>
</div>
<a id="a6aaf07cffbb92e0b65d587fd70263cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aaf07cffbb92e0b65d587fd70263cf2">&sect;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED2C Hard Fault Status Register </p>

</div>
</div>
<a id="a4dad4738f202f4c17a80bb33fe0b7db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad4738f202f4c17a80bb33fe0b7db4">&sect;&nbsp;</a></span>MMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED30 Debug Fault Status Register </p>

</div>
</div>
<a id="a67339c6ae533e9e87c2fca889b123a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67339c6ae533e9e87c2fca889b123a63">&sect;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED34 Memory Manager Address Register </p>

</div>
</div>
<a id="aa7f2f16c0a5acd1a49a57ab49e9aff1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f2f16c0a5acd1a49a57ab49e9aff1a">&sect;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED38 Bus Fault Address Register </p>

</div>
</div>
<a id="a26f61051a458783df0fed1a9def63d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f61051a458783df0fed1a9def63d76">&sect;&nbsp;</a></span>PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED3C Auxiliary Fault Status Register </p>

</div>
</div>
<a id="a384042f85bb69b7fd2c54384ebe533f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384042f85bb69b7fd2c54384ebe533f5">&sect;&nbsp;</a></span>PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED40 Processor Feature Register </p>

</div>
</div>
<a id="a471f6e8f6fbe7caf40b56b0b9e4e1bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471f6e8f6fbe7caf40b56b0b9e4e1bba">&sect;&nbsp;</a></span>DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED44 Processor Feature Register </p>

</div>
</div>
<a id="a8c772a7fe6edf6fc0fc2e81686d10c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c772a7fe6edf6fc0fc2e81686d10c25">&sect;&nbsp;</a></span>AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED48 Debug Feature Register </p>

</div>
</div>
<a id="a14bfd0dd688c4c43a9e16fefc3cf6fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14bfd0dd688c4c43a9e16fefc3cf6fc7">&sect;&nbsp;</a></span>MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED4C Auxiliary Feature Register </p>

</div>
</div>
<a id="a138dfaf48d8f5d823a757cb90015651f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138dfaf48d8f5d823a757cb90015651f">&sect;&nbsp;</a></span>MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED50 Memory Model Fault Register0 </p>

</div>
</div>
<a id="afb5a6939c9ca3a0fd681221be10fe94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5a6939c9ca3a0fd681221be10fe94a">&sect;&nbsp;</a></span>MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED54 Memory Model Fault Register1 </p>

</div>
</div>
<a id="ae968750d2f0709ad640391c68075e1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae968750d2f0709ad640391c68075e1ac">&sect;&nbsp;</a></span>MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED58 Memory Model Fault Register2 </p>

</div>
</div>
<a id="a3fc9b14dda8af3d462a2fa528f3f07b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc9b14dda8af3d462a2fa528f3f07b7">&sect;&nbsp;</a></span>ISAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED5C Memory Model Fault Register3 </p>

</div>
</div>
<a id="ad719e2f29bb5212d75d7ae29379c1025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad719e2f29bb5212d75d7ae29379c1025">&sect;&nbsp;</a></span>ISAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED60 ISA Feature Register0 </p>

</div>
</div>
<a id="aef31ea2111ff52582c0ad4ba7dd0aaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef31ea2111ff52582c0ad4ba7dd0aaa0">&sect;&nbsp;</a></span>ISAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED64 ISA Feature Register1 </p>

</div>
</div>
<a id="a4a8a670bf2dc44a0c356223d8316fec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8a670bf2dc44a0c356223d8316fec2">&sect;&nbsp;</a></span>ISAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED68 ISA Feature Register2 </p>

</div>
</div>
<a id="a5e052baf12c7d737d4a0da4a838ef13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e052baf12c7d737d4a0da4a838ef13f">&sect;&nbsp;</a></span>ISAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED6C ISA Feature Register3 </p>

</div>
</div>
<a id="accb3075c018a882b7bba215a623faac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb3075c018a882b7bba215a623faac2">&sect;&nbsp;</a></span>ISAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED70 ISA Feature Register4 </p>

</div>
</div>
<a id="aa68a6972466f1585998d573191bdff94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68a6972466f1585998d573191bdff94">&sect;&nbsp;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED74 ISA Feature Register5 </p>

</div>
</div>
<a id="aace0f1aedca5ab00c5e881961352bb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace0f1aedca5ab00c5e881961352bb87">&sect;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED78 Cache Level ID Register </p>

</div>
</div>
<a id="af4b4f28c04e9b5973e0b492e700c0f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b4f28c04e9b5973e0b492e700c0f15">&sect;&nbsp;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED7C Cache Type Register </p>

</div>
</div>
<a id="ad869db5c9ee9084d35c492b11aae2b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad869db5c9ee9084d35c492b11aae2b39">&sect;&nbsp;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED80 Current Cache Size ID Register </p>

</div>
</div>
<a id="acd85771d5cb254b96df737c02fc0c294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd85771d5cb254b96df737c02fc0c294">&sect;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED84 Cache Size Selection Register </p>

</div>
</div>
<a id="ab779c8dc40ce78deb11ea4a5b9b315aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab779c8dc40ce78deb11ea4a5b9b315aa">&sect;&nbsp;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::NSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED88 Coprocessor Access Control Register </p>

</div>
</div>
<a id="abf1b09d4d6f3fb4422ade69b14925565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1b09d4d6f3fb4422ade69b14925565">&sect;&nbsp;</a></span>MPU_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED8C Non-secure Access Control Register </p>

</div>
</div>
<a id="ade88648045f69aca17df56f4ee437150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade88648045f69aca17df56f4ee437150">&sect;&nbsp;</a></span>MPU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED90 MPU Type Register </p>

</div>
</div>
<a id="acf09168a42494b10bfbf947b6602fe5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf09168a42494b10bfbf947b6602fe5f">&sect;&nbsp;</a></span>MPU_RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_RNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED94 MPU Control Register </p>

</div>
</div>
<a id="a03685b7a750741953c9959be892a8efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03685b7a750741953c9959be892a8efe">&sect;&nbsp;</a></span>MPU_RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_RBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED98 MPU Region Number Register </p>

</div>
</div>
<a id="ac23899d7486523c925a1f8776c3894b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23899d7486523c925a1f8776c3894b1">&sect;&nbsp;</a></span>MPU_RLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_RLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED9C MPU Region Base Address Register </p>

</div>
</div>
<a id="ac78e649a830b26b541935ea94dd3c534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78e649a830b26b541935ea94dd3c534">&sect;&nbsp;</a></span>MPU_RBAR_An</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_RBAR_An</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDA0 MPU Region Limit Address Register </p>

</div>
</div>
<a id="ac0fa25c8247e636d4318ccc6e53ade10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0fa25c8247e636d4318ccc6e53ade10">&sect;&nbsp;</a></span>MPU_RLAR_An</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_RLAR_An</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDA4 MPU Region Base Address Register Alias n </p>

</div>
</div>
<a id="a69313d3ef4a5e8a7afec94423a4d1803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69313d3ef4a5e8a7afec94423a4d1803">&sect;&nbsp;</a></span>RES_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_DAC[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDA8 MPU Region Limit Address Register Alias n </p>

</div>
</div>
<a id="a10b1e302436164e15c060732cdc5b8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b1e302436164e15c060732cdc5b8a5">&sect;&nbsp;</a></span>MPU_MAIR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_MAIR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDAC-0xE000EDBC </p>

</div>
</div>
<a id="aabf10762bd88085141babb70aabc08d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf10762bd88085141babb70aabc08d9">&sect;&nbsp;</a></span>MPU_MAIR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MPU_MAIR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDC0 MPU Memory Attribute Indirection Register 0 </p>

</div>
</div>
<a id="a616e12658f6708348686dd8b11a9ead6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616e12658f6708348686dd8b11a9ead6">&sect;&nbsp;</a></span>RES_DC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_DC8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDC4 MPU Memory Attribute Indirection Register 1 </p>

</div>
</div>
<a id="af23036e256d0adedd69ff766df88d249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23036e256d0adedd69ff766df88d249">&sect;&nbsp;</a></span>SAU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SAU_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDC8-0xE000EDCC Reserved </p>

</div>
</div>
<a id="ab89cc221de01a0e8bbde7f9eb9775872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89cc221de01a0e8bbde7f9eb9775872">&sect;&nbsp;</a></span>SAU_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SAU_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDD0 SAU Control Register </p>

</div>
</div>
<a id="aba404c73248baa07872ada8d617344fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba404c73248baa07872ada8d617344fd">&sect;&nbsp;</a></span>SAU_RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SAU_RNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDD4 SAU Type Register </p>

</div>
</div>
<a id="a438dbc0c6b982a8b602ab376d3d5f3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438dbc0c6b982a8b602ab376d3d5f3f3">&sect;&nbsp;</a></span>SAU_RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SAU_RBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDD8 SAU Region Number Register </p>

</div>
</div>
<a id="a6545ed002fe28b1ab34c2683b6c31157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6545ed002fe28b1ab34c2683b6c31157">&sect;&nbsp;</a></span>SAU_RLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SAU_RLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDDC SAU Region Base Address Register </p>

</div>
</div>
<a id="aafa068da13af3e47fc4d6baf132a955e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa068da13af3e47fc4d6baf132a955e">&sect;&nbsp;</a></span>SFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDE0 SAU Region Limit Address Register </p>

</div>
</div>
<a id="ab9ea70ff991523fbf19e0a10e6604a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ea70ff991523fbf19e0a10e6604a4b">&sect;&nbsp;</a></span>SFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDE4 Secure Fault Status Register </p>

</div>
</div>
<a id="a1861376037dc97a3eb46e3ff261e3201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1861376037dc97a3eb46e3ff261e3201">&sect;&nbsp;</a></span>RES_DEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_DEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDE8 Secure Fault Address Register </p>

</div>
</div>
<a id="a2a69046fb55cff1a8a7ed79d75cde3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a69046fb55cff1a8a7ed79d75cde3eb">&sect;&nbsp;</a></span>DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDEC Reserved </p>

</div>
</div>
<a id="a83d3bcbf3dfff39cf5452f83f58bf26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d3bcbf3dfff39cf5452f83f58bf26b">&sect;&nbsp;</a></span>DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDF0 Debug Halting Control and Status Register </p>

</div>
</div>
<a id="a71ad6c23f9209018007000a50e9d7fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ad6c23f9209018007000a50e9d7fae">&sect;&nbsp;</a></span>DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDF4 Debug Core Register Select Register </p>

</div>
</div>
<a id="a1a8d0094576d04243ee80c0a3a7f2d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8d0094576d04243ee80c0a3a7f2d0e">&sect;&nbsp;</a></span>DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDF8 Debug Core Register Data Register </p>

</div>
</div>
<a id="af94506c8630f45a0424797a7c4f11410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94506c8630f45a0424797a7c4f11410">&sect;&nbsp;</a></span>RES_E00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_E00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EDFC Debug Exception and Monitor Control Register </p>

</div>
</div>
<a id="a91fe8293c81f170d142a36749227ff72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fe8293c81f170d142a36749227ff72">&sect;&nbsp;</a></span>DAUTHCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DAUTHCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EE00 Reserved </p>

</div>
</div>
<a id="ab0429aa7e38dc48d5e34a01fbf055f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0429aa7e38dc48d5e34a01fbf055f3d">&sect;&nbsp;</a></span>DSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DSCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EE04 Debug Authentication Control Register </p>

</div>
</div>
<a id="a5a19b336455d3307c5e3515a2c098b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a19b336455d3307c5e3515a2c098b1f">&sect;&nbsp;</a></span>RES_E0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_E0C[61]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EE08 Debug Security Control and Status Register </p>

</div>
</div>
<a id="a46a7d325420d0d8c1ba3ed3f4f46183e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a7d325420d0d8c1ba3ed3f4f46183e">&sect;&nbsp;</a></span>STI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EE0C-0xE000EEFC reserved </p>

</div>
</div>
<a id="ad9bccc42d6febb5547de1acdce37c5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bccc42d6febb5547de1acdce37c5d0">&sect;&nbsp;</a></span>RES_F04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F04[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF00 Software Trigger Interrupt Register </p>

</div>
</div>
<a id="aa03c0edc78c27a85597b64dd9f4dcb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03c0edc78c27a85597b64dd9f4dcb86">&sect;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF04-0xE000EF30 reserved </p>

</div>
</div>
<a id="a840e3797fa4b088001b7b5f732d484ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840e3797fa4b088001b7b5f732d484ca">&sect;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF34 FP Context Control Register </p>

</div>
</div>
<a id="a84f0f1a90f27a099fad8fd3d4c5f32dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f0f1a90f27a099fad8fd3d4c5f32dc">&sect;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF38 FP Context Address Register </p>

</div>
</div>
<a id="adea1a24ad12410bbc9004a1635373c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea1a24ad12410bbc9004a1635373c41">&sect;&nbsp;</a></span>MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF3C FP Default Status Control Register </p>

</div>
</div>
<a id="a72109034a0ab0319e2a94947ff62592d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72109034a0ab0319e2a94947ff62592d">&sect;&nbsp;</a></span>MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF40 Media &amp; FP Feature Register0 </p>

</div>
</div>
<a id="a1e0dd0a4ac2900d20359e84702caed6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0dd0a4ac2900d20359e84702caed6a">&sect;&nbsp;</a></span>MVFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF44 Media &amp; FP Feature Register1 </p>

</div>
</div>
<a id="a1e2e9fa1e2bd03f9fe90497ddb32454b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2e9fa1e2bd03f9fe90497ddb32454b">&sect;&nbsp;</a></span>RES_F48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF48 Media &amp; FP Feature Register2 </p>

</div>
</div>
<a id="ac01971ee88b3bfb682c9ab0ad38253c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01971ee88b3bfb682c9ab0ad38253c5">&sect;&nbsp;</a></span>ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF4C reserved </p>

</div>
</div>
<a id="a4dbe58e7744eebf9db919745fb423d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbe58e7744eebf9db919745fb423d15">&sect;&nbsp;</a></span>RES_F54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF50 Instruction Cache Invalidate All to PoU </p>

</div>
</div>
<a id="adb7c06e26b2f7741e97d77a4d5872fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7c06e26b2f7741e97d77a4d5872fde">&sect;&nbsp;</a></span>ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF54 reserved </p>

</div>
</div>
<a id="ad016f7d221328106a6460a2ecdf4bca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad016f7d221328106a6460a2ecdf4bca2">&sect;&nbsp;</a></span>DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF58 Instruction Cache line Invalidate by Address to PoU </p>

</div>
</div>
<a id="afff786747bddbf31ede920eb028eeda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff786747bddbf31ede920eb028eeda5">&sect;&nbsp;</a></span>DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF5C Data Cache line Invalidate by Address to PoC </p>

</div>
</div>
<a id="af9dafe8322144e17c00402824e630b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9dafe8322144e17c00402824e630b7a">&sect;&nbsp;</a></span>DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF60 Data Cache line Invalidate by Set/Way </p>

</div>
</div>
<a id="a9560c5283c99450077b3aa1af1ba9082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9560c5283c99450077b3aa1af1ba9082">&sect;&nbsp;</a></span>DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF64 Data Cache line Clean by address to PoU </p>

</div>
</div>
<a id="a06fc1f22142b008603199971879f4c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fc1f22142b008603199971879f4c9d">&sect;&nbsp;</a></span>DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF68 Data Cache line Clean by Address to PoC </p>

</div>
</div>
<a id="a0b76d98a4ca36743637b6543bd1a4c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b76d98a4ca36743637b6543bd1a4c55">&sect;&nbsp;</a></span>DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF6C Data Cache Clean line by Set/Way </p>

</div>
</div>
<a id="ad34764ab5c274c96aa97c02f6e32631b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34764ab5c274c96aa97c02f6e32631b">&sect;&nbsp;</a></span>DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF70 Data Cache line Clean and Invalidate by Address to PoC </p>

</div>
</div>
<a id="a628179bb1dea4da60dad55131a4b2f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628179bb1dea4da60dad55131a4b2f36">&sect;&nbsp;</a></span>BPIALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::BPIALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF74 Data Cache line Clean and Invalidate by Set/Way </p>

</div>
</div>
<a id="a120f78c55d8ab80e4a57ae49facc1dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120f78c55d8ab80e4a57ae49facc1dcc">&sect;&nbsp;</a></span>RES_F7C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F7C[13]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF78 Branch Predictor Invalidate All </p>

</div>
</div>
<a id="af6ecb3b969e5a3ddaf3485432b86b22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ecb3b969e5a3ddaf3485432b86b22f">&sect;&nbsp;</a></span>DLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF7C-0xE000EFAC reserved </p>

</div>
</div>
<a id="a67720b9a7593d9720db8979076295579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67720b9a7593d9720db8979076295579">&sect;&nbsp;</a></span>DLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DLSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFB0 SCS Software Lock Access Register </p>

</div>
</div>
<a id="a7db0e433db006fb2b0e0d591d8ced39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7db0e433db006fb2b0e0d591d8ced39e">&sect;&nbsp;</a></span>DAUTHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DAUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFB4 SCS Software Lock Status Register </p>

</div>
</div>
<a id="adeeeb89920af484a9bf856ec0f4fc043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeeb89920af484a9bf856ec0f4fc043">&sect;&nbsp;</a></span>DDEVARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DDEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFB8 Debug Authentication Status Register </p>

</div>
</div>
<a id="a071b2eaddc3c506f726308be7111c6dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071b2eaddc3c506f726308be7111c6dd">&sect;&nbsp;</a></span>RES_FC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_FC0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFBC SCS Device Architecture Register </p>

</div>
</div>
<a id="a8a64099f54cf8de845720fa8d51c2381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a64099f54cf8de845720fa8d51c2381">&sect;&nbsp;</a></span>DDEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DDEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFC0-0xE000EFC8 reserved </p>

</div>
</div>
<a id="a032a9a3df93799122588c0abae7bdd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032a9a3df93799122588c0abae7bdd45">&sect;&nbsp;</a></span>DPIDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFCC SCS Device Type Register </p>

</div>
</div>
<a id="a01393d350198d0642f6cc2b73be01bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01393d350198d0642f6cc2b73be01bf3">&sect;&nbsp;</a></span>DPIDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD0 SCS Peripheral Identification Register 4 </p>

</div>
</div>
<a id="a3a69c60e9a1765cd9de4b3aa49ff1ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a69c60e9a1765cd9de4b3aa49ff1ef9">&sect;&nbsp;</a></span>DPIDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD4 SCS Peripheral Identification Register 5 </p>

</div>
</div>
<a id="af914a0e5477b0299871bcf7932f5ee47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af914a0e5477b0299871bcf7932f5ee47">&sect;&nbsp;</a></span>DPIDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD8 SCS Peripheral Identification Register 6 </p>

</div>
</div>
<a id="ad30c70fbb0783edf68188ff21ff5d735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30c70fbb0783edf68188ff21ff5d735">&sect;&nbsp;</a></span>DPIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFDC SCS Peripheral Identification Register 7 </p>

</div>
</div>
<a id="a0b31e44b3bb0bfd1aa063544ea211a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b31e44b3bb0bfd1aa063544ea211a14">&sect;&nbsp;</a></span>DPIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE0 SCS Peripheral Identification Register 0 </p>

</div>
</div>
<a id="acee5ab26bad8f3fd1bcc5010039d41a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee5ab26bad8f3fd1bcc5010039d41a2">&sect;&nbsp;</a></span>DPIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE4 SCS Peripheral Identification Register 1 </p>

</div>
</div>
<a id="a3a005ef7a3d9a4af8d6c0e07f94d60bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a005ef7a3d9a4af8d6c0e07f94d60bf">&sect;&nbsp;</a></span>DPIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DPIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE8 SCS Peripheral Identification Register 2 </p>

</div>
</div>
<a id="a6adef4db38a74a38ae28b3d8f46fd6ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6adef4db38a74a38ae28b3d8f46fd6ae">&sect;&nbsp;</a></span>DCIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFEC SCS Peripheral Identification Register 3 </p>

</div>
</div>
<a id="afafb07f3ad8f807e17c31d015fe5358d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafb07f3ad8f807e17c31d015fe5358d">&sect;&nbsp;</a></span>DCIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF0 SCS Component Identification Register 0 </p>

</div>
</div>
<a id="a19a45a187cd599247bb2b04518314125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a45a187cd599247bb2b04518314125">&sect;&nbsp;</a></span>DCIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF4 SCS Component Identification Register 1 </p>

</div>
</div>
<a id="a709ba36136d17994585b16b97deaa887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709ba36136d17994585b16b97deaa887">&sect;&nbsp;</a></span>DCIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DCIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF8 SCS Component Identification Register 2 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/developer/.conan/data/tirtos/7.03.00.10/library-sb/ga/build/5ab84d6acfe1f23c4fae0ab88f26e3a396351ac9/kernel/tirtos7/packages/ti/sysbios/family/arm/v8m/<a class="el" href="family_2arm_2v8m_2Hwi_8h_source.html">Hwi.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
