// Seed: 1303265117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
  always_ff id_4 = 1;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1 && -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign id_3 = ({1{1}});
  assign id_2 = !id_2;
endmodule
